 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : pp
Version: D-2010.03-SP5
Date   : Thu Mar 14 14:44:43 2019
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[44]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7834/ZN (NAND3_X2)                                     0.06       0.26 f
  U7749/ZN (INV_X4)                                       0.11       0.37 r
  U7807/ZN (AND2_X4)                                      0.16       0.53 r
  U15280/ZN (AOI22_X2)                                    0.05       0.58 f
  U15281/ZN (NAND4_X2)                                    0.07       0.65 r
  aluBoi/aluReg[44]/regBoi/curData_reg/D (DFFR_X2)        0.00       0.65 r
  data arrival time                                                  0.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[44]/regBoi/curData_reg/CK (DFFR_X2)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[52]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7834/ZN (NAND3_X2)                                     0.06       0.26 f
  U7749/ZN (INV_X4)                                       0.11       0.37 r
  U7807/ZN (AND2_X4)                                      0.16       0.53 r
  U15074/ZN (AOI22_X2)                                    0.05       0.58 f
  U15075/ZN (NAND4_X2)                                    0.07       0.65 r
  aluBoi/aluReg[52]/regBoi/curData_reg/D (DFFR_X2)        0.00       0.65 r
  data arrival time                                                  0.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[52]/regBoi/curData_reg/CK (DFFR_X2)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[53]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7834/ZN (NAND3_X2)                                     0.06       0.26 f
  U7749/ZN (INV_X4)                                       0.11       0.37 r
  U7807/ZN (AND2_X4)                                      0.16       0.53 r
  U15046/ZN (AOI22_X2)                                    0.05       0.58 f
  U15047/ZN (NAND4_X2)                                    0.07       0.65 r
  aluBoi/aluReg[53]/regBoi/curData_reg/D (DFFR_X2)        0.00       0.65 r
  data arrival time                                                  0.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[53]/regBoi/curData_reg/CK (DFFR_X2)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[54]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7834/ZN (NAND3_X2)                                     0.06       0.26 f
  U7749/ZN (INV_X4)                                       0.11       0.37 r
  U7807/ZN (AND2_X4)                                      0.16       0.53 r
  U15026/ZN (AOI22_X2)                                    0.05       0.58 f
  U15027/ZN (NAND4_X2)                                    0.07       0.65 r
  aluBoi/aluReg[54]/regBoi/curData_reg/D (DFFR_X2)        0.00       0.65 r
  data arrival time                                                  0.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[54]/regBoi/curData_reg/CK (DFFR_X2)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[56]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7834/ZN (NAND3_X2)                                     0.06       0.26 f
  U7749/ZN (INV_X4)                                       0.11       0.37 r
  U7807/ZN (AND2_X4)                                      0.16       0.53 r
  U15120/ZN (AOI22_X2)                                    0.05       0.58 f
  U15121/ZN (NAND4_X2)                                    0.07       0.65 r
  aluBoi/aluReg[56]/regBoi/curData_reg/D (DFFR_X2)        0.00       0.65 r
  data arrival time                                                  0.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[56]/regBoi/curData_reg/CK (DFFR_X2)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[57]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7834/ZN (NAND3_X2)                                     0.06       0.26 f
  U7749/ZN (INV_X4)                                       0.11       0.37 r
  U7807/ZN (AND2_X4)                                      0.16       0.53 r
  U15109/ZN (AOI22_X2)                                    0.05       0.58 f
  U15110/ZN (NAND4_X2)                                    0.07       0.65 r
  aluBoi/aluReg[57]/regBoi/curData_reg/D (DFFR_X2)        0.00       0.65 r
  data arrival time                                                  0.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[57]/regBoi/curData_reg/CK (DFFR_X2)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[58]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7834/ZN (NAND3_X2)                                     0.06       0.26 f
  U7749/ZN (INV_X4)                                       0.11       0.37 r
  U7807/ZN (AND2_X4)                                      0.16       0.53 r
  U15099/ZN (AOI22_X2)                                    0.05       0.58 f
  U15100/ZN (NAND4_X2)                                    0.07       0.65 r
  aluBoi/aluReg[58]/regBoi/curData_reg/D (DFFR_X2)        0.00       0.65 r
  data arrival time                                                  0.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[58]/regBoi/curData_reg/CK (DFFR_X2)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[51]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7834/ZN (NAND3_X2)                                     0.06       0.26 f
  U7749/ZN (INV_X4)                                       0.11       0.37 r
  U7807/ZN (AND2_X4)                                      0.16       0.53 r
  U15084/ZN (AOI22_X2)                                    0.05       0.58 f
  U15085/ZN (NAND4_X2)                                    0.07       0.65 r
  aluBoi/aluReg[51]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.65 r
  data arrival time                                                  0.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[51]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[55]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7834/ZN (NAND3_X2)                                     0.06       0.26 f
  U7749/ZN (INV_X4)                                       0.11       0.37 r
  U7807/ZN (AND2_X4)                                      0.16       0.53 r
  U15130/ZN (AOI22_X2)                                    0.05       0.58 f
  U15131/ZN (NAND4_X2)                                    0.06       0.64 r
  aluBoi/aluReg[55]/regBoi/curData_reg/D (DFFR_X2)        0.00       0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[55]/regBoi/curData_reg/CK (DFFR_X2)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[60]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7834/ZN (NAND3_X2)                                     0.06       0.26 f
  U7749/ZN (INV_X4)                                       0.11       0.37 r
  U7807/ZN (AND2_X4)                                      0.16       0.53 r
  U15162/ZN (AOI22_X2)                                    0.05       0.58 f
  U15163/ZN (NAND4_X2)                                    0.06       0.64 r
  aluBoi/aluReg[60]/regBoi/curData_reg/D (DFFR_X2)        0.00       0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[60]/regBoi/curData_reg/CK (DFFR_X2)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[63]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7834/ZN (NAND3_X2)                                     0.06       0.26 f
  U7749/ZN (INV_X4)                                       0.11       0.37 r
  U7807/ZN (AND2_X4)                                      0.16       0.53 r
  U15135/ZN (AOI22_X2)                                    0.05       0.58 f
  U15136/ZN (NAND4_X2)                                    0.06       0.64 r
  aluBoi/aluReg[63]/regBoi/curData_reg/D (DFFR_X2)        0.00       0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[63]/regBoi/curData_reg/CK (DFFR_X2)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[47]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7834/ZN (NAND3_X2)                                     0.06       0.26 f
  U7749/ZN (INV_X4)                                       0.11       0.37 r
  U7807/ZN (AND2_X4)                                      0.16       0.53 r
  U15254/ZN (AOI22_X2)                                    0.05       0.58 f
  U15255/ZN (NAND4_X2)                                    0.06       0.64 r
  aluBoi/aluReg[47]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[47]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[61]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7834/ZN (NAND3_X2)                                     0.06       0.26 f
  U7749/ZN (INV_X4)                                       0.11       0.37 r
  U7807/ZN (AND2_X4)                                      0.16       0.53 r
  U15153/ZN (AOI22_X2)                                    0.05       0.58 f
  U15154/ZN (NAND4_X2)                                    0.06       0.64 r
  aluBoi/aluReg[61]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[61]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[62]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7834/ZN (NAND3_X2)                                     0.06       0.26 f
  U7749/ZN (INV_X4)                                       0.11       0.37 r
  U7807/ZN (AND2_X4)                                      0.16       0.53 r
  U15144/ZN (AOI22_X2)                                    0.05       0.58 f
  U15145/ZN (NAND4_X2)                                    0.06       0.64 r
  aluBoi/aluReg[62]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[62]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[64]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7834/ZN (NAND3_X2)                                     0.06       0.26 f
  U7749/ZN (INV_X4)                                       0.11       0.37 r
  U7807/ZN (AND2_X4)                                      0.16       0.53 r
  U15167/ZN (AOI22_X2)                                    0.05       0.58 f
  U15168/ZN (NAND4_X2)                                    0.06       0.64 r
  aluBoi/aluReg[64]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[64]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[65]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7834/ZN (NAND3_X2)                                     0.06       0.26 f
  U7749/ZN (INV_X4)                                       0.11       0.37 r
  U7807/ZN (AND2_X4)                                      0.16       0.53 r
  U15175/ZN (AOI22_X2)                                    0.05       0.58 f
  U15176/ZN (NAND4_X2)                                    0.06       0.64 r
  aluBoi/aluReg[65]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[65]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[59]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7834/ZN (NAND3_X2)                                     0.06       0.26 f
  U7749/ZN (INV_X4)                                       0.11       0.37 r
  U7807/ZN (AND2_X4)                                      0.16       0.53 r
  U5321/ZN (AND2_X2)                                      0.07       0.60 r
  U15011/ZN (NOR3_X4)                                     0.02       0.61 f
  U6569/ZN (NAND3_X2)                                     0.03       0.64 r
  aluBoi/aluReg[59]/regBoi/curData_reg/D (DFFR_X2)        0.00       0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[59]/regBoi/curData_reg/CK (DFFR_X2)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[48]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7834/ZN (NAND3_X2)                                     0.06       0.26 f
  U7749/ZN (INV_X4)                                       0.11       0.37 r
  U7807/ZN (AND2_X4)                                      0.16       0.53 r
  U15066/ZN (AOI22_X2)                                    0.05       0.58 f
  U15068/ZN (NAND4_X2)                                    0.06       0.64 r
  aluBoi/aluReg[48]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[48]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[49]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7834/ZN (NAND3_X2)                                     0.06       0.26 f
  U7749/ZN (INV_X4)                                       0.11       0.37 r
  U7807/ZN (AND2_X4)                                      0.16       0.53 r
  U15039/ZN (AOI22_X2)                                    0.03       0.57 f
  U15040/ZN (NAND4_X2)                                    0.06       0.63 r
  aluBoi/aluReg[49]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[49]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[50]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7834/ZN (NAND3_X2)                                     0.06       0.26 f
  U7749/ZN (INV_X4)                                       0.11       0.37 r
  U7807/ZN (AND2_X4)                                      0.16       0.53 r
  U15093/ZN (AOI22_X2)                                    0.03       0.57 f
  U15094/ZN (NAND4_X2)                                    0.06       0.63 r
  aluBoi/aluReg[50]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[50]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[45]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7834/ZN (NAND3_X2)                                     0.06       0.26 f
  U7749/ZN (INV_X4)                                       0.11       0.37 r
  U7923/ZN (AND2_X4)                                      0.16       0.53 r
  U6140/ZN (AOI211_X2)                                    0.04       0.57 f
  U15271/ZN (NAND4_X2)                                    0.06       0.63 r
  aluBoi/aluReg[45]/regBoi/curData_reg/D (DFFR_X2)        0.00       0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[45]/regBoi/curData_reg/CK (DFFR_X2)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[46]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7834/ZN (NAND3_X2)                                     0.06       0.26 f
  U7749/ZN (INV_X4)                                       0.11       0.37 r
  U7923/ZN (AND2_X4)                                      0.16       0.53 r
  U6325/ZN (AOI211_X2)                                    0.04       0.57 f
  U15263/ZN (NAND4_X2)                                    0.06       0.63 r
  aluBoi/aluReg[46]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[46]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[11]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  regRst (in)                                             0.00       0.00 f
  U7736/ZN (INV_X4)                                       0.01       0.01 r
  U6341/ZN (INV_X4)                                       0.03       0.04 f
  U11045/ZN (NAND2_X2)                                    0.04       0.07 r
  U7796/ZN (INV_X4)                                       0.07       0.14 f
  U7847/ZN (NAND3_X1)                                     0.28       0.42 r
  U8022/ZN (INV_X4)                                       0.00       0.42 f
  U8023/ZN (INV_X4)                                       0.13       0.55 r
  U15062/ZN (OAI211_X2)                                   0.04       0.59 f
  aluBoi/aluReg[11]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[11]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[12]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  regRst (in)                                             0.00       0.00 f
  U7736/ZN (INV_X4)                                       0.01       0.01 r
  U6341/ZN (INV_X4)                                       0.03       0.04 f
  U11045/ZN (NAND2_X2)                                    0.04       0.07 r
  U7796/ZN (INV_X4)                                       0.07       0.14 f
  U7847/ZN (NAND3_X1)                                     0.28       0.42 r
  U8022/ZN (INV_X4)                                       0.00       0.42 f
  U8023/ZN (INV_X4)                                       0.13       0.55 r
  U15034/ZN (OAI211_X2)                                   0.04       0.59 f
  aluBoi/aluReg[12]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[12]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[13]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  regRst (in)                                             0.00       0.00 f
  U7736/ZN (INV_X4)                                       0.01       0.01 r
  U6341/ZN (INV_X4)                                       0.03       0.04 f
  U11045/ZN (NAND2_X2)                                    0.04       0.07 r
  U7796/ZN (INV_X4)                                       0.07       0.14 f
  U7847/ZN (NAND3_X1)                                     0.28       0.42 r
  U8022/ZN (INV_X4)                                       0.00       0.42 f
  U8023/ZN (INV_X4)                                       0.13       0.55 r
  U15088/ZN (OAI211_X2)                                   0.04       0.59 f
  aluBoi/aluReg[13]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[13]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[14]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  regRst (in)                                             0.00       0.00 f
  U7736/ZN (INV_X4)                                       0.01       0.01 r
  U6341/ZN (INV_X4)                                       0.03       0.04 f
  U11045/ZN (NAND2_X2)                                    0.04       0.07 r
  U7796/ZN (INV_X4)                                       0.07       0.14 f
  U7847/ZN (NAND3_X1)                                     0.28       0.42 r
  U8022/ZN (INV_X4)                                       0.00       0.42 f
  U8023/ZN (INV_X4)                                       0.13       0.55 r
  U15079/ZN (OAI211_X2)                                   0.04       0.59 f
  aluBoi/aluReg[14]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[14]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[15]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  regRst (in)                                             0.00       0.00 f
  U7736/ZN (INV_X4)                                       0.01       0.01 r
  U6341/ZN (INV_X4)                                       0.03       0.04 f
  U11045/ZN (NAND2_X2)                                    0.04       0.07 r
  U7796/ZN (INV_X4)                                       0.07       0.14 f
  U7847/ZN (NAND3_X1)                                     0.28       0.42 r
  U8022/ZN (INV_X4)                                       0.00       0.42 f
  U8023/ZN (INV_X4)                                       0.13       0.55 r
  U15051/ZN (OAI211_X2)                                   0.04       0.59 f
  aluBoi/aluReg[15]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[15]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[16]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  regRst (in)                                             0.00       0.00 f
  U7736/ZN (INV_X4)                                       0.01       0.01 r
  U6341/ZN (INV_X4)                                       0.03       0.04 f
  U11045/ZN (NAND2_X2)                                    0.04       0.07 r
  U7796/ZN (INV_X4)                                       0.07       0.14 f
  U7847/ZN (NAND3_X1)                                     0.28       0.42 r
  U8022/ZN (INV_X4)                                       0.00       0.42 f
  U8023/ZN (INV_X4)                                       0.13       0.55 r
  U15031/ZN (OAI211_X2)                                   0.04       0.59 f
  aluBoi/aluReg[16]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[16]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[17]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  regRst (in)                                             0.00       0.00 f
  U7736/ZN (INV_X4)                                       0.01       0.01 r
  U6341/ZN (INV_X4)                                       0.03       0.04 f
  U11045/ZN (NAND2_X2)                                    0.04       0.07 r
  U7796/ZN (INV_X4)                                       0.07       0.14 f
  U7847/ZN (NAND3_X1)                                     0.28       0.42 r
  U8022/ZN (INV_X4)                                       0.00       0.42 f
  U8023/ZN (INV_X4)                                       0.13       0.55 r
  U15021/ZN (OAI211_X2)                                   0.04       0.59 f
  aluBoi/aluReg[17]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[17]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[18]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  regRst (in)                                             0.00       0.00 f
  U7736/ZN (INV_X4)                                       0.01       0.01 r
  U6341/ZN (INV_X4)                                       0.03       0.04 f
  U11045/ZN (NAND2_X2)                                    0.04       0.07 r
  U7796/ZN (INV_X4)                                       0.07       0.14 f
  U7847/ZN (NAND3_X1)                                     0.28       0.42 r
  U8022/ZN (INV_X4)                                       0.00       0.42 f
  U8023/ZN (INV_X4)                                       0.13       0.55 r
  U15125/ZN (OAI211_X2)                                   0.04       0.59 f
  aluBoi/aluReg[18]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[18]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[19]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  regRst (in)                                             0.00       0.00 f
  U7736/ZN (INV_X4)                                       0.01       0.01 r
  U6341/ZN (INV_X4)                                       0.03       0.04 f
  U11045/ZN (NAND2_X2)                                    0.04       0.07 r
  U7796/ZN (INV_X4)                                       0.07       0.14 f
  U7847/ZN (NAND3_X1)                                     0.28       0.42 r
  U8022/ZN (INV_X4)                                       0.00       0.42 f
  U8023/ZN (INV_X4)                                       0.13       0.55 r
  U15114/ZN (OAI211_X2)                                   0.04       0.59 f
  aluBoi/aluReg[19]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[19]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[20]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  regRst (in)                                             0.00       0.00 f
  U7736/ZN (INV_X4)                                       0.01       0.01 r
  U6341/ZN (INV_X4)                                       0.03       0.04 f
  U11045/ZN (NAND2_X2)                                    0.04       0.07 r
  U7796/ZN (INV_X4)                                       0.07       0.14 f
  U7847/ZN (NAND3_X1)                                     0.28       0.42 r
  U8022/ZN (INV_X4)                                       0.00       0.42 f
  U8023/ZN (INV_X4)                                       0.13       0.55 r
  U15104/ZN (OAI211_X2)                                   0.04       0.59 f
  aluBoi/aluReg[20]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[20]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[21]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  regRst (in)                                             0.00       0.00 f
  U7736/ZN (INV_X4)                                       0.01       0.01 r
  U6341/ZN (INV_X4)                                       0.03       0.04 f
  U11045/ZN (NAND2_X2)                                    0.04       0.07 r
  U7796/ZN (INV_X4)                                       0.07       0.14 f
  U7847/ZN (NAND3_X1)                                     0.28       0.42 r
  U8022/ZN (INV_X4)                                       0.00       0.42 f
  U8023/ZN (INV_X4)                                       0.13       0.55 r
  U15017/ZN (OAI211_X2)                                   0.04       0.59 f
  aluBoi/aluReg[21]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[21]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[22]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  regRst (in)                                             0.00       0.00 f
  U7736/ZN (INV_X4)                                       0.01       0.01 r
  U6341/ZN (INV_X4)                                       0.03       0.04 f
  U11045/ZN (NAND2_X2)                                    0.04       0.07 r
  U7796/ZN (INV_X4)                                       0.07       0.14 f
  U7847/ZN (NAND3_X1)                                     0.28       0.42 r
  U8022/ZN (INV_X4)                                       0.00       0.42 f
  U8023/ZN (INV_X4)                                       0.13       0.55 r
  U15009/ZN (OAI211_X2)                                   0.04       0.59 f
  aluBoi/aluReg[22]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[22]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[23]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  regRst (in)                                             0.00       0.00 f
  U7736/ZN (INV_X4)                                       0.01       0.01 r
  U6341/ZN (INV_X4)                                       0.03       0.04 f
  U11045/ZN (NAND2_X2)                                    0.04       0.07 r
  U7796/ZN (INV_X4)                                       0.07       0.14 f
  U7847/ZN (NAND3_X1)                                     0.28       0.42 r
  U8022/ZN (INV_X4)                                       0.00       0.42 f
  U8023/ZN (INV_X4)                                       0.13       0.55 r
  U15158/ZN (OAI211_X2)                                   0.04       0.59 f
  aluBoi/aluReg[23]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[23]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[24]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  regRst (in)                                             0.00       0.00 f
  U7736/ZN (INV_X4)                                       0.01       0.01 r
  U6341/ZN (INV_X4)                                       0.03       0.04 f
  U11045/ZN (NAND2_X2)                                    0.04       0.07 r
  U7796/ZN (INV_X4)                                       0.07       0.14 f
  U7847/ZN (NAND3_X1)                                     0.28       0.42 r
  U8022/ZN (INV_X4)                                       0.00       0.42 f
  U8023/ZN (INV_X4)                                       0.13       0.55 r
  U15149/ZN (OAI211_X2)                                   0.04       0.59 f
  aluBoi/aluReg[24]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[24]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[25]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  regRst (in)                                             0.00       0.00 f
  U7736/ZN (INV_X4)                                       0.01       0.01 r
  U6341/ZN (INV_X4)                                       0.03       0.04 f
  U11045/ZN (NAND2_X2)                                    0.04       0.07 r
  U7796/ZN (INV_X4)                                       0.07       0.14 f
  U7847/ZN (NAND3_X1)                                     0.28       0.42 r
  U8022/ZN (INV_X4)                                       0.00       0.42 f
  U8023/ZN (INV_X4)                                       0.13       0.55 r
  U15140/ZN (OAI211_X2)                                   0.04       0.59 f
  aluBoi/aluReg[25]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[25]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[26]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  regRst (in)                                             0.00       0.00 f
  U7736/ZN (INV_X4)                                       0.01       0.01 r
  U6341/ZN (INV_X4)                                       0.03       0.04 f
  U11045/ZN (NAND2_X2)                                    0.04       0.07 r
  U7796/ZN (INV_X4)                                       0.07       0.14 f
  U7847/ZN (NAND3_X1)                                     0.28       0.42 r
  U8022/ZN (INV_X4)                                       0.00       0.42 f
  U8023/ZN (INV_X4)                                       0.13       0.55 r
  U15005/ZN (OAI211_X2)                                   0.04       0.59 f
  aluBoi/aluReg[26]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[26]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[27]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  regRst (in)                                             0.00       0.00 f
  U7736/ZN (INV_X4)                                       0.01       0.01 r
  U6341/ZN (INV_X4)                                       0.03       0.04 f
  U11045/ZN (NAND2_X2)                                    0.04       0.07 r
  U7796/ZN (INV_X4)                                       0.07       0.14 f
  U7847/ZN (NAND3_X1)                                     0.28       0.42 r
  U8022/ZN (INV_X4)                                       0.00       0.42 f
  U8023/ZN (INV_X4)                                       0.13       0.55 r
  U15001/ZN (OAI211_X2)                                   0.04       0.59 f
  aluBoi/aluReg[27]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[27]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[28]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  regRst (in)                                             0.00       0.00 f
  U7736/ZN (INV_X4)                                       0.01       0.01 r
  U6341/ZN (INV_X4)                                       0.03       0.04 f
  U11045/ZN (NAND2_X2)                                    0.04       0.07 r
  U7796/ZN (INV_X4)                                       0.07       0.14 f
  U7847/ZN (NAND3_X1)                                     0.28       0.42 r
  U8022/ZN (INV_X4)                                       0.00       0.42 f
  U8023/ZN (INV_X4)                                       0.13       0.55 r
  U15172/ZN (OAI211_X2)                                   0.04       0.59 f
  aluBoi/aluReg[28]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[28]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[29]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  regRst (in)                                             0.00       0.00 f
  U7736/ZN (INV_X4)                                       0.01       0.01 r
  U6341/ZN (INV_X4)                                       0.03       0.04 f
  U11045/ZN (NAND2_X2)                                    0.04       0.07 r
  U7796/ZN (INV_X4)                                       0.07       0.14 f
  U7847/ZN (NAND3_X1)                                     0.28       0.42 r
  U8022/ZN (INV_X4)                                       0.00       0.42 f
  U8023/ZN (INV_X4)                                       0.13       0.55 r
  U15180/ZN (OAI211_X2)                                   0.04       0.59 f
  aluBoi/aluReg[29]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[29]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[30]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  regRst (in)                                             0.00       0.00 f
  U7736/ZN (INV_X4)                                       0.01       0.01 r
  U6341/ZN (INV_X4)                                       0.03       0.04 f
  U11045/ZN (NAND2_X2)                                    0.04       0.07 r
  U7796/ZN (INV_X4)                                       0.07       0.14 f
  U7847/ZN (NAND3_X1)                                     0.28       0.42 r
  U8022/ZN (INV_X4)                                       0.00       0.42 f
  U8023/ZN (INV_X4)                                       0.13       0.55 r
  U15188/ZN (OAI211_X2)                                   0.04       0.59 f
  aluBoi/aluReg[30]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[30]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[32]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  regRst (in)                                             0.00       0.00 f
  U7736/ZN (INV_X4)                                       0.01       0.01 r
  U6341/ZN (INV_X4)                                       0.03       0.04 f
  U11045/ZN (NAND2_X2)                                    0.04       0.07 r
  U7796/ZN (INV_X4)                                       0.07       0.14 f
  U7847/ZN (NAND3_X1)                                     0.28       0.42 r
  U8022/ZN (INV_X4)                                       0.00       0.42 f
  U8023/ZN (INV_X4)                                       0.13       0.55 r
  U15196/ZN (OAI211_X2)                                   0.04       0.59 f
  aluBoi/aluReg[32]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[32]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[18]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U6084/ZN (NAND2_X1)                                     0.12       0.32 f
  U5335/ZN (INV_X8)                                       0.04       0.36 r
  U6296/ZN (INV_X16)                                      0.03       0.39 f
  U10997/ZN (INV_X32)                                     0.03       0.42 r
  U15287/ZN (NAND2_X2)                                    0.04       0.46 f
  U6558/ZN (NOR2_X2)                                      0.05       0.51 r
  U15322/ZN (NAND2_X2)                                    0.02       0.53 f
  U15324/ZN (OAI211_X2)                                   0.04       0.57 r
  idBoi/reggal[18]/regBoi/curData_reg/D (DFFR_X1)         0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[18]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[22]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U6084/ZN (NAND2_X1)                                     0.12       0.32 f
  U5335/ZN (INV_X8)                                       0.04       0.36 r
  U6296/ZN (INV_X16)                                      0.03       0.39 f
  U10997/ZN (INV_X32)                                     0.03       0.42 r
  U14992/ZN (NAND2_X2)                                    0.03       0.45 f
  U15293/ZN (INV_X4)                                      0.03       0.48 r
  U15294/ZN (NAND4_X2)                                    0.04       0.51 f
  U15305/ZN (NAND4_X2)                                    0.05       0.57 r
  idBoi/reggal[22]/regBoi/curData_reg/D (DFFR_X1)         0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[22]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[24]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U6084/ZN (NAND2_X1)                                     0.12       0.32 f
  U5335/ZN (INV_X8)                                       0.04       0.36 r
  U6296/ZN (INV_X16)                                      0.03       0.39 f
  U10997/ZN (INV_X32)                                     0.03       0.42 r
  U14992/ZN (NAND2_X2)                                    0.03       0.45 f
  U15293/ZN (INV_X4)                                      0.03       0.48 r
  U15294/ZN (NAND4_X2)                                    0.04       0.51 f
  U15296/ZN (OAI211_X2)                                   0.05       0.57 r
  idBoi/reggal[24]/regBoi/curData_reg/D (DFFR_X1)         0.00       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[24]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[29]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U6084/ZN (NAND2_X1)                                     0.12       0.32 f
  U5335/ZN (INV_X8)                                       0.04       0.36 r
  U6296/ZN (INV_X16)                                      0.03       0.39 f
  U10997/ZN (INV_X32)                                     0.03       0.42 r
  U15287/ZN (NAND2_X2)                                    0.04       0.46 f
  U6558/ZN (NOR2_X2)                                      0.05       0.51 r
  U15338/ZN (INV_X4)                                      0.01       0.52 f
  U15340/ZN (OAI211_X2)                                   0.04       0.56 r
  idBoi/reggal[29]/regBoi/curData_reg/D (DFFR_X2)         0.00       0.56 r
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[29]/regBoi/curData_reg/CK (DFFR_X2)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[30]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U6084/ZN (NAND2_X1)                                     0.12       0.32 f
  U5335/ZN (INV_X8)                                       0.04       0.36 r
  U6296/ZN (INV_X16)                                      0.03       0.39 f
  U10997/ZN (INV_X32)                                     0.03       0.42 r
  U15287/ZN (NAND2_X2)                                    0.04       0.46 f
  U15416/ZN (NOR2_X4)                                     0.04       0.49 r
  U15516/ZN (NAND4_X2)                                    0.03       0.52 f
  U15518/ZN (NAND2_X2)                                    0.03       0.55 r
  idBoi/reggal[30]/regBoi/curData_reg/D (DFFR_X1)         0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[30]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[21]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U6084/ZN (NAND2_X1)                                     0.12       0.32 f
  U5335/ZN (INV_X8)                                       0.04       0.36 r
  U6296/ZN (INV_X16)                                      0.03       0.39 f
  U10997/ZN (INV_X32)                                     0.03       0.42 r
  U15287/ZN (NAND2_X2)                                    0.04       0.46 f
  U15288/ZN (INV_X4)                                      0.03       0.48 r
  U15289/ZN (NAND3_X4)                                    0.02       0.50 f
  U7688/ZN (NAND3_X2)                                     0.04       0.54 r
  idBoi/reggal[21]/regBoi/curData_reg/D (DFFR_X1)         0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[21]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[72]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7842/ZN (NAND3_X2)                                     0.06       0.26 f
  U8017/ZN (INV_X4)                                       0.16       0.43 r
  U5237/ZN (AOI222_X1)                                    0.05       0.48 f
  U8317/ZN (OAI21_X2)                                     0.06       0.54 r
  aluBoi/aluReg[72]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[72]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[74]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7842/ZN (NAND3_X2)                                     0.06       0.26 f
  U8017/ZN (INV_X4)                                       0.16       0.43 r
  U5256/ZN (AOI222_X1)                                    0.05       0.48 f
  U5258/ZN (OAI21_X2)                                     0.06       0.54 r
  aluBoi/aluReg[74]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[74]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[70]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7834/ZN (NAND3_X2)                                     0.06       0.26 f
  U7766/ZN (INV_X2)                                       0.18       0.44 r
  U8224/ZN (OAI21_X2)                                     0.04       0.48 f
  U15230/ZN (NAND4_X2)                                    0.05       0.54 r
  aluBoi/aluReg[70]/regBoi/curData_reg/D (DFFR_X2)        0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[70]/regBoi/curData_reg/CK (DFFR_X2)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[67]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7834/ZN (NAND3_X2)                                     0.06       0.26 f
  U7766/ZN (INV_X2)                                       0.18       0.44 r
  U6149/ZN (OAI21_X2)                                     0.04       0.48 f
  U15192/ZN (NAND4_X2)                                    0.05       0.54 r
  aluBoi/aluReg[67]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[67]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[68]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7834/ZN (NAND3_X2)                                     0.06       0.26 f
  U7766/ZN (INV_X2)                                       0.18       0.44 r
  U8181/ZN (OAI21_X2)                                     0.04       0.48 f
  U15209/ZN (NAND4_X2)                                    0.05       0.54 r
  aluBoi/aluReg[68]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[68]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[20]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U6084/ZN (NAND2_X1)                                     0.12       0.32 f
  U5335/ZN (INV_X8)                                       0.04       0.36 r
  U6296/ZN (INV_X16)                                      0.03       0.39 f
  U10997/ZN (INV_X32)                                     0.03       0.42 r
  U14992/ZN (NAND2_X2)                                    0.03       0.45 f
  U15293/ZN (INV_X4)                                      0.03       0.48 r
  U15334/ZN (NAND3_X4)                                    0.03       0.50 f
  U7692/ZN (NAND3_X2)                                     0.03       0.54 r
  idBoi/reggal[20]/regBoi/curData_reg/D (DFFR_X1)         0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[20]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[75]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7834/ZN (NAND3_X2)                                     0.06       0.26 f
  U7749/ZN (INV_X4)                                       0.11       0.37 r
  U7945/ZN (NAND2_X2)                                     0.04       0.41 f
  U15041/ZN (INV_X4)                                      0.06       0.48 r
  U8357/ZN (NAND2_X2)                                     0.02       0.50 f
  U15524/ZN (NAND4_X2)                                    0.03       0.53 r
  aluBoi/aluReg[75]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[75]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[71]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7834/ZN (NAND3_X2)                                     0.06       0.26 f
  U7766/ZN (INV_X2)                                       0.18       0.44 r
  U8248/ZN (OAI21_X2)                                     0.04       0.48 f
  U15222/ZN (NAND4_X2)                                    0.04       0.52 r
  aluBoi/aluReg[71]/regBoi/curData_reg/D (DFFR_X2)        0.00       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[71]/regBoi/curData_reg/CK (DFFR_X2)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[38]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U6084/ZN (NAND2_X1)                                     0.12       0.32 f
  U5335/ZN (INV_X8)                                       0.04       0.36 r
  U6296/ZN (INV_X16)                                      0.03       0.39 f
  U10997/ZN (INV_X32)                                     0.03       0.42 r
  U15287/ZN (NAND2_X2)                                    0.04       0.46 f
  U15416/ZN (NOR2_X4)                                     0.04       0.49 r
  U15417/ZN (INV_X4)                                      0.01       0.50 f
  U15419/ZN (NAND2_X2)                                    0.02       0.53 r
  idBoi/reggal[38]/regBoi/curData_reg/D (DFFR_X1)         0.00       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[38]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[66]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7834/ZN (NAND3_X2)                                     0.06       0.26 f
  U7766/ZN (INV_X2)                                       0.18       0.44 r
  U6148/ZN (OAI21_X2)                                     0.04       0.48 f
  U15184/ZN (NAND4_X2)                                    0.04       0.52 r
  aluBoi/aluReg[66]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[66]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[27]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U6084/ZN (NAND2_X1)                                     0.12       0.32 f
  U5335/ZN (INV_X8)                                       0.04       0.36 r
  U6296/ZN (INV_X16)                                      0.03       0.39 f
  U10997/ZN (INV_X32)                                     0.03       0.42 r
  U15287/ZN (NAND2_X2)                                    0.04       0.46 f
  U7707/ZN (NOR3_X1)                                      0.06       0.51 r
  idBoi/reggal[27]/regBoi/curData_reg/D (DFFR_X1)         0.00       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[27]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[26]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U6084/ZN (NAND2_X1)                                     0.12       0.32 f
  U5335/ZN (INV_X8)                                       0.04       0.36 r
  U6296/ZN (INV_X16)                                      0.03       0.39 f
  U10997/ZN (INV_X32)                                     0.03       0.42 r
  U15287/ZN (NAND2_X2)                                    0.04       0.46 f
  U7702/ZN (OAI21_X1)                                     0.06       0.51 r
  idBoi/reggal[26]/regBoi/curData_reg/D (DFFR_X1)         0.00       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[26]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[16]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U6084/ZN (NAND2_X1)                                     0.12       0.32 f
  U5335/ZN (INV_X8)                                       0.04       0.36 r
  U6296/ZN (INV_X16)                                      0.03       0.39 f
  U10997/ZN (INV_X32)                                     0.03       0.42 r
  U14992/ZN (NAND2_X2)                                    0.03       0.45 f
  U7678/ZN (OAI21_X1)                                     0.07       0.51 r
  idBoi/reggal[16]/regBoi/curData_reg/D (DFFR_X1)         0.00       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[16]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[32]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U6084/ZN (NAND2_X1)                                     0.12       0.32 f
  U5335/ZN (INV_X8)                                       0.04       0.36 r
  U6296/ZN (INV_X16)                                      0.03       0.39 f
  U10997/ZN (INV_X32)                                     0.03       0.42 r
  U14992/ZN (NAND2_X2)                                    0.03       0.45 f
  U15412/ZN (OAI22_X2)                                    0.07       0.51 r
  idBoi/reggal[32]/regBoi/curData_reg/D (DFFR_X1)         0.00       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[32]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[69]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7834/ZN (NAND3_X2)                                     0.06       0.26 f
  U7766/ZN (INV_X2)                                       0.18       0.44 r
  U15199/ZN (OAI21_X4)                                    0.04       0.47 f
  U15201/ZN (NAND4_X2)                                    0.04       0.51 r
  aluBoi/aluReg[69]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[69]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[8]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7847/ZN (NAND3_X1)                                     0.19       0.39 f
  U8279/ZN (OAI211_X1)                                    0.11       0.50 r
  aluBoi/aluReg[8]/regBoi/curData_reg/D (DFFR_X1)         0.00       0.50 r
  data arrival time                                                  0.50

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[8]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[31]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  regRst (in)                                             0.00       0.00 f
  U7736/ZN (INV_X4)                                       0.01       0.01 r
  U6341/ZN (INV_X4)                                       0.03       0.04 f
  U11045/ZN (NAND2_X2)                                    0.04       0.07 r
  U7796/ZN (INV_X4)                                       0.07       0.14 f
  U7797/ZN (INV_X8)                                       0.11       0.24 r
  U5334/ZN (NAND2_X4)                                     0.05       0.29 f
  U7932/ZN (INV_X8)                                       0.04       0.34 r
  U15385/Z (MUX2_X2)                                      0.14       0.47 f
  U7699/ZN (NOR2_X2)                                      0.04       0.51 r
  idBoi/reggal[31]/regBoi/curData_reg/D (DFFR_X1)         0.00       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[31]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[25]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U6084/ZN (NAND2_X1)                                     0.12       0.32 f
  U5335/ZN (INV_X8)                                       0.04       0.36 r
  U6296/ZN (INV_X16)                                      0.03       0.39 f
  U10998/ZN (INV_X32)                                     0.03       0.42 r
  U15299/ZN (NAND2_X2)                                    0.03       0.44 f
  U15411/ZN (OAI22_X2)                                    0.06       0.51 r
  idBoi/reggal[25]/regBoi/curData_reg/D (DFFR_X1)         0.00       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[25]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[23]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U6084/ZN (NAND2_X1)                                     0.12       0.32 f
  U5335/ZN (INV_X8)                                       0.04       0.36 r
  U6296/ZN (INV_X16)                                      0.03       0.39 f
  U10998/ZN (INV_X32)                                     0.03       0.42 r
  U15299/ZN (NAND2_X2)                                    0.03       0.44 f
  U15341/ZN (INV_X4)                                      0.02       0.47 r
  U15342/ZN (NAND2_X2)                                    0.02       0.48 f
  U7694/ZN (NAND3_X2)                                     0.03       0.51 r
  idBoi/reggal[23]/regBoi/curData_reg/D (DFFR_X1)         0.00       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[23]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[73]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7842/ZN (NAND3_X2)                                     0.06       0.26 f
  U8017/ZN (INV_X4)                                       0.16       0.43 r
  U15244/ZN (NAND2_X2)                                    0.03       0.45 f
  U15246/ZN (NAND4_X2)                                    0.05       0.50 r
  aluBoi/aluReg[73]/regBoi/curData_reg/D (DFFR_X2)        0.00       0.50 r
  data arrival time                                                  0.50

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[73]/regBoi/curData_reg/CK (DFFR_X2)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[0]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7797/ZN (INV_X8)                                       0.08       0.28 f
  U5334/ZN (NAND2_X4)                                     0.07       0.35 r
  U7932/ZN (INV_X8)                                       0.03       0.38 f
  U11002/ZN (INV_X32)                                     0.02       0.40 r
  U5333/ZN (INV_X8)                                       0.04       0.44 f
  U8231/ZN (NAND2_X1)                                     0.04       0.48 r
  U15400/ZN (NAND2_X2)                                    0.02       0.50 f
  idBoi/reggal[0]/regBoi/curData_reg/D (DFFR_X2)          0.00       0.50 f
  data arrival time                                                  0.50

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[0]/regBoi/curData_reg/CK (DFFR_X2)         0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[88]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7797/ZN (INV_X8)                                       0.08       0.28 f
  U5334/ZN (NAND2_X4)                                     0.07       0.35 r
  U7932/ZN (INV_X8)                                       0.03       0.38 f
  U11002/ZN (INV_X32)                                     0.02       0.40 r
  U5332/ZN (INV_X16)                                      0.03       0.44 f
  U8286/ZN (NAND2_X1)                                     0.05       0.48 r
  U14967/ZN (NAND2_X2)                                    0.02       0.50 f
  idBoi/reggal[88]/regBoi/curData_reg/D (DFFR_X2)         0.00       0.50 f
  data arrival time                                                  0.50

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[88]/regBoi/curData_reg/CK (DFFR_X2)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[84]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7797/ZN (INV_X8)                                       0.08       0.28 f
  U5334/ZN (NAND2_X4)                                     0.07       0.35 r
  U7932/ZN (INV_X8)                                       0.03       0.38 f
  U11002/ZN (INV_X32)                                     0.02       0.40 r
  U7833/ZN (INV_X8)                                       0.03       0.44 f
  U10014/ZN (NAND2_X1)                                    0.04       0.48 r
  U15354/ZN (NAND2_X2)                                    0.02       0.50 f
  idBoi/reggal[84]/regBoi/curData_reg/D (DFFR_X2)         0.00       0.50 f
  data arrival time                                                  0.50

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[84]/regBoi/curData_reg/CK (DFFR_X2)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[37]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U6084/ZN (NAND2_X1)                                     0.12       0.32 f
  U14995/ZN (NAND2_X2)                                    0.08       0.40 r
  U14996/ZN (NAND2_X2)                                    0.03       0.43 f
  U15319/ZN (OAI22_X2)                                    0.06       0.49 r
  idBoi/reggal[37]/regBoi/curData_reg/D (DFFR_X2)         0.00       0.49 r
  data arrival time                                                  0.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[37]/regBoi/curData_reg/CK (DFFR_X2)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[28]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7797/ZN (INV_X8)                                       0.08       0.28 f
  U5334/ZN (NAND2_X4)                                     0.07       0.35 r
  U7932/ZN (INV_X8)                                       0.03       0.38 f
  U11002/ZN (INV_X32)                                     0.02       0.40 r
  U7833/ZN (INV_X8)                                       0.03       0.44 f
  U14997/ZN (NAND2_X2)                                    0.03       0.47 r
  U7680/ZN (OAI21_X2)                                     0.03       0.49 f
  idBoi/reggal[28]/regBoi/curData_reg/D (DFFR_X1)         0.00       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[28]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[114]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7797/ZN (INV_X8)                                       0.08       0.28 f
  U5334/ZN (NAND2_X4)                                     0.07       0.35 r
  U7932/ZN (INV_X8)                                       0.03       0.38 f
  U11002/ZN (INV_X32)                                     0.02       0.40 r
  U5333/ZN (INV_X8)                                       0.04       0.44 f
  U14665/ZN (NAND2_X2)                                    0.04       0.47 r
  U14666/ZN (NAND2_X2)                                    0.02       0.49 f
  idBoi/reggal[114]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[114]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[115]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7797/ZN (INV_X8)                                       0.08       0.28 f
  U5334/ZN (NAND2_X4)                                     0.07       0.35 r
  U7932/ZN (INV_X8)                                       0.03       0.38 f
  U11002/ZN (INV_X32)                                     0.02       0.40 r
  U5333/ZN (INV_X8)                                       0.04       0.44 f
  U14648/ZN (NAND2_X2)                                    0.04       0.47 r
  U14649/ZN (NAND2_X2)                                    0.02       0.49 f
  idBoi/reggal[115]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[115]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[116]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7797/ZN (INV_X8)                                       0.08       0.28 f
  U5334/ZN (NAND2_X4)                                     0.07       0.35 r
  U7932/ZN (INV_X8)                                       0.03       0.38 f
  U11002/ZN (INV_X32)                                     0.02       0.40 r
  U5333/ZN (INV_X8)                                       0.04       0.44 f
  U14635/ZN (NAND2_X2)                                    0.04       0.47 r
  U14636/ZN (NAND2_X2)                                    0.02       0.49 f
  idBoi/reggal[116]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[116]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[76]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7797/ZN (INV_X8)                                       0.08       0.28 f
  U5334/ZN (NAND2_X4)                                     0.07       0.35 r
  U7932/ZN (INV_X8)                                       0.03       0.38 f
  U11002/ZN (INV_X32)                                     0.02       0.40 r
  U5333/ZN (INV_X8)                                       0.04       0.44 f
  U15431/ZN (NAND2_X2)                                    0.04       0.47 r
  U15432/ZN (NAND2_X2)                                    0.02       0.49 f
  idBoi/reggal[76]/regBoi/curData_reg/D (DFFR_X2)         0.00       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[117]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7797/ZN (INV_X8)                                       0.08       0.28 f
  U5334/ZN (NAND2_X4)                                     0.07       0.35 r
  U7932/ZN (INV_X8)                                       0.03       0.38 f
  U11002/ZN (INV_X32)                                     0.02       0.40 r
  U5333/ZN (INV_X8)                                       0.04       0.44 f
  U14593/ZN (NAND2_X2)                                    0.04       0.47 r
  U14594/ZN (NAND2_X2)                                    0.02       0.49 f
  idBoi/reggal[117]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[117]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[111]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7797/ZN (INV_X8)                                       0.08       0.28 f
  U5334/ZN (NAND2_X4)                                     0.07       0.35 r
  U7932/ZN (INV_X8)                                       0.03       0.38 f
  U11002/ZN (INV_X32)                                     0.02       0.40 r
  U5333/ZN (INV_X8)                                       0.04       0.44 f
  U14694/ZN (NAND2_X2)                                    0.04       0.47 r
  U14695/ZN (NAND2_X2)                                    0.02       0.49 f
  idBoi/reggal[111]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[111]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[92]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7797/ZN (INV_X8)                                       0.08       0.28 f
  U5334/ZN (NAND2_X4)                                     0.07       0.35 r
  U7932/ZN (INV_X8)                                       0.03       0.38 f
  U11002/ZN (INV_X32)                                     0.02       0.40 r
  U5333/ZN (INV_X8)                                       0.04       0.44 f
  U14917/ZN (NAND2_X2)                                    0.04       0.47 r
  U14918/ZN (NAND2_X2)                                    0.02       0.49 f
  idBoi/reggal[92]/regBoi/curData_reg/D (DFFR_X1)         0.00       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[92]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[7]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7788/ZN (AND2_X4)                                      0.21       0.41 r
  U15273/ZN (NAND2_X2)                                    0.02       0.43 f
  U15275/ZN (OAI211_X2)                                   0.05       0.49 r
  aluBoi/aluReg[7]/regBoi/curData_reg/D (DFFR_X1)         0.00       0.49 r
  data arrival time                                                  0.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[7]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[9]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7788/ZN (AND2_X4)                                      0.21       0.41 r
  U15256/ZN (NAND2_X2)                                    0.02       0.43 f
  U15258/ZN (OAI211_X2)                                   0.05       0.49 r
  aluBoi/aluReg[9]/regBoi/curData_reg/D (DFFR_X1)         0.00       0.49 r
  data arrival time                                                  0.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[9]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[10]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7788/ZN (AND2_X4)                                      0.21       0.41 r
  U15247/ZN (NAND2_X2)                                    0.02       0.43 f
  U15249/ZN (OAI211_X2)                                   0.05       0.49 r
  aluBoi/aluReg[10]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.49 r
  data arrival time                                                  0.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[10]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[31]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7788/ZN (AND2_X4)                                      0.21       0.41 r
  U15203/ZN (NAND2_X2)                                    0.02       0.43 f
  U15205/ZN (OAI211_X2)                                   0.05       0.49 r
  aluBoi/aluReg[31]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.49 r
  data arrival time                                                  0.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[31]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[33]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7788/ZN (AND2_X4)                                      0.21       0.41 r
  U15224/ZN (NAND2_X2)                                    0.02       0.43 f
  U15226/ZN (OAI211_X2)                                   0.05       0.49 r
  aluBoi/aluReg[33]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.49 r
  data arrival time                                                  0.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[33]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[34]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7788/ZN (AND2_X4)                                      0.21       0.41 r
  U15216/ZN (NAND2_X2)                                    0.02       0.43 f
  U15218/ZN (OAI211_X2)                                   0.05       0.49 r
  aluBoi/aluReg[34]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.49 r
  data arrival time                                                  0.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[34]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[35]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7788/ZN (AND2_X4)                                      0.21       0.41 r
  U15211/ZN (NAND2_X2)                                    0.02       0.43 f
  U15213/ZN (OAI211_X2)                                   0.05       0.49 r
  aluBoi/aluReg[35]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.49 r
  data arrival time                                                  0.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[35]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[36]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7788/ZN (AND2_X4)                                      0.21       0.41 r
  U15240/ZN (NAND2_X2)                                    0.02       0.43 f
  U15242/ZN (OAI211_X2)                                   0.05       0.49 r
  aluBoi/aluReg[36]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.49 r
  data arrival time                                                  0.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[36]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[37]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7788/ZN (AND2_X4)                                      0.21       0.41 r
  U15232/ZN (NAND2_X2)                                    0.02       0.43 f
  U15234/ZN (OAI211_X2)                                   0.05       0.49 r
  aluBoi/aluReg[37]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.49 r
  data arrival time                                                  0.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[37]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: regRst (input port clocked by clk)
  Endpoint: aluBoi/aluReg[38]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7788/ZN (AND2_X4)                                      0.21       0.41 r
  U15347/ZN (NAND2_X2)                                    0.02       0.43 f
  U15349/ZN (OAI211_X2)                                   0.05       0.49 r
  aluBoi/aluReg[38]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.49 r
  data arrival time                                                  0.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[38]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[35]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7797/ZN (INV_X8)                                       0.08       0.28 f
  U5334/ZN (NAND2_X4)                                     0.07       0.35 r
  U7932/ZN (INV_X8)                                       0.03       0.38 f
  U11002/ZN (INV_X32)                                     0.02       0.40 r
  U5332/ZN (INV_X16)                                      0.03       0.44 f
  U15317/ZN (NAND2_X2)                                    0.03       0.47 r
  U15318/ZN (NAND2_X2)                                    0.02       0.49 f
  idBoi/reggal[35]/regBoi/curData_reg/D (DFFR_X1)         0.00       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[35]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[87]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7797/ZN (INV_X8)                                       0.08       0.28 f
  U5334/ZN (NAND2_X4)                                     0.07       0.35 r
  U7932/ZN (INV_X8)                                       0.03       0.38 f
  U11002/ZN (INV_X32)                                     0.02       0.40 r
  U5332/ZN (INV_X16)                                      0.03       0.44 f
  U14975/ZN (NAND2_X2)                                    0.03       0.47 r
  U14976/ZN (NAND2_X2)                                    0.02       0.49 f
  idBoi/reggal[87]/regBoi/curData_reg/D (DFFR_X1)         0.00       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[87]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[100]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7797/ZN (INV_X8)                                       0.08       0.28 f
  U5334/ZN (NAND2_X4)                                     0.07       0.35 r
  U7932/ZN (INV_X8)                                       0.03       0.38 f
  U11002/ZN (INV_X32)                                     0.02       0.40 r
  U5332/ZN (INV_X16)                                      0.03       0.44 f
  U14830/ZN (NAND2_X2)                                    0.03       0.47 r
  U14831/ZN (NAND2_X2)                                    0.02       0.49 f
  idBoi/reggal[100]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[100]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[86]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7797/ZN (INV_X8)                                       0.08       0.28 f
  U5334/ZN (NAND2_X4)                                     0.07       0.35 r
  U7932/ZN (INV_X8)                                       0.03       0.38 f
  U11002/ZN (INV_X32)                                     0.02       0.40 r
  U5332/ZN (INV_X16)                                      0.03       0.44 f
  U14986/ZN (NAND2_X2)                                    0.03       0.47 r
  U14987/ZN (NAND2_X2)                                    0.02       0.49 f
  idBoi/reggal[86]/regBoi/curData_reg/D (DFFR_X1)         0.00       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[86]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[89]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7797/ZN (INV_X8)                                       0.08       0.28 f
  U5334/ZN (NAND2_X4)                                     0.07       0.35 r
  U7932/ZN (INV_X8)                                       0.03       0.38 f
  U11002/ZN (INV_X32)                                     0.02       0.40 r
  U5332/ZN (INV_X16)                                      0.03       0.44 f
  U14952/ZN (NAND2_X2)                                    0.03       0.47 r
  U14953/ZN (NAND2_X2)                                    0.02       0.49 f
  idBoi/reggal[89]/regBoi/curData_reg/D (DFFR_X1)         0.00       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[89]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[91]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7797/ZN (INV_X8)                                       0.08       0.28 f
  U5334/ZN (NAND2_X4)                                     0.07       0.35 r
  U7932/ZN (INV_X8)                                       0.03       0.38 f
  U11002/ZN (INV_X32)                                     0.02       0.40 r
  U5332/ZN (INV_X16)                                      0.03       0.44 f
  U14927/ZN (NAND2_X2)                                    0.03       0.47 r
  U14928/ZN (NAND2_X2)                                    0.02       0.49 f
  idBoi/reggal[91]/regBoi/curData_reg/D (DFFR_X1)         0.00       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[91]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[93]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7797/ZN (INV_X8)                                       0.08       0.28 f
  U5334/ZN (NAND2_X4)                                     0.07       0.35 r
  U7932/ZN (INV_X8)                                       0.03       0.38 f
  U11002/ZN (INV_X32)                                     0.02       0.40 r
  U5332/ZN (INV_X16)                                      0.03       0.44 f
  U14907/ZN (NAND2_X2)                                    0.03       0.47 r
  U14908/ZN (NAND2_X2)                                    0.02       0.49 f
  idBoi/reggal[93]/regBoi/curData_reg/D (DFFR_X1)         0.00       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[93]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[97]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7797/ZN (INV_X8)                                       0.08       0.28 f
  U5334/ZN (NAND2_X4)                                     0.07       0.35 r
  U7932/ZN (INV_X8)                                       0.03       0.38 f
  U11002/ZN (INV_X32)                                     0.02       0.40 r
  U5332/ZN (INV_X16)                                      0.03       0.44 f
  U14860/ZN (NAND2_X2)                                    0.03       0.47 r
  U14861/ZN (NAND2_X2)                                    0.02       0.49 f
  idBoi/reggal[97]/regBoi/curData_reg/D (DFFR_X1)         0.00       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[97]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: regRst (input port clocked by clk)
  Endpoint: idBoi/reggal[101]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  regRst (in)                                             0.00       0.00 r
  U7736/ZN (INV_X4)                                       0.01       0.01 f
  U6341/ZN (INV_X4)                                       0.05       0.05 r
  U11045/ZN (NAND2_X2)                                    0.03       0.08 f
  U7796/ZN (INV_X4)                                       0.12       0.20 r
  U7797/ZN (INV_X8)                                       0.08       0.28 f
  U5334/ZN (NAND2_X4)                                     0.07       0.35 r
  U7932/ZN (INV_X8)                                       0.03       0.38 f
  U11002/ZN (INV_X32)                                     0.02       0.40 r
  U5332/ZN (INV_X16)                                      0.03       0.44 f
  U14812/ZN (NAND2_X2)                                    0.03       0.47 r
  U14813/ZN (NAND2_X2)                                    0.02       0.49 f
  idBoi/reggal[101]/regBoi/curData_reg/D (DFFR_X1)        0.00       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[101]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: idBoi/reggal[85]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dpcHold (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[85]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[85]/regBoi/curData_reg/QN (DFFR_X2)        0.12       0.12 r
  U10494/ZN (INV_X4)                                      0.01       0.14 f
  U10699/ZN (INV_X8)                                      0.03       0.16 r
  U9554/ZN (INV_X4)                                       0.03       0.19 f
  U8989/ZN (INV_X8)                                       0.04       0.23 r
  U8997/ZN (AOI21_X2)                                     0.03       0.26 f
  U9553/ZN (AOI21_X2)                                     0.04       0.30 r
  U11546/ZN (AOI22_X2)                                    0.03       0.33 f
  U11547/Z (MUX2_X2)                                      0.12       0.45 f
  U11548/ZN (NAND2_X2)                                    0.03       0.48 r
  U10787/ZN (NAND3_X2)                                    0.03       0.50 f
  U9521/ZN (OAI21_X4)                                     0.05       0.55 r
  U9520/ZN (INV_X16)                                      0.02       0.57 f
  U10922/ZN (NAND2_X4)                                    0.03       0.60 r
  U10350/ZN (INV_X8)                                      0.01       0.62 f
  U13380/ZN (NAND3_X4)                                    0.03       0.64 r
  U5913/ZN (INV_X16)                                      0.01       0.66 f
  U10954/ZN (NAND2_X4)                                    0.04       0.69 r
  U10928/ZN (INV_X16)                                     0.02       0.71 f
  U8726/ZN (NAND2_X2)                                     0.04       0.75 r
  U6055/ZN (INV_X8)                                       0.02       0.76 f
  U9822/ZN (NAND3_X2)                                     0.05       0.81 r
  U9821/ZN (INV_X4)                                       0.01       0.82 f
  U6093/ZN (NAND2_X4)                                     0.02       0.85 r
  U6094/ZN (INV_X8)                                       0.01       0.86 f
  U10957/ZN (NAND2_X4)                                    0.03       0.89 r
  U13381/ZN (NOR2_X4)                                     0.02       0.91 f
  U6039/ZN (INV_X2)                                       0.04       0.95 r
  U13389/ZN (NAND3_X4)                                    0.03       0.98 f
  U9810/ZN (NAND2_X2)                                     0.02       1.00 r
  dpcHold (out)                                           0.00       1.00 r
  data arrival time                                                  1.00

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: idBoi/reggal[81]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: difKill (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[81]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[81]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U10872/ZN (INV_X8)                                      0.03       0.12 r
  U10945/ZN (INV_X16)                                     0.02       0.14 f
  U10174/ZN (INV_X4)                                      0.05       0.20 r
  U11144/Z (MUX2_X2)                                      0.14       0.33 f
  U11145/Z (MUX2_X2)                                      0.09       0.43 f
  U11146/Z (MUX2_X2)                                      0.11       0.54 f
  U11147/Z (MUX2_X2)                                      0.12       0.66 f
  U10539/ZN (NAND2_X2)                                    0.03       0.68 r
  U10540/ZN (NAND2_X2)                                    0.02       0.71 f
  U10937/ZN (NAND2_X4)                                    0.03       0.74 r
  U8740/ZN (NAND2_X2)                                     0.02       0.76 f
  U13351/ZN (NOR3_X4)                                     0.04       0.80 r
  U9822/ZN (NAND3_X2)                                     0.03       0.83 f
  U9821/ZN (INV_X4)                                       0.02       0.85 r
  U6093/ZN (NAND2_X4)                                     0.02       0.87 f
  U6094/ZN (INV_X8)                                       0.02       0.88 r
  U10957/ZN (NAND2_X4)                                    0.02       0.90 f
  U13381/ZN (NOR2_X4)                                     0.03       0.93 r
  U6038/ZN (INV_X4)                                       0.01       0.95 f
  U6095/ZN (NAND3_X4)                                     0.02       0.97 r
  U6037/ZN (INV_X8)                                       0.01       0.98 f
  U6089/ZN (NAND2_X2)                                     0.02       0.99 r
  difKill (out)                                           0.00       0.99 r
  data arrival time                                                  0.99

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: idBoi/reggal[81]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: didKill (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[81]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[81]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U10872/ZN (INV_X8)                                      0.03       0.12 r
  U10945/ZN (INV_X16)                                     0.02       0.14 f
  U10174/ZN (INV_X4)                                      0.05       0.20 r
  U11144/Z (MUX2_X2)                                      0.14       0.33 f
  U11145/Z (MUX2_X2)                                      0.09       0.43 f
  U11146/Z (MUX2_X2)                                      0.11       0.54 f
  U11147/Z (MUX2_X2)                                      0.12       0.66 f
  U10539/ZN (NAND2_X2)                                    0.03       0.68 r
  U10540/ZN (NAND2_X2)                                    0.02       0.71 f
  U10937/ZN (NAND2_X4)                                    0.03       0.74 r
  U8740/ZN (NAND2_X2)                                     0.02       0.76 f
  U13351/ZN (NOR3_X4)                                     0.04       0.80 r
  U9822/ZN (NAND3_X2)                                     0.03       0.83 f
  U9821/ZN (INV_X4)                                       0.02       0.85 r
  U6093/ZN (NAND2_X4)                                     0.02       0.87 f
  U6094/ZN (INV_X8)                                       0.02       0.88 r
  U10957/ZN (NAND2_X4)                                    0.02       0.90 f
  U13381/ZN (NOR2_X4)                                     0.03       0.93 r
  U6038/ZN (INV_X4)                                       0.01       0.95 f
  U6095/ZN (NAND3_X4)                                     0.02       0.97 r
  didKill (out)                                           0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: idBoi/reggal[30]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daluKill (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[30]/regBoi/curData_reg/CK (DFFR_X1)        0.00 #     0.00 r
  idBoi/reggal[30]/regBoi/curData_reg/Q (DFFR_X1)         0.23       0.23 f
  U11043/ZN (NAND2_X2)                                    0.09       0.32 r
  U13564/ZN (INV_X4)                                      0.02       0.33 f
  daluKill (out)                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: idBoi/reggal[30]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: didHold (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[30]/regBoi/curData_reg/CK (DFFR_X1)        0.00 #     0.00 r
  idBoi/reggal[30]/regBoi/curData_reg/Q (DFFR_X1)         0.23       0.23 f
  U11043/ZN (NAND2_X2)                                    0.09       0.32 r
  U13564/ZN (INV_X4)                                      0.02       0.33 f
  didHold (out)                                           0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: idBoi/reggal[30]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: difHold (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[30]/regBoi/curData_reg/CK (DFFR_X1)        0.00 #     0.00 r
  idBoi/reggal[30]/regBoi/curData_reg/Q (DFFR_X1)         0.23       0.23 f
  U11043/ZN (NAND2_X2)                                    0.09       0.32 r
  U13564/ZN (INV_X4)                                      0.02       0.33 f
  difHold (out)                                           0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: ifBoi/reglol[54]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifInst[22] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/reglol[54]/regBoi/curData_reg/CK (DFFR_X1)        0.00 #     0.00 r
  ifBoi/reglol[54]/regBoi/curData_reg/Q (DFFR_X1)         0.24       0.24 f
  ifInst[22] (out)                                        0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: ifBoi/reglol[61]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifInst[29] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/reglol[61]/regBoi/curData_reg/CK (DFFR_X1)        0.00 #     0.00 r
  ifBoi/reglol[61]/regBoi/curData_reg/Q (DFFR_X1)         0.24       0.24 f
  ifInst[29] (out)                                        0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: ifBoi/reglol[59]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifInst[27] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/reglol[59]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  ifBoi/reglol[59]/regBoi/curData_reg/Q (DFFR_X2)         0.24       0.24 f
  ifInst[27] (out)                                        0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: ifBoi/reglol[56]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifInst[24] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/reglol[56]/regBoi/curData_reg/CK (DFFR_X1)        0.00 #     0.00 r
  ifBoi/reglol[56]/regBoi/curData_reg/Q (DFFR_X1)         0.23       0.23 f
  ifInst[24] (out)                                        0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: ifBoi/reglol[58]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifInst[26] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/reglol[58]/regBoi/curData_reg/CK (DFFR_X1)        0.00 #     0.00 r
  ifBoi/reglol[58]/regBoi/curData_reg/Q (DFFR_X1)         0.23       0.23 f
  ifInst[26] (out)                                        0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: ifBoi/reglol[60]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifInst[28] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/reglol[60]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  ifBoi/reglol[60]/regBoi/curData_reg/Q (DFFR_X2)         0.23       0.23 f
  ifInst[28] (out)                                        0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: aluBoi/aluReg[47]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[47]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  aluBoi/aluReg[47]/regBoi/curData_reg/Q (DFFR_X1)        0.23       0.23 f
  daddr[3] (out)                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: aluBoi/aluReg[48]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[48]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  aluBoi/aluReg[48]/regBoi/curData_reg/Q (DFFR_X1)        0.23       0.23 f
  daddr[4] (out)                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: ifBoi/reglol[53]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifInst[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/reglol[53]/regBoi/curData_reg/CK (DFFR_X1)        0.00 #     0.00 r
  ifBoi/reglol[53]/regBoi/curData_reg/Q (DFFR_X1)         0.23       0.23 f
  ifInst[21] (out)                                        0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: ifBoi/reglol[55]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifInst[23] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/reglol[55]/regBoi/curData_reg/CK (DFFR_X1)        0.00 #     0.00 r
  ifBoi/reglol[55]/regBoi/curData_reg/Q (DFFR_X1)         0.23       0.23 f
  ifInst[23] (out)                                        0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: aluBoi/aluReg[49]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[49]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  aluBoi/aluReg[49]/regBoi/curData_reg/Q (DFFR_X1)        0.23       0.23 f
  daddr[5] (out)                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: idBoi/reggal[30]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: didMult (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[30]/regBoi/curData_reg/CK (DFFR_X1)        0.00 #     0.00 r
  idBoi/reggal[30]/regBoi/curData_reg/Q (DFFR_X1)         0.23       0.23 f
  didMult (out)                                           0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: ifBoi/reglol[36]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifInst[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/reglol[36]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  ifBoi/reglol[36]/regBoi/curData_reg/Q (DFFR_X2)         0.22       0.22 f
  ifInst[4] (out)                                         0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: aluBoi/aluReg[46]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[46]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  aluBoi/aluReg[46]/regBoi/curData_reg/Q (DFFR_X1)        0.22       0.22 f
  daddr[2] (out)                                          0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: aluBoi/aluReg[50]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[50]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  aluBoi/aluReg[50]/regBoi/curData_reg/Q (DFFR_X1)        0.22       0.22 f
  daddr[6] (out)                                          0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: aluBoi/aluReg[51]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[51]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  aluBoi/aluReg[51]/regBoi/curData_reg/Q (DFFR_X1)        0.22       0.22 f
  daddr[7] (out)                                          0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: ifBoi/reglol[35]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifInst[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/reglol[35]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  ifBoi/reglol[35]/regBoi/curData_reg/Q (DFFR_X2)         0.22       0.22 f
  ifInst[3] (out)                                         0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: ifBoi/reglol[48]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifInst[16] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/reglol[48]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  ifBoi/reglol[48]/regBoi/curData_reg/Q (DFFR_X2)         0.22       0.22 f
  ifInst[16] (out)                                        0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: ifBoi/reglol[46]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifInst[14] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/reglol[46]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  ifBoi/reglol[46]/regBoi/curData_reg/Q (DFFR_X2)         0.22       0.22 f
  ifInst[14] (out)                                        0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: ifBoi/reglol[63]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifInst[31] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/reglol[63]/regBoi/curData_reg/CK (DFFR_X1)        0.00 #     0.00 r
  ifBoi/reglol[63]/regBoi/curData_reg/Q (DFFR_X1)         0.22       0.22 f
  ifInst[31] (out)                                        0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: ifBoi/reglol[52]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifInst[20] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/reglol[52]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  ifBoi/reglol[52]/regBoi/curData_reg/Q (DFFR_X2)         0.22       0.22 f
  ifInst[20] (out)                                        0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: ifBoi/reglol[38]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifInst[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/reglol[38]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  ifBoi/reglol[38]/regBoi/curData_reg/Q (DFFR_X2)         0.22       0.22 f
  ifInst[6] (out)                                         0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: ifBoi/reglol[44]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifInst[12] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/reglol[44]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  ifBoi/reglol[44]/regBoi/curData_reg/Q (DFFR_X2)         0.22       0.22 f
  ifInst[12] (out)                                        0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: ifBoi/reglol[42]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifInst[10] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/reglol[42]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  ifBoi/reglol[42]/regBoi/curData_reg/Q (DFFR_X2)         0.22       0.22 f
  ifInst[10] (out)                                        0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: ifBoi/pcOut_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iaddr[28] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ifBoi/pcOut_reg[28]/CK (DFFRS_X1)        0.00 #     0.00 r
  ifBoi/pcOut_reg[28]/Q (DFFRS_X1)         0.21       0.21 r
  iaddr[28] (out)                          0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: aluBoi/aluReg[61]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[17] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[61]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  aluBoi/aluReg[61]/regBoi/curData_reg/Q (DFFR_X1)        0.21       0.21 f
  daddr[17] (out)                                         0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: aluBoi/aluReg[62]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[18] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[62]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  aluBoi/aluReg[62]/regBoi/curData_reg/Q (DFFR_X1)        0.21       0.21 f
  daddr[18] (out)                                         0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: aluBoi/aluReg[64]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[20] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[64]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  aluBoi/aluReg[64]/regBoi/curData_reg/Q (DFFR_X1)        0.21       0.21 f
  daddr[20] (out)                                         0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: aluBoi/aluReg[65]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[65]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  aluBoi/aluReg[65]/regBoi/curData_reg/Q (DFFR_X1)        0.21       0.21 f
  daddr[21] (out)                                         0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: aluBoi/aluReg[66]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[22] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[66]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  aluBoi/aluReg[66]/regBoi/curData_reg/Q (DFFR_X1)        0.21       0.21 f
  daddr[22] (out)                                         0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: aluBoi/aluReg[67]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[23] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[67]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  aluBoi/aluReg[67]/regBoi/curData_reg/Q (DFFR_X1)        0.21       0.21 f
  daddr[23] (out)                                         0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: aluBoi/aluReg[68]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[24] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[68]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  aluBoi/aluReg[68]/regBoi/curData_reg/Q (DFFR_X1)        0.21       0.21 f
  daddr[24] (out)                                         0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: aluBoi/aluReg[69]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[25] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[69]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  aluBoi/aluReg[69]/regBoi/curData_reg/Q (DFFR_X1)        0.21       0.21 f
  daddr[25] (out)                                         0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: ifBoi/reglol[50]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifInst[18] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/reglol[50]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  ifBoi/reglol[50]/regBoi/curData_reg/Q (DFFR_X2)         0.21       0.21 f
  ifInst[18] (out)                                        0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: ifBoi/reglol[40]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifInst[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/reglol[40]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  ifBoi/reglol[40]/regBoi/curData_reg/Q (DFFR_X2)         0.21       0.21 f
  ifInst[8] (out)                                         0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: aluBoi/aluReg[75]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[31] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[75]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  aluBoi/aluReg[75]/regBoi/curData_reg/Q (DFFR_X1)        0.21       0.21 f
  daddr[31] (out)                                         0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: ifBoi/reglol[37]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifInst[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/reglol[37]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  ifBoi/reglol[37]/regBoi/curData_reg/Q (DFFR_X2)         0.21       0.21 f
  ifInst[5] (out)                                         0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: aluBoi/aluReg[72]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[28] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[72]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  aluBoi/aluReg[72]/regBoi/curData_reg/Q (DFFR_X1)        0.21       0.21 f
  daddr[28] (out)                                         0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: aluBoi/aluReg[74]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[30] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[74]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  aluBoi/aluReg[74]/regBoi/curData_reg/Q (DFFR_X1)        0.21       0.21 f
  daddr[30] (out)                                         0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: aluBoi/aluReg[52]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[52]/regBoi/curData_reg/CK (DFFR_X2)       0.00 #     0.00 r
  aluBoi/aluReg[52]/regBoi/curData_reg/Q (DFFR_X2)        0.21       0.21 f
  daddr[8] (out)                                          0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: ifBoi/reglol[47]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifInst[15] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/reglol[47]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  ifBoi/reglol[47]/regBoi/curData_reg/Q (DFFR_X2)         0.21       0.21 f
  ifInst[15] (out)                                        0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: ifBoi/reglol[43]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifInst[11] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/reglol[43]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  ifBoi/reglol[43]/regBoi/curData_reg/Q (DFFR_X2)         0.21       0.21 f
  ifInst[11] (out)                                        0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: ifBoi/reglol[49]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifInst[17] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/reglol[49]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  ifBoi/reglol[49]/regBoi/curData_reg/Q (DFFR_X2)         0.21       0.21 f
  ifInst[17] (out)                                        0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: ifBoi/reglol[51]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifInst[19] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/reglol[51]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  ifBoi/reglol[51]/regBoi/curData_reg/Q (DFFR_X2)         0.21       0.21 f
  ifInst[19] (out)                                        0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: ifBoi/reglol[45]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifInst[13] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/reglol[45]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  ifBoi/reglol[45]/regBoi/curData_reg/Q (DFFR_X2)         0.21       0.21 f
  ifInst[13] (out)                                        0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: ifBoi/reglol[39]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifInst[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/reglol[39]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  ifBoi/reglol[39]/regBoi/curData_reg/Q (DFFR_X2)         0.21       0.21 f
  ifInst[7] (out)                                         0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: ifBoi/reglol[41]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifInst[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/reglol[41]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  ifBoi/reglol[41]/regBoi/curData_reg/Q (DFFR_X2)         0.21       0.21 f
  ifInst[9] (out)                                         0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: memBoi/memReg[3]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wbRwh[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memBoi/memReg[3]/regBoi/curData_reg/CK (DFFR_X1)        0.00 #     0.00 r
  memBoi/memReg[3]/regBoi/curData_reg/Q (DFFR_X1)         0.21       0.21 f
  wbRwh[3] (out)                                          0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: aluBoi/aluReg[44]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[44]/regBoi/curData_reg/CK (DFFR_X2)       0.00 #     0.00 r
  aluBoi/aluReg[44]/regBoi/curData_reg/Q (DFFR_X2)        0.21       0.21 f
  daddr[0] (out)                                          0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: aluBoi/aluReg[45]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[45]/regBoi/curData_reg/CK (DFFR_X2)       0.00 #     0.00 r
  aluBoi/aluReg[45]/regBoi/curData_reg/Q (DFFR_X2)        0.21       0.21 f
  daddr[1] (out)                                          0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: aluBoi/aluReg[59]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[15] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[59]/regBoi/curData_reg/CK (DFFR_X2)       0.00 #     0.00 r
  aluBoi/aluReg[59]/regBoi/curData_reg/Q (DFFR_X2)        0.21       0.21 f
  daddr[15] (out)                                         0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: memBoi/memReg[1]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wbRwh[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memBoi/memReg[1]/regBoi/curData_reg/CK (DFFR_X1)        0.00 #     0.00 r
  memBoi/memReg[1]/regBoi/curData_reg/Q (DFFR_X1)         0.21       0.21 f
  wbRwh[1] (out)                                          0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: aluBoi/aluReg[53]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[53]/regBoi/curData_reg/CK (DFFR_X2)       0.00 #     0.00 r
  aluBoi/aluReg[53]/regBoi/curData_reg/Q (DFFR_X2)        0.21       0.21 f
  daddr[9] (out)                                          0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: aluBoi/aluReg[54]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[10] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[54]/regBoi/curData_reg/CK (DFFR_X2)       0.00 #     0.00 r
  aluBoi/aluReg[54]/regBoi/curData_reg/Q (DFFR_X2)        0.21       0.21 f
  daddr[10] (out)                                         0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: aluBoi/aluReg[55]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[11] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[55]/regBoi/curData_reg/CK (DFFR_X2)       0.00 #     0.00 r
  aluBoi/aluReg[55]/regBoi/curData_reg/Q (DFFR_X2)        0.21       0.21 f
  daddr[11] (out)                                         0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: aluBoi/aluReg[57]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[13] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[57]/regBoi/curData_reg/CK (DFFR_X2)       0.00 #     0.00 r
  aluBoi/aluReg[57]/regBoi/curData_reg/Q (DFFR_X2)        0.21       0.21 f
  daddr[13] (out)                                         0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: aluBoi/aluReg[58]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[14] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[58]/regBoi/curData_reg/CK (DFFR_X2)       0.00 #     0.00 r
  aluBoi/aluReg[58]/regBoi/curData_reg/Q (DFFR_X2)        0.21       0.21 f
  daddr[14] (out)                                         0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: aluBoi/aluReg[60]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[16] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[60]/regBoi/curData_reg/CK (DFFR_X2)       0.00 #     0.00 r
  aluBoi/aluReg[60]/regBoi/curData_reg/Q (DFFR_X2)        0.21       0.21 f
  daddr[16] (out)                                         0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: aluBoi/aluReg[63]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[19] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[63]/regBoi/curData_reg/CK (DFFR_X2)       0.00 #     0.00 r
  aluBoi/aluReg[63]/regBoi/curData_reg/Q (DFFR_X2)        0.21       0.21 f
  daddr[19] (out)                                         0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: aluBoi/aluReg[70]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[26] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[70]/regBoi/curData_reg/CK (DFFR_X2)       0.00 #     0.00 r
  aluBoi/aluReg[70]/regBoi/curData_reg/Q (DFFR_X2)        0.21       0.21 f
  daddr[26] (out)                                         0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: aluBoi/aluReg[71]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[27] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[71]/regBoi/curData_reg/CK (DFFR_X2)       0.00 #     0.00 r
  aluBoi/aluReg[71]/regBoi/curData_reg/Q (DFFR_X2)        0.21       0.21 f
  daddr[27] (out)                                         0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: aluBoi/aluReg[73]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[29] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[73]/regBoi/curData_reg/CK (DFFR_X2)       0.00 #     0.00 r
  aluBoi/aluReg[73]/regBoi/curData_reg/Q (DFFR_X2)        0.21       0.21 f
  daddr[29] (out)                                         0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: ifBoi/reglol[62]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifInst[30] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/reglol[62]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  ifBoi/reglol[62]/regBoi/curData_reg/Q (DFFR_X2)         0.21       0.21 f
  ifInst[30] (out)                                        0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: ifBoi/pcOut_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iaddr[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ifBoi/pcOut_reg[21]/CK (DFFRS_X1)        0.00 #     0.00 r
  ifBoi/pcOut_reg[21]/Q (DFFRS_X1)         0.20       0.20 f
  iaddr[21] (out)                          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: aluBoi/aluReg[56]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: daddr[12] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  aluBoi/aluReg[56]/regBoi/curData_reg/CK (DFFR_X2)       0.00 #     0.00 r
  aluBoi/aluReg[56]/regBoi/curData_reg/Q (DFFR_X2)        0.20       0.20 f
  daddr[12] (out)                                         0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: memBoi/memReg[7]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wbBusWh[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memBoi/memReg[7]/regBoi/curData_reg/CK (DFFR_X1)        0.00 #     0.00 r
  memBoi/memReg[7]/regBoi/curData_reg/Q (DFFR_X1)         0.20       0.20 f
  wbBusWh[1] (out)                                        0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: memBoi/memReg[9]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wbBusWh[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memBoi/memReg[9]/regBoi/curData_reg/CK (DFFR_X1)        0.00 #     0.00 r
  memBoi/memReg[9]/regBoi/curData_reg/Q (DFFR_X1)         0.20       0.20 f
  wbBusWh[3] (out)                                        0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: memBoi/memReg[10]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wbBusWh[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memBoi/memReg[10]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  memBoi/memReg[10]/regBoi/curData_reg/Q (DFFR_X1)        0.20       0.20 f
  wbBusWh[4] (out)                                        0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: memBoi/memReg[11]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wbBusWh[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memBoi/memReg[11]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  memBoi/memReg[11]/regBoi/curData_reg/Q (DFFR_X1)        0.20       0.20 f
  wbBusWh[5] (out)                                        0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: memBoi/memReg[12]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wbBusWh[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memBoi/memReg[12]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  memBoi/memReg[12]/regBoi/curData_reg/Q (DFFR_X1)        0.20       0.20 f
  wbBusWh[6] (out)                                        0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: memBoi/memReg[13]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wbBusWh[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memBoi/memReg[13]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  memBoi/memReg[13]/regBoi/curData_reg/Q (DFFR_X1)        0.20       0.20 f
  wbBusWh[7] (out)                                        0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: memBoi/memReg[14]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wbBusWh[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memBoi/memReg[14]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  memBoi/memReg[14]/regBoi/curData_reg/Q (DFFR_X1)        0.20       0.20 f
  wbBusWh[8] (out)                                        0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: memBoi/memReg[15]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wbBusWh[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memBoi/memReg[15]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  memBoi/memReg[15]/regBoi/curData_reg/Q (DFFR_X1)        0.20       0.20 f
  wbBusWh[9] (out)                                        0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: memBoi/memReg[16]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wbBusWh[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memBoi/memReg[16]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  memBoi/memReg[16]/regBoi/curData_reg/Q (DFFR_X1)        0.20       0.20 f
  wbBusWh[10] (out)                                       0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: memBoi/memReg[17]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wbBusWh[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memBoi/memReg[17]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  memBoi/memReg[17]/regBoi/curData_reg/Q (DFFR_X1)        0.20       0.20 f
  wbBusWh[11] (out)                                       0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: memBoi/memReg[18]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wbBusWh[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memBoi/memReg[18]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  memBoi/memReg[18]/regBoi/curData_reg/Q (DFFR_X1)        0.20       0.20 f
  wbBusWh[12] (out)                                       0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: memBoi/memReg[20]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wbBusWh[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memBoi/memReg[20]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  memBoi/memReg[20]/regBoi/curData_reg/Q (DFFR_X1)        0.20       0.20 f
  wbBusWh[14] (out)                                       0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: memBoi/memReg[21]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wbBusWh[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memBoi/memReg[21]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  memBoi/memReg[21]/regBoi/curData_reg/Q (DFFR_X1)        0.20       0.20 f
  wbBusWh[15] (out)                                       0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: memBoi/memReg[22]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wbBusWh[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memBoi/memReg[22]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  memBoi/memReg[22]/regBoi/curData_reg/Q (DFFR_X1)        0.20       0.20 f
  wbBusWh[16] (out)                                       0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: memBoi/memReg[23]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wbBusWh[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memBoi/memReg[23]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  memBoi/memReg[23]/regBoi/curData_reg/Q (DFFR_X1)        0.20       0.20 f
  wbBusWh[17] (out)                                       0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: memBoi/memReg[24]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wbBusWh[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memBoi/memReg[24]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  memBoi/memReg[24]/regBoi/curData_reg/Q (DFFR_X1)        0.20       0.20 f
  wbBusWh[18] (out)                                       0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: memBoi/memReg[26]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wbBusWh[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memBoi/memReg[26]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  memBoi/memReg[26]/regBoi/curData_reg/Q (DFFR_X1)        0.20       0.20 f
  wbBusWh[20] (out)                                       0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: memBoi/memReg[29]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wbBusWh[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memBoi/memReg[29]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  memBoi/memReg[29]/regBoi/curData_reg/Q (DFFR_X1)        0.20       0.20 f
  wbBusWh[23] (out)                                       0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: memBoi/memReg[30]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wbBusWh[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memBoi/memReg[30]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  memBoi/memReg[30]/regBoi/curData_reg/Q (DFFR_X1)        0.20       0.20 f
  wbBusWh[24] (out)                                       0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: memBoi/memReg[31]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wbBusWh[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memBoi/memReg[31]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  memBoi/memReg[31]/regBoi/curData_reg/Q (DFFR_X1)        0.20       0.20 f
  wbBusWh[25] (out)                                       0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: memBoi/memReg[32]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wbBusWh[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memBoi/memReg[32]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  memBoi/memReg[32]/regBoi/curData_reg/Q (DFFR_X1)        0.20       0.20 f
  wbBusWh[26] (out)                                       0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: memBoi/memReg[33]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wbBusWh[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memBoi/memReg[33]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  memBoi/memReg[33]/regBoi/curData_reg/Q (DFFR_X1)        0.20       0.20 f
  wbBusWh[27] (out)                                       0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: memBoi/memReg[34]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wbBusWh[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memBoi/memReg[34]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  memBoi/memReg[34]/regBoi/curData_reg/Q (DFFR_X1)        0.20       0.20 f
  wbBusWh[28] (out)                                       0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: memBoi/memReg[35]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wbBusWh[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memBoi/memReg[35]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  memBoi/memReg[35]/regBoi/curData_reg/Q (DFFR_X1)        0.20       0.20 f
  wbBusWh[29] (out)                                       0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: memBoi/memReg[36]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wbBusWh[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memBoi/memReg[36]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  memBoi/memReg[36]/regBoi/curData_reg/Q (DFFR_X1)        0.20       0.20 f
  wbBusWh[30] (out)                                       0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: memBoi/memReg[37]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wbBusWh[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memBoi/memReg[37]/regBoi/curData_reg/CK (DFFR_X1)       0.00 #     0.00 r
  memBoi/memReg[37]/regBoi/curData_reg/Q (DFFR_X1)        0.20       0.20 f
  wbBusWh[31] (out)                                       0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: ifBoi/pcOut_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iaddr[29] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ifBoi/pcOut_reg[29]/CK (DFFRS_X1)        0.00 #     0.00 r
  ifBoi/pcOut_reg[29]/Q (DFFRS_X1)         0.20       0.20 f
  iaddr[29] (out)                          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ifBoi/reglol[34]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifInst[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/reglol[34]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  ifBoi/reglol[34]/regBoi/curData_reg/QN (DFFR_X2)        0.18       0.18 r
  U5212/ZN (INV_X8)                                       0.02       0.20 f
  ifInst[2] (out)                                         0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: ifBoi/pcOut_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iaddr[24] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ifBoi/pcOut_reg[24]/CK (DFFRS_X1)        0.00 #     0.00 r
  ifBoi/pcOut_reg[24]/Q (DFFRS_X1)         0.20       0.20 f
  iaddr[24] (out)                          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: idBoi/reggal[84]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/multBoi/runProd_reg[60]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[84]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[84]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U6056/ZN (INV_X8)                                       0.02       0.11 r
  U6057/ZN (INV_X16)                                      0.02       0.13 f
  U6108/ZN (INV_X16)                                      0.02       0.15 r
  U8520/ZN (INV_X8)                                       0.02       0.17 f
  U8519/ZN (INV_X4)                                       0.02       0.19 r
  U8518/Z (MUX2_X2)                                       0.13       0.32 f
  U8517/Z (MUX2_X2)                                       0.12       0.44 f
  U8516/ZN (NAND2_X4)                                     0.03       0.47 r
  U8498/ZN (NAND2_X2)                                     0.02       0.49 f
  U8515/ZN (INV_X4)                                       0.02       0.51 r
  U8552/ZN (NAND2_X4)                                     0.02       0.53 f
  U10513/ZN (NAND2_X4)                                    0.03       0.56 r
  U8478/ZN (NAND2_X4)                                     0.02       0.58 f
  U8477/ZN (INV_X8)                                       0.02       0.60 r
  U8476/ZN (INV_X16)                                      0.02       0.62 f
  U10681/ZN (NAND2_X4)                                    0.02       0.64 r
  U6359/ZN (INV_X4)                                       0.01       0.66 f
  U10455/ZN (NAND2_X4)                                    0.02       0.68 r
  U10467/ZN (OAI21_X4)                                    0.03       0.71 f
  U5719/ZN (INV_X8)                                       0.02       0.72 r
  U9918/ZN (NAND2_X4)                                     0.01       0.74 f
  U9919/ZN (NAND2_X4)                                     0.03       0.77 r
  U9476/ZN (INV_X8)                                       0.01       0.78 f
  U8604/ZN (AOI21_X4)                                     0.05       0.83 r
  U10843/ZN (NAND2_X4)                                    0.03       0.86 f
  U10111/ZN (NAND2_X4)                                    0.03       0.89 r
  U13875/ZN (XNOR2_X2)                                    0.07       0.96 r
  U10669/ZN (NAND2_X4)                                    0.02       0.99 f
  U10794/ZN (NAND3_X2)                                    0.04       1.02 r
  U6011/ZN (INV_X4)                                       0.02       1.05 f
  U9925/ZN (NOR3_X4)                                      0.04       1.09 r
  U13998/ZN (NAND4_X2)                                    0.03       1.12 f
  U10251/ZN (NAND3_X2)                                    0.05       1.17 r
  U5657/ZN (NAND2_X4)                                     0.02       1.19 f
  U14089/ZN (XNOR2_X2)                                    0.06       1.25 f
  U8571/ZN (AND2_X2)                                      0.05       1.30 f
  U10152/ZN (NOR2_X4)                                     0.03       1.34 r
  U5158/ZN (NAND4_X1)                                     0.03       1.37 f
  U9352/ZN (NAND3_X2)                                     0.05       1.42 r
  U8675/ZN (OAI21_X2)                                     0.03       1.45 f
  U14177/ZN (XNOR2_X2)                                    0.06       1.51 f
  U14178/ZN (XNOR2_X2)                                    0.07       1.58 f
  U9969/ZN (INV_X8)                                       0.02       1.60 r
  U9222/ZN (NAND2_X4)                                     0.01       1.62 f
  U14290/ZN (NAND3_X2)                                    0.04       1.65 r
  U6079/ZN (NAND2_X4)                                     0.02       1.68 f
  U6082/ZN (OAI221_X4)                                    0.08       1.76 r
  U6081/ZN (NAND2_X4)                                     0.02       1.78 f
  U6008/ZN (INV_X8)                                       0.02       1.80 r
  U8435/ZN (NAND2_X4)                                     0.01       1.81 f
  U8436/ZN (NAND2_X4)                                     0.03       1.85 r
  U8539/ZN (OAI21_X4)                                     0.04       1.88 f
  U8540/ZN (NAND2_X4)                                     0.03       1.91 r
  U10815/ZN (NAND2_X4)                                    0.02       1.93 f
  U5446/ZN (NAND2_X1)                                     0.03       1.96 r
  U5448/ZN (NAND2_X2)                                     0.02       1.98 f
  U5458/ZN (NOR2_X4)                                      0.02       2.01 r
  aluBoi/multBoi/runProd_reg[60]/D (DFF_X1)               0.00       2.01 r
  data arrival time                                                  2.01

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/multBoi/runProd_reg[60]/CK (DFF_X1)              0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.05


  Startpoint: regBoiz/regfile_reg[15][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/multBoi/runProd_reg[64]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regBoiz/regfile_reg[15][16]/CK (DFFR_X2)                0.00 #     0.00 r
  regBoiz/regfile_reg[15][16]/Q (DFFR_X2)                 0.19       0.19 f
  U6066/Z (MUX2_X1)                                       0.11       0.31 f
  U8819/Z (MUX2_X2)                                       0.12       0.43 f
  U11460/Z (MUX2_X2)                                      0.12       0.55 f
  U13356/ZN (NOR2_X4)                                     0.03       0.58 r
  U9562/ZN (NOR2_X4)                                      0.02       0.60 f
  U13357/ZN (NAND3_X4)                                    0.02       0.63 r
  U10307/ZN (NAND2_X4)                                    0.02       0.64 f
  U10066/ZN (INV_X8)                                      0.02       0.66 r
  U10016/ZN (NAND2_X4)                                    0.02       0.68 f
  U9659/ZN (NOR2_X4)                                      0.03       0.71 r
  U8960/ZN (NAND2_X4)                                     0.02       0.73 f
  U9295/ZN (INV_X4)                                       0.02       0.75 r
  U9293/ZN (NAND2_X4)                                     0.01       0.77 f
  U9294/ZN (NAND2_X4)                                     0.03       0.79 r
  U14158/ZN (OAI21_X4)                                    0.02       0.82 f
  U14161/ZN (XNOR2_X2)                                    0.06       0.88 f
  U5114/ZN (INV_X4)                                       0.03       0.91 r
  U10488/ZN (NAND2_X4)                                    0.02       0.93 f
  U8868/ZN (INV_X8)                                       0.02       0.95 r
  U14184/ZN (NAND3_X4)                                    0.03       0.98 f
  U8958/ZN (INV_X8)                                       0.02       1.00 r
  U8955/ZN (NOR2_X4)                                      0.02       1.02 f
  U10719/ZN (NAND2_X4)                                    0.03       1.04 r
  U10675/ZN (NAND2_X4)                                    0.02       1.06 f
  U14254/ZN (AOI21_X4)                                    0.05       1.11 r
  U10525/ZN (NOR2_X4)                                     0.02       1.13 f
  U14264/ZN (XNOR2_X2)                                    0.06       1.19 f
  U14296/ZN (AOI21_X4)                                    0.06       1.25 r
  U10782/ZN (NAND4_X4)                                    0.03       1.28 f
  U10731/ZN (INV_X8)                                      0.02       1.30 r
  U10838/ZN (OAI211_X4)                                   0.03       1.33 f
  U10544/ZN (NAND3_X2)                                    0.04       1.37 r
  U14342/ZN (NAND2_X2)                                    0.03       1.40 f
  U9681/ZN (INV_X4)                                       0.02       1.43 r
  U14351/ZN (XNOR2_X2)                                    0.07       1.49 r
  U9856/ZN (INV_X4)                                       0.02       1.51 f
  U10740/ZN (NAND3_X2)                                    0.04       1.55 r
  U9079/ZN (INV_X8)                                       0.01       1.57 f
  U9304/ZN (NOR2_X4)                                      0.03       1.59 r
  U14410/ZN (OAI21_X4)                                    0.03       1.62 f
  U5440/ZN (AND2_X2)                                      0.05       1.68 f
  U14533/ZN (OAI21_X4)                                    0.04       1.71 r
  U9068/ZN (XNOR2_X1)                                     0.07       1.79 r
  U9712/ZN (AOI21_X2)                                     0.03       1.82 f
  U10631/ZN (NOR2_X2)                                     0.05       1.87 r
  U14572/ZN (OAI21_X4)                                    0.02       1.89 f
  U14577/ZN (OAI21_X4)                                    0.04       1.93 r
  U6032/ZN (INV_X4)                                       0.01       1.95 f
  U6031/ZN (NAND2_X4)                                     0.02       1.96 r
  U5966/ZN (NAND2_X2)                                     0.02       1.99 f
  U6034/ZN (NOR2_X4)                                      0.02       2.01 r
  aluBoi/multBoi/runProd_reg[64]/D (DFF_X2)               0.00       2.01 r
  data arrival time                                                  2.01

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/multBoi/runProd_reg[64]/CK (DFF_X2)              0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.05


  Startpoint: regBoiz/regfile_reg[15][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/multBoi/runProd_reg[62]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regBoiz/regfile_reg[15][16]/CK (DFFR_X2)                0.00 #     0.00 r
  regBoiz/regfile_reg[15][16]/Q (DFFR_X2)                 0.19       0.19 f
  U6066/Z (MUX2_X1)                                       0.11       0.31 f
  U8819/Z (MUX2_X2)                                       0.12       0.43 f
  U11460/Z (MUX2_X2)                                      0.12       0.55 f
  U13356/ZN (NOR2_X4)                                     0.03       0.58 r
  U9562/ZN (NOR2_X4)                                      0.02       0.60 f
  U13357/ZN (NAND3_X4)                                    0.02       0.63 r
  U10307/ZN (NAND2_X4)                                    0.02       0.64 f
  U10066/ZN (INV_X8)                                      0.02       0.66 r
  U10016/ZN (NAND2_X4)                                    0.02       0.68 f
  U5313/ZN (INV_X8)                                       0.02       0.70 r
  U10306/ZN (NAND2_X4)                                    0.02       0.71 f
  U9929/ZN (INV_X8)                                       0.02       0.74 r
  U10791/ZN (NAND3_X4)                                    0.03       0.77 f
  U9120/ZN (INV_X4)                                       0.02       0.79 r
  U10099/ZN (NAND3_X2)                                    0.02       0.81 f
  U14243/ZN (NAND3_X2)                                    0.03       0.84 r
  U14244/ZN (NAND2_X2)                                    0.03       0.87 f
  U14245/ZN (INV_X4)                                      0.02       0.89 r
  U5136/ZN (NAND2_X1)                                     0.02       0.91 f
  U9203/ZN (NAND3_X2)                                     0.05       0.95 r
  U10489/ZN (NAND2_X4)                                    0.03       0.99 f
  U14275/ZN (AOI21_X4)                                    0.06       1.04 r
  U14276/ZN (OAI21_X4)                                    0.03       1.07 f
  U9676/ZN (NAND3_X2)                                     0.04       1.11 r
  U10098/ZN (NAND2_X4)                                    0.02       1.14 f
  U10097/ZN (XNOR2_X2)                                    0.06       1.20 f
  U10656/ZN (NAND2_X4)                                    0.03       1.23 r
  U5776/ZN (NAND2_X4)                                     0.02       1.25 f
  U14305/ZN (NOR2_X4)                                     0.03       1.27 r
  U9687/ZN (NAND2_X4)                                     0.02       1.29 f
  U5716/ZN (NAND2_X2)                                     0.05       1.34 r
  U10837/ZN (NAND2_X4)                                    0.03       1.37 f
  U9592/ZN (NAND2_X4)                                     0.04       1.41 r
  U14337/ZN (NAND3_X4)                                    0.04       1.44 f
  U6064/ZN (INV_X8)                                       0.03       1.47 r
  U6063/ZN (NOR3_X4)                                      0.02       1.50 f
  U14348/ZN (NOR3_X4)                                     0.06       1.56 r
  U10590/ZN (NAND3_X2)                                    0.03       1.58 f
  U14410/ZN (OAI21_X4)                                    0.05       1.63 r
  U10714/ZN (NAND2_X4)                                    0.03       1.66 f
  U9399/ZN (NAND2_X4)                                     0.03       1.69 r
  U10303/ZN (NAND2_X2)                                    0.02       1.71 f
  U8844/ZN (NAND2_X4)                                     0.03       1.74 r
  U9705/ZN (NAND2_X1)                                     0.03       1.77 f
  U9707/ZN (NAND2_X4)                                     0.04       1.81 r
  U8534/ZN (NAND3_X2)                                     0.03       1.84 f
  U8533/ZN (INV_X4)                                       0.02       1.86 r
  U5596/ZN (NOR2_X4)                                      0.02       1.87 f
  U8529/ZN (AOI22_X4)                                     0.06       1.94 r
  U5315/ZN (NAND2_X2)                                     0.03       1.96 f
  U5302/ZN (NAND2_X4)                                     0.03       1.99 r
  U5848/ZN (NOR2_X4)                                      0.01       2.00 f
  aluBoi/multBoi/runProd_reg[62]/D (DFF_X1)               0.00       2.00 f
  data arrival time                                                  2.00

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/multBoi/runProd_reg[62]/CK (DFF_X1)              0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.05


  Startpoint: idBoi/reggal[84]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/multBoi/runProd_reg[61]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[84]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[84]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U6056/ZN (INV_X8)                                       0.02       0.11 r
  U6057/ZN (INV_X16)                                      0.02       0.13 f
  U6108/ZN (INV_X16)                                      0.02       0.15 r
  U8520/ZN (INV_X8)                                       0.02       0.17 f
  U8519/ZN (INV_X4)                                       0.02       0.19 r
  U8518/Z (MUX2_X2)                                       0.13       0.32 f
  U8517/Z (MUX2_X2)                                       0.12       0.44 f
  U8516/ZN (NAND2_X4)                                     0.03       0.47 r
  U8498/ZN (NAND2_X2)                                     0.02       0.49 f
  U8515/ZN (INV_X4)                                       0.02       0.51 r
  U8552/ZN (NAND2_X4)                                     0.02       0.53 f
  U10513/ZN (NAND2_X4)                                    0.03       0.56 r
  U8478/ZN (NAND2_X4)                                     0.02       0.58 f
  U8477/ZN (INV_X8)                                       0.02       0.60 r
  U8476/ZN (INV_X16)                                      0.02       0.62 f
  U10681/ZN (NAND2_X4)                                    0.02       0.64 r
  U6359/ZN (INV_X4)                                       0.01       0.66 f
  U10455/ZN (NAND2_X4)                                    0.02       0.68 r
  U10467/ZN (OAI21_X4)                                    0.03       0.71 f
  U5719/ZN (INV_X8)                                       0.02       0.72 r
  U9918/ZN (NAND2_X4)                                     0.01       0.74 f
  U9919/ZN (NAND2_X4)                                     0.03       0.77 r
  U9476/ZN (INV_X8)                                       0.01       0.78 f
  U8604/ZN (AOI21_X4)                                     0.05       0.83 r
  U10843/ZN (NAND2_X4)                                    0.03       0.86 f
  U10111/ZN (NAND2_X4)                                    0.03       0.89 r
  U13875/ZN (XNOR2_X2)                                    0.07       0.96 r
  U10669/ZN (NAND2_X4)                                    0.02       0.99 f
  U10794/ZN (NAND3_X2)                                    0.04       1.02 r
  U6011/ZN (INV_X4)                                       0.02       1.05 f
  U9925/ZN (NOR3_X4)                                      0.04       1.09 r
  U13998/ZN (NAND4_X2)                                    0.03       1.12 f
  U10251/ZN (NAND3_X2)                                    0.05       1.17 r
  U5657/ZN (NAND2_X4)                                     0.02       1.19 f
  U14089/ZN (XNOR2_X2)                                    0.06       1.25 f
  U8571/ZN (AND2_X2)                                      0.05       1.30 f
  U10152/ZN (NOR2_X4)                                     0.03       1.34 r
  U5158/ZN (NAND4_X1)                                     0.03       1.37 f
  U9352/ZN (NAND3_X2)                                     0.05       1.42 r
  U8675/ZN (OAI21_X2)                                     0.03       1.45 f
  U14177/ZN (XNOR2_X2)                                    0.06       1.51 f
  U14178/ZN (XNOR2_X2)                                    0.07       1.58 f
  U9969/ZN (INV_X8)                                       0.02       1.60 r
  U9222/ZN (NAND2_X4)                                     0.01       1.62 f
  U14290/ZN (NAND3_X2)                                    0.04       1.65 r
  U6079/ZN (NAND2_X4)                                     0.02       1.68 f
  U6082/ZN (OAI221_X4)                                    0.08       1.76 r
  U6081/ZN (NAND2_X4)                                     0.02       1.78 f
  U6008/ZN (INV_X8)                                       0.02       1.80 r
  U8435/ZN (NAND2_X4)                                     0.01       1.81 f
  U8436/ZN (NAND2_X4)                                     0.03       1.85 r
  U8539/ZN (OAI21_X4)                                     0.04       1.88 f
  U8578/ZN (OAI211_X2)                                    0.05       1.94 r
  U10629/ZN (AND2_X2)                                     0.05       1.99 r
  U14497/ZN (NOR2_X4)                                     0.01       2.01 f
  aluBoi/multBoi/runProd_reg[61]/D (DFF_X1)               0.00       2.01 f
  data arrival time                                                  2.01

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/multBoi/runProd_reg[61]/CK (DFF_X1)              0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.05


  Startpoint: regBoiz/regfile_reg[23][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/multBoi/runProd_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regBoiz/regfile_reg[23][8]/CK (DFFR_X2)                 0.00 #     0.00 r
  regBoiz/regfile_reg[23][8]/Q (DFFR_X2)                  0.19       0.19 f
  U5859/Z (MUX2_X1)                                       0.12       0.31 f
  U11262/Z (MUX2_X2)                                      0.11       0.42 f
  U11263/Z (MUX2_X2)                                      0.12       0.54 f
  U11269/Z (MUX2_X2)                                      0.10       0.64 f
  U5428/ZN (NAND2_X2)                                     0.03       0.67 r
  U9154/ZN (NAND3_X2)                                     0.03       0.70 f
  U5289/ZN (INV_X8)                                       0.03       0.73 r
  U9590/ZN (NAND3_X2)                                     0.03       0.76 f
  U9107/ZN (INV_X8)                                       0.02       0.78 r
  U9067/ZN (NAND4_X2)                                     0.03       0.81 f
  U14307/ZN (XNOR2_X2)                                    0.07       0.88 f
  U8783/ZN (OAI22_X4)                                     0.06       0.94 r
  U9039/ZN (NAND2_X4)                                     0.03       0.97 f
  U9798/ZN (NAND2_X4)                                     0.03       1.01 r
  U5134/ZN (INV_X8)                                       0.01       1.02 f
  U10379/ZN (NAND3_X2)                                    0.04       1.06 r
  U10378/ZN (INV_X4)                                      0.01       1.07 f
  U10452/ZN (NAND2_X4)                                    0.02       1.09 r
  U5567/ZN (INV_X4)                                       0.01       1.11 f
  U14329/ZN (NOR3_X4)                                     0.03       1.14 r
  U10785/ZN (NAND2_X4)                                    0.02       1.16 f
  U10065/ZN (NAND2_X4)                                    0.04       1.19 r
  U10025/ZN (INV_X8)                                      0.01       1.21 f
  U14383/ZN (XNOR2_X2)                                    0.06       1.26 f
  U9027/ZN (XNOR2_X2)                                     0.06       1.32 f
  U5130/ZN (INV_X4)                                       0.04       1.36 r
  U10426/ZN (OAI21_X4)                                    0.02       1.38 f
  U5912/ZN (NOR2_X4)                                      0.04       1.42 r
  U10771/ZN (OAI21_X4)                                    0.03       1.44 f
  U14457/ZN (OAI211_X2)                                   0.05       1.50 r
  U10770/ZN (NAND2_X4)                                    0.03       1.53 f
  U5362/ZN (INV_X8)                                       0.02       1.55 r
  U5977/ZN (NAND2_X2)                                     0.01       1.56 f
  U5978/ZN (NAND2_X2)                                     0.03       1.59 r
  U10678/ZN (NAND2_X4)                                    0.02       1.61 f
  U10410/ZN (INV_X8)                                      0.02       1.63 r
  U10499/ZN (NAND2_X4)                                    0.02       1.65 f
  U9775/ZN (OAI221_X4)                                    0.08       1.73 r
  U9268/ZN (NAND2_X4)                                     0.03       1.76 f
  U8538/ZN (NAND2_X4)                                     0.03       1.79 r
  U8535/ZN (XNOR2_X2)                                     0.07       1.86 r
  U8528/ZN (INV_X4)                                       0.02       1.87 f
  U5116/ZN (OAI21_X4)                                     0.04       1.91 r
  U14537/ZN (OAI221_X2)                                   0.04       1.95 f
  U14557/ZN (AOI22_X2)                                    0.05       2.00 r
  aluBoi/multBoi/runProd_reg[63]/D (DFF_X1)               0.00       2.00 r
  data arrival time                                                  2.00

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/multBoi/runProd_reg[63]/CK (DFF_X1)              0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.05


  Startpoint: idBoi/reggal[83]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/multBoi/runProd_reg[58]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[83]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[83]/regBoi/curData_reg/QN (DFFR_X2)        0.13       0.13 r
  U10435/ZN (INV_X8)                                      0.02       0.15 f
  U10250/ZN (INV_X32)                                     0.02       0.17 r
  U11018/ZN (INV_X32)                                     0.01       0.19 f
  U11019/ZN (INV_X32)                                     0.02       0.21 r
  U11016/ZN (INV_X32)                                     0.02       0.22 f
  U11079/ZN (XNOR2_X2)                                    0.06       0.29 f
  U10897/ZN (NAND2_X4)                                    0.03       0.32 r
  U10898/ZN (INV_X8)                                      0.02       0.33 f
  U8555/ZN (NAND2_X4)                                     0.04       0.37 r
  U10055/ZN (INV_X8)                                      0.02       0.39 f
  U10415/ZN (NOR4_X4)                                     0.04       0.42 r
  U10312/ZN (NOR2_X4)                                     0.02       0.44 f
  U10358/ZN (OAI211_X4)                                   0.04       0.49 r
  U10530/ZN (INV_X8)                                      0.02       0.51 f
  U10984/ZN (NAND2_X4)                                    0.03       0.53 r
  U9927/ZN (INV_X8)                                       0.01       0.54 f
  U9043/ZN (INV_X16)                                      0.02       0.57 r
  U10707/ZN (NOR2_X2)                                     0.02       0.59 f
  U13797/ZN (AOI21_X4)                                    0.05       0.64 r
  U13800/ZN (XNOR2_X2)                                    0.07       0.71 r
  U9685/ZN (INV_X4)                                       0.02       0.73 f
  U10374/ZN (NAND2_X4)                                    0.02       0.75 r
  U9382/ZN (INV_X4)                                       0.01       0.77 f
  U8793/ZN (OAI22_X4)                                     0.05       0.82 r
  U8782/ZN (INV_X8)                                       0.01       0.83 f
  U9475/ZN (NAND2_X2)                                     0.04       0.87 r
  U9652/ZN (NAND2_X2)                                     0.03       0.90 f
  U9463/ZN (INV_X4)                                       0.02       0.92 r
  U9461/ZN (NAND2_X4)                                     0.02       0.94 f
  U8685/ZN (NAND2_X4)                                     0.03       0.97 r
  U8585/ZN (OAI21_X4)                                     0.03       1.00 f
  U8458/ZN (INV_X8)                                       0.02       1.02 r
  U5661/ZN (INV_X8)                                       0.01       1.03 f
  U5573/ZN (INV_X4)                                       0.01       1.04 r
  U8455/ZN (NOR3_X2)                                      0.01       1.06 f
  U10667/ZN (NAND3_X2)                                    0.04       1.10 r
  U5431/ZN (NAND4_X4)                                     0.03       1.13 f
  U6209/ZN (AOI22_X2)                                     0.06       1.19 r
  U14101/ZN (XNOR2_X2)                                    0.07       1.26 r
  U10368/ZN (NAND2_X4)                                    0.02       1.28 f
  U9897/ZN (NAND2_X4)                                     0.02       1.31 r
  U14108/ZN (AOI21_X4)                                    0.02       1.33 f
  U8569/ZN (NAND2_X4)                                     0.04       1.37 r
  U5872/ZN (INV_X4)                                       0.02       1.38 f
  U5307/ZN (AOI21_X2)                                     0.05       1.44 r
  U5576/ZN (INV_X2)                                       0.02       1.45 f
  U8669/ZN (NAND2_X2)                                     0.02       1.48 r
  U8668/ZN (NAND2_X2)                                     0.02       1.50 f
  U8667/ZN (OAI21_X4)                                     0.04       1.53 r
  U8655/ZN (OAI22_X4)                                     0.03       1.56 f
  U8610/ZN (OAI21_X4)                                     0.04       1.60 r
  U8416/ZN (INV_X8)                                       0.01       1.61 f
  U8410/ZN (NOR3_X4)                                      0.05       1.66 r
  U8408/ZN (NAND3_X4)                                     0.03       1.69 f
  U8409/ZN (NAND3_X4)                                     0.03       1.72 r
  U6082/ZN (OAI221_X4)                                    0.03       1.76 f
  U6081/ZN (NAND2_X4)                                     0.03       1.79 r
  U6008/ZN (INV_X8)                                       0.01       1.80 f
  U5139/ZN (NAND2_X2)                                     0.03       1.83 r
  U10750/ZN (NAND2_X4)                                    0.03       1.86 f
  U5283/ZN (NAND2_X2)                                     0.04       1.90 r
  U14566/ZN (NAND3_X4)                                    0.03       1.93 f
  U5269/ZN (OAI21_X2)                                     0.06       1.98 r
  U5284/ZN (NOR2_X4)                                      0.02       2.00 f
  aluBoi/multBoi/runProd_reg[58]/D (DFF_X2)               0.00       2.00 f
  data arrival time                                                  2.00

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/multBoi/runProd_reg[58]/CK (DFF_X2)              0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.05


  Startpoint: idBoi/reggal[84]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/multBoi/runProd_reg[59]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[84]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[84]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U6056/ZN (INV_X8)                                       0.02       0.11 r
  U6057/ZN (INV_X16)                                      0.02       0.13 f
  U6108/ZN (INV_X16)                                      0.02       0.15 r
  U8520/ZN (INV_X8)                                       0.02       0.17 f
  U8519/ZN (INV_X4)                                       0.02       0.19 r
  U8518/Z (MUX2_X2)                                       0.13       0.32 f
  U8517/Z (MUX2_X2)                                       0.12       0.44 f
  U8516/ZN (NAND2_X4)                                     0.03       0.47 r
  U8498/ZN (NAND2_X2)                                     0.02       0.49 f
  U8515/ZN (INV_X4)                                       0.02       0.51 r
  U8552/ZN (NAND2_X4)                                     0.02       0.53 f
  U10513/ZN (NAND2_X4)                                    0.03       0.56 r
  U8478/ZN (NAND2_X4)                                     0.02       0.58 f
  U8477/ZN (INV_X8)                                       0.02       0.60 r
  U8476/ZN (INV_X16)                                      0.02       0.62 f
  U10681/ZN (NAND2_X4)                                    0.02       0.64 r
  U6359/ZN (INV_X4)                                       0.01       0.66 f
  U10455/ZN (NAND2_X4)                                    0.02       0.68 r
  U10467/ZN (OAI21_X4)                                    0.03       0.71 f
  U5719/ZN (INV_X8)                                       0.02       0.72 r
  U9918/ZN (NAND2_X4)                                     0.01       0.74 f
  U9919/ZN (NAND2_X4)                                     0.03       0.77 r
  U9476/ZN (INV_X8)                                       0.01       0.78 f
  U8604/ZN (AOI21_X4)                                     0.05       0.83 r
  U10843/ZN (NAND2_X4)                                    0.03       0.86 f
  U10111/ZN (NAND2_X4)                                    0.03       0.89 r
  U13875/ZN (XNOR2_X2)                                    0.07       0.96 r
  U10669/ZN (NAND2_X4)                                    0.02       0.99 f
  U10794/ZN (NAND3_X2)                                    0.04       1.02 r
  U6011/ZN (INV_X4)                                       0.02       1.05 f
  U9925/ZN (NOR3_X4)                                      0.04       1.09 r
  U13998/ZN (NAND4_X2)                                    0.03       1.12 f
  U10251/ZN (NAND3_X2)                                    0.05       1.17 r
  U5657/ZN (NAND2_X4)                                     0.02       1.19 f
  U14089/ZN (XNOR2_X2)                                    0.06       1.25 f
  U8571/ZN (AND2_X2)                                      0.05       1.30 f
  U10152/ZN (NOR2_X4)                                     0.03       1.34 r
  U5158/ZN (NAND4_X1)                                     0.03       1.37 f
  U9352/ZN (NAND3_X2)                                     0.05       1.42 r
  U8675/ZN (OAI21_X2)                                     0.03       1.45 f
  U14177/ZN (XNOR2_X2)                                    0.06       1.51 f
  U14178/ZN (XNOR2_X2)                                    0.07       1.58 f
  U9969/ZN (INV_X8)                                       0.02       1.60 r
  U9222/ZN (NAND2_X4)                                     0.01       1.62 f
  U14290/ZN (NAND3_X2)                                    0.04       1.65 r
  U6079/ZN (NAND2_X4)                                     0.02       1.68 f
  U6082/ZN (OAI221_X4)                                    0.08       1.76 r
  U6081/ZN (NAND2_X4)                                     0.02       1.78 f
  U6008/ZN (INV_X8)                                       0.02       1.80 r
  U5139/ZN (NAND2_X2)                                     0.02       1.82 f
  U10750/ZN (NAND2_X4)                                    0.04       1.86 r
  U14365/ZN (INV_X4)                                      0.01       1.87 f
  U10627/ZN (OAI21_X4)                                    0.03       1.91 r
  U5270/ZN (NAND2_X2)                                     0.02       1.93 f
  U14373/ZN (INV_X4)                                      0.02       1.95 r
  U5271/ZN (NOR2_X2)                                      0.02       1.97 f
  U5279/ZN (NOR2_X2)                                      0.03       2.00 r
  aluBoi/multBoi/runProd_reg[59]/D (DFF_X1)               0.00       2.00 r
  data arrival time                                                  2.00

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/multBoi/runProd_reg[59]/CK (DFF_X1)              0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.04


  Startpoint: idBoi/reggal[83]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/multBoi/runProd_reg[56]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[83]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[83]/regBoi/curData_reg/QN (DFFR_X2)        0.13       0.13 r
  U10435/ZN (INV_X8)                                      0.02       0.15 f
  U10250/ZN (INV_X32)                                     0.02       0.17 r
  U11018/ZN (INV_X32)                                     0.01       0.19 f
  U11019/ZN (INV_X32)                                     0.02       0.21 r
  U11016/ZN (INV_X32)                                     0.02       0.22 f
  U11079/ZN (XNOR2_X2)                                    0.06       0.29 f
  U10897/ZN (NAND2_X4)                                    0.03       0.32 r
  U10898/ZN (INV_X8)                                      0.02       0.33 f
  U8555/ZN (NAND2_X4)                                     0.04       0.37 r
  U10055/ZN (INV_X8)                                      0.02       0.39 f
  U10415/ZN (NOR4_X4)                                     0.04       0.42 r
  U10312/ZN (NOR2_X4)                                     0.02       0.44 f
  U10358/ZN (OAI211_X4)                                   0.04       0.49 r
  U10530/ZN (INV_X8)                                      0.02       0.51 f
  U10984/ZN (NAND2_X4)                                    0.03       0.53 r
  U9927/ZN (INV_X8)                                       0.01       0.54 f
  U9043/ZN (INV_X16)                                      0.02       0.57 r
  U10707/ZN (NOR2_X2)                                     0.02       0.59 f
  U13797/ZN (AOI21_X4)                                    0.05       0.64 r
  U13800/ZN (XNOR2_X2)                                    0.07       0.71 r
  U9685/ZN (INV_X4)                                       0.02       0.73 f
  U10374/ZN (NAND2_X4)                                    0.02       0.75 r
  U9382/ZN (INV_X4)                                       0.01       0.77 f
  U8793/ZN (OAI22_X4)                                     0.05       0.82 r
  U8782/ZN (INV_X8)                                       0.01       0.83 f
  U9475/ZN (NAND2_X2)                                     0.04       0.87 r
  U9652/ZN (NAND2_X2)                                     0.03       0.90 f
  U9463/ZN (INV_X4)                                       0.02       0.92 r
  U9461/ZN (NAND2_X4)                                     0.02       0.94 f
  U8685/ZN (NAND2_X4)                                     0.03       0.97 r
  U8585/ZN (OAI21_X4)                                     0.03       1.00 f
  U8458/ZN (INV_X8)                                       0.02       1.02 r
  U5661/ZN (INV_X8)                                       0.01       1.03 f
  U5573/ZN (INV_X4)                                       0.01       1.04 r
  U8455/ZN (NOR3_X2)                                      0.01       1.06 f
  U10667/ZN (NAND3_X2)                                    0.04       1.10 r
  U5431/ZN (NAND4_X4)                                     0.03       1.13 f
  U6209/ZN (AOI22_X2)                                     0.06       1.19 r
  U14101/ZN (XNOR2_X2)                                    0.07       1.26 r
  U10368/ZN (NAND2_X4)                                    0.02       1.28 f
  U9897/ZN (NAND2_X4)                                     0.02       1.31 r
  U14108/ZN (AOI21_X4)                                    0.02       1.33 f
  U8569/ZN (NAND2_X4)                                     0.04       1.37 r
  U5872/ZN (INV_X4)                                       0.02       1.38 f
  U5307/ZN (AOI21_X2)                                     0.05       1.44 r
  U5576/ZN (INV_X2)                                       0.02       1.45 f
  U8669/ZN (NAND2_X2)                                     0.02       1.48 r
  U8668/ZN (NAND2_X2)                                     0.02       1.50 f
  U8667/ZN (OAI21_X4)                                     0.04       1.53 r
  U8655/ZN (OAI22_X4)                                     0.03       1.56 f
  U8610/ZN (OAI21_X4)                                     0.04       1.60 r
  U8416/ZN (INV_X8)                                       0.01       1.61 f
  U8410/ZN (NOR3_X4)                                      0.05       1.66 r
  U8408/ZN (NAND3_X4)                                     0.03       1.69 f
  U8409/ZN (NAND3_X4)                                     0.03       1.72 r
  U6082/ZN (OAI221_X4)                                    0.03       1.76 f
  U6081/ZN (NAND2_X4)                                     0.03       1.79 r
  U6008/ZN (INV_X8)                                       0.01       1.80 f
  U5139/ZN (NAND2_X2)                                     0.03       1.83 r
  U10750/ZN (NAND2_X4)                                    0.03       1.86 f
  U14365/ZN (INV_X4)                                      0.02       1.88 r
  U10627/ZN (OAI21_X4)                                    0.02       1.89 f
  U5270/ZN (NAND2_X2)                                     0.03       1.93 r
  U14373/ZN (INV_X4)                                      0.02       1.94 f
  U14374/ZN (NOR3_X4)                                     0.05       1.99 r
  aluBoi/multBoi/runProd_reg[56]/D (DFF_X1)               0.00       1.99 r
  data arrival time                                                  1.99

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/multBoi/runProd_reg[56]/CK (DFF_X1)              0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.04


  Startpoint: idBoi/reggal[83]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/multBoi/runProd_reg[53]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[83]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[83]/regBoi/curData_reg/QN (DFFR_X2)        0.13       0.13 r
  U10435/ZN (INV_X8)                                      0.02       0.15 f
  U10250/ZN (INV_X32)                                     0.02       0.17 r
  U11018/ZN (INV_X32)                                     0.01       0.19 f
  U11019/ZN (INV_X32)                                     0.02       0.21 r
  U11016/ZN (INV_X32)                                     0.02       0.22 f
  U11079/ZN (XNOR2_X2)                                    0.06       0.29 f
  U10897/ZN (NAND2_X4)                                    0.03       0.32 r
  U10898/ZN (INV_X8)                                      0.02       0.33 f
  U8555/ZN (NAND2_X4)                                     0.04       0.37 r
  U10055/ZN (INV_X8)                                      0.02       0.39 f
  U10415/ZN (NOR4_X4)                                     0.04       0.42 r
  U10312/ZN (NOR2_X4)                                     0.02       0.44 f
  U10358/ZN (OAI211_X4)                                   0.04       0.49 r
  U10530/ZN (INV_X8)                                      0.02       0.51 f
  U10984/ZN (NAND2_X4)                                    0.03       0.53 r
  U9927/ZN (INV_X8)                                       0.01       0.54 f
  U9043/ZN (INV_X16)                                      0.02       0.57 r
  U10707/ZN (NOR2_X2)                                     0.02       0.59 f
  U13797/ZN (AOI21_X4)                                    0.05       0.64 r
  U13800/ZN (XNOR2_X2)                                    0.07       0.71 r
  U9685/ZN (INV_X4)                                       0.02       0.73 f
  U10374/ZN (NAND2_X4)                                    0.02       0.75 r
  U9382/ZN (INV_X4)                                       0.01       0.77 f
  U8793/ZN (OAI22_X4)                                     0.05       0.82 r
  U8782/ZN (INV_X8)                                       0.01       0.83 f
  U9475/ZN (NAND2_X2)                                     0.04       0.87 r
  U9652/ZN (NAND2_X2)                                     0.03       0.90 f
  U9463/ZN (INV_X4)                                       0.02       0.92 r
  U9461/ZN (NAND2_X4)                                     0.02       0.94 f
  U8685/ZN (NAND2_X4)                                     0.03       0.97 r
  U8585/ZN (OAI21_X4)                                     0.03       1.00 f
  U8458/ZN (INV_X8)                                       0.02       1.02 r
  U5661/ZN (INV_X8)                                       0.01       1.03 f
  U5573/ZN (INV_X4)                                       0.01       1.04 r
  U8455/ZN (NOR3_X2)                                      0.01       1.06 f
  U10667/ZN (NAND3_X2)                                    0.04       1.10 r
  U5431/ZN (NAND4_X4)                                     0.03       1.13 f
  U6209/ZN (AOI22_X2)                                     0.06       1.19 r
  U14101/ZN (XNOR2_X2)                                    0.07       1.26 r
  U10368/ZN (NAND2_X4)                                    0.02       1.28 f
  U9897/ZN (NAND2_X4)                                     0.02       1.31 r
  U14108/ZN (AOI21_X4)                                    0.02       1.33 f
  U8569/ZN (NAND2_X4)                                     0.04       1.37 r
  U5872/ZN (INV_X4)                                       0.02       1.38 f
  U5307/ZN (AOI21_X2)                                     0.05       1.44 r
  U5576/ZN (INV_X2)                                       0.02       1.45 f
  U8669/ZN (NAND2_X2)                                     0.02       1.48 r
  U8668/ZN (NAND2_X2)                                     0.02       1.50 f
  U8667/ZN (OAI21_X4)                                     0.04       1.53 r
  U8655/ZN (OAI22_X4)                                     0.03       1.56 f
  U8610/ZN (OAI21_X4)                                     0.04       1.60 r
  U8416/ZN (INV_X8)                                       0.01       1.61 f
  U8410/ZN (NOR3_X4)                                      0.05       1.66 r
  U8408/ZN (NAND3_X4)                                     0.03       1.69 f
  U8409/ZN (NAND3_X4)                                     0.03       1.72 r
  U5280/ZN (INV_X4)                                       0.01       1.73 f
  U5285/ZN (NAND2_X4)                                     0.02       1.76 r
  U5303/ZN (NAND2_X4)                                     0.02       1.78 f
  U10728/ZN (NAND2_X4)                                    0.02       1.80 r
  U9413/ZN (NAND2_X4)                                     0.02       1.82 f
  U9416/ZN (INV_X8)                                       0.02       1.83 r
  U10516/ZN (OAI21_X4)                                    0.02       1.85 f
  U10648/ZN (NAND2_X4)                                    0.02       1.88 r
  U8374/ZN (NAND2_X2)                                     0.02       1.89 f
  U14471/ZN (XNOR2_X2)                                    0.06       1.95 f
  U14472/ZN (NOR2_X4)                                     0.03       1.99 r
  aluBoi/multBoi/runProd_reg[53]/D (DFF_X2)               0.00       1.99 r
  data arrival time                                                  1.99

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/multBoi/runProd_reg[53]/CK (DFF_X2)              0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.03


  Startpoint: idBoi/reggal[83]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/multBoi/runProd_reg[57]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[83]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[83]/regBoi/curData_reg/QN (DFFR_X2)        0.13       0.13 r
  U10435/ZN (INV_X8)                                      0.02       0.15 f
  U10250/ZN (INV_X32)                                     0.02       0.17 r
  U11018/ZN (INV_X32)                                     0.01       0.19 f
  U11019/ZN (INV_X32)                                     0.02       0.21 r
  U11016/ZN (INV_X32)                                     0.02       0.22 f
  U11079/ZN (XNOR2_X2)                                    0.06       0.29 f
  U10897/ZN (NAND2_X4)                                    0.03       0.32 r
  U10898/ZN (INV_X8)                                      0.02       0.33 f
  U8555/ZN (NAND2_X4)                                     0.04       0.37 r
  U10055/ZN (INV_X8)                                      0.02       0.39 f
  U10415/ZN (NOR4_X4)                                     0.04       0.42 r
  U10312/ZN (NOR2_X4)                                     0.02       0.44 f
  U10358/ZN (OAI211_X4)                                   0.04       0.49 r
  U10530/ZN (INV_X8)                                      0.02       0.51 f
  U10984/ZN (NAND2_X4)                                    0.03       0.53 r
  U9927/ZN (INV_X8)                                       0.01       0.54 f
  U9043/ZN (INV_X16)                                      0.02       0.57 r
  U10707/ZN (NOR2_X2)                                     0.02       0.59 f
  U13797/ZN (AOI21_X4)                                    0.05       0.64 r
  U13800/ZN (XNOR2_X2)                                    0.07       0.71 r
  U9685/ZN (INV_X4)                                       0.02       0.73 f
  U10374/ZN (NAND2_X4)                                    0.02       0.75 r
  U9382/ZN (INV_X4)                                       0.01       0.77 f
  U8793/ZN (OAI22_X4)                                     0.05       0.82 r
  U8782/ZN (INV_X8)                                       0.01       0.83 f
  U9475/ZN (NAND2_X2)                                     0.04       0.87 r
  U9652/ZN (NAND2_X2)                                     0.03       0.90 f
  U9463/ZN (INV_X4)                                       0.02       0.92 r
  U9461/ZN (NAND2_X4)                                     0.02       0.94 f
  U8685/ZN (NAND2_X4)                                     0.03       0.97 r
  U8585/ZN (OAI21_X4)                                     0.03       1.00 f
  U8458/ZN (INV_X8)                                       0.02       1.02 r
  U5661/ZN (INV_X8)                                       0.01       1.03 f
  U5573/ZN (INV_X4)                                       0.01       1.04 r
  U8455/ZN (NOR3_X2)                                      0.01       1.06 f
  U10667/ZN (NAND3_X2)                                    0.04       1.10 r
  U5431/ZN (NAND4_X4)                                     0.03       1.13 f
  U6209/ZN (AOI22_X2)                                     0.06       1.19 r
  U14101/ZN (XNOR2_X2)                                    0.07       1.26 r
  U10368/ZN (NAND2_X4)                                    0.02       1.28 f
  U9897/ZN (NAND2_X4)                                     0.02       1.31 r
  U14108/ZN (AOI21_X4)                                    0.02       1.33 f
  U8569/ZN (NAND2_X4)                                     0.04       1.37 r
  U5872/ZN (INV_X4)                                       0.02       1.38 f
  U5307/ZN (AOI21_X2)                                     0.05       1.44 r
  U5576/ZN (INV_X2)                                       0.02       1.45 f
  U8669/ZN (NAND2_X2)                                     0.02       1.48 r
  U8668/ZN (NAND2_X2)                                     0.02       1.50 f
  U8667/ZN (OAI21_X4)                                     0.04       1.53 r
  U8655/ZN (OAI22_X4)                                     0.03       1.56 f
  U8610/ZN (OAI21_X4)                                     0.04       1.60 r
  U8416/ZN (INV_X8)                                       0.01       1.61 f
  U8410/ZN (NOR3_X4)                                      0.05       1.66 r
  U8408/ZN (NAND3_X4)                                     0.03       1.69 f
  U8409/ZN (NAND3_X4)                                     0.03       1.72 r
  U6082/ZN (OAI221_X4)                                    0.03       1.76 f
  U6081/ZN (NAND2_X4)                                     0.03       1.79 r
  U6008/ZN (INV_X8)                                       0.01       1.80 f
  U5139/ZN (NAND2_X2)                                     0.03       1.83 r
  U10750/ZN (NAND2_X4)                                    0.03       1.86 f
  U8362/ZN (AOI21_X4)                                     0.04       1.90 r
  U14475/ZN (XNOR2_X2)                                    0.06       1.96 r
  U8354/ZN (NOR2_X2)                                      0.02       1.98 f
  aluBoi/multBoi/runProd_reg[57]/D (DFF_X1)               0.00       1.98 f
  data arrival time                                                  1.98

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/multBoi/runProd_reg[57]/CK (DFF_X1)              0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.03


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[75]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U7787/Z (BUF_X4)                                        0.06       0.15 f
  U6377/ZN (INV_X16)                                      0.03       0.18 r
  U8287/ZN (INV_X16)                                      0.03       0.21 f
  U8329/ZN (INV_X16)                                      0.03       0.24 r
  U12287/Z (MUX2_X2)                                      0.13       0.37 f
  U12288/Z (MUX2_X2)                                      0.11       0.48 f
  U12289/Z (MUX2_X2)                                      0.11       0.60 f
  U12290/Z (MUX2_X2)                                      0.11       0.71 f
  U12291/Z (MUX2_X2)                                      0.13       0.84 f
  U12292/ZN (NAND2_X2)                                    0.04       0.87 r
  U9005/ZN (NAND3_X2)                                     0.04       0.91 f
  U9003/ZN (XNOR2_X2)                                     0.07       0.98 f
  U5101/ZN (XNOR2_X1)                                     0.09       1.08 r
  U12297/ZN (OAI21_X4)                                    0.03       1.11 f
  U6245/ZN (INV_X4)                                       0.02       1.13 r
  U12335/ZN (OAI21_X4)                                    0.02       1.15 f
  U12340/ZN (AOI21_X4)                                    0.03       1.19 r
  U5272/ZN (NAND2_X4)                                     0.02       1.20 f
  U10840/ZN (NAND3_X2)                                    0.03       1.23 r
  U12429/ZN (INV_X4)                                      0.01       1.25 f
  U12470/ZN (OAI21_X4)                                    0.04       1.28 r
  U10718/ZN (NAND2_X4)                                    0.02       1.30 f
  U5264/ZN (INV_X4)                                       0.02       1.33 r
  U12653/ZN (NOR3_X4)                                     0.01       1.34 f
  U12695/ZN (OAI21_X4)                                    0.04       1.38 r
  U10759/ZN (AOI22_X4)                                    0.03       1.41 f
  U5276/ZN (OAI22_X4)                                     0.06       1.47 r
  U10841/ZN (AOI22_X4)                                    0.03       1.50 f
  U13061/ZN (OAI21_X4)                                    0.05       1.55 r
  U5322/ZN (AOI22_X4)                                     0.03       1.58 f
  U13139/ZN (OAI21_X4)                                    0.05       1.62 r
  U10758/ZN (NAND2_X4)                                    0.02       1.64 f
  U10660/ZN (NAND2_X4)                                    0.03       1.67 r
  U10685/ZN (NAND2_X4)                                    0.02       1.69 f
  U13140/ZN (NAND3_X4)                                    0.03       1.72 r
  U13141/ZN (NAND3_X4)                                    0.02       1.75 f
  U8318/ZN (OAI21_X4)                                     0.05       1.80 r
  U8300/ZN (NAND2_X4)                                     0.02       1.81 f
  U13320/ZN (OAI21_X4)                                    0.04       1.85 r
  U8365/ZN (XNOR2_X2)                                     0.06       1.91 r
  U8357/ZN (NAND2_X2)                                     0.02       1.93 f
  U15524/ZN (NAND4_X2)                                    0.03       1.96 r
  aluBoi/aluReg[75]/regBoi/curData_reg/D (DFFR_X1)        0.00       1.96 r
  data arrival time                                                  1.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[75]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.02


  Startpoint: idBoi/reggal[83]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/multBoi/runProd_reg[49]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[83]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[83]/regBoi/curData_reg/QN (DFFR_X2)        0.13       0.13 r
  U10435/ZN (INV_X8)                                      0.02       0.15 f
  U10250/ZN (INV_X32)                                     0.02       0.17 r
  U11018/ZN (INV_X32)                                     0.01       0.19 f
  U11019/ZN (INV_X32)                                     0.02       0.21 r
  U11016/ZN (INV_X32)                                     0.02       0.22 f
  U11079/ZN (XNOR2_X2)                                    0.06       0.29 f
  U10897/ZN (NAND2_X4)                                    0.03       0.32 r
  U10898/ZN (INV_X8)                                      0.02       0.33 f
  U8555/ZN (NAND2_X4)                                     0.04       0.37 r
  U10055/ZN (INV_X8)                                      0.02       0.39 f
  U10415/ZN (NOR4_X4)                                     0.04       0.42 r
  U10312/ZN (NOR2_X4)                                     0.02       0.44 f
  U10358/ZN (OAI211_X4)                                   0.04       0.49 r
  U10530/ZN (INV_X8)                                      0.02       0.51 f
  U10984/ZN (NAND2_X4)                                    0.03       0.53 r
  U9927/ZN (INV_X8)                                       0.01       0.54 f
  U9043/ZN (INV_X16)                                      0.02       0.57 r
  U10707/ZN (NOR2_X2)                                     0.02       0.59 f
  U13797/ZN (AOI21_X4)                                    0.05       0.64 r
  U13800/ZN (XNOR2_X2)                                    0.07       0.71 r
  U9685/ZN (INV_X4)                                       0.02       0.73 f
  U10374/ZN (NAND2_X4)                                    0.02       0.75 r
  U9382/ZN (INV_X4)                                       0.01       0.77 f
  U8793/ZN (OAI22_X4)                                     0.05       0.82 r
  U8782/ZN (INV_X8)                                       0.01       0.83 f
  U9475/ZN (NAND2_X2)                                     0.04       0.87 r
  U9652/ZN (NAND2_X2)                                     0.03       0.90 f
  U9463/ZN (INV_X4)                                       0.02       0.92 r
  U9461/ZN (NAND2_X4)                                     0.02       0.94 f
  U8685/ZN (NAND2_X4)                                     0.03       0.97 r
  U8585/ZN (OAI21_X4)                                     0.03       1.00 f
  U8458/ZN (INV_X8)                                       0.02       1.02 r
  U5661/ZN (INV_X8)                                       0.01       1.03 f
  U5573/ZN (INV_X4)                                       0.01       1.04 r
  U8455/ZN (NOR3_X2)                                      0.01       1.06 f
  U10667/ZN (NAND3_X2)                                    0.04       1.10 r
  U5431/ZN (NAND4_X4)                                     0.03       1.13 f
  U6209/ZN (AOI22_X2)                                     0.06       1.19 r
  U14101/ZN (XNOR2_X2)                                    0.07       1.26 r
  U10368/ZN (NAND2_X4)                                    0.02       1.28 f
  U9897/ZN (NAND2_X4)                                     0.02       1.31 r
  U14108/ZN (AOI21_X4)                                    0.02       1.33 f
  U8569/ZN (NAND2_X4)                                     0.04       1.37 r
  U5872/ZN (INV_X4)                                       0.02       1.38 f
  U5307/ZN (AOI21_X2)                                     0.05       1.44 r
  U5576/ZN (INV_X2)                                       0.02       1.45 f
  U8669/ZN (NAND2_X2)                                     0.02       1.48 r
  U8668/ZN (NAND2_X2)                                     0.02       1.50 f
  U8667/ZN (OAI21_X4)                                     0.04       1.53 r
  U8655/ZN (OAI22_X4)                                     0.03       1.56 f
  U8610/ZN (OAI21_X4)                                     0.04       1.60 r
  U5294/ZN (NAND2_X2)                                     0.03       1.63 f
  U14111/ZN (NAND2_X2)                                    0.04       1.67 r
  U10581/ZN (NAND2_X1)                                    0.03       1.70 f
  U14180/ZN (INV_X4)                                      0.03       1.72 r
  U8424/ZN (OAI21_X4)                                     0.02       1.74 f
  U8348/ZN (NAND2_X4)                                     0.03       1.77 r
  U9983/ZN (NAND2_X4)                                     0.02       1.79 f
  U14201/ZN (OAI21_X4)                                    0.04       1.84 r
  U8421/ZN (NAND2_X1)                                     0.03       1.87 f
  U9515/ZN (XNOR2_X2)                                     0.06       1.93 f
  U6582/ZN (NOR2_X2)                                      0.03       1.97 r
  aluBoi/multBoi/runProd_reg[49]/D (DFF_X1)               0.00       1.97 r
  data arrival time                                                  1.97

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/multBoi/runProd_reg[49]/CK (DFF_X1)              0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.01


  Startpoint: idBoi/reggal[83]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/multBoi/runProd_reg[55]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[83]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[83]/regBoi/curData_reg/QN (DFFR_X2)        0.13       0.13 r
  U10435/ZN (INV_X8)                                      0.02       0.15 f
  U10250/ZN (INV_X32)                                     0.02       0.17 r
  U11018/ZN (INV_X32)                                     0.01       0.19 f
  U11019/ZN (INV_X32)                                     0.02       0.21 r
  U11016/ZN (INV_X32)                                     0.02       0.22 f
  U11079/ZN (XNOR2_X2)                                    0.06       0.29 f
  U10897/ZN (NAND2_X4)                                    0.03       0.32 r
  U10898/ZN (INV_X8)                                      0.02       0.33 f
  U8555/ZN (NAND2_X4)                                     0.04       0.37 r
  U10055/ZN (INV_X8)                                      0.02       0.39 f
  U10415/ZN (NOR4_X4)                                     0.04       0.42 r
  U10312/ZN (NOR2_X4)                                     0.02       0.44 f
  U10358/ZN (OAI211_X4)                                   0.04       0.49 r
  U10530/ZN (INV_X8)                                      0.02       0.51 f
  U10984/ZN (NAND2_X4)                                    0.03       0.53 r
  U9927/ZN (INV_X8)                                       0.01       0.54 f
  U9043/ZN (INV_X16)                                      0.02       0.57 r
  U10707/ZN (NOR2_X2)                                     0.02       0.59 f
  U13797/ZN (AOI21_X4)                                    0.05       0.64 r
  U13800/ZN (XNOR2_X2)                                    0.07       0.71 r
  U9685/ZN (INV_X4)                                       0.02       0.73 f
  U10374/ZN (NAND2_X4)                                    0.02       0.75 r
  U9382/ZN (INV_X4)                                       0.01       0.77 f
  U8793/ZN (OAI22_X4)                                     0.05       0.82 r
  U8782/ZN (INV_X8)                                       0.01       0.83 f
  U9475/ZN (NAND2_X2)                                     0.04       0.87 r
  U9652/ZN (NAND2_X2)                                     0.03       0.90 f
  U9463/ZN (INV_X4)                                       0.02       0.92 r
  U9461/ZN (NAND2_X4)                                     0.02       0.94 f
  U8685/ZN (NAND2_X4)                                     0.03       0.97 r
  U8585/ZN (OAI21_X4)                                     0.03       1.00 f
  U8458/ZN (INV_X8)                                       0.02       1.02 r
  U5661/ZN (INV_X8)                                       0.01       1.03 f
  U5573/ZN (INV_X4)                                       0.01       1.04 r
  U8455/ZN (NOR3_X2)                                      0.01       1.06 f
  U10667/ZN (NAND3_X2)                                    0.04       1.10 r
  U5431/ZN (NAND4_X4)                                     0.03       1.13 f
  U6209/ZN (AOI22_X2)                                     0.06       1.19 r
  U14101/ZN (XNOR2_X2)                                    0.07       1.26 r
  U10368/ZN (NAND2_X4)                                    0.02       1.28 f
  U9897/ZN (NAND2_X4)                                     0.02       1.31 r
  U14108/ZN (AOI21_X4)                                    0.02       1.33 f
  U8569/ZN (NAND2_X4)                                     0.04       1.37 r
  U5872/ZN (INV_X4)                                       0.02       1.38 f
  U5307/ZN (AOI21_X2)                                     0.05       1.44 r
  U5576/ZN (INV_X2)                                       0.02       1.45 f
  U8669/ZN (NAND2_X2)                                     0.02       1.48 r
  U8668/ZN (NAND2_X2)                                     0.02       1.50 f
  U8667/ZN (OAI21_X4)                                     0.04       1.53 r
  U8655/ZN (OAI22_X4)                                     0.03       1.56 f
  U8610/ZN (OAI21_X4)                                     0.04       1.60 r
  U8416/ZN (INV_X8)                                       0.01       1.61 f
  U8410/ZN (NOR3_X4)                                      0.05       1.66 r
  U8408/ZN (NAND3_X4)                                     0.03       1.69 f
  U8409/ZN (NAND3_X4)                                     0.03       1.72 r
  U6082/ZN (OAI221_X4)                                    0.03       1.76 f
  U6081/ZN (NAND2_X4)                                     0.03       1.79 r
  U6008/ZN (INV_X8)                                       0.01       1.80 f
  U5139/ZN (NAND2_X2)                                     0.03       1.83 r
  U10750/ZN (NAND2_X4)                                    0.03       1.86 f
  U14513/ZN (XNOR2_X2)                                    0.06       1.92 f
  U5254/ZN (NOR2_X2)                                      0.03       1.95 r
  aluBoi/multBoi/runProd_reg[55]/D (DFF_X1)               0.00       1.95 r
  data arrival time                                                  1.95

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/multBoi/runProd_reg[55]/CK (DFF_X1)              0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.00


  Startpoint: idBoi/reggal[83]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/multBoi/runProd_reg[52]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[83]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[83]/regBoi/curData_reg/QN (DFFR_X2)        0.13       0.13 r
  U10435/ZN (INV_X8)                                      0.02       0.15 f
  U10250/ZN (INV_X32)                                     0.02       0.17 r
  U11018/ZN (INV_X32)                                     0.01       0.19 f
  U11019/ZN (INV_X32)                                     0.02       0.21 r
  U11016/ZN (INV_X32)                                     0.02       0.22 f
  U11079/ZN (XNOR2_X2)                                    0.06       0.29 f
  U10897/ZN (NAND2_X4)                                    0.03       0.32 r
  U10898/ZN (INV_X8)                                      0.02       0.33 f
  U8555/ZN (NAND2_X4)                                     0.04       0.37 r
  U10055/ZN (INV_X8)                                      0.02       0.39 f
  U10415/ZN (NOR4_X4)                                     0.04       0.42 r
  U10312/ZN (NOR2_X4)                                     0.02       0.44 f
  U10358/ZN (OAI211_X4)                                   0.04       0.49 r
  U10530/ZN (INV_X8)                                      0.02       0.51 f
  U10984/ZN (NAND2_X4)                                    0.03       0.53 r
  U9927/ZN (INV_X8)                                       0.01       0.54 f
  U9043/ZN (INV_X16)                                      0.02       0.57 r
  U10707/ZN (NOR2_X2)                                     0.02       0.59 f
  U13797/ZN (AOI21_X4)                                    0.05       0.64 r
  U13800/ZN (XNOR2_X2)                                    0.07       0.71 r
  U9685/ZN (INV_X4)                                       0.02       0.73 f
  U10374/ZN (NAND2_X4)                                    0.02       0.75 r
  U9382/ZN (INV_X4)                                       0.01       0.77 f
  U8793/ZN (OAI22_X4)                                     0.05       0.82 r
  U8782/ZN (INV_X8)                                       0.01       0.83 f
  U9475/ZN (NAND2_X2)                                     0.04       0.87 r
  U9652/ZN (NAND2_X2)                                     0.03       0.90 f
  U9463/ZN (INV_X4)                                       0.02       0.92 r
  U9461/ZN (NAND2_X4)                                     0.02       0.94 f
  U8685/ZN (NAND2_X4)                                     0.03       0.97 r
  U8585/ZN (OAI21_X4)                                     0.03       1.00 f
  U8458/ZN (INV_X8)                                       0.02       1.02 r
  U5661/ZN (INV_X8)                                       0.01       1.03 f
  U5573/ZN (INV_X4)                                       0.01       1.04 r
  U8455/ZN (NOR3_X2)                                      0.01       1.06 f
  U10667/ZN (NAND3_X2)                                    0.04       1.10 r
  U5431/ZN (NAND4_X4)                                     0.03       1.13 f
  U6209/ZN (AOI22_X2)                                     0.06       1.19 r
  U14101/ZN (XNOR2_X2)                                    0.07       1.26 r
  U10368/ZN (NAND2_X4)                                    0.02       1.28 f
  U9897/ZN (NAND2_X4)                                     0.02       1.31 r
  U14108/ZN (AOI21_X4)                                    0.02       1.33 f
  U8569/ZN (NAND2_X4)                                     0.04       1.37 r
  U5872/ZN (INV_X4)                                       0.02       1.38 f
  U5307/ZN (AOI21_X2)                                     0.05       1.44 r
  U5576/ZN (INV_X2)                                       0.02       1.45 f
  U8669/ZN (NAND2_X2)                                     0.02       1.48 r
  U8668/ZN (NAND2_X2)                                     0.02       1.50 f
  U8667/ZN (OAI21_X4)                                     0.04       1.53 r
  U8655/ZN (OAI22_X4)                                     0.03       1.56 f
  U8610/ZN (OAI21_X4)                                     0.04       1.60 r
  U8416/ZN (INV_X8)                                       0.01       1.61 f
  U8410/ZN (NOR3_X4)                                      0.05       1.66 r
  U8408/ZN (NAND3_X4)                                     0.03       1.69 f
  U8409/ZN (NAND3_X4)                                     0.03       1.72 r
  U5280/ZN (INV_X4)                                       0.01       1.73 f
  U5285/ZN (NAND2_X4)                                     0.02       1.76 r
  U5303/ZN (NAND2_X4)                                     0.02       1.78 f
  U10728/ZN (NAND2_X4)                                    0.02       1.80 r
  U9413/ZN (NAND2_X4)                                     0.02       1.82 f
  U9416/ZN (INV_X8)                                       0.02       1.83 r
  U10516/ZN (OAI21_X4)                                    0.02       1.85 f
  U10648/ZN (NAND2_X4)                                    0.02       1.88 r
  U10363/ZN (OAI211_X1)                                   0.05       1.92 f
  U14295/ZN (INV_X4)                                      0.02       1.94 r
  aluBoi/multBoi/runProd_reg[52]/D (DFF_X2)               0.00       1.94 r
  data arrival time                                                  1.94

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/multBoi/runProd_reg[52]/CK (DFF_X2)              0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.99


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[74]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U7787/Z (BUF_X4)                                        0.06       0.15 f
  U6377/ZN (INV_X16)                                      0.03       0.18 r
  U8287/ZN (INV_X16)                                      0.03       0.21 f
  U8329/ZN (INV_X16)                                      0.03       0.24 r
  U12287/Z (MUX2_X2)                                      0.13       0.37 f
  U12288/Z (MUX2_X2)                                      0.11       0.48 f
  U12289/Z (MUX2_X2)                                      0.11       0.60 f
  U12290/Z (MUX2_X2)                                      0.11       0.71 f
  U12291/Z (MUX2_X2)                                      0.13       0.84 f
  U12292/ZN (NAND2_X2)                                    0.04       0.87 r
  U9005/ZN (NAND3_X2)                                     0.04       0.91 f
  U9003/ZN (XNOR2_X2)                                     0.07       0.98 f
  U5101/ZN (XNOR2_X1)                                     0.09       1.08 r
  U12297/ZN (OAI21_X4)                                    0.03       1.11 f
  U6245/ZN (INV_X4)                                       0.02       1.13 r
  U12335/ZN (OAI21_X4)                                    0.02       1.15 f
  U12340/ZN (AOI21_X4)                                    0.03       1.19 r
  U5272/ZN (NAND2_X4)                                     0.02       1.20 f
  U10840/ZN (NAND3_X2)                                    0.03       1.23 r
  U12429/ZN (INV_X4)                                      0.01       1.25 f
  U12470/ZN (OAI21_X4)                                    0.04       1.28 r
  U10718/ZN (NAND2_X4)                                    0.02       1.30 f
  U5264/ZN (INV_X4)                                       0.02       1.33 r
  U12653/ZN (NOR3_X4)                                     0.01       1.34 f
  U12695/ZN (OAI21_X4)                                    0.04       1.38 r
  U10759/ZN (AOI22_X4)                                    0.03       1.41 f
  U5276/ZN (OAI22_X4)                                     0.06       1.47 r
  U10841/ZN (AOI22_X4)                                    0.03       1.50 f
  U13061/ZN (OAI21_X4)                                    0.05       1.55 r
  U5322/ZN (AOI22_X4)                                     0.03       1.58 f
  U13139/ZN (OAI21_X4)                                    0.05       1.62 r
  U10758/ZN (NAND2_X4)                                    0.02       1.64 f
  U10660/ZN (NAND2_X4)                                    0.03       1.67 r
  U10685/ZN (NAND2_X4)                                    0.02       1.69 f
  U13140/ZN (NAND3_X4)                                    0.03       1.72 r
  U13141/ZN (NAND3_X4)                                    0.02       1.75 f
  U8318/ZN (OAI21_X4)                                     0.05       1.80 r
  U8358/ZN (NOR3_X2)                                      0.03       1.83 f
  U5257/ZN (NOR3_X2)                                      0.06       1.89 r
  U5258/ZN (OAI21_X2)                                     0.02       1.91 f
  aluBoi/aluReg[74]/regBoi/curData_reg/D (DFFR_X1)        0.00       1.91 f
  data arrival time                                                  1.91

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[74]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.97


  Startpoint: idBoi/reggal[83]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/multBoi/runProd_reg[48]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[83]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[83]/regBoi/curData_reg/QN (DFFR_X2)        0.13       0.13 r
  U10435/ZN (INV_X8)                                      0.02       0.15 f
  U10250/ZN (INV_X32)                                     0.02       0.17 r
  U11018/ZN (INV_X32)                                     0.01       0.19 f
  U11019/ZN (INV_X32)                                     0.02       0.21 r
  U11016/ZN (INV_X32)                                     0.02       0.22 f
  U11079/ZN (XNOR2_X2)                                    0.06       0.29 f
  U10897/ZN (NAND2_X4)                                    0.03       0.32 r
  U10898/ZN (INV_X8)                                      0.02       0.33 f
  U8555/ZN (NAND2_X4)                                     0.04       0.37 r
  U10055/ZN (INV_X8)                                      0.02       0.39 f
  U10415/ZN (NOR4_X4)                                     0.04       0.42 r
  U10312/ZN (NOR2_X4)                                     0.02       0.44 f
  U10358/ZN (OAI211_X4)                                   0.04       0.49 r
  U10530/ZN (INV_X8)                                      0.02       0.51 f
  U10984/ZN (NAND2_X4)                                    0.03       0.53 r
  U9927/ZN (INV_X8)                                       0.01       0.54 f
  U9043/ZN (INV_X16)                                      0.02       0.57 r
  U10707/ZN (NOR2_X2)                                     0.02       0.59 f
  U13797/ZN (AOI21_X4)                                    0.05       0.64 r
  U13800/ZN (XNOR2_X2)                                    0.07       0.71 r
  U9685/ZN (INV_X4)                                       0.02       0.73 f
  U10374/ZN (NAND2_X4)                                    0.02       0.75 r
  U9382/ZN (INV_X4)                                       0.01       0.77 f
  U8793/ZN (OAI22_X4)                                     0.05       0.82 r
  U8782/ZN (INV_X8)                                       0.01       0.83 f
  U9475/ZN (NAND2_X2)                                     0.04       0.87 r
  U9652/ZN (NAND2_X2)                                     0.03       0.90 f
  U9463/ZN (INV_X4)                                       0.02       0.92 r
  U9461/ZN (NAND2_X4)                                     0.02       0.94 f
  U8685/ZN (NAND2_X4)                                     0.03       0.97 r
  U8585/ZN (OAI21_X4)                                     0.03       1.00 f
  U8458/ZN (INV_X8)                                       0.02       1.02 r
  U5661/ZN (INV_X8)                                       0.01       1.03 f
  U5573/ZN (INV_X4)                                       0.01       1.04 r
  U8455/ZN (NOR3_X2)                                      0.01       1.06 f
  U10667/ZN (NAND3_X2)                                    0.04       1.10 r
  U5431/ZN (NAND4_X4)                                     0.03       1.13 f
  U6209/ZN (AOI22_X2)                                     0.06       1.19 r
  U14101/ZN (XNOR2_X2)                                    0.07       1.26 r
  U10368/ZN (NAND2_X4)                                    0.02       1.28 f
  U9897/ZN (NAND2_X4)                                     0.02       1.31 r
  U14108/ZN (AOI21_X4)                                    0.02       1.33 f
  U8569/ZN (NAND2_X4)                                     0.04       1.37 r
  U5872/ZN (INV_X4)                                       0.02       1.38 f
  U5307/ZN (AOI21_X2)                                     0.05       1.44 r
  U5576/ZN (INV_X2)                                       0.02       1.45 f
  U8669/ZN (NAND2_X2)                                     0.02       1.48 r
  U8668/ZN (NAND2_X2)                                     0.02       1.50 f
  U8667/ZN (OAI21_X4)                                     0.04       1.53 r
  U8655/ZN (OAI22_X4)                                     0.03       1.56 f
  U8610/ZN (OAI21_X4)                                     0.04       1.60 r
  U5294/ZN (NAND2_X2)                                     0.03       1.63 f
  U14111/ZN (NAND2_X2)                                    0.04       1.67 r
  U10581/ZN (NAND2_X1)                                    0.03       1.70 f
  U14180/ZN (INV_X4)                                      0.03       1.72 r
  U8424/ZN (OAI21_X4)                                     0.02       1.74 f
  U8348/ZN (NAND2_X4)                                     0.03       1.77 r
  U9983/ZN (NAND2_X4)                                     0.02       1.79 f
  U14201/ZN (OAI21_X4)                                    0.04       1.84 r
  U8345/ZN (INV_X4)                                       0.01       1.85 f
  U14202/ZN (AOI211_X4)                                   0.06       1.92 r
  aluBoi/multBoi/runProd_reg[48]/D (DFF_X2)               0.00       1.92 r
  data arrival time                                                  1.92

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/multBoi/runProd_reg[48]/CK (DFF_X2)              0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.97


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[72]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U7787/Z (BUF_X4)                                        0.06       0.15 f
  U6377/ZN (INV_X16)                                      0.03       0.18 r
  U8287/ZN (INV_X16)                                      0.03       0.21 f
  U8329/ZN (INV_X16)                                      0.03       0.24 r
  U12287/Z (MUX2_X2)                                      0.13       0.37 f
  U12288/Z (MUX2_X2)                                      0.11       0.48 f
  U12289/Z (MUX2_X2)                                      0.11       0.60 f
  U12290/Z (MUX2_X2)                                      0.11       0.71 f
  U12291/Z (MUX2_X2)                                      0.13       0.84 f
  U12292/ZN (NAND2_X2)                                    0.04       0.87 r
  U9005/ZN (NAND3_X2)                                     0.04       0.91 f
  U9003/ZN (XNOR2_X2)                                     0.07       0.98 f
  U5101/ZN (XNOR2_X1)                                     0.09       1.08 r
  U12297/ZN (OAI21_X4)                                    0.03       1.11 f
  U6245/ZN (INV_X4)                                       0.02       1.13 r
  U12335/ZN (OAI21_X4)                                    0.02       1.15 f
  U12340/ZN (AOI21_X4)                                    0.03       1.19 r
  U5272/ZN (NAND2_X4)                                     0.02       1.20 f
  U10840/ZN (NAND3_X2)                                    0.03       1.23 r
  U12429/ZN (INV_X4)                                      0.01       1.25 f
  U12470/ZN (OAI21_X4)                                    0.04       1.28 r
  U10718/ZN (NAND2_X4)                                    0.02       1.30 f
  U5264/ZN (INV_X4)                                       0.02       1.33 r
  U12653/ZN (NOR3_X4)                                     0.01       1.34 f
  U12695/ZN (OAI21_X4)                                    0.04       1.38 r
  U10759/ZN (AOI22_X4)                                    0.03       1.41 f
  U5276/ZN (OAI22_X4)                                     0.06       1.47 r
  U10841/ZN (AOI22_X4)                                    0.03       1.50 f
  U13061/ZN (OAI21_X4)                                    0.05       1.55 r
  U5322/ZN (AOI22_X4)                                     0.03       1.58 f
  U13139/ZN (OAI21_X4)                                    0.05       1.62 r
  U10758/ZN (NAND2_X4)                                    0.02       1.64 f
  U10660/ZN (NAND2_X4)                                    0.03       1.67 r
  U10685/ZN (NAND2_X4)                                    0.02       1.69 f
  U10801/ZN (NAND2_X1)                                    0.04       1.74 r
  U13337/ZN (XNOR2_X2)                                    0.07       1.81 r
  U8316/ZN (OAI221_X4)                                    0.04       1.84 f
  U15214/ZN (NOR2_X4)                                     0.03       1.88 r
  U8317/ZN (OAI21_X2)                                     0.02       1.90 f
  aluBoi/aluReg[72]/regBoi/curData_reg/D (DFFR_X1)        0.00       1.90 f
  data arrival time                                                  1.90

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[72]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.96


  Startpoint: idBoi/reggal[83]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/multBoi/runProd_reg[54]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[83]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[83]/regBoi/curData_reg/QN (DFFR_X2)        0.13       0.13 r
  U10435/ZN (INV_X8)                                      0.02       0.15 f
  U10250/ZN (INV_X32)                                     0.02       0.17 r
  U11018/ZN (INV_X32)                                     0.01       0.19 f
  U11019/ZN (INV_X32)                                     0.02       0.21 r
  U11016/ZN (INV_X32)                                     0.02       0.22 f
  U11079/ZN (XNOR2_X2)                                    0.06       0.29 f
  U10897/ZN (NAND2_X4)                                    0.03       0.32 r
  U10898/ZN (INV_X8)                                      0.02       0.33 f
  U8555/ZN (NAND2_X4)                                     0.04       0.37 r
  U10055/ZN (INV_X8)                                      0.02       0.39 f
  U10415/ZN (NOR4_X4)                                     0.04       0.42 r
  U10312/ZN (NOR2_X4)                                     0.02       0.44 f
  U10358/ZN (OAI211_X4)                                   0.04       0.49 r
  U10530/ZN (INV_X8)                                      0.02       0.51 f
  U10984/ZN (NAND2_X4)                                    0.03       0.53 r
  U9927/ZN (INV_X8)                                       0.01       0.54 f
  U9043/ZN (INV_X16)                                      0.02       0.57 r
  U10707/ZN (NOR2_X2)                                     0.02       0.59 f
  U13797/ZN (AOI21_X4)                                    0.05       0.64 r
  U13800/ZN (XNOR2_X2)                                    0.07       0.71 r
  U9685/ZN (INV_X4)                                       0.02       0.73 f
  U10374/ZN (NAND2_X4)                                    0.02       0.75 r
  U9382/ZN (INV_X4)                                       0.01       0.77 f
  U8793/ZN (OAI22_X4)                                     0.05       0.82 r
  U8782/ZN (INV_X8)                                       0.01       0.83 f
  U9475/ZN (NAND2_X2)                                     0.04       0.87 r
  U9652/ZN (NAND2_X2)                                     0.03       0.90 f
  U9463/ZN (INV_X4)                                       0.02       0.92 r
  U9461/ZN (NAND2_X4)                                     0.02       0.94 f
  U8685/ZN (NAND2_X4)                                     0.03       0.97 r
  U8585/ZN (OAI21_X4)                                     0.03       1.00 f
  U8458/ZN (INV_X8)                                       0.02       1.02 r
  U5661/ZN (INV_X8)                                       0.01       1.03 f
  U5573/ZN (INV_X4)                                       0.01       1.04 r
  U8455/ZN (NOR3_X2)                                      0.01       1.06 f
  U10667/ZN (NAND3_X2)                                    0.04       1.10 r
  U5431/ZN (NAND4_X4)                                     0.03       1.13 f
  U6209/ZN (AOI22_X2)                                     0.06       1.19 r
  U14101/ZN (XNOR2_X2)                                    0.07       1.26 r
  U10368/ZN (NAND2_X4)                                    0.02       1.28 f
  U9897/ZN (NAND2_X4)                                     0.02       1.31 r
  U14108/ZN (AOI21_X4)                                    0.02       1.33 f
  U8569/ZN (NAND2_X4)                                     0.04       1.37 r
  U5872/ZN (INV_X4)                                       0.02       1.38 f
  U5307/ZN (AOI21_X2)                                     0.05       1.44 r
  U5576/ZN (INV_X2)                                       0.02       1.45 f
  U8669/ZN (NAND2_X2)                                     0.02       1.48 r
  U8668/ZN (NAND2_X2)                                     0.02       1.50 f
  U8667/ZN (OAI21_X4)                                     0.04       1.53 r
  U8655/ZN (OAI22_X4)                                     0.03       1.56 f
  U8610/ZN (OAI21_X4)                                     0.04       1.60 r
  U8416/ZN (INV_X8)                                       0.01       1.61 f
  U8410/ZN (NOR3_X4)                                      0.05       1.66 r
  U8408/ZN (NAND3_X4)                                     0.03       1.69 f
  U8409/ZN (NAND3_X4)                                     0.03       1.72 r
  U6082/ZN (OAI221_X4)                                    0.03       1.76 f
  U6081/ZN (NAND2_X4)                                     0.03       1.79 r
  U6008/ZN (INV_X8)                                       0.01       1.80 f
  U5139/ZN (NAND2_X2)                                     0.03       1.83 r
  U10749/ZN (NAND2_X1)                                    0.03       1.85 f
  U9542/ZN (AOI21_X2)                                     0.06       1.91 r
  aluBoi/multBoi/runProd_reg[54]/D (DFF_X1)               0.00       1.91 r
  data arrival time                                                  1.91

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/multBoi/runProd_reg[54]/CK (DFF_X1)              0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.96


  Startpoint: idBoi/reggal[83]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/multBoi/runProd_reg[51]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[83]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[83]/regBoi/curData_reg/QN (DFFR_X2)        0.13       0.13 r
  U10435/ZN (INV_X8)                                      0.02       0.15 f
  U10250/ZN (INV_X32)                                     0.02       0.17 r
  U11018/ZN (INV_X32)                                     0.01       0.19 f
  U11019/ZN (INV_X32)                                     0.02       0.21 r
  U11016/ZN (INV_X32)                                     0.02       0.22 f
  U11079/ZN (XNOR2_X2)                                    0.06       0.29 f
  U10897/ZN (NAND2_X4)                                    0.03       0.32 r
  U10898/ZN (INV_X8)                                      0.02       0.33 f
  U8555/ZN (NAND2_X4)                                     0.04       0.37 r
  U10055/ZN (INV_X8)                                      0.02       0.39 f
  U10415/ZN (NOR4_X4)                                     0.04       0.42 r
  U10312/ZN (NOR2_X4)                                     0.02       0.44 f
  U10358/ZN (OAI211_X4)                                   0.04       0.49 r
  U10530/ZN (INV_X8)                                      0.02       0.51 f
  U10984/ZN (NAND2_X4)                                    0.03       0.53 r
  U9927/ZN (INV_X8)                                       0.01       0.54 f
  U9043/ZN (INV_X16)                                      0.02       0.57 r
  U10707/ZN (NOR2_X2)                                     0.02       0.59 f
  U13797/ZN (AOI21_X4)                                    0.05       0.64 r
  U13800/ZN (XNOR2_X2)                                    0.07       0.71 r
  U9685/ZN (INV_X4)                                       0.02       0.73 f
  U10374/ZN (NAND2_X4)                                    0.02       0.75 r
  U9382/ZN (INV_X4)                                       0.01       0.77 f
  U8793/ZN (OAI22_X4)                                     0.05       0.82 r
  U8782/ZN (INV_X8)                                       0.01       0.83 f
  U9475/ZN (NAND2_X2)                                     0.04       0.87 r
  U9652/ZN (NAND2_X2)                                     0.03       0.90 f
  U9463/ZN (INV_X4)                                       0.02       0.92 r
  U9461/ZN (NAND2_X4)                                     0.02       0.94 f
  U8685/ZN (NAND2_X4)                                     0.03       0.97 r
  U8585/ZN (OAI21_X4)                                     0.03       1.00 f
  U8458/ZN (INV_X8)                                       0.02       1.02 r
  U5661/ZN (INV_X8)                                       0.01       1.03 f
  U5573/ZN (INV_X4)                                       0.01       1.04 r
  U8455/ZN (NOR3_X2)                                      0.01       1.06 f
  U10667/ZN (NAND3_X2)                                    0.04       1.10 r
  U5431/ZN (NAND4_X4)                                     0.03       1.13 f
  U6209/ZN (AOI22_X2)                                     0.06       1.19 r
  U14101/ZN (XNOR2_X2)                                    0.07       1.26 r
  U10368/ZN (NAND2_X4)                                    0.02       1.28 f
  U9897/ZN (NAND2_X4)                                     0.02       1.31 r
  U14108/ZN (AOI21_X4)                                    0.02       1.33 f
  U8569/ZN (NAND2_X4)                                     0.04       1.37 r
  U5872/ZN (INV_X4)                                       0.02       1.38 f
  U5307/ZN (AOI21_X2)                                     0.05       1.44 r
  U5576/ZN (INV_X2)                                       0.02       1.45 f
  U8669/ZN (NAND2_X2)                                     0.02       1.48 r
  U8668/ZN (NAND2_X2)                                     0.02       1.50 f
  U8667/ZN (OAI21_X4)                                     0.04       1.53 r
  U8655/ZN (OAI22_X4)                                     0.03       1.56 f
  U8610/ZN (OAI21_X4)                                     0.04       1.60 r
  U8416/ZN (INV_X8)                                       0.01       1.61 f
  U8410/ZN (NOR3_X4)                                      0.05       1.66 r
  U8408/ZN (NAND3_X4)                                     0.03       1.69 f
  U8409/ZN (NAND3_X4)                                     0.03       1.72 r
  U5280/ZN (INV_X4)                                       0.01       1.73 f
  U5285/ZN (NAND2_X4)                                     0.02       1.76 r
  U5303/ZN (NAND2_X4)                                     0.02       1.78 f
  U10728/ZN (NAND2_X4)                                    0.02       1.80 r
  U9413/ZN (NAND2_X4)                                     0.02       1.82 f
  U9416/ZN (INV_X8)                                       0.02       1.83 r
  U14512/ZN (XNOR2_X2)                                    0.06       1.89 r
  U6583/ZN (NOR2_X2)                                      0.02       1.91 f
  aluBoi/multBoi/runProd_reg[51]/D (DFF_X1)               0.00       1.91 f
  data arrival time                                                  1.91

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/multBoi/runProd_reg[51]/CK (DFF_X1)              0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.96


  Startpoint: idBoi/reggal[83]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/multBoi/runProd_reg[47]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[83]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[83]/regBoi/curData_reg/QN (DFFR_X2)        0.13       0.13 r
  U10435/ZN (INV_X8)                                      0.02       0.15 f
  U10250/ZN (INV_X32)                                     0.02       0.17 r
  U11018/ZN (INV_X32)                                     0.01       0.19 f
  U11019/ZN (INV_X32)                                     0.02       0.21 r
  U11016/ZN (INV_X32)                                     0.02       0.22 f
  U11079/ZN (XNOR2_X2)                                    0.06       0.29 f
  U10897/ZN (NAND2_X4)                                    0.03       0.32 r
  U10898/ZN (INV_X8)                                      0.02       0.33 f
  U8555/ZN (NAND2_X4)                                     0.04       0.37 r
  U10055/ZN (INV_X8)                                      0.02       0.39 f
  U10415/ZN (NOR4_X4)                                     0.04       0.42 r
  U10312/ZN (NOR2_X4)                                     0.02       0.44 f
  U10358/ZN (OAI211_X4)                                   0.04       0.49 r
  U10530/ZN (INV_X8)                                      0.02       0.51 f
  U10984/ZN (NAND2_X4)                                    0.03       0.53 r
  U9927/ZN (INV_X8)                                       0.01       0.54 f
  U9043/ZN (INV_X16)                                      0.02       0.57 r
  U10707/ZN (NOR2_X2)                                     0.02       0.59 f
  U13797/ZN (AOI21_X4)                                    0.05       0.64 r
  U13800/ZN (XNOR2_X2)                                    0.07       0.71 r
  U9685/ZN (INV_X4)                                       0.02       0.73 f
  U10374/ZN (NAND2_X4)                                    0.02       0.75 r
  U9382/ZN (INV_X4)                                       0.01       0.77 f
  U8793/ZN (OAI22_X4)                                     0.05       0.82 r
  U8782/ZN (INV_X8)                                       0.01       0.83 f
  U9475/ZN (NAND2_X2)                                     0.04       0.87 r
  U9652/ZN (NAND2_X2)                                     0.03       0.90 f
  U9463/ZN (INV_X4)                                       0.02       0.92 r
  U9461/ZN (NAND2_X4)                                     0.02       0.94 f
  U8685/ZN (NAND2_X4)                                     0.03       0.97 r
  U8585/ZN (OAI21_X4)                                     0.03       1.00 f
  U8458/ZN (INV_X8)                                       0.02       1.02 r
  U5661/ZN (INV_X8)                                       0.01       1.03 f
  U5573/ZN (INV_X4)                                       0.01       1.04 r
  U8455/ZN (NOR3_X2)                                      0.01       1.06 f
  U10667/ZN (NAND3_X2)                                    0.04       1.10 r
  U5431/ZN (NAND4_X4)                                     0.03       1.13 f
  U6209/ZN (AOI22_X2)                                     0.06       1.19 r
  U14101/ZN (XNOR2_X2)                                    0.07       1.26 r
  U10368/ZN (NAND2_X4)                                    0.02       1.28 f
  U9897/ZN (NAND2_X4)                                     0.02       1.31 r
  U14108/ZN (AOI21_X4)                                    0.02       1.33 f
  U8569/ZN (NAND2_X4)                                     0.04       1.37 r
  U8566/ZN (NAND3_X4)                                     0.03       1.40 f
  U8613/ZN (NAND3_X4)                                     0.02       1.42 r
  U5855/ZN (OAI21_X4)                                     0.03       1.44 f
  U8612/ZN (XNOR2_X2)                                     0.06       1.51 f
  U8609/ZN (AOI21_X4)                                     0.06       1.56 r
  U8610/ZN (OAI21_X4)                                     0.03       1.59 f
  U5294/ZN (NAND2_X2)                                     0.04       1.63 r
  U14111/ZN (NAND2_X2)                                    0.02       1.65 f
  U10581/ZN (NAND2_X1)                                    0.04       1.69 r
  U14180/ZN (INV_X4)                                      0.02       1.71 f
  U8424/ZN (OAI21_X4)                                     0.04       1.75 r
  U8348/ZN (NAND2_X4)                                     0.02       1.77 f
  U9983/ZN (NAND2_X4)                                     0.03       1.80 r
  U14511/ZN (XNOR2_X2)                                    0.06       1.86 r
  U5371/ZN (AND2_X2)                                      0.04       1.91 r
  aluBoi/multBoi/runProd_reg[47]/D (DFF_X1)               0.00       1.91 r
  data arrival time                                                  1.91

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/multBoi/runProd_reg[47]/CK (DFF_X1)              0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.95


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[73]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U7787/Z (BUF_X4)                                        0.06       0.15 f
  U6377/ZN (INV_X16)                                      0.03       0.18 r
  U8287/ZN (INV_X16)                                      0.03       0.21 f
  U8329/ZN (INV_X16)                                      0.03       0.24 r
  U12287/Z (MUX2_X2)                                      0.13       0.37 f
  U12288/Z (MUX2_X2)                                      0.11       0.48 f
  U12289/Z (MUX2_X2)                                      0.11       0.60 f
  U12290/Z (MUX2_X2)                                      0.11       0.71 f
  U12291/Z (MUX2_X2)                                      0.13       0.84 f
  U12292/ZN (NAND2_X2)                                    0.04       0.87 r
  U9005/ZN (NAND3_X2)                                     0.04       0.91 f
  U9003/ZN (XNOR2_X2)                                     0.07       0.98 f
  U5101/ZN (XNOR2_X1)                                     0.08       1.07 f
  U12297/ZN (OAI21_X4)                                    0.04       1.11 r
  U6245/ZN (INV_X4)                                       0.01       1.12 f
  U12335/ZN (OAI21_X4)                                    0.05       1.17 r
  U12340/ZN (AOI21_X4)                                    0.02       1.19 f
  U5272/ZN (NAND2_X4)                                     0.02       1.21 r
  U10840/ZN (NAND3_X2)                                    0.02       1.23 f
  U12429/ZN (INV_X4)                                      0.02       1.25 r
  U12470/ZN (OAI21_X4)                                    0.02       1.27 f
  U10718/ZN (NAND2_X4)                                    0.03       1.30 r
  U5264/ZN (INV_X4)                                       0.01       1.31 f
  U12653/ZN (NOR3_X4)                                     0.03       1.34 r
  U12695/ZN (OAI21_X4)                                    0.02       1.37 f
  U10759/ZN (AOI22_X4)                                    0.05       1.41 r
  U5276/ZN (OAI22_X4)                                     0.04       1.45 f
  U10841/ZN (AOI22_X4)                                    0.05       1.51 r
  U13061/ZN (OAI21_X4)                                    0.03       1.53 f
  U5322/ZN (AOI22_X4)                                     0.05       1.59 r
  U13139/ZN (OAI21_X4)                                    0.03       1.61 f
  U10758/ZN (NAND2_X4)                                    0.02       1.64 r
  U10660/ZN (NAND2_X4)                                    0.02       1.66 f
  U10685/ZN (NAND2_X4)                                    0.04       1.69 r
  U13140/ZN (NAND3_X4)                                    0.03       1.73 f
  U13141/ZN (NAND3_X4)                                    0.02       1.75 r
  U8298/ZN (NAND2_X2)                                     0.02       1.77 f
  U5236/ZN (OAI21_X4)                                     0.04       1.81 r
  U6323/ZN (OAI21_X2)                                     0.02       1.84 f
  U15246/ZN (NAND4_X2)                                    0.03       1.87 r
  aluBoi/aluReg[73]/regBoi/curData_reg/D (DFFR_X2)        0.00       1.87 r
  data arrival time                                                  1.87

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[73]/regBoi/curData_reg/CK (DFFR_X2)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.93


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[71]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U7787/Z (BUF_X4)                                        0.06       0.15 f
  U6377/ZN (INV_X16)                                      0.03       0.18 r
  U8287/ZN (INV_X16)                                      0.03       0.21 f
  U8329/ZN (INV_X16)                                      0.03       0.24 r
  U12287/Z (MUX2_X2)                                      0.13       0.37 f
  U12288/Z (MUX2_X2)                                      0.11       0.48 f
  U12289/Z (MUX2_X2)                                      0.11       0.60 f
  U12290/Z (MUX2_X2)                                      0.11       0.71 f
  U12291/Z (MUX2_X2)                                      0.13       0.84 f
  U12292/ZN (NAND2_X2)                                    0.04       0.87 r
  U9005/ZN (NAND3_X2)                                     0.04       0.91 f
  U9003/ZN (XNOR2_X2)                                     0.07       0.98 f
  U5101/ZN (XNOR2_X1)                                     0.09       1.08 r
  U12297/ZN (OAI21_X4)                                    0.03       1.11 f
  U6245/ZN (INV_X4)                                       0.02       1.13 r
  U12335/ZN (OAI21_X4)                                    0.02       1.15 f
  U12340/ZN (AOI21_X4)                                    0.03       1.19 r
  U5272/ZN (NAND2_X4)                                     0.02       1.20 f
  U10840/ZN (NAND3_X2)                                    0.03       1.23 r
  U12429/ZN (INV_X4)                                      0.01       1.25 f
  U12470/ZN (OAI21_X4)                                    0.04       1.28 r
  U10718/ZN (NAND2_X4)                                    0.02       1.30 f
  U5264/ZN (INV_X4)                                       0.02       1.33 r
  U12653/ZN (NOR3_X4)                                     0.01       1.34 f
  U12695/ZN (OAI21_X4)                                    0.04       1.38 r
  U10759/ZN (AOI22_X4)                                    0.03       1.41 f
  U5276/ZN (OAI22_X4)                                     0.06       1.47 r
  U10841/ZN (AOI22_X4)                                    0.03       1.50 f
  U13061/ZN (OAI21_X4)                                    0.05       1.55 r
  U5322/ZN (AOI22_X4)                                     0.03       1.58 f
  U13139/ZN (OAI21_X4)                                    0.05       1.62 r
  U10758/ZN (NAND2_X4)                                    0.02       1.64 f
  U10660/ZN (NAND2_X4)                                    0.03       1.67 r
  U10684/ZN (XNOR2_X1)                                    0.07       1.74 r
  U8249/ZN (OAI221_X2)                                    0.04       1.78 f
  U8248/ZN (OAI21_X2)                                     0.05       1.83 r
  U15222/ZN (NAND4_X2)                                    0.03       1.86 f
  aluBoi/aluReg[71]/regBoi/curData_reg/D (DFFR_X2)        0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[71]/regBoi/curData_reg/CK (DFFR_X2)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.92


  Startpoint: regBoiz/regfile_reg[3][29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/multBoi/runProd_reg[43]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regBoiz/regfile_reg[3][29]/CK (DFFR_X1)                 0.00 #     0.00 r
  regBoiz/regfile_reg[3][29]/Q (DFFR_X1)                  0.20       0.20 f
  U11814/Z (MUX2_X2)                                      0.10       0.29 f
  U11815/Z (MUX2_X2)                                      0.12       0.42 f
  U10422/ZN (OAI21_X2)                                    0.05       0.47 r
  U10358/ZN (OAI211_X4)                                   0.03       0.50 f
  U10530/ZN (INV_X8)                                      0.02       0.52 r
  U10630/ZN (NAND2_X4)                                    0.02       0.54 f
  U5190/ZN (NAND2_X2)                                     0.03       0.57 r
  U9568/ZN (INV_X4)                                       0.01       0.58 f
  U13796/ZN (AOI21_X4)                                    0.05       0.64 r
  U13797/ZN (AOI21_X4)                                    0.02       0.66 f
  U13800/ZN (XNOR2_X2)                                    0.06       0.72 f
  U8700/ZN (NAND2_X1)                                     0.05       0.78 r
  U8701/ZN (NAND3_X2)                                     0.04       0.82 f
  U8600/ZN (NAND2_X4)                                     0.03       0.85 r
  U8601/ZN (XNOR2_X2)                                     0.07       0.92 r
  U8683/ZN (NOR2_X2)                                      0.03       0.94 f
  U8199/ZN (OAI22_X4)                                     0.07       1.01 r
  U8198/ZN (INV_X4)                                       0.01       1.02 f
  U13867/ZN (XNOR2_X2)                                    0.06       1.08 f
  U13868/ZN (NAND3_X4)                                    0.03       1.11 r
  U13869/ZN (NAND3_X4)                                    0.03       1.14 f
  U5480/ZN (INV_X8)                                       0.02       1.16 r
  U13870/ZN (AOI21_X4)                                    0.02       1.18 f
  U9096/ZN (AOI21_X4)                                     0.05       1.23 r
  U9177/ZN (XNOR2_X2)                                     0.07       1.30 r
  U9178/ZN (INV_X4)                                       0.01       1.32 f
  U13896/ZN (XNOR2_X2)                                    0.06       1.38 f
  U14007/ZN (AOI21_X4)                                    0.06       1.44 r
  U14012/ZN (OAI21_X4)                                    0.03       1.46 f
  U14013/ZN (NAND2_X2)                                    0.04       1.50 r
  U5234/ZN (NAND2_X4)                                     0.02       1.52 f
  U5231/ZN (NAND2_X4)                                     0.02       1.54 r
  U14015/ZN (INV_X4)                                      0.02       1.56 f
  U14016/ZN (OAI21_X4)                                    0.04       1.60 r
  U8258/ZN (NAND2_X4)                                     0.02       1.62 f
  U8257/ZN (NAND2_X4)                                     0.03       1.64 r
  U14509/ZN (INV_X4)                                      0.01       1.66 f
  U9274/ZN (OAI21_X2)                                     0.04       1.70 r
  U8254/ZN (NAND2_X2)                                     0.02       1.72 f
  U14510/ZN (INV_X4)                                      0.02       1.74 r
  U8346/ZN (NOR2_X2)                                      0.02       1.76 f
  U8347/ZN (XNOR2_X2)                                     0.06       1.82 f
  U8253/ZN (NOR2_X4)                                      0.04       1.86 r
  aluBoi/multBoi/runProd_reg[43]/D (DFF_X1)               0.00       1.86 r
  data arrival time                                                  1.86

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/multBoi/runProd_reg[43]/CK (DFF_X1)              0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.90


  Startpoint: idBoi/reggal[83]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/multBoi/runProd_reg[50]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[83]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[83]/regBoi/curData_reg/QN (DFFR_X2)        0.13       0.13 r
  U10435/ZN (INV_X8)                                      0.02       0.15 f
  U10250/ZN (INV_X32)                                     0.02       0.17 r
  U11018/ZN (INV_X32)                                     0.01       0.19 f
  U11019/ZN (INV_X32)                                     0.02       0.21 r
  U11016/ZN (INV_X32)                                     0.02       0.22 f
  U11079/ZN (XNOR2_X2)                                    0.06       0.29 f
  U10897/ZN (NAND2_X4)                                    0.03       0.32 r
  U10898/ZN (INV_X8)                                      0.02       0.33 f
  U8555/ZN (NAND2_X4)                                     0.04       0.37 r
  U10055/ZN (INV_X8)                                      0.02       0.39 f
  U10415/ZN (NOR4_X4)                                     0.04       0.42 r
  U10312/ZN (NOR2_X4)                                     0.02       0.44 f
  U10358/ZN (OAI211_X4)                                   0.04       0.49 r
  U10530/ZN (INV_X8)                                      0.02       0.51 f
  U10984/ZN (NAND2_X4)                                    0.03       0.53 r
  U9927/ZN (INV_X8)                                       0.01       0.54 f
  U9043/ZN (INV_X16)                                      0.02       0.57 r
  U10707/ZN (NOR2_X2)                                     0.02       0.59 f
  U13797/ZN (AOI21_X4)                                    0.05       0.64 r
  U13800/ZN (XNOR2_X2)                                    0.07       0.71 r
  U9685/ZN (INV_X4)                                       0.02       0.73 f
  U10374/ZN (NAND2_X4)                                    0.02       0.75 r
  U9382/ZN (INV_X4)                                       0.01       0.77 f
  U8793/ZN (OAI22_X4)                                     0.05       0.82 r
  U8782/ZN (INV_X8)                                       0.01       0.83 f
  U9475/ZN (NAND2_X2)                                     0.04       0.87 r
  U9652/ZN (NAND2_X2)                                     0.03       0.90 f
  U9463/ZN (INV_X4)                                       0.02       0.92 r
  U9461/ZN (NAND2_X4)                                     0.02       0.94 f
  U8685/ZN (NAND2_X4)                                     0.03       0.97 r
  U8585/ZN (OAI21_X4)                                     0.03       1.00 f
  U8458/ZN (INV_X8)                                       0.02       1.02 r
  U5661/ZN (INV_X8)                                       0.01       1.03 f
  U5573/ZN (INV_X4)                                       0.01       1.04 r
  U8455/ZN (NOR3_X2)                                      0.01       1.06 f
  U10667/ZN (NAND3_X2)                                    0.04       1.10 r
  U5431/ZN (NAND4_X4)                                     0.03       1.13 f
  U6209/ZN (AOI22_X2)                                     0.06       1.19 r
  U14101/ZN (XNOR2_X2)                                    0.07       1.26 r
  U10368/ZN (NAND2_X4)                                    0.02       1.28 f
  U9897/ZN (NAND2_X4)                                     0.02       1.31 r
  U14108/ZN (AOI21_X4)                                    0.02       1.33 f
  U8569/ZN (NAND2_X4)                                     0.04       1.37 r
  U5872/ZN (INV_X4)                                       0.02       1.38 f
  U5307/ZN (AOI21_X2)                                     0.05       1.44 r
  U5576/ZN (INV_X2)                                       0.02       1.45 f
  U8669/ZN (NAND2_X2)                                     0.02       1.48 r
  U8668/ZN (NAND2_X2)                                     0.02       1.50 f
  U8667/ZN (OAI21_X4)                                     0.04       1.53 r
  U8655/ZN (OAI22_X4)                                     0.03       1.56 f
  U8610/ZN (OAI21_X4)                                     0.04       1.60 r
  U8416/ZN (INV_X8)                                       0.01       1.61 f
  U8410/ZN (NOR3_X4)                                      0.05       1.66 r
  U8408/ZN (NAND3_X4)                                     0.03       1.69 f
  U8409/ZN (NAND3_X4)                                     0.03       1.72 r
  U5280/ZN (INV_X4)                                       0.01       1.73 f
  U5285/ZN (NAND2_X4)                                     0.02       1.76 r
  U5303/ZN (NAND2_X4)                                     0.02       1.78 f
  U5281/ZN (NAND2_X2)                                     0.02       1.80 r
  U8339/ZN (OAI211_X2)                                    0.03       1.84 f
  U14562/ZN (INV_X4)                                      0.02       1.85 r
  aluBoi/multBoi/runProd_reg[50]/D (DFF_X1)               0.00       1.85 r
  data arrival time                                                  1.85

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/multBoi/runProd_reg[50]/CK (DFF_X1)              0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.90


  Startpoint: idBoi/reggal[83]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/multBoi/runProd_reg[46]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[83]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[83]/regBoi/curData_reg/QN (DFFR_X2)        0.13       0.13 r
  U10435/ZN (INV_X8)                                      0.02       0.15 f
  U10250/ZN (INV_X32)                                     0.02       0.17 r
  U11018/ZN (INV_X32)                                     0.01       0.19 f
  U11019/ZN (INV_X32)                                     0.02       0.21 r
  U11016/ZN (INV_X32)                                     0.02       0.22 f
  U11079/ZN (XNOR2_X2)                                    0.06       0.29 f
  U10897/ZN (NAND2_X4)                                    0.03       0.32 r
  U10898/ZN (INV_X8)                                      0.02       0.33 f
  U8555/ZN (NAND2_X4)                                     0.04       0.37 r
  U10055/ZN (INV_X8)                                      0.02       0.39 f
  U10415/ZN (NOR4_X4)                                     0.04       0.42 r
  U10312/ZN (NOR2_X4)                                     0.02       0.44 f
  U10358/ZN (OAI211_X4)                                   0.04       0.49 r
  U10530/ZN (INV_X8)                                      0.02       0.51 f
  U10984/ZN (NAND2_X4)                                    0.03       0.53 r
  U9927/ZN (INV_X8)                                       0.01       0.54 f
  U9043/ZN (INV_X16)                                      0.02       0.57 r
  U10707/ZN (NOR2_X2)                                     0.02       0.59 f
  U13797/ZN (AOI21_X4)                                    0.05       0.64 r
  U13800/ZN (XNOR2_X2)                                    0.07       0.71 r
  U9685/ZN (INV_X4)                                       0.02       0.73 f
  U10374/ZN (NAND2_X4)                                    0.02       0.75 r
  U9382/ZN (INV_X4)                                       0.01       0.77 f
  U8793/ZN (OAI22_X4)                                     0.05       0.82 r
  U8782/ZN (INV_X8)                                       0.01       0.83 f
  U9475/ZN (NAND2_X2)                                     0.04       0.87 r
  U9652/ZN (NAND2_X2)                                     0.03       0.90 f
  U9463/ZN (INV_X4)                                       0.02       0.92 r
  U9461/ZN (NAND2_X4)                                     0.02       0.94 f
  U8685/ZN (NAND2_X4)                                     0.03       0.97 r
  U8585/ZN (OAI21_X4)                                     0.03       1.00 f
  U8458/ZN (INV_X8)                                       0.02       1.02 r
  U5661/ZN (INV_X8)                                       0.01       1.03 f
  U5573/ZN (INV_X4)                                       0.01       1.04 r
  U8455/ZN (NOR3_X2)                                      0.01       1.06 f
  U10667/ZN (NAND3_X2)                                    0.04       1.10 r
  U5431/ZN (NAND4_X4)                                     0.03       1.13 f
  U6209/ZN (AOI22_X2)                                     0.06       1.19 r
  U14101/ZN (XNOR2_X2)                                    0.07       1.26 r
  U10368/ZN (NAND2_X4)                                    0.02       1.28 f
  U9897/ZN (NAND2_X4)                                     0.02       1.31 r
  U14108/ZN (AOI21_X4)                                    0.02       1.33 f
  U8569/ZN (NAND2_X4)                                     0.04       1.37 r
  U8566/ZN (NAND3_X4)                                     0.03       1.40 f
  U8613/ZN (NAND3_X4)                                     0.02       1.42 r
  U5855/ZN (OAI21_X4)                                     0.03       1.44 f
  U8612/ZN (XNOR2_X2)                                     0.06       1.51 f
  U8609/ZN (AOI21_X4)                                     0.06       1.56 r
  U8610/ZN (OAI21_X4)                                     0.03       1.59 f
  U5294/ZN (NAND2_X2)                                     0.04       1.63 r
  U14111/ZN (NAND2_X2)                                    0.02       1.65 f
  U10581/ZN (NAND2_X1)                                    0.04       1.69 r
  U14180/ZN (INV_X4)                                      0.02       1.71 f
  U8424/ZN (OAI21_X4)                                     0.04       1.75 r
  U8348/ZN (NAND2_X4)                                     0.02       1.77 f
  U9248/ZN (OAI211_X1)                                    0.06       1.83 r
  U9249/ZN (INV_X2)                                       0.02       1.85 f
  aluBoi/multBoi/runProd_reg[46]/D (DFF_X1)               0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/multBoi/runProd_reg[46]/CK (DFF_X1)              0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.89


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[70]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U7787/Z (BUF_X4)                                        0.06       0.15 f
  U6377/ZN (INV_X16)                                      0.03       0.18 r
  U8287/ZN (INV_X16)                                      0.03       0.21 f
  U8329/ZN (INV_X16)                                      0.03       0.24 r
  U12287/Z (MUX2_X2)                                      0.13       0.37 f
  U12288/Z (MUX2_X2)                                      0.11       0.48 f
  U12289/Z (MUX2_X2)                                      0.11       0.60 f
  U12290/Z (MUX2_X2)                                      0.11       0.71 f
  U12291/Z (MUX2_X2)                                      0.13       0.84 f
  U12292/ZN (NAND2_X2)                                    0.04       0.87 r
  U9005/ZN (NAND3_X2)                                     0.04       0.91 f
  U9003/ZN (XNOR2_X2)                                     0.07       0.98 f
  U5101/ZN (XNOR2_X1)                                     0.09       1.08 r
  U12297/ZN (OAI21_X4)                                    0.03       1.11 f
  U6245/ZN (INV_X4)                                       0.02       1.13 r
  U12335/ZN (OAI21_X4)                                    0.02       1.15 f
  U12340/ZN (AOI21_X4)                                    0.03       1.19 r
  U5272/ZN (NAND2_X4)                                     0.02       1.20 f
  U10840/ZN (NAND3_X2)                                    0.03       1.23 r
  U12429/ZN (INV_X4)                                      0.01       1.25 f
  U12470/ZN (OAI21_X4)                                    0.04       1.28 r
  U10718/ZN (NAND2_X4)                                    0.02       1.30 f
  U5264/ZN (INV_X4)                                       0.02       1.33 r
  U12653/ZN (NOR3_X4)                                     0.01       1.34 f
  U12695/ZN (OAI21_X4)                                    0.04       1.38 r
  U10759/ZN (AOI22_X4)                                    0.03       1.41 f
  U5276/ZN (OAI22_X4)                                     0.06       1.47 r
  U10841/ZN (AOI22_X4)                                    0.03       1.50 f
  U13061/ZN (OAI21_X4)                                    0.05       1.55 r
  U5322/ZN (AOI22_X4)                                     0.03       1.58 f
  U13139/ZN (OAI21_X4)                                    0.05       1.62 r
  U9386/ZN (XNOR2_X1)                                     0.09       1.71 r
  U8225/ZN (OAI211_X4)                                    0.03       1.74 f
  U8224/ZN (OAI21_X2)                                     0.05       1.79 r
  U15230/ZN (NAND4_X2)                                    0.03       1.82 f
  aluBoi/aluReg[70]/regBoi/curData_reg/D (DFFR_X2)        0.00       1.82 f
  data arrival time                                                  1.82

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[70]/regBoi/curData_reg/CK (DFFR_X2)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.88


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[69]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U7787/Z (BUF_X4)                                        0.06       0.15 f
  U6377/ZN (INV_X16)                                      0.03       0.18 r
  U8287/ZN (INV_X16)                                      0.03       0.21 f
  U8329/ZN (INV_X16)                                      0.03       0.24 r
  U12287/Z (MUX2_X2)                                      0.13       0.37 f
  U12288/Z (MUX2_X2)                                      0.11       0.48 f
  U12289/Z (MUX2_X2)                                      0.11       0.60 f
  U12290/Z (MUX2_X2)                                      0.11       0.71 f
  U12291/Z (MUX2_X2)                                      0.13       0.84 f
  U12292/ZN (NAND2_X2)                                    0.04       0.87 r
  U9005/ZN (NAND3_X2)                                     0.04       0.91 f
  U9003/ZN (XNOR2_X2)                                     0.07       0.98 f
  U5101/ZN (XNOR2_X1)                                     0.08       1.07 f
  U12297/ZN (OAI21_X4)                                    0.04       1.11 r
  U6245/ZN (INV_X4)                                       0.01       1.12 f
  U12335/ZN (OAI21_X4)                                    0.05       1.17 r
  U12340/ZN (AOI21_X4)                                    0.02       1.19 f
  U5272/ZN (NAND2_X4)                                     0.02       1.21 r
  U10840/ZN (NAND3_X2)                                    0.02       1.23 f
  U12429/ZN (INV_X4)                                      0.02       1.25 r
  U12470/ZN (OAI21_X4)                                    0.02       1.27 f
  U10718/ZN (NAND2_X4)                                    0.03       1.30 r
  U5264/ZN (INV_X4)                                       0.01       1.31 f
  U12653/ZN (NOR3_X4)                                     0.03       1.34 r
  U12695/ZN (OAI21_X4)                                    0.02       1.37 f
  U10759/ZN (AOI22_X4)                                    0.05       1.41 r
  U5276/ZN (OAI22_X4)                                     0.04       1.45 f
  U10841/ZN (AOI22_X4)                                    0.05       1.51 r
  U13061/ZN (OAI21_X4)                                    0.03       1.53 f
  U5322/ZN (AOI22_X4)                                     0.05       1.59 r
  U10823/Z (XOR2_X1)                                      0.10       1.69 r
  U13341/ZN (OAI211_X2)                                   0.04       1.73 f
  U15199/ZN (OAI21_X4)                                    0.04       1.77 r
  U15201/ZN (NAND4_X2)                                    0.02       1.80 f
  aluBoi/aluReg[69]/regBoi/curData_reg/D (DFFR_X1)        0.00       1.80 f
  data arrival time                                                  1.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[69]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.86


  Startpoint: idBoi/reggal[83]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/multBoi/runProd_reg[45]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[83]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[83]/regBoi/curData_reg/QN (DFFR_X2)        0.13       0.13 r
  U10435/ZN (INV_X8)                                      0.02       0.15 f
  U10250/ZN (INV_X32)                                     0.02       0.17 r
  U11018/ZN (INV_X32)                                     0.01       0.19 f
  U11019/ZN (INV_X32)                                     0.02       0.21 r
  U11016/ZN (INV_X32)                                     0.02       0.22 f
  U11079/ZN (XNOR2_X2)                                    0.06       0.29 f
  U10897/ZN (NAND2_X4)                                    0.03       0.32 r
  U10898/ZN (INV_X8)                                      0.02       0.33 f
  U8555/ZN (NAND2_X4)                                     0.04       0.37 r
  U10055/ZN (INV_X8)                                      0.02       0.39 f
  U10415/ZN (NOR4_X4)                                     0.04       0.42 r
  U10312/ZN (NOR2_X4)                                     0.02       0.44 f
  U10358/ZN (OAI211_X4)                                   0.04       0.49 r
  U10530/ZN (INV_X8)                                      0.02       0.51 f
  U10984/ZN (NAND2_X4)                                    0.03       0.53 r
  U9927/ZN (INV_X8)                                       0.01       0.54 f
  U9043/ZN (INV_X16)                                      0.02       0.57 r
  U10707/ZN (NOR2_X2)                                     0.02       0.59 f
  U13797/ZN (AOI21_X4)                                    0.05       0.64 r
  U13800/ZN (XNOR2_X2)                                    0.07       0.71 r
  U9685/ZN (INV_X4)                                       0.02       0.73 f
  U10374/ZN (NAND2_X4)                                    0.02       0.75 r
  U9382/ZN (INV_X4)                                       0.01       0.77 f
  U8793/ZN (OAI22_X4)                                     0.05       0.82 r
  U8782/ZN (INV_X8)                                       0.01       0.83 f
  U9475/ZN (NAND2_X2)                                     0.04       0.87 r
  U9652/ZN (NAND2_X2)                                     0.03       0.90 f
  U9463/ZN (INV_X4)                                       0.02       0.92 r
  U9461/ZN (NAND2_X4)                                     0.02       0.94 f
  U8685/ZN (NAND2_X4)                                     0.03       0.97 r
  U8585/ZN (OAI21_X4)                                     0.03       1.00 f
  U8458/ZN (INV_X8)                                       0.02       1.02 r
  U5661/ZN (INV_X8)                                       0.01       1.03 f
  U5573/ZN (INV_X4)                                       0.01       1.04 r
  U8455/ZN (NOR3_X2)                                      0.01       1.06 f
  U10667/ZN (NAND3_X2)                                    0.04       1.10 r
  U5431/ZN (NAND4_X4)                                     0.03       1.13 f
  U6209/ZN (AOI22_X2)                                     0.06       1.19 r
  U14101/ZN (XNOR2_X2)                                    0.07       1.26 r
  U10368/ZN (NAND2_X4)                                    0.02       1.28 f
  U9897/ZN (NAND2_X4)                                     0.02       1.31 r
  U14108/ZN (AOI21_X4)                                    0.02       1.33 f
  U8569/ZN (NAND2_X4)                                     0.04       1.37 r
  U5872/ZN (INV_X4)                                       0.02       1.38 f
  U5307/ZN (AOI21_X2)                                     0.05       1.44 r
  U5576/ZN (INV_X2)                                       0.02       1.45 f
  U8669/ZN (NAND2_X2)                                     0.02       1.48 r
  U8668/ZN (NAND2_X2)                                     0.02       1.50 f
  U8667/ZN (OAI21_X4)                                     0.04       1.53 r
  U8655/ZN (OAI22_X4)                                     0.03       1.56 f
  U8610/ZN (OAI21_X4)                                     0.04       1.60 r
  U5294/ZN (NAND2_X2)                                     0.03       1.63 f
  U14111/ZN (NAND2_X2)                                    0.04       1.67 r
  U10581/ZN (NAND2_X1)                                    0.03       1.70 f
  U14180/ZN (INV_X4)                                      0.03       1.72 r
  U14469/ZN (XNOR2_X2)                                    0.06       1.78 r
  U5230/ZN (NOR2_X2)                                      0.02       1.80 f
  aluBoi/multBoi/runProd_reg[45]/D (DFF_X1)               0.00       1.80 f
  data arrival time                                                  1.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/multBoi/runProd_reg[45]/CK (DFF_X1)              0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.85


  Startpoint: regBoiz/regfile_reg[3][29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/multBoi/runProd_reg[42]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regBoiz/regfile_reg[3][29]/CK (DFFR_X1)                 0.00 #     0.00 r
  regBoiz/regfile_reg[3][29]/Q (DFFR_X1)                  0.20       0.20 f
  U11814/Z (MUX2_X2)                                      0.10       0.29 f
  U11815/Z (MUX2_X2)                                      0.12       0.42 f
  U10422/ZN (OAI21_X2)                                    0.05       0.47 r
  U10358/ZN (OAI211_X4)                                   0.03       0.50 f
  U10530/ZN (INV_X8)                                      0.02       0.52 r
  U10630/ZN (NAND2_X4)                                    0.02       0.54 f
  U5190/ZN (NAND2_X2)                                     0.03       0.57 r
  U9568/ZN (INV_X4)                                       0.01       0.58 f
  U13796/ZN (AOI21_X4)                                    0.05       0.64 r
  U13797/ZN (AOI21_X4)                                    0.02       0.66 f
  U13800/ZN (XNOR2_X2)                                    0.06       0.72 f
  U8700/ZN (NAND2_X1)                                     0.05       0.78 r
  U8701/ZN (NAND3_X2)                                     0.04       0.82 f
  U8600/ZN (NAND2_X4)                                     0.03       0.85 r
  U8601/ZN (XNOR2_X2)                                     0.07       0.92 r
  U8683/ZN (NOR2_X2)                                      0.03       0.94 f
  U8199/ZN (OAI22_X4)                                     0.07       1.01 r
  U8198/ZN (INV_X4)                                       0.01       1.02 f
  U13867/ZN (XNOR2_X2)                                    0.06       1.08 f
  U13868/ZN (NAND3_X4)                                    0.03       1.11 r
  U13869/ZN (NAND3_X4)                                    0.03       1.14 f
  U5480/ZN (INV_X8)                                       0.02       1.16 r
  U13870/ZN (AOI21_X4)                                    0.02       1.18 f
  U9096/ZN (AOI21_X4)                                     0.05       1.23 r
  U9177/ZN (XNOR2_X2)                                     0.07       1.30 r
  U9178/ZN (INV_X4)                                       0.01       1.32 f
  U13896/ZN (XNOR2_X2)                                    0.06       1.38 f
  U14007/ZN (AOI21_X4)                                    0.06       1.44 r
  U14012/ZN (OAI21_X4)                                    0.03       1.46 f
  U14013/ZN (NAND2_X2)                                    0.04       1.50 r
  U5234/ZN (NAND2_X4)                                     0.02       1.52 f
  U5231/ZN (NAND2_X4)                                     0.02       1.54 r
  U14015/ZN (INV_X4)                                      0.02       1.56 f
  U14016/ZN (OAI21_X4)                                    0.04       1.60 r
  U8258/ZN (NAND2_X4)                                     0.02       1.62 f
  U8257/ZN (NAND2_X4)                                     0.03       1.64 r
  U14509/ZN (INV_X4)                                      0.01       1.66 f
  U9274/ZN (OAI21_X2)                                     0.04       1.70 r
  U8259/ZN (NOR2_X1)                                      0.03       1.73 f
  U5232/ZN (NOR3_X2)                                      0.04       1.77 r
  aluBoi/multBoi/runProd_reg[42]/D (DFF_X1)               0.00       1.77 r
  data arrival time                                                  1.77

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/multBoi/runProd_reg[42]/CK (DFF_X1)              0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.82


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[68]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U7787/Z (BUF_X4)                                        0.06       0.15 f
  U6377/ZN (INV_X16)                                      0.03       0.18 r
  U8287/ZN (INV_X16)                                      0.03       0.21 f
  U8329/ZN (INV_X16)                                      0.03       0.24 r
  U12287/Z (MUX2_X2)                                      0.13       0.37 f
  U12288/Z (MUX2_X2)                                      0.11       0.48 f
  U12289/Z (MUX2_X2)                                      0.11       0.60 f
  U12290/Z (MUX2_X2)                                      0.11       0.71 f
  U12291/Z (MUX2_X2)                                      0.13       0.84 f
  U12292/ZN (NAND2_X2)                                    0.04       0.87 r
  U9005/ZN (NAND3_X2)                                     0.04       0.91 f
  U9003/ZN (XNOR2_X2)                                     0.07       0.98 f
  U5101/ZN (XNOR2_X1)                                     0.09       1.08 r
  U12297/ZN (OAI21_X4)                                    0.03       1.11 f
  U6245/ZN (INV_X4)                                       0.02       1.13 r
  U12335/ZN (OAI21_X4)                                    0.02       1.15 f
  U12340/ZN (AOI21_X4)                                    0.03       1.19 r
  U5272/ZN (NAND2_X4)                                     0.02       1.20 f
  U10840/ZN (NAND3_X2)                                    0.03       1.23 r
  U12429/ZN (INV_X4)                                      0.01       1.25 f
  U12470/ZN (OAI21_X4)                                    0.04       1.28 r
  U10718/ZN (NAND2_X4)                                    0.02       1.30 f
  U5264/ZN (INV_X4)                                       0.02       1.33 r
  U12653/ZN (NOR3_X4)                                     0.01       1.34 f
  U12695/ZN (OAI21_X4)                                    0.04       1.38 r
  U10759/ZN (AOI22_X4)                                    0.03       1.41 f
  U5276/ZN (OAI22_X4)                                     0.06       1.47 r
  U10841/ZN (AOI22_X4)                                    0.03       1.50 f
  U13061/ZN (OAI21_X4)                                    0.05       1.55 r
  U5273/ZN (XNOR2_X2)                                     0.07       1.62 r
  U5225/ZN (OAI221_X4)                                    0.03       1.65 f
  U8181/ZN (OAI21_X2)                                     0.05       1.70 r
  U15209/ZN (NAND4_X2)                                    0.03       1.74 f
  aluBoi/aluReg[68]/regBoi/curData_reg/D (DFFR_X1)        0.00       1.74 f
  data arrival time                                                  1.74

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[68]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.80


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[67]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U7787/Z (BUF_X4)                                        0.06       0.15 f
  U6377/ZN (INV_X16)                                      0.03       0.18 r
  U8287/ZN (INV_X16)                                      0.03       0.21 f
  U8329/ZN (INV_X16)                                      0.03       0.24 r
  U12287/Z (MUX2_X2)                                      0.13       0.37 f
  U12288/Z (MUX2_X2)                                      0.11       0.48 f
  U12289/Z (MUX2_X2)                                      0.11       0.60 f
  U12290/Z (MUX2_X2)                                      0.11       0.71 f
  U12291/Z (MUX2_X2)                                      0.13       0.84 f
  U12292/ZN (NAND2_X2)                                    0.04       0.87 r
  U9005/ZN (NAND3_X2)                                     0.04       0.91 f
  U9003/ZN (XNOR2_X2)                                     0.07       0.98 f
  U5101/ZN (XNOR2_X1)                                     0.09       1.08 r
  U12297/ZN (OAI21_X4)                                    0.03       1.11 f
  U6245/ZN (INV_X4)                                       0.02       1.13 r
  U12335/ZN (OAI21_X4)                                    0.02       1.15 f
  U12340/ZN (AOI21_X4)                                    0.03       1.19 r
  U5272/ZN (NAND2_X4)                                     0.02       1.20 f
  U10840/ZN (NAND3_X2)                                    0.03       1.23 r
  U12429/ZN (INV_X4)                                      0.01       1.25 f
  U12470/ZN (OAI21_X4)                                    0.04       1.28 r
  U10718/ZN (NAND2_X4)                                    0.02       1.30 f
  U5264/ZN (INV_X4)                                       0.02       1.33 r
  U12653/ZN (NOR3_X4)                                     0.01       1.34 f
  U12695/ZN (OAI21_X4)                                    0.04       1.38 r
  U10759/ZN (AOI22_X4)                                    0.03       1.41 f
  U5276/ZN (OAI22_X4)                                     0.06       1.47 r
  U10841/ZN (AOI22_X4)                                    0.03       1.50 f
  U8261/Z (XOR2_X2)                                       0.08       1.58 f
  U6494/ZN (OAI211_X2)                                    0.06       1.64 r
  U6149/ZN (OAI21_X2)                                     0.03       1.66 f
  U15192/ZN (NAND4_X2)                                    0.05       1.72 r
  aluBoi/aluReg[67]/regBoi/curData_reg/D (DFFR_X1)        0.00       1.72 r
  data arrival time                                                  1.72

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[67]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.78


  Startpoint: idBoi/reggal[83]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/multBoi/runProd_reg[44]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[83]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[83]/regBoi/curData_reg/QN (DFFR_X2)        0.13       0.13 r
  U10435/ZN (INV_X8)                                      0.02       0.15 f
  U10250/ZN (INV_X32)                                     0.02       0.17 r
  U11018/ZN (INV_X32)                                     0.01       0.19 f
  U11019/ZN (INV_X32)                                     0.02       0.21 r
  U11016/ZN (INV_X32)                                     0.02       0.22 f
  U11079/ZN (XNOR2_X2)                                    0.06       0.29 f
  U10897/ZN (NAND2_X4)                                    0.03       0.32 r
  U10898/ZN (INV_X8)                                      0.02       0.33 f
  U8555/ZN (NAND2_X4)                                     0.04       0.37 r
  U10055/ZN (INV_X8)                                      0.02       0.39 f
  U10415/ZN (NOR4_X4)                                     0.04       0.42 r
  U10312/ZN (NOR2_X4)                                     0.02       0.44 f
  U10358/ZN (OAI211_X4)                                   0.04       0.49 r
  U10530/ZN (INV_X8)                                      0.02       0.51 f
  U10984/ZN (NAND2_X4)                                    0.03       0.53 r
  U9927/ZN (INV_X8)                                       0.01       0.54 f
  U9043/ZN (INV_X16)                                      0.02       0.57 r
  U10707/ZN (NOR2_X2)                                     0.02       0.59 f
  U13797/ZN (AOI21_X4)                                    0.05       0.64 r
  U13800/ZN (XNOR2_X2)                                    0.07       0.71 r
  U9685/ZN (INV_X4)                                       0.02       0.73 f
  U10374/ZN (NAND2_X4)                                    0.02       0.75 r
  U9382/ZN (INV_X4)                                       0.01       0.77 f
  U8793/ZN (OAI22_X4)                                     0.05       0.82 r
  U8782/ZN (INV_X8)                                       0.01       0.83 f
  U9475/ZN (NAND2_X2)                                     0.04       0.87 r
  U9652/ZN (NAND2_X2)                                     0.03       0.90 f
  U9463/ZN (INV_X4)                                       0.02       0.92 r
  U9461/ZN (NAND2_X4)                                     0.02       0.94 f
  U8685/ZN (NAND2_X4)                                     0.03       0.97 r
  U8585/ZN (OAI21_X4)                                     0.03       1.00 f
  U8458/ZN (INV_X8)                                       0.02       1.02 r
  U5661/ZN (INV_X8)                                       0.01       1.03 f
  U5573/ZN (INV_X4)                                       0.01       1.04 r
  U8455/ZN (NOR3_X2)                                      0.01       1.06 f
  U10667/ZN (NAND3_X2)                                    0.04       1.10 r
  U5431/ZN (NAND4_X4)                                     0.03       1.13 f
  U6209/ZN (AOI22_X2)                                     0.06       1.19 r
  U14101/ZN (XNOR2_X2)                                    0.07       1.26 r
  U10368/ZN (NAND2_X4)                                    0.02       1.28 f
  U9897/ZN (NAND2_X4)                                     0.02       1.31 r
  U14108/ZN (AOI21_X4)                                    0.02       1.33 f
  U8569/ZN (NAND2_X4)                                     0.04       1.37 r
  U5872/ZN (INV_X4)                                       0.02       1.38 f
  U5307/ZN (AOI21_X2)                                     0.05       1.44 r
  U5576/ZN (INV_X2)                                       0.02       1.45 f
  U8669/ZN (NAND2_X2)                                     0.02       1.48 r
  U8668/ZN (NAND2_X2)                                     0.02       1.50 f
  U8667/ZN (OAI21_X4)                                     0.04       1.53 r
  U8655/ZN (OAI22_X4)                                     0.03       1.56 f
  U8610/ZN (OAI21_X4)                                     0.04       1.60 r
  U5294/ZN (NAND2_X2)                                     0.03       1.63 f
  U14111/ZN (NAND2_X2)                                    0.04       1.67 r
  U8344/ZN (OAI211_X1)                                    0.05       1.71 f
  U5222/ZN (INV_X4)                                       0.02       1.74 r
  aluBoi/multBoi/runProd_reg[44]/D (DFF_X1)               0.00       1.74 r
  data arrival time                                                  1.74

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/multBoi/runProd_reg[44]/CK (DFF_X1)              0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.78


  Startpoint: regBoiz/regfile_reg[3][29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/multBoi/runProd_reg[41]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regBoiz/regfile_reg[3][29]/CK (DFFR_X1)                 0.00 #     0.00 r
  regBoiz/regfile_reg[3][29]/Q (DFFR_X1)                  0.20       0.20 f
  U11814/Z (MUX2_X2)                                      0.10       0.29 f
  U11815/Z (MUX2_X2)                                      0.12       0.42 f
  U10422/ZN (OAI21_X2)                                    0.05       0.47 r
  U10358/ZN (OAI211_X4)                                   0.03       0.50 f
  U10530/ZN (INV_X8)                                      0.02       0.52 r
  U10630/ZN (NAND2_X4)                                    0.02       0.54 f
  U5190/ZN (NAND2_X2)                                     0.03       0.57 r
  U9568/ZN (INV_X4)                                       0.01       0.58 f
  U13796/ZN (AOI21_X4)                                    0.05       0.64 r
  U13797/ZN (AOI21_X4)                                    0.02       0.66 f
  U13800/ZN (XNOR2_X2)                                    0.06       0.72 f
  U8700/ZN (NAND2_X1)                                     0.05       0.78 r
  U8701/ZN (NAND3_X2)                                     0.04       0.82 f
  U8600/ZN (NAND2_X4)                                     0.03       0.85 r
  U8601/ZN (XNOR2_X2)                                     0.07       0.92 r
  U8683/ZN (NOR2_X2)                                      0.03       0.94 f
  U8199/ZN (OAI22_X4)                                     0.07       1.01 r
  U8198/ZN (INV_X4)                                       0.01       1.02 f
  U13867/ZN (XNOR2_X2)                                    0.06       1.08 f
  U13868/ZN (NAND3_X4)                                    0.03       1.11 r
  U13869/ZN (NAND3_X4)                                    0.03       1.14 f
  U5480/ZN (INV_X8)                                       0.02       1.16 r
  U13870/ZN (AOI21_X4)                                    0.02       1.18 f
  U9096/ZN (AOI21_X4)                                     0.05       1.23 r
  U9177/ZN (XNOR2_X2)                                     0.07       1.30 r
  U9178/ZN (INV_X4)                                       0.01       1.32 f
  U13896/ZN (XNOR2_X2)                                    0.06       1.38 f
  U14007/ZN (AOI21_X4)                                    0.06       1.44 r
  U14012/ZN (OAI21_X4)                                    0.03       1.46 f
  U14013/ZN (NAND2_X2)                                    0.04       1.50 r
  U5234/ZN (NAND2_X4)                                     0.02       1.52 f
  U5231/ZN (NAND2_X4)                                     0.02       1.54 r
  U14015/ZN (INV_X4)                                      0.02       1.56 f
  U14016/ZN (OAI21_X4)                                    0.04       1.60 r
  U8258/ZN (NAND2_X4)                                     0.02       1.62 f
  U8257/ZN (NAND2_X4)                                     0.03       1.64 r
  U14468/ZN (XNOR2_X2)                                    0.06       1.70 r
  U6585/ZN (NOR2_X2)                                      0.02       1.72 f
  aluBoi/multBoi/runProd_reg[41]/D (DFF_X1)               0.00       1.72 f
  data arrival time                                                  1.72

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/multBoi/runProd_reg[41]/CK (DFF_X1)              0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.77


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[62]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U7787/Z (BUF_X4)                                        0.06       0.15 f
  U6377/ZN (INV_X16)                                      0.03       0.18 r
  U8287/ZN (INV_X16)                                      0.03       0.21 f
  U8329/ZN (INV_X16)                                      0.03       0.24 r
  U12287/Z (MUX2_X2)                                      0.13       0.37 f
  U12288/Z (MUX2_X2)                                      0.11       0.48 f
  U12289/Z (MUX2_X2)                                      0.11       0.60 f
  U12290/Z (MUX2_X2)                                      0.11       0.71 f
  U12291/Z (MUX2_X2)                                      0.13       0.84 f
  U12292/ZN (NAND2_X2)                                    0.04       0.87 r
  U9005/ZN (NAND3_X2)                                     0.04       0.91 f
  U9003/ZN (XNOR2_X2)                                     0.07       0.98 f
  U5101/ZN (XNOR2_X1)                                     0.09       1.08 r
  U12297/ZN (OAI21_X4)                                    0.03       1.11 f
  U6245/ZN (INV_X4)                                       0.02       1.13 r
  U12335/ZN (OAI21_X4)                                    0.02       1.15 f
  U12340/ZN (AOI21_X4)                                    0.03       1.19 r
  U5272/ZN (NAND2_X4)                                     0.02       1.20 f
  U10840/ZN (NAND3_X2)                                    0.03       1.23 r
  U12429/ZN (INV_X4)                                      0.01       1.25 f
  U12470/ZN (OAI21_X4)                                    0.04       1.28 r
  U10718/ZN (NAND2_X4)                                    0.02       1.30 f
  U8331/ZN (NAND2_X1)                                     0.05       1.35 r
  U12471/ZN (INV_X4)                                      0.02       1.37 f
  U6243/ZN (OAI21_X2)                                     0.06       1.43 r
  U12510/ZN (NAND2_X2)                                    0.03       1.46 f
  U12774/ZN (INV_X4)                                      0.02       1.49 r
  U12775/ZN (NOR2_X4)                                     0.01       1.50 f
  U12776/ZN (OAI21_X4)                                    0.03       1.53 r
  U12777/ZN (XNOR2_X2)                                    0.06       1.60 r
  U12778/ZN (INV_X4)                                      0.02       1.61 f
  U15141/ZN (AOI222_X4)                                   0.06       1.68 r
  U15145/ZN (NAND4_X2)                                    0.03       1.70 f
  aluBoi/aluReg[62]/regBoi/curData_reg/D (DFFR_X1)        0.00       1.70 f
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[62]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.77


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[61]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U7787/Z (BUF_X4)                                        0.06       0.15 f
  U6377/ZN (INV_X16)                                      0.03       0.18 r
  U8287/ZN (INV_X16)                                      0.03       0.21 f
  U8329/ZN (INV_X16)                                      0.03       0.24 r
  U12287/Z (MUX2_X2)                                      0.13       0.37 f
  U12288/Z (MUX2_X2)                                      0.11       0.48 f
  U12289/Z (MUX2_X2)                                      0.11       0.60 f
  U12290/Z (MUX2_X2)                                      0.11       0.71 f
  U12291/Z (MUX2_X2)                                      0.13       0.84 f
  U12292/ZN (NAND2_X2)                                    0.04       0.87 r
  U9005/ZN (NAND3_X2)                                     0.04       0.91 f
  U9003/ZN (XNOR2_X2)                                     0.07       0.98 f
  U5101/ZN (XNOR2_X1)                                     0.09       1.08 r
  U12297/ZN (OAI21_X4)                                    0.03       1.11 f
  U6245/ZN (INV_X4)                                       0.02       1.13 r
  U12335/ZN (OAI21_X4)                                    0.02       1.15 f
  U12340/ZN (AOI21_X4)                                    0.03       1.19 r
  U5272/ZN (NAND2_X4)                                     0.02       1.20 f
  U10840/ZN (NAND3_X2)                                    0.03       1.23 r
  U12429/ZN (INV_X4)                                      0.01       1.25 f
  U12470/ZN (OAI21_X4)                                    0.04       1.28 r
  U10718/ZN (NAND2_X4)                                    0.02       1.30 f
  U8331/ZN (NAND2_X1)                                     0.05       1.35 r
  U12471/ZN (INV_X4)                                      0.02       1.37 f
  U6243/ZN (OAI21_X2)                                     0.06       1.43 r
  U12510/ZN (NAND2_X2)                                    0.03       1.46 f
  U12513/ZN (NAND2_X2)                                    0.04       1.51 r
  U12594/ZN (AOI21_X4)                                    0.02       1.53 f
  U12595/ZN (XNOR2_X2)                                    0.06       1.59 r
  U15150/ZN (INV_X4)                                      0.01       1.60 f
  U8179/ZN (AOI222_X2)                                    0.07       1.67 r
  U15154/ZN (NAND4_X2)                                    0.03       1.70 f
  aluBoi/aluReg[61]/regBoi/curData_reg/D (DFFR_X1)        0.00       1.70 f
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[61]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.77


  Startpoint: idBoi/reggal[1]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifBoi/pcOut_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[1]/regBoi/curData_reg/CK (DFFR_X2)         0.00 #     0.00 r
  idBoi/reggal[1]/regBoi/curData_reg/Q (DFFR_X2)          0.22       0.22 f
  U13481/ZN (NAND2_X2)                                    0.05       0.26 r
  U13482/ZN (OAI21_X4)                                    0.03       0.29 f
  U8235/ZN (AOI22_X4)                                     0.05       0.34 r
  U13484/ZN (OAI21_X4)                                    0.03       0.36 f
  U8312/ZN (AOI22_X4)                                     0.05       0.41 r
  U13488/ZN (OAI21_X4)                                    0.03       0.44 f
  U8304/ZN (AOI22_X4)                                     0.05       0.49 r
  U13492/ZN (OAI21_X4)                                    0.03       0.52 f
  U8314/ZN (AOI22_X4)                                     0.05       0.57 r
  U13496/ZN (OAI21_X4)                                    0.03       0.59 f
  U8305/ZN (AOI22_X4)                                     0.05       0.64 r
  U13500/ZN (OAI21_X4)                                    0.03       0.67 f
  U9742/ZN (AOI22_X4)                                     0.05       0.72 r
  U13504/ZN (OAI21_X4)                                    0.03       0.74 f
  U13507/ZN (NAND2_X2)                                    0.04       0.78 r
  U13509/ZN (NAND3_X2)                                    0.03       0.80 f
  U13514/ZN (NAND3_X2)                                    0.03       0.84 r
  U9739/ZN (NAND2_X4)                                     0.02       0.86 f
  U8264/ZN (AOI22_X4)                                     0.07       0.93 r
  U8340/ZN (OAI22_X4)                                     0.04       0.97 f
  U8239/ZN (AOI22_X4)                                     0.07       1.04 r
  U13515/ZN (NOR2_X4)                                     0.02       1.06 f
  U13516/ZN (NOR2_X4)                                     0.04       1.09 r
  U9744/ZN (OAI22_X4)                                     0.03       1.12 f
  U8220/ZN (INV_X8)                                       0.02       1.14 r
  U13518/ZN (NOR2_X4)                                     0.02       1.16 f
  U13519/ZN (NOR2_X4)                                     0.03       1.19 r
  U13521/ZN (NOR2_X4)                                     0.02       1.21 f
  U13522/ZN (NOR2_X4)                                     0.03       1.24 r
  U8356/ZN (INV_X4)                                       0.01       1.26 f
  U8840/ZN (AOI22_X4)                                     0.06       1.32 r
  U13524/ZN (NOR2_X4)                                     0.02       1.33 f
  U13525/ZN (NOR2_X4)                                     0.04       1.37 r
  U9743/ZN (OAI22_X4)                                     0.03       1.40 f
  U8216/ZN (INV_X8)                                       0.02       1.42 r
  U13527/ZN (NOR2_X4)                                     0.02       1.44 f
  U5223/ZN (NOR2_X4)                                      0.04       1.48 r
  U13586/Z (MUX2_X2)                                      0.14       1.63 f
  U13587/ZN (AOI21_X4)                                    0.05       1.67 r
  U13590/ZN (OAI21_X4)                                    0.02       1.70 f
  U13593/ZN (NAND3_X4)                                    0.02       1.71 r
  ifBoi/pcOut_reg[29]/D (DFFRS_X1)                        0.00       1.71 r
  data arrival time                                                  1.71

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ifBoi/pcOut_reg[29]/CK (DFFRS_X1)                       0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.76


  Startpoint: idBoi/reggal[1]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifBoi/pcOut_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[1]/regBoi/curData_reg/CK (DFFR_X2)         0.00 #     0.00 r
  idBoi/reggal[1]/regBoi/curData_reg/Q (DFFR_X2)          0.22       0.22 f
  U13481/ZN (NAND2_X2)                                    0.05       0.26 r
  U13482/ZN (OAI21_X4)                                    0.03       0.29 f
  U8235/ZN (AOI22_X4)                                     0.05       0.34 r
  U13484/ZN (OAI21_X4)                                    0.03       0.36 f
  U8312/ZN (AOI22_X4)                                     0.05       0.41 r
  U13488/ZN (OAI21_X4)                                    0.03       0.44 f
  U8304/ZN (AOI22_X4)                                     0.05       0.49 r
  U13492/ZN (OAI21_X4)                                    0.03       0.52 f
  U8314/ZN (AOI22_X4)                                     0.05       0.57 r
  U13496/ZN (OAI21_X4)                                    0.03       0.59 f
  U8305/ZN (AOI22_X4)                                     0.05       0.64 r
  U13500/ZN (OAI21_X4)                                    0.03       0.67 f
  U9742/ZN (AOI22_X4)                                     0.05       0.72 r
  U13504/ZN (OAI21_X4)                                    0.03       0.74 f
  U13507/ZN (NAND2_X2)                                    0.04       0.78 r
  U13509/ZN (NAND3_X2)                                    0.03       0.80 f
  U13514/ZN (NAND3_X2)                                    0.03       0.84 r
  U9739/ZN (NAND2_X4)                                     0.02       0.86 f
  U8264/ZN (AOI22_X4)                                     0.07       0.93 r
  U8340/ZN (OAI22_X4)                                     0.04       0.97 f
  U8239/ZN (AOI22_X4)                                     0.07       1.04 r
  U13515/ZN (NOR2_X4)                                     0.02       1.06 f
  U13516/ZN (NOR2_X4)                                     0.04       1.09 r
  U9744/ZN (OAI22_X4)                                     0.03       1.12 f
  U8220/ZN (INV_X8)                                       0.02       1.14 r
  U13518/ZN (NOR2_X4)                                     0.02       1.16 f
  U13519/ZN (NOR2_X4)                                     0.03       1.19 r
  U13521/ZN (NOR2_X4)                                     0.02       1.21 f
  U13522/ZN (NOR2_X4)                                     0.03       1.24 r
  U8356/ZN (INV_X4)                                       0.01       1.26 f
  U8840/ZN (AOI22_X4)                                     0.06       1.32 r
  U13524/ZN (NOR2_X4)                                     0.02       1.33 f
  U13525/ZN (NOR2_X4)                                     0.04       1.37 r
  U9743/ZN (OAI22_X4)                                     0.03       1.40 f
  U8216/ZN (INV_X8)                                       0.02       1.42 r
  U13527/ZN (NOR2_X4)                                     0.02       1.44 f
  U5223/ZN (NOR2_X4)                                      0.04       1.48 r
  U9741/ZN (NAND2_X4)                                     0.02       1.51 f
  U9740/ZN (NAND2_X4)                                     0.04       1.54 r
  U6457/ZN (NAND3_X2)                                     0.03       1.58 f
  U13532/ZN (OAI211_X2)                                   0.05       1.63 r
  U8278/ZN (OAI211_X2)                                    0.04       1.66 f
  U13566/ZN (NAND4_X2)                                    0.04       1.71 r
  ifBoi/pcOut_reg[31]/D (DFFRS_X2)                        0.00       1.71 r
  data arrival time                                                  1.71

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ifBoi/pcOut_reg[31]/CK (DFFRS_X2)                       0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.76


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[60]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U7787/Z (BUF_X4)                                        0.06       0.15 f
  U6377/ZN (INV_X16)                                      0.03       0.18 r
  U8287/ZN (INV_X16)                                      0.03       0.21 f
  U8329/ZN (INV_X16)                                      0.03       0.24 r
  U12287/Z (MUX2_X2)                                      0.13       0.37 f
  U12288/Z (MUX2_X2)                                      0.11       0.48 f
  U12289/Z (MUX2_X2)                                      0.11       0.60 f
  U12290/Z (MUX2_X2)                                      0.11       0.71 f
  U12291/Z (MUX2_X2)                                      0.13       0.84 f
  U12292/ZN (NAND2_X2)                                    0.04       0.87 r
  U9005/ZN (NAND3_X2)                                     0.04       0.91 f
  U9003/ZN (XNOR2_X2)                                     0.07       0.98 f
  U5101/ZN (XNOR2_X1)                                     0.09       1.08 r
  U12297/ZN (OAI21_X4)                                    0.03       1.11 f
  U6245/ZN (INV_X4)                                       0.02       1.13 r
  U12335/ZN (OAI21_X4)                                    0.02       1.15 f
  U12340/ZN (AOI21_X4)                                    0.03       1.19 r
  U5272/ZN (NAND2_X4)                                     0.02       1.20 f
  U10840/ZN (NAND3_X2)                                    0.03       1.23 r
  U12429/ZN (INV_X4)                                      0.01       1.25 f
  U12470/ZN (OAI21_X4)                                    0.04       1.28 r
  U10718/ZN (NAND2_X4)                                    0.02       1.30 f
  U8331/ZN (NAND2_X1)                                     0.05       1.35 r
  U12471/ZN (INV_X4)                                      0.02       1.37 f
  U6243/ZN (OAI21_X2)                                     0.06       1.43 r
  U12510/ZN (NAND2_X2)                                    0.03       1.46 f
  U12513/ZN (NAND2_X2)                                    0.04       1.51 r
  U12551/ZN (XNOR2_X2)                                    0.07       1.58 r
  U15159/ZN (INV_X4)                                      0.01       1.60 f
  U8232/ZN (AOI222_X2)                                    0.07       1.66 r
  U15163/ZN (NAND4_X2)                                    0.03       1.69 f
  aluBoi/aluReg[60]/regBoi/curData_reg/D (DFFR_X2)        0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[60]/regBoi/curData_reg/CK (DFFR_X2)       0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.76


  Startpoint: idBoi/reggal[1]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifBoi/pcOut_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[1]/regBoi/curData_reg/CK (DFFR_X2)         0.00 #     0.00 r
  idBoi/reggal[1]/regBoi/curData_reg/Q (DFFR_X2)          0.22       0.22 f
  U13481/ZN (NAND2_X2)                                    0.05       0.26 r
  U13482/ZN (OAI21_X4)                                    0.03       0.29 f
  U8235/ZN (AOI22_X4)                                     0.05       0.34 r
  U13484/ZN (OAI21_X4)                                    0.03       0.36 f
  U8312/ZN (AOI22_X4)                                     0.05       0.41 r
  U13488/ZN (OAI21_X4)                                    0.03       0.44 f
  U8304/ZN (AOI22_X4)                                     0.05       0.49 r
  U13492/ZN (OAI21_X4)                                    0.03       0.52 f
  U8314/ZN (AOI22_X4)                                     0.05       0.57 r
  U13496/ZN (OAI21_X4)                                    0.03       0.59 f
  U8305/ZN (AOI22_X4)                                     0.05       0.64 r
  U13500/ZN (OAI21_X4)                                    0.03       0.67 f
  U9742/ZN (AOI22_X4)                                     0.05       0.72 r
  U13504/ZN (OAI21_X4)                                    0.03       0.74 f
  U13507/ZN (NAND2_X2)                                    0.04       0.78 r
  U13509/ZN (NAND3_X2)                                    0.03       0.80 f
  U13514/ZN (NAND3_X2)                                    0.03       0.84 r
  U9739/ZN (NAND2_X4)                                     0.02       0.86 f
  U8264/ZN (AOI22_X4)                                     0.07       0.93 r
  U8340/ZN (OAI22_X4)                                     0.04       0.97 f
  U8239/ZN (AOI22_X4)                                     0.07       1.04 r
  U13515/ZN (NOR2_X4)                                     0.02       1.06 f
  U13516/ZN (NOR2_X4)                                     0.04       1.09 r
  U9744/ZN (OAI22_X4)                                     0.03       1.12 f
  U8220/ZN (INV_X8)                                       0.02       1.14 r
  U13518/ZN (NOR2_X4)                                     0.02       1.16 f
  U13519/ZN (NOR2_X4)                                     0.03       1.19 r
  U13521/ZN (NOR2_X4)                                     0.02       1.21 f
  U13522/ZN (NOR2_X4)                                     0.03       1.24 r
  U8356/ZN (INV_X4)                                       0.01       1.26 f
  U8840/ZN (AOI22_X4)                                     0.06       1.32 r
  U13524/ZN (NOR2_X4)                                     0.02       1.33 f
  U13525/ZN (NOR2_X4)                                     0.04       1.37 r
  U9743/ZN (OAI22_X4)                                     0.03       1.40 f
  U8216/ZN (INV_X8)                                       0.02       1.42 r
  U13527/ZN (NOR2_X4)                                     0.02       1.44 f
  U5223/ZN (NOR2_X4)                                      0.04       1.48 r
  U9741/ZN (NAND2_X4)                                     0.02       1.51 f
  U9740/ZN (NAND2_X4)                                     0.04       1.54 r
  U13529/ZN (INV_X4)                                      0.02       1.56 f
  U13572/Z (MUX2_X2)                                      0.07       1.63 f
  U13573/ZN (AOI21_X4)                                    0.04       1.67 r
  U13577/ZN (NOR2_X4)                                     0.01       1.68 f
  U13578/ZN (NAND2_X2)                                    0.03       1.71 r
  ifBoi/pcOut_reg[30]/D (DFFRS_X2)                        0.00       1.71 r
  data arrival time                                                  1.71

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ifBoi/pcOut_reg[30]/CK (DFFRS_X2)                       0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.76


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[56]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U8371/Z (BUF_X4)                                        0.07       0.16 f
  U10610/ZN (INV_X16)                                     0.05       0.21 r
  U8283/Z (MUX2_X2)                                       0.13       0.34 f
  U8280/Z (MUX2_X1)                                       0.11       0.46 f
  U8284/Z (MUX2_X1)                                       0.11       0.57 f
  U8281/Z (MUX2_X1)                                       0.11       0.68 f
  U12055/Z (MUX2_X2)                                      0.13       0.81 f
  U12056/ZN (NAND2_X2)                                    0.03       0.85 r
  U6485/ZN (NAND3_X1)                                     0.04       0.89 f
  U6484/ZN (INV_X8)                                       0.04       0.93 r
  U11005/ZN (INV_X32)                                     0.02       0.95 f
  aluBoi/aluBoi/shft/SRL/srl_16/SH[0] (pp_DW_rash_5)      0.00       0.95 f
  aluBoi/aluBoi/shft/SRL/srl_16/U7/ZN (INV_X16)           0.01       0.96 r
  aluBoi/aluBoi/shft/SRL/srl_16/U28/ZN (NOR2_X4)          0.02       0.99 f
  aluBoi/aluBoi/shft/SRL/srl_16/U5/ZN (INV_X8)            0.02       1.01 r
  aluBoi/aluBoi/shft/SRL/srl_16/U8/ZN (INV_X4)            0.02       1.03 f
  aluBoi/aluBoi/shft/SRL/srl_16/U211/ZN (AOI22_X1)        0.07       1.10 r
  aluBoi/aluBoi/shft/SRL/srl_16/U20/ZN (OAI221_X2)        0.06       1.16 f
  aluBoi/aluBoi/shft/SRL/srl_16/U168/ZN (AOI222_X1)       0.18       1.33 r
  aluBoi/aluBoi/shft/SRL/srl_16/U54/ZN (INV_X4)           0.01       1.34 f
  aluBoi/aluBoi/shft/SRL/srl_16/U167/ZN (AOI221_X1)       0.13       1.47 r
  aluBoi/aluBoi/shft/SRL/srl_16/U53/ZN (INV_X4)           0.01       1.48 f
  aluBoi/aluBoi/shft/SRL/srl_16/B[12] (pp_DW_rash_5)      0.00       1.48 f
  U13268/ZN (NAND2_X2)                                    0.03       1.51 r
  U13269/ZN (INV_X4)                                      0.01       1.52 f
  U13270/ZN (AOI211_X4)                                   0.07       1.59 r
  U15119/ZN (INV_X4)                                      0.01       1.60 f
  U15120/ZN (AOI22_X2)                                    0.05       1.66 r
  U15121/ZN (NAND4_X2)                                    0.03       1.69 f
  aluBoi/aluReg[56]/regBoi/curData_reg/D (DFFR_X2)        0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[56]/regBoi/curData_reg/CK (DFFR_X2)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.75


  Startpoint: ifBoi/reglol[65]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifBoi/pcOut_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/reglol[65]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  ifBoi/reglol[65]/regBoi/curData_reg/Q (DFFR_X2)         0.20       0.20 f
  U13404/ZN (XNOR2_X2)                                    0.07       0.27 f
  U5205/ZN (OAI21_X2)                                     0.06       0.33 r
  U9123/ZN (AOI22_X4)                                     0.04       0.37 f
  U13407/ZN (OAI21_X4)                                    0.05       0.43 r
  U8251/ZN (AOI22_X4)                                     0.03       0.45 f
  U8250/ZN (OAI21_X4)                                     0.05       0.50 r
  U8343/ZN (AOI22_X4)                                     0.02       0.53 f
  U13414/ZN (OAI21_X4)                                    0.05       0.58 r
  U8222/ZN (AOI22_X4)                                     0.03       0.61 f
  U8221/ZN (OAI21_X4)                                     0.05       0.66 r
  U8321/ZN (AOI22_X4)                                     0.02       0.68 f
  U13421/ZN (OAI21_X4)                                    0.06       0.74 r
  U8353/ZN (AOI22_X4)                                     0.02       0.76 f
  U13425/ZN (OAI21_X4)                                    0.06       0.83 r
  U8310/ZN (AOI22_X4)                                     0.02       0.85 f
  U13429/ZN (OAI21_X4)                                    0.06       0.91 r
  U8237/ZN (AOI22_X4)                                     0.02       0.94 f
  U8236/ZN (OAI21_X4)                                     0.05       0.99 r
  U8230/ZN (AOI22_X4)                                     0.03       1.02 f
  U8229/ZN (OAI21_X4)                                     0.06       1.07 r
  U8296/ZN (AOI22_X4)                                     0.02       1.10 f
  U13439/ZN (OAI21_X4)                                    0.06       1.15 r
  U8262/ZN (AOI22_X4)                                     0.02       1.18 f
  U13443/ZN (OAI21_X4)                                    0.05       1.23 r
  U8256/ZN (AOI22_X4)                                     0.03       1.26 f
  U13445/ZN (OAI21_X4)                                    0.05       1.31 r
  U13446/ZN (INV_X4)                                      0.01       1.32 f
  U13448/ZN (OAI21_X4)                                    0.04       1.36 r
  U13451/ZN (NAND2_X2)                                    0.02       1.39 f
  U13452/ZN (INV_X4)                                      0.04       1.42 r
  U13595/ZN (NOR2_X4)                                     0.02       1.44 f
  U13596/Z (MUX2_X2)                                      0.12       1.56 f
  U13597/ZN (XNOR2_X2)                                    0.07       1.63 f
  U13601/ZN (OAI221_X2)                                   0.05       1.68 r
  ifBoi/pcOut_reg[28]/D (DFFRS_X1)                        0.00       1.68 r
  data arrival time                                                  1.68

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ifBoi/pcOut_reg[28]/CK (DFFRS_X1)                       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.74


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[50]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U5267/Z (BUF_X4)                                        0.08       0.17 f
  U5266/ZN (INV_X32)                                      0.04       0.21 r
  U11962/Z (MUX2_X2)                                      0.13       0.34 f
  U11963/Z (MUX2_X2)                                      0.11       0.45 f
  U11964/Z (MUX2_X2)                                      0.11       0.57 f
  U11965/Z (MUX2_X2)                                      0.11       0.68 f
  U11966/Z (MUX2_X2)                                      0.13       0.81 f
  U11967/ZN (NAND2_X2)                                    0.03       0.84 r
  U6309/ZN (NAND3_X1)                                     0.04       0.88 f
  U6308/ZN (INV_X8)                                       0.04       0.92 r
  U11006/ZN (INV_X32)                                     0.02       0.94 f
  aluBoi/aluBoi/shft/SRL/srl_16/SH[3] (pp_DW_rash_5)      0.00       0.94 f
  aluBoi/aluBoi/shft/SRL/srl_16/U31/ZN (NOR2_X1)          0.27       1.21 r
  aluBoi/aluBoi/shft/SRL/srl_16/U93/ZN (INV_X4)           0.02       1.23 f
  aluBoi/aluBoi/shft/SRL/srl_16/U43/ZN (NOR2_X4)          0.10       1.33 r
  aluBoi/aluBoi/shft/SRL/srl_16/U40/ZN (INV_X8)           0.02       1.35 f
  aluBoi/aluBoi/shft/SRL/srl_16/U100/ZN (OAI221_X1)       0.11       1.46 r
  aluBoi/aluBoi/shft/SRL/srl_16/B[6] (pp_DW_rash_5)       0.00       1.46 r
  U5239/ZN (AOI22_X1)                                     0.06       1.52 f
  U6281/ZN (OAI21_X2)                                     0.06       1.57 r
  U15093/ZN (AOI22_X2)                                    0.04       1.61 f
  U15094/ZN (NAND4_X2)                                    0.06       1.67 r
  aluBoi/aluReg[50]/regBoi/curData_reg/D (DFFR_X1)        0.00       1.67 r
  data arrival time                                                  1.67

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[50]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.73


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[49]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U5267/Z (BUF_X4)                                        0.08       0.17 f
  U5266/ZN (INV_X32)                                      0.04       0.21 r
  U11962/Z (MUX2_X2)                                      0.13       0.34 f
  U11963/Z (MUX2_X2)                                      0.11       0.45 f
  U11964/Z (MUX2_X2)                                      0.11       0.57 f
  U11965/Z (MUX2_X2)                                      0.11       0.68 f
  U11966/Z (MUX2_X2)                                      0.13       0.81 f
  U11967/ZN (NAND2_X2)                                    0.03       0.84 r
  U6309/ZN (NAND3_X1)                                     0.04       0.88 f
  U6308/ZN (INV_X8)                                       0.04       0.92 r
  U11006/ZN (INV_X32)                                     0.02       0.94 f
  aluBoi/aluBoi/shft/SRL/srl_16/SH[3] (pp_DW_rash_5)      0.00       0.94 f
  aluBoi/aluBoi/shft/SRL/srl_16/U31/ZN (NOR2_X1)          0.27       1.21 r
  aluBoi/aluBoi/shft/SRL/srl_16/U93/ZN (INV_X4)           0.02       1.23 f
  aluBoi/aluBoi/shft/SRL/srl_16/U43/ZN (NOR2_X4)          0.10       1.33 r
  aluBoi/aluBoi/shft/SRL/srl_16/U40/ZN (INV_X8)           0.02       1.35 f
  aluBoi/aluBoi/shft/SRL/srl_16/U102/ZN (OAI221_X1)       0.11       1.46 r
  aluBoi/aluBoi/shft/SRL/srl_16/B[5] (pp_DW_rash_5)       0.00       1.46 r
  U5268/ZN (AOI22_X1)                                     0.06       1.52 f
  U6278/ZN (OAI21_X2)                                     0.06       1.57 r
  U15039/ZN (AOI22_X2)                                    0.04       1.61 f
  U15040/ZN (NAND4_X2)                                    0.06       1.67 r
  aluBoi/aluReg[49]/regBoi/curData_reg/D (DFFR_X1)        0.00       1.67 r
  data arrival time                                                  1.67

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[49]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.73


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[51]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U5267/Z (BUF_X4)                                        0.08       0.17 f
  U5266/ZN (INV_X32)                                      0.04       0.21 r
  U11962/Z (MUX2_X2)                                      0.13       0.34 f
  U11963/Z (MUX2_X2)                                      0.11       0.45 f
  U11964/Z (MUX2_X2)                                      0.11       0.57 f
  U11965/Z (MUX2_X2)                                      0.11       0.68 f
  U11966/Z (MUX2_X2)                                      0.13       0.81 f
  U11967/ZN (NAND2_X2)                                    0.03       0.84 r
  U6309/ZN (NAND3_X1)                                     0.04       0.88 f
  U6308/ZN (INV_X8)                                       0.04       0.92 r
  U11006/ZN (INV_X32)                                     0.02       0.94 f
  aluBoi/aluBoi/shft/SRL/srl_16/SH[3] (pp_DW_rash_5)      0.00       0.94 f
  aluBoi/aluBoi/shft/SRL/srl_16/U31/ZN (NOR2_X1)          0.27       1.21 r
  aluBoi/aluBoi/shft/SRL/srl_16/U93/ZN (INV_X4)           0.02       1.23 f
  aluBoi/aluBoi/shft/SRL/srl_16/U43/ZN (NOR2_X4)          0.10       1.33 r
  aluBoi/aluBoi/shft/SRL/srl_16/U40/ZN (INV_X8)           0.02       1.35 f
  aluBoi/aluBoi/shft/SRL/srl_16/U98/ZN (OAI221_X1)        0.11       1.46 r
  aluBoi/aluBoi/shft/SRL/srl_16/B[7] (pp_DW_rash_5)       0.00       1.46 r
  U5245/ZN (AOI22_X1)                                     0.06       1.52 f
  U13254/ZN (OAI21_X4)                                    0.05       1.57 r
  U15084/ZN (AOI22_X2)                                    0.03       1.60 f
  U15085/ZN (NAND4_X2)                                    0.07       1.67 r
  aluBoi/aluReg[51]/regBoi/curData_reg/D (DFFR_X1)        0.00       1.67 r
  data arrival time                                                  1.67

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[51]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.73


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[55]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U8371/Z (BUF_X4)                                        0.07       0.16 f
  U10610/ZN (INV_X16)                                     0.05       0.21 r
  U8283/Z (MUX2_X2)                                       0.13       0.34 f
  U8280/Z (MUX2_X1)                                       0.11       0.46 f
  U8284/Z (MUX2_X1)                                       0.11       0.57 f
  U8281/Z (MUX2_X1)                                       0.11       0.68 f
  U12055/Z (MUX2_X2)                                      0.13       0.81 f
  U12056/ZN (NAND2_X2)                                    0.03       0.85 r
  U6485/ZN (NAND3_X1)                                     0.04       0.89 f
  U6484/ZN (INV_X8)                                       0.04       0.93 r
  U11005/ZN (INV_X32)                                     0.02       0.95 f
  aluBoi/aluBoi/shft/SRL/srl_16/SH[0] (pp_DW_rash_5)      0.00       0.95 f
  aluBoi/aluBoi/shft/SRL/srl_16/U7/ZN (INV_X16)           0.01       0.96 r
  aluBoi/aluBoi/shft/SRL/srl_16/U28/ZN (NOR2_X4)          0.02       0.99 f
  aluBoi/aluBoi/shft/SRL/srl_16/U173/ZN (AOI22_X1)        0.08       1.06 r
  aluBoi/aluBoi/shft/SRL/srl_16/U27/ZN (OAI221_X2)        0.06       1.12 f
  aluBoi/aluBoi/shft/SRL/srl_16/U26/Z (MUX2_X2)           0.13       1.25 f
  aluBoi/aluBoi/shft/SRL/srl_16/U57/ZN (INV_X4)           0.02       1.27 r
  aluBoi/aluBoi/shft/SRL/srl_16/U19/ZN (NOR2_X2)          0.02       1.29 f
  aluBoi/aluBoi/shft/SRL/srl_16/U170/ZN (AOI222_X1)       0.11       1.40 r
  aluBoi/aluBoi/shft/SRL/srl_16/U169/ZN (OAI221_X1)       0.07       1.47 f
  aluBoi/aluBoi/shft/SRL/srl_16/B[11] (pp_DW_rash_5)      0.00       1.47 f
  U13261/ZN (AOI22_X2)                                    0.07       1.54 r
  U6265/ZN (OAI21_X2)                                     0.04       1.58 f
  U15130/ZN (AOI22_X2)                                    0.05       1.63 r
  U15131/ZN (NAND4_X2)                                    0.03       1.66 f
  aluBoi/aluReg[55]/regBoi/curData_reg/D (DFFR_X2)        0.00       1.66 f
  data arrival time                                                  1.66

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[55]/regBoi/curData_reg/CK (DFFR_X2)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.73


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[54]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U5267/Z (BUF_X4)                                        0.08       0.17 f
  U5266/ZN (INV_X32)                                      0.04       0.21 r
  U11962/Z (MUX2_X2)                                      0.13       0.34 f
  U11963/Z (MUX2_X2)                                      0.11       0.45 f
  U11964/Z (MUX2_X2)                                      0.11       0.57 f
  U11965/Z (MUX2_X2)                                      0.11       0.68 f
  U11966/Z (MUX2_X2)                                      0.13       0.81 f
  U11967/ZN (NAND2_X2)                                    0.03       0.84 r
  U6309/ZN (NAND3_X1)                                     0.04       0.88 f
  U6308/ZN (INV_X8)                                       0.04       0.92 r
  U11006/ZN (INV_X32)                                     0.02       0.94 f
  aluBoi/aluBoi/shft/SRL/srl_16/SH[3] (pp_DW_rash_5)      0.00       0.94 f
  aluBoi/aluBoi/shft/SRL/srl_16/U31/ZN (NOR2_X1)          0.27       1.21 r
  aluBoi/aluBoi/shft/SRL/srl_16/U93/ZN (INV_X4)           0.02       1.23 f
  aluBoi/aluBoi/shft/SRL/srl_16/U43/ZN (NOR2_X4)          0.10       1.33 r
  aluBoi/aluBoi/shft/SRL/srl_16/U40/ZN (INV_X8)           0.02       1.35 f
  aluBoi/aluBoi/shft/SRL/srl_16/U181/ZN (OAI221_X1)       0.12       1.47 r
  aluBoi/aluBoi/shft/SRL/srl_16/B[10] (pp_DW_rash_5)      0.00       1.47 r
  U13244/ZN (AOI22_X2)                                    0.04       1.51 f
  U6263/ZN (OAI21_X2)                                     0.05       1.56 r
  U15026/ZN (AOI22_X2)                                    0.03       1.59 f
  U15027/ZN (NAND4_X2)                                    0.07       1.66 r
  aluBoi/aluReg[54]/regBoi/curData_reg/D (DFFR_X2)        0.00       1.66 r
  data arrival time                                                  1.66

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[54]/regBoi/curData_reg/CK (DFFR_X2)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.72


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[53]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U5267/Z (BUF_X4)                                        0.08       0.17 f
  U5266/ZN (INV_X32)                                      0.04       0.21 r
  U11962/Z (MUX2_X2)                                      0.13       0.34 f
  U11963/Z (MUX2_X2)                                      0.11       0.45 f
  U11964/Z (MUX2_X2)                                      0.11       0.57 f
  U11965/Z (MUX2_X2)                                      0.11       0.68 f
  U11966/Z (MUX2_X2)                                      0.13       0.81 f
  U11967/ZN (NAND2_X2)                                    0.03       0.84 r
  U6309/ZN (NAND3_X1)                                     0.04       0.88 f
  U6308/ZN (INV_X8)                                       0.04       0.92 r
  U11006/ZN (INV_X32)                                     0.02       0.94 f
  aluBoi/aluBoi/shft/SRL/srl_16/SH[3] (pp_DW_rash_5)      0.00       0.94 f
  aluBoi/aluBoi/shft/SRL/srl_16/U31/ZN (NOR2_X1)          0.27       1.21 r
  aluBoi/aluBoi/shft/SRL/srl_16/U93/ZN (INV_X4)           0.02       1.23 f
  aluBoi/aluBoi/shft/SRL/srl_16/U43/ZN (NOR2_X4)          0.10       1.33 r
  aluBoi/aluBoi/shft/SRL/srl_16/U40/ZN (INV_X8)           0.02       1.35 f
  aluBoi/aluBoi/shft/SRL/srl_16/U94/ZN (OAI221_X1)        0.12       1.47 r
  aluBoi/aluBoi/shft/SRL/srl_16/B[9] (pp_DW_rash_5)       0.00       1.47 r
  U13256/ZN (AOI22_X2)                                    0.04       1.51 f
  U6261/ZN (OAI21_X2)                                     0.05       1.56 r
  U15046/ZN (AOI22_X2)                                    0.03       1.59 f
  U15047/ZN (NAND4_X2)                                    0.07       1.66 r
  aluBoi/aluReg[53]/regBoi/curData_reg/D (DFFR_X2)        0.00       1.66 r
  data arrival time                                                  1.66

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[53]/regBoi/curData_reg/CK (DFFR_X2)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.72


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[58]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U8371/Z (BUF_X4)                                        0.07       0.16 f
  U10610/ZN (INV_X16)                                     0.05       0.21 r
  U8283/Z (MUX2_X2)                                       0.13       0.34 f
  U8280/Z (MUX2_X1)                                       0.11       0.46 f
  U8284/Z (MUX2_X1)                                       0.11       0.57 f
  U8281/Z (MUX2_X1)                                       0.11       0.68 f
  U12055/Z (MUX2_X2)                                      0.13       0.81 f
  U12056/ZN (NAND2_X2)                                    0.03       0.85 r
  U6485/ZN (NAND3_X1)                                     0.04       0.89 f
  U6484/ZN (INV_X8)                                       0.04       0.93 r
  U11005/ZN (INV_X32)                                     0.02       0.95 f
  aluBoi/aluBoi/shft/SRL/srl_16/SH[0] (pp_DW_rash_5)      0.00       0.95 f
  aluBoi/aluBoi/shft/SRL/srl_16/U7/ZN (INV_X16)           0.01       0.96 r
  aluBoi/aluBoi/shft/SRL/srl_16/U28/ZN (NOR2_X4)          0.02       0.99 f
  aluBoi/aluBoi/shft/SRL/srl_16/U183/ZN (AOI22_X1)        0.08       1.06 r
  aluBoi/aluBoi/shft/SRL/srl_16/U29/ZN (OAI221_X2)        0.06       1.12 f
  aluBoi/aluBoi/shft/SRL/srl_16/U155/ZN (AOI222_X1)       0.16       1.28 r
  aluBoi/aluBoi/shft/SRL/srl_16/U23/ZN (INV_X2)           0.02       1.30 f
  aluBoi/aluBoi/shft/SRL/srl_16/U22/ZN (AOI221_X2)        0.09       1.40 r
  aluBoi/aluBoi/shft/SRL/srl_16/U55/ZN (INV_X4)           0.01       1.41 f
  aluBoi/aluBoi/shft/SRL/srl_16/B[14] (pp_DW_rash_5)      0.00       1.41 f
  U13274/ZN (NAND2_X2)                                    0.03       1.44 r
  U13275/ZN (INV_X4)                                      0.01       1.44 f
  U9627/ZN (AOI211_X1)                                    0.10       1.54 r
  U8191/ZN (INV_X2)                                       0.02       1.57 f
  U15099/ZN (AOI22_X2)                                    0.06       1.62 r
  U15100/ZN (NAND4_X2)                                    0.03       1.66 f
  aluBoi/aluReg[58]/regBoi/curData_reg/D (DFFR_X2)        0.00       1.66 f
  data arrival time                                                  1.66

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[58]/regBoi/curData_reg/CK (DFFR_X2)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.72


  Startpoint: regBoiz/regfile_reg[3][29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/multBoi/runProd_reg[40]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regBoiz/regfile_reg[3][29]/CK (DFFR_X1)                 0.00 #     0.00 r
  regBoiz/regfile_reg[3][29]/Q (DFFR_X1)                  0.20       0.20 f
  U11814/Z (MUX2_X2)                                      0.10       0.29 f
  U11815/Z (MUX2_X2)                                      0.12       0.42 f
  U10422/ZN (OAI21_X2)                                    0.05       0.47 r
  U10358/ZN (OAI211_X4)                                   0.03       0.50 f
  U10530/ZN (INV_X8)                                      0.02       0.52 r
  U10630/ZN (NAND2_X4)                                    0.02       0.54 f
  U5190/ZN (NAND2_X2)                                     0.03       0.57 r
  U9568/ZN (INV_X4)                                       0.01       0.58 f
  U13796/ZN (AOI21_X4)                                    0.05       0.64 r
  U13797/ZN (AOI21_X4)                                    0.02       0.66 f
  U13800/ZN (XNOR2_X2)                                    0.06       0.72 f
  U8700/ZN (NAND2_X1)                                     0.05       0.78 r
  U8701/ZN (NAND3_X2)                                     0.04       0.82 f
  U8600/ZN (NAND2_X4)                                     0.03       0.85 r
  U8601/ZN (XNOR2_X2)                                     0.07       0.92 r
  U8683/ZN (NOR2_X2)                                      0.03       0.94 f
  U8199/ZN (OAI22_X4)                                     0.07       1.01 r
  U8198/ZN (INV_X4)                                       0.01       1.02 f
  U13867/ZN (XNOR2_X2)                                    0.06       1.08 f
  U13868/ZN (NAND3_X4)                                    0.03       1.11 r
  U13869/ZN (NAND3_X4)                                    0.03       1.14 f
  U5480/ZN (INV_X8)                                       0.02       1.16 r
  U13870/ZN (AOI21_X4)                                    0.02       1.18 f
  U9096/ZN (AOI21_X4)                                     0.05       1.23 r
  U9177/ZN (XNOR2_X2)                                     0.07       1.30 r
  U9178/ZN (INV_X4)                                       0.01       1.32 f
  U13896/ZN (XNOR2_X2)                                    0.06       1.38 f
  U14007/ZN (AOI21_X4)                                    0.06       1.44 r
  U14012/ZN (OAI21_X4)                                    0.03       1.46 f
  U14013/ZN (NAND2_X2)                                    0.04       1.50 r
  U5234/ZN (NAND2_X4)                                     0.02       1.52 f
  U5231/ZN (NAND2_X4)                                     0.02       1.54 r
  U14015/ZN (INV_X4)                                      0.02       1.56 f
  U14016/ZN (OAI21_X4)                                    0.04       1.60 r
  U8258/ZN (NAND2_X4)                                     0.02       1.62 f
  U14017/ZN (OAI211_X2)                                   0.05       1.67 r
  U14018/ZN (INV_X4)                                      0.01       1.68 f
  aluBoi/multBoi/runProd_reg[40]/D (DFF_X1)               0.00       1.68 f
  data arrival time                                                  1.68

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/multBoi/runProd_reg[40]/CK (DFF_X1)              0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.72


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[65]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U7787/Z (BUF_X4)                                        0.06       0.15 f
  U6377/ZN (INV_X16)                                      0.03       0.18 r
  U8287/ZN (INV_X16)                                      0.03       0.21 f
  U8329/ZN (INV_X16)                                      0.03       0.24 r
  U12287/Z (MUX2_X2)                                      0.13       0.37 f
  U12288/Z (MUX2_X2)                                      0.11       0.48 f
  U12289/Z (MUX2_X2)                                      0.11       0.60 f
  U12290/Z (MUX2_X2)                                      0.11       0.71 f
  U12291/Z (MUX2_X2)                                      0.13       0.84 f
  U12292/ZN (NAND2_X2)                                    0.04       0.87 r
  U9005/ZN (NAND3_X2)                                     0.04       0.91 f
  U9003/ZN (XNOR2_X2)                                     0.07       0.98 f
  U5101/ZN (XNOR2_X1)                                     0.08       1.07 f
  U12297/ZN (OAI21_X4)                                    0.04       1.11 r
  U6245/ZN (INV_X4)                                       0.01       1.12 f
  U12335/ZN (OAI21_X4)                                    0.05       1.17 r
  U12340/ZN (AOI21_X4)                                    0.02       1.19 f
  U5272/ZN (NAND2_X4)                                     0.02       1.21 r
  U10840/ZN (NAND3_X2)                                    0.02       1.23 f
  U12429/ZN (INV_X4)                                      0.02       1.25 r
  U12470/ZN (OAI21_X4)                                    0.02       1.27 f
  U10718/ZN (NAND2_X4)                                    0.03       1.30 r
  U5264/ZN (INV_X4)                                       0.01       1.31 f
  U12653/ZN (NOR3_X4)                                     0.03       1.34 r
  U12695/ZN (OAI21_X4)                                    0.02       1.37 f
  U10759/ZN (AOI22_X4)                                    0.05       1.41 r
  U8373/Z (CLKBUF_X3)                                     0.04       1.46 r
  U10778/ZN (XNOR2_X1)                                    0.08       1.53 r
  U8930/ZN (INV_X2)                                       0.02       1.55 f
  U6321/ZN (AOI222_X2)                                    0.07       1.62 r
  U15176/ZN (NAND4_X2)                                    0.03       1.65 f
  aluBoi/aluReg[65]/regBoi/curData_reg/D (DFFR_X1)        0.00       1.65 f
  data arrival time                                                  1.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[65]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.72


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[66]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U7787/Z (BUF_X4)                                        0.06       0.15 f
  U6377/ZN (INV_X16)                                      0.03       0.18 r
  U8287/ZN (INV_X16)                                      0.03       0.21 f
  U8329/ZN (INV_X16)                                      0.03       0.24 r
  U12287/Z (MUX2_X2)                                      0.13       0.37 f
  U12288/Z (MUX2_X2)                                      0.11       0.48 f
  U12289/Z (MUX2_X2)                                      0.11       0.60 f
  U12290/Z (MUX2_X2)                                      0.11       0.71 f
  U12291/Z (MUX2_X2)                                      0.13       0.84 f
  U12292/ZN (NAND2_X2)                                    0.04       0.87 r
  U9005/ZN (NAND3_X2)                                     0.04       0.91 f
  U9003/ZN (XNOR2_X2)                                     0.07       0.98 f
  U5101/ZN (XNOR2_X1)                                     0.09       1.08 r
  U12297/ZN (OAI21_X4)                                    0.03       1.11 f
  U6245/ZN (INV_X4)                                       0.02       1.13 r
  U12335/ZN (OAI21_X4)                                    0.02       1.15 f
  U12340/ZN (AOI21_X4)                                    0.03       1.19 r
  U5272/ZN (NAND2_X4)                                     0.02       1.20 f
  U10840/ZN (NAND3_X2)                                    0.03       1.23 r
  U12429/ZN (INV_X4)                                      0.01       1.25 f
  U12470/ZN (OAI21_X4)                                    0.04       1.28 r
  U10718/ZN (NAND2_X4)                                    0.02       1.30 f
  U5264/ZN (INV_X4)                                       0.02       1.33 r
  U12653/ZN (NOR3_X4)                                     0.01       1.34 f
  U12695/ZN (OAI21_X4)                                    0.04       1.38 r
  U10759/ZN (AOI22_X4)                                    0.03       1.41 f
  U5276/ZN (OAI22_X4)                                     0.06       1.47 r
  U5275/ZN (INV_X4)                                       0.01       1.48 f
  U8168/ZN (XNOR2_X2)                                     0.07       1.55 f
  U8186/ZN (OAI211_X4)                                    0.04       1.59 r
  U6148/ZN (OAI21_X2)                                     0.02       1.61 f
  U15184/ZN (NAND4_X2)                                    0.04       1.65 r
  aluBoi/aluReg[66]/regBoi/curData_reg/D (DFFR_X1)        0.00       1.65 r
  data arrival time                                                  1.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[66]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.71


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[57]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U8371/Z (BUF_X4)                                        0.07       0.16 f
  U10610/ZN (INV_X16)                                     0.05       0.21 r
  U8283/Z (MUX2_X2)                                       0.13       0.34 f
  U8280/Z (MUX2_X1)                                       0.11       0.46 f
  U8284/Z (MUX2_X1)                                       0.11       0.57 f
  U8281/Z (MUX2_X1)                                       0.11       0.68 f
  U12055/Z (MUX2_X2)                                      0.13       0.81 f
  U12056/ZN (NAND2_X2)                                    0.03       0.85 r
  U6485/ZN (NAND3_X1)                                     0.04       0.89 f
  U6484/ZN (INV_X8)                                       0.04       0.93 r
  U11005/ZN (INV_X32)                                     0.02       0.95 f
  aluBoi/aluBoi/shft/SRL/srl_16/SH[0] (pp_DW_rash_5)      0.00       0.95 f
  aluBoi/aluBoi/shft/SRL/srl_16/U7/ZN (INV_X16)           0.01       0.96 r
  aluBoi/aluBoi/shft/SRL/srl_16/U28/ZN (NOR2_X4)          0.02       0.99 f
  aluBoi/aluBoi/shft/SRL/srl_16/U47/ZN (INV_X16)          0.02       1.01 r
  aluBoi/aluBoi/shft/SRL/srl_16/U18/ZN (INV_X16)          0.02       1.02 f
  aluBoi/aluBoi/shft/SRL/srl_16/U159/ZN (AOI22_X1)        0.06       1.09 r
  aluBoi/aluBoi/shft/SRL/srl_16/U158/ZN (OAI221_X1)       0.08       1.17 f
  aluBoi/aluBoi/shft/SRL/srl_16/U157/ZN (AOI222_X1)       0.18       1.35 r
  aluBoi/aluBoi/shft/SRL/srl_16/U59/ZN (INV_X4)           0.01       1.36 f
  aluBoi/aluBoi/shft/SRL/srl_16/U156/ZN (AOI221_X1)       0.13       1.48 r
  aluBoi/aluBoi/shft/SRL/srl_16/U58/ZN (INV_X4)           0.01       1.50 f
  aluBoi/aluBoi/shft/SRL/srl_16/B[13] (pp_DW_rash_5)      0.00       1.50 f
  U13263/ZN (AOI21_X2)                                    0.04       1.53 r
  U13265/ZN (NAND2_X2)                                    0.03       1.56 f
  U15109/ZN (AOI22_X2)                                    0.05       1.61 r
  U15110/ZN (NAND4_X2)                                    0.03       1.65 f
  aluBoi/aluReg[57]/regBoi/curData_reg/D (DFFR_X2)        0.00       1.65 f
  data arrival time                                                  1.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[57]/regBoi/curData_reg/CK (DFFR_X2)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.71


  Startpoint: regBoiz/regfile_reg[3][29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/multBoi/runProd_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regBoiz/regfile_reg[3][29]/CK (DFFR_X1)                 0.00 #     0.00 r
  regBoiz/regfile_reg[3][29]/Q (DFFR_X1)                  0.20       0.20 f
  U11814/Z (MUX2_X2)                                      0.10       0.29 f
  U11815/Z (MUX2_X2)                                      0.12       0.42 f
  U10422/ZN (OAI21_X2)                                    0.05       0.47 r
  U10358/ZN (OAI211_X4)                                   0.03       0.50 f
  U10530/ZN (INV_X8)                                      0.02       0.52 r
  U10630/ZN (NAND2_X4)                                    0.02       0.54 f
  U5190/ZN (NAND2_X2)                                     0.03       0.57 r
  U9568/ZN (INV_X4)                                       0.01       0.58 f
  U13796/ZN (AOI21_X4)                                    0.05       0.64 r
  U13797/ZN (AOI21_X4)                                    0.02       0.66 f
  U13800/ZN (XNOR2_X2)                                    0.06       0.72 f
  U8700/ZN (NAND2_X1)                                     0.05       0.78 r
  U8701/ZN (NAND3_X2)                                     0.04       0.82 f
  U8600/ZN (NAND2_X4)                                     0.03       0.85 r
  U8601/ZN (XNOR2_X2)                                     0.07       0.92 r
  U8683/ZN (NOR2_X2)                                      0.03       0.94 f
  U8199/ZN (OAI22_X4)                                     0.07       1.01 r
  U8198/ZN (INV_X4)                                       0.01       1.02 f
  U13867/ZN (XNOR2_X2)                                    0.06       1.08 f
  U13868/ZN (NAND3_X4)                                    0.03       1.11 r
  U13869/ZN (NAND3_X4)                                    0.03       1.14 f
  U5480/ZN (INV_X8)                                       0.02       1.16 r
  U13870/ZN (AOI21_X4)                                    0.02       1.18 f
  U9096/ZN (AOI21_X4)                                     0.05       1.23 r
  U9177/ZN (XNOR2_X2)                                     0.07       1.30 r
  U9178/ZN (INV_X4)                                       0.01       1.32 f
  U13896/ZN (XNOR2_X2)                                    0.06       1.38 f
  U14007/ZN (AOI21_X4)                                    0.06       1.44 r
  U14012/ZN (OAI21_X4)                                    0.03       1.46 f
  U14013/ZN (NAND2_X2)                                    0.04       1.50 r
  U5234/ZN (NAND2_X4)                                     0.02       1.52 f
  U5231/ZN (NAND2_X4)                                     0.02       1.54 r
  U14015/ZN (INV_X4)                                      0.02       1.56 f
  U14507/ZN (XNOR2_X2)                                    0.06       1.62 f
  U14508/ZN (NOR2_X4)                                     0.03       1.65 r
  aluBoi/multBoi/runProd_reg[39]/D (DFF_X1)               0.00       1.65 r
  data arrival time                                                  1.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/multBoi/runProd_reg[39]/CK (DFF_X1)              0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.70


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[63]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U7787/Z (BUF_X4)                                        0.06       0.15 f
  U6377/ZN (INV_X16)                                      0.03       0.18 r
  U8287/ZN (INV_X16)                                      0.03       0.21 f
  U8329/ZN (INV_X16)                                      0.03       0.24 r
  U12287/Z (MUX2_X2)                                      0.13       0.37 f
  U12288/Z (MUX2_X2)                                      0.11       0.48 f
  U12289/Z (MUX2_X2)                                      0.11       0.60 f
  U12290/Z (MUX2_X2)                                      0.11       0.71 f
  U12291/Z (MUX2_X2)                                      0.13       0.84 f
  U12292/ZN (NAND2_X2)                                    0.04       0.87 r
  U9005/ZN (NAND3_X2)                                     0.04       0.91 f
  U9003/ZN (XNOR2_X2)                                     0.07       0.98 f
  U5101/ZN (XNOR2_X1)                                     0.09       1.08 r
  U12297/ZN (OAI21_X4)                                    0.03       1.11 f
  U6245/ZN (INV_X4)                                       0.02       1.13 r
  U12335/ZN (OAI21_X4)                                    0.02       1.15 f
  U12340/ZN (AOI21_X4)                                    0.03       1.19 r
  U5272/ZN (NAND2_X4)                                     0.02       1.20 f
  U10840/ZN (NAND3_X2)                                    0.03       1.23 r
  U12429/ZN (INV_X4)                                      0.01       1.25 f
  U12470/ZN (OAI21_X4)                                    0.04       1.28 r
  U10718/ZN (NAND2_X4)                                    0.02       1.30 f
  U8331/ZN (NAND2_X1)                                     0.05       1.35 r
  U12471/ZN (INV_X4)                                      0.02       1.37 f
  U12772/ZN (OAI211_X2)                                   0.05       1.42 r
  U12773/ZN (XNOR2_X2)                                    0.07       1.49 r
  U15132/ZN (INV_X4)                                      0.01       1.50 f
  U5221/ZN (AOI222_X1)                                    0.10       1.60 r
  U15136/ZN (NAND4_X2)                                    0.03       1.63 f
  aluBoi/aluReg[63]/regBoi/curData_reg/D (DFFR_X2)        0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[63]/regBoi/curData_reg/CK (DFFR_X2)       0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.70


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[44]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U8371/Z (BUF_X4)                                        0.07       0.16 f
  U10610/ZN (INV_X16)                                     0.05       0.21 r
  U8283/Z (MUX2_X2)                                       0.13       0.34 f
  U8280/Z (MUX2_X1)                                       0.11       0.46 f
  U8284/Z (MUX2_X1)                                       0.11       0.57 f
  U8281/Z (MUX2_X1)                                       0.11       0.68 f
  U12055/Z (MUX2_X2)                                      0.13       0.81 f
  U12056/ZN (NAND2_X2)                                    0.03       0.85 r
  U6485/ZN (NAND3_X1)                                     0.04       0.89 f
  U6484/ZN (INV_X8)                                       0.04       0.93 r
  U11005/ZN (INV_X32)                                     0.02       0.95 f
  aluBoi/aluBoi/shft/SRL/srl_16/SH[0] (pp_DW_rash_5)      0.00       0.95 f
  aluBoi/aluBoi/shft/SRL/srl_16/U7/ZN (INV_X16)           0.01       0.96 r
  aluBoi/aluBoi/shft/SRL/srl_16/U28/ZN (NOR2_X4)          0.02       0.99 f
  aluBoi/aluBoi/shft/SRL/srl_16/U5/ZN (INV_X8)            0.02       1.01 r
  aluBoi/aluBoi/shft/SRL/srl_16/U8/ZN (INV_X4)            0.02       1.03 f
  aluBoi/aluBoi/shft/SRL/srl_16/U206/ZN (AOI22_X1)        0.06       1.09 r
  aluBoi/aluBoi/shft/SRL/srl_16/U205/ZN (OAI221_X1)       0.08       1.17 f
  aluBoi/aluBoi/shft/SRL/srl_16/U204/ZN (AOI22_X1)        0.12       1.29 r
  aluBoi/aluBoi/shft/SRL/srl_16/U52/ZN (INV_X4)           0.01       1.30 f
  aluBoi/aluBoi/shft/SRL/srl_16/U203/ZN (AOI221_X1)       0.13       1.43 r
  aluBoi/aluBoi/shft/SRL/srl_16/U194/ZN (OAI221_X1)       0.05       1.48 f
  aluBoi/aluBoi/shft/SRL/srl_16/B[0] (pp_DW_rash_5)       0.00       1.48 f
  U13276/ZN (NAND2_X2)                                    0.04       1.52 r
  U13281/ZN (NAND3_X2)                                    0.02       1.54 f
  U15280/ZN (AOI22_X2)                                    0.05       1.59 r
  U15281/ZN (NAND4_X2)                                    0.03       1.63 f
  aluBoi/aluReg[44]/regBoi/curData_reg/D (DFFR_X2)        0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[44]/regBoi/curData_reg/CK (DFFR_X2)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.69


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[52]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U5267/Z (BUF_X4)                                        0.08       0.17 f
  U5266/ZN (INV_X32)                                      0.04       0.21 r
  U11962/Z (MUX2_X2)                                      0.13       0.34 f
  U11963/Z (MUX2_X2)                                      0.11       0.45 f
  U11964/Z (MUX2_X2)                                      0.11       0.57 f
  U11965/Z (MUX2_X2)                                      0.11       0.68 f
  U11966/Z (MUX2_X2)                                      0.13       0.81 f
  U11967/ZN (NAND2_X2)                                    0.03       0.84 r
  U6309/ZN (NAND3_X1)                                     0.04       0.88 f
  U6308/ZN (INV_X8)                                       0.04       0.92 r
  U11006/ZN (INV_X32)                                     0.02       0.94 f
  aluBoi/aluBoi/shft/SRL/srl_16/SH[3] (pp_DW_rash_5)      0.00       0.94 f
  aluBoi/aluBoi/shft/SRL/srl_16/U31/ZN (NOR2_X1)          0.27       1.21 r
  aluBoi/aluBoi/shft/SRL/srl_16/U93/ZN (INV_X4)           0.02       1.23 f
  aluBoi/aluBoi/shft/SRL/srl_16/U43/ZN (NOR2_X4)          0.10       1.33 r
  aluBoi/aluBoi/shft/SRL/srl_16/U40/ZN (INV_X8)           0.02       1.35 f
  aluBoi/aluBoi/shft/SRL/srl_16/U96/ZN (OAI221_X1)        0.11       1.46 r
  aluBoi/aluBoi/shft/SRL/srl_16/B[8] (pp_DW_rash_5)       0.00       1.46 r
  U13249/ZN (NAND2_X2)                                    0.02       1.49 f
  U13251/ZN (NAND3_X2)                                    0.05       1.53 r
  U15074/ZN (AOI22_X2)                                    0.03       1.56 f
  U15075/ZN (NAND4_X2)                                    0.07       1.63 r
  aluBoi/aluReg[52]/regBoi/curData_reg/D (DFFR_X2)        0.00       1.63 r
  data arrival time                                                  1.63

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[52]/regBoi/curData_reg/CK (DFFR_X2)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.69


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[47]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U8371/Z (BUF_X4)                                        0.07       0.16 f
  U10610/ZN (INV_X16)                                     0.05       0.21 r
  U8283/Z (MUX2_X2)                                       0.13       0.34 f
  U8280/Z (MUX2_X1)                                       0.11       0.46 f
  U8284/Z (MUX2_X1)                                       0.11       0.57 f
  U8281/Z (MUX2_X1)                                       0.11       0.68 f
  U12055/Z (MUX2_X2)                                      0.13       0.81 f
  U12056/ZN (NAND2_X2)                                    0.03       0.85 r
  U6485/ZN (NAND3_X1)                                     0.04       0.89 f
  U6484/ZN (INV_X8)                                       0.04       0.93 r
  U11005/ZN (INV_X32)                                     0.02       0.95 f
  aluBoi/aluBoi/shft/SRL/srl_16/SH[0] (pp_DW_rash_5)      0.00       0.95 f
  aluBoi/aluBoi/shft/SRL/srl_16/U7/ZN (INV_X16)           0.01       0.96 r
  aluBoi/aluBoi/shft/SRL/srl_16/U28/ZN (NOR2_X4)          0.02       0.99 f
  aluBoi/aluBoi/shft/SRL/srl_16/U173/ZN (AOI22_X1)        0.08       1.06 r
  aluBoi/aluBoi/shft/SRL/srl_16/U27/ZN (OAI221_X2)        0.06       1.12 f
  aluBoi/aluBoi/shft/SRL/srl_16/U26/Z (MUX2_X2)           0.13       1.25 f
  aluBoi/aluBoi/shft/SRL/srl_16/U145/ZN (AOI222_X1)       0.16       1.41 r
  aluBoi/aluBoi/shft/SRL/srl_16/U106/ZN (OAI221_X1)       0.06       1.47 f
  aluBoi/aluBoi/shft/SRL/srl_16/B[3] (pp_DW_rash_5)       0.00       1.47 f
  U13166/ZN (NAND2_X2)                                    0.04       1.50 r
  U13171/ZN (NAND3_X2)                                    0.03       1.53 f
  U15254/ZN (AOI22_X2)                                    0.06       1.59 r
  U15255/ZN (NAND4_X2)                                    0.03       1.62 f
  aluBoi/aluReg[47]/regBoi/curData_reg/D (DFFR_X1)        0.00       1.62 f
  data arrival time                                                  1.62

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[47]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.68


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[45]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U8371/Z (BUF_X4)                                        0.07       0.16 f
  U10610/ZN (INV_X16)                                     0.05       0.21 r
  U8283/Z (MUX2_X2)                                       0.13       0.34 f
  U8280/Z (MUX2_X1)                                       0.11       0.46 f
  U8284/Z (MUX2_X1)                                       0.11       0.57 f
  U8281/Z (MUX2_X1)                                       0.11       0.68 f
  U12055/Z (MUX2_X2)                                      0.13       0.81 f
  U12056/ZN (NAND2_X2)                                    0.03       0.85 r
  U6485/ZN (NAND3_X1)                                     0.04       0.89 f
  U6484/ZN (INV_X8)                                       0.04       0.93 r
  U11005/ZN (INV_X32)                                     0.02       0.95 f
  aluBoi/aluBoi/shft/SRA/sra_25/SH[0] (pp_DW_rash_4)      0.00       0.95 f
  aluBoi/aluBoi/shft/SRA/sra_25/U19/ZN (INV_X4)           0.02       0.97 r
  aluBoi/aluBoi/shft/SRA/sra_25/U218/ZN (NOR2_X1)         0.02       0.99 f
  aluBoi/aluBoi/shft/SRA/sra_25/U16/ZN (INV_X4)           0.03       1.02 r
  aluBoi/aluBoi/shft/SRA/sra_25/U8/ZN (INV_X4)            0.03       1.04 f
  aluBoi/aluBoi/shft/SRA/sra_25/U156/ZN (AOI22_X1)        0.07       1.11 r
  aluBoi/aluBoi/shft/SRA/sra_25/U155/ZN (OAI221_X1)       0.08       1.19 f
  aluBoi/aluBoi/shft/SRA/sra_25/U146/ZN (AOI22_X1)        0.12       1.31 r
  aluBoi/aluBoi/shft/SRA/sra_25/U48/ZN (INV_X4)           0.01       1.32 f
  aluBoi/aluBoi/shft/SRA/sra_25/U145/ZN (AOI221_X1)       0.13       1.45 r
  aluBoi/aluBoi/shft/SRA/sra_25/U129/ZN (OAI221_X1)       0.07       1.52 f
  aluBoi/aluBoi/shft/SRA/sra_25/B[1] (pp_DW_rash_4)       0.00       1.52 f
  U6140/ZN (AOI211_X2)                                    0.06       1.58 r
  U15271/ZN (NAND4_X2)                                    0.03       1.61 f
  aluBoi/aluReg[45]/regBoi/curData_reg/D (DFFR_X2)        0.00       1.61 f
  data arrival time                                                  1.61

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[45]/regBoi/curData_reg/CK (DFFR_X2)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[46]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U8371/Z (BUF_X4)                                        0.07       0.16 f
  U10610/ZN (INV_X16)                                     0.05       0.21 r
  U8283/Z (MUX2_X2)                                       0.13       0.34 f
  U8280/Z (MUX2_X1)                                       0.11       0.46 f
  U8284/Z (MUX2_X1)                                       0.11       0.57 f
  U8281/Z (MUX2_X1)                                       0.11       0.68 f
  U12055/Z (MUX2_X2)                                      0.13       0.81 f
  U12056/ZN (NAND2_X2)                                    0.03       0.85 r
  U6485/ZN (NAND3_X1)                                     0.04       0.89 f
  U6484/ZN (INV_X8)                                       0.04       0.93 r
  U11005/ZN (INV_X32)                                     0.02       0.95 f
  aluBoi/aluBoi/shft/SRA/sra_25/SH[0] (pp_DW_rash_4)      0.00       0.95 f
  aluBoi/aluBoi/shft/SRA/sra_25/U19/ZN (INV_X4)           0.02       0.97 r
  aluBoi/aluBoi/shft/SRA/sra_25/U218/ZN (NOR2_X1)         0.02       0.99 f
  aluBoi/aluBoi/shft/SRA/sra_25/U16/ZN (INV_X4)           0.03       1.02 r
  aluBoi/aluBoi/shft/SRA/sra_25/U17/ZN (INV_X4)           0.04       1.05 f
  aluBoi/aluBoi/shft/SRA/sra_25/U192/ZN (AOI22_X1)        0.08       1.13 r
  aluBoi/aluBoi/shft/SRA/sra_25/U23/ZN (OAI221_X2)        0.06       1.20 f
  aluBoi/aluBoi/shft/SRA/sra_25/U143/ZN (AOI22_X1)        0.11       1.31 r
  aluBoi/aluBoi/shft/SRA/sra_25/U44/ZN (INV_X4)           0.01       1.32 f
  aluBoi/aluBoi/shft/SRA/sra_25/U142/ZN (AOI221_X1)       0.13       1.44 r
  aluBoi/aluBoi/shft/SRA/sra_25/U105/ZN (OAI221_X1)       0.07       1.52 f
  aluBoi/aluBoi/shft/SRA/sra_25/B[2] (pp_DW_rash_4)       0.00       1.52 f
  U6325/ZN (AOI211_X2)                                    0.06       1.58 r
  U15263/ZN (NAND4_X2)                                    0.03       1.61 f
  aluBoi/aluReg[46]/regBoi/curData_reg/D (DFFR_X1)        0.00       1.61 f
  data arrival time                                                  1.61

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[46]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[48]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U5267/Z (BUF_X4)                                        0.08       0.17 f
  U5266/ZN (INV_X32)                                      0.04       0.21 r
  U11962/Z (MUX2_X2)                                      0.13       0.34 f
  U11963/Z (MUX2_X2)                                      0.11       0.45 f
  U11964/Z (MUX2_X2)                                      0.11       0.57 f
  U11965/Z (MUX2_X2)                                      0.11       0.68 f
  U11966/Z (MUX2_X2)                                      0.13       0.81 f
  U11967/ZN (NAND2_X2)                                    0.03       0.84 r
  U6309/ZN (NAND3_X1)                                     0.04       0.88 f
  U6308/ZN (INV_X8)                                       0.04       0.92 r
  U11006/ZN (INV_X32)                                     0.02       0.94 f
  aluBoi/aluBoi/shft/SRL/srl_16/SH[3] (pp_DW_rash_5)      0.00       0.94 f
  aluBoi/aluBoi/shft/SRL/srl_16/U31/ZN (NOR2_X1)          0.27       1.21 r
  aluBoi/aluBoi/shft/SRL/srl_16/U93/ZN (INV_X4)           0.02       1.23 f
  aluBoi/aluBoi/shft/SRL/srl_16/U43/ZN (NOR2_X4)          0.10       1.33 r
  aluBoi/aluBoi/shft/SRL/srl_16/U40/ZN (INV_X8)           0.02       1.35 f
  aluBoi/aluBoi/shft/SRL/srl_16/U104/ZN (OAI221_X1)       0.11       1.46 r
  aluBoi/aluBoi/shft/SRL/srl_16/B[4] (pp_DW_rash_5)       0.00       1.46 r
  U13245/ZN (NAND2_X2)                                    0.02       1.49 f
  U13247/ZN (NAND3_X2)                                    0.05       1.53 r
  U15067/ZN (NAND2_X2)                                    0.02       1.55 f
  U15068/ZN (NAND4_X2)                                    0.06       1.61 r
  aluBoi/aluReg[48]/regBoi/curData_reg/D (DFFR_X1)        0.00       1.61 r
  data arrival time                                                  1.61

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[48]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[59]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U7787/Z (BUF_X4)                                        0.06       0.15 f
  U6377/ZN (INV_X16)                                      0.03       0.18 r
  U8287/ZN (INV_X16)                                      0.03       0.21 f
  U8329/ZN (INV_X16)                                      0.03       0.24 r
  U12287/Z (MUX2_X2)                                      0.13       0.37 f
  U12288/Z (MUX2_X2)                                      0.11       0.48 f
  U12289/Z (MUX2_X2)                                      0.11       0.60 f
  U12290/Z (MUX2_X2)                                      0.11       0.71 f
  U12291/Z (MUX2_X2)                                      0.13       0.84 f
  U12292/ZN (NAND2_X2)                                    0.04       0.87 r
  U9005/ZN (NAND3_X2)                                     0.04       0.91 f
  U9003/ZN (XNOR2_X2)                                     0.07       0.98 f
  U5101/ZN (XNOR2_X1)                                     0.09       1.08 r
  U12297/ZN (OAI21_X4)                                    0.03       1.11 f
  U6245/ZN (INV_X4)                                       0.02       1.13 r
  U12335/ZN (OAI21_X4)                                    0.02       1.15 f
  U12340/ZN (AOI21_X4)                                    0.03       1.19 r
  U5272/ZN (NAND2_X4)                                     0.02       1.20 f
  U10840/ZN (NAND3_X2)                                    0.03       1.23 r
  U12429/ZN (INV_X4)                                      0.01       1.25 f
  U12470/ZN (OAI21_X4)                                    0.04       1.28 r
  U10718/ZN (NAND2_X4)                                    0.02       1.30 f
  U8331/ZN (NAND2_X1)                                     0.05       1.35 r
  U12471/ZN (INV_X4)                                      0.02       1.37 f
  U6243/ZN (OAI21_X2)                                     0.06       1.43 r
  U13143/ZN (XNOR2_X2)                                    0.08       1.52 r
  U15010/ZN (NOR2_X4)                                     0.02       1.54 f
  U15011/ZN (NOR3_X4)                                     0.05       1.59 r
  U6569/ZN (NAND3_X2)                                     0.02       1.61 f
  aluBoi/aluReg[59]/regBoi/curData_reg/D (DFFR_X2)        0.00       1.61 f
  data arrival time                                                  1.61

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[59]/regBoi/curData_reg/CK (DFFR_X2)       0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: idBoi/reggal[76]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/aluReg[64]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[76]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[76]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U8371/Z (BUF_X4)                                        0.07       0.16 f
  U10610/ZN (INV_X16)                                     0.05       0.21 r
  U8283/Z (MUX2_X2)                                       0.13       0.34 f
  U8280/Z (MUX2_X1)                                       0.11       0.46 f
  U8284/Z (MUX2_X1)                                       0.11       0.57 f
  U8281/Z (MUX2_X1)                                       0.11       0.68 f
  U12055/Z (MUX2_X2)                                      0.13       0.81 f
  U12056/ZN (NAND2_X2)                                    0.03       0.85 r
  U6485/ZN (NAND3_X1)                                     0.04       0.89 f
  U6484/ZN (INV_X8)                                       0.04       0.93 r
  U11005/ZN (INV_X32)                                     0.02       0.95 f
  aluBoi/aluBoi/shft/SLL/sll_7/SH[0] (pp_DW01_ash_0)      0.00       0.95 f
  aluBoi/aluBoi/shft/SLL/sll_7/U20/ZN (INV_X16)           0.02       0.96 r
  aluBoi/aluBoi/shft/SLL/sll_7/U3/ZN (INV_X16)            0.01       0.98 f
  aluBoi/aluBoi/shft/SLL/sll_7/M1_0_14/Z (MUX2_X2)        0.07       1.05 f
  aluBoi/aluBoi/shft/SLL/sll_7/M1_1_16/Z (MUX2_X2)        0.12       1.17 f
  aluBoi/aluBoi/shft/SLL/sll_7/M1_2_20/Z (MUX2_X2)        0.12       1.30 f
  aluBoi/aluBoi/shft/SLL/sll_7/M1_3_20/Z (MUX2_X2)        0.10       1.40 f
  aluBoi/aluBoi/shft/SLL/sll_7/M1_4_20/Z (MUX2_X2)        0.10       1.50 f
  aluBoi/aluBoi/shft/SLL/sll_7/B[20] (pp_DW01_ash_0)      0.00       1.50 f
  U15167/ZN (AOI22_X2)                                    0.07       1.56 r
  U15168/ZN (NAND4_X2)                                    0.03       1.60 f
  aluBoi/aluReg[64]/regBoi/curData_reg/D (DFFR_X1)        0.00       1.60 f
  data arrival time                                                  1.60

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/aluReg[64]/regBoi/curData_reg/CK (DFFR_X1)       0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.66


  Startpoint: regBoiz/regfile_reg[3][29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/multBoi/runProd_reg[38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regBoiz/regfile_reg[3][29]/CK (DFFR_X1)                 0.00 #     0.00 r
  regBoiz/regfile_reg[3][29]/Q (DFFR_X1)                  0.20       0.20 f
  U11814/Z (MUX2_X2)                                      0.10       0.29 f
  U11815/Z (MUX2_X2)                                      0.12       0.42 f
  U10422/ZN (OAI21_X2)                                    0.05       0.47 r
  U10358/ZN (OAI211_X4)                                   0.03       0.50 f
  U10530/ZN (INV_X8)                                      0.02       0.52 r
  U10630/ZN (NAND2_X4)                                    0.02       0.54 f
  U5190/ZN (NAND2_X2)                                     0.03       0.57 r
  U9568/ZN (INV_X4)                                       0.01       0.58 f
  U13796/ZN (AOI21_X4)                                    0.05       0.64 r
  U13797/ZN (AOI21_X4)                                    0.02       0.66 f
  U13800/ZN (XNOR2_X2)                                    0.06       0.72 f
  U8700/ZN (NAND2_X1)                                     0.05       0.78 r
  U8701/ZN (NAND3_X2)                                     0.04       0.82 f
  U8600/ZN (NAND2_X4)                                     0.03       0.85 r
  U8601/ZN (XNOR2_X2)                                     0.07       0.92 r
  U8683/ZN (NOR2_X2)                                      0.03       0.94 f
  U8199/ZN (OAI22_X4)                                     0.07       1.01 r
  U8198/ZN (INV_X4)                                       0.01       1.02 f
  U13867/ZN (XNOR2_X2)                                    0.06       1.08 f
  U13868/ZN (NAND3_X4)                                    0.03       1.11 r
  U13869/ZN (NAND3_X4)                                    0.03       1.14 f
  U5480/ZN (INV_X8)                                       0.02       1.16 r
  U13870/ZN (AOI21_X4)                                    0.02       1.18 f
  U9096/ZN (AOI21_X4)                                     0.05       1.23 r
  U9177/ZN (XNOR2_X2)                                     0.07       1.30 r
  U9178/ZN (INV_X4)                                       0.01       1.32 f
  U13896/ZN (XNOR2_X2)                                    0.06       1.38 f
  U14007/ZN (AOI21_X4)                                    0.06       1.44 r
  U14012/ZN (OAI21_X4)                                    0.03       1.46 f
  U14013/ZN (NAND2_X2)                                    0.04       1.50 r
  U5234/ZN (NAND2_X4)                                     0.02       1.52 f
  U5233/ZN (OAI211_X1)                                    0.07       1.59 r
  U14561/ZN (INV_X4)                                      0.01       1.60 f
  aluBoi/multBoi/runProd_reg[38]/D (DFF_X2)               0.00       1.60 f
  data arrival time                                                  1.60

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/multBoi/runProd_reg[38]/CK (DFF_X2)              0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.64


  Startpoint: regBoiz/regfile_reg[3][29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/multBoi/runProd_reg[37]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regBoiz/regfile_reg[3][29]/CK (DFFR_X1)                 0.00 #     0.00 r
  regBoiz/regfile_reg[3][29]/Q (DFFR_X1)                  0.20       0.20 f
  U11814/Z (MUX2_X2)                                      0.10       0.29 f
  U11815/Z (MUX2_X2)                                      0.12       0.42 f
  U10422/ZN (OAI21_X2)                                    0.05       0.47 r
  U10358/ZN (OAI211_X4)                                   0.03       0.50 f
  U10530/ZN (INV_X8)                                      0.02       0.52 r
  U10630/ZN (NAND2_X4)                                    0.02       0.54 f
  U5190/ZN (NAND2_X2)                                     0.03       0.57 r
  U9568/ZN (INV_X4)                                       0.01       0.58 f
  U13796/ZN (AOI21_X4)                                    0.05       0.64 r
  U13797/ZN (AOI21_X4)                                    0.02       0.66 f
  U13800/ZN (XNOR2_X2)                                    0.06       0.72 f
  U8700/ZN (NAND2_X1)                                     0.05       0.78 r
  U8701/ZN (NAND3_X2)                                     0.04       0.82 f
  U8697/ZN (NAND2_X2)                                     0.03       0.85 r
  U9859/ZN (XNOR2_X2)                                     0.07       0.92 r
  U8622/ZN (NAND2_X4)                                     0.03       0.95 f
  U9023/ZN (NAND2_X2)                                     0.03       0.98 r
  U9024/ZN (NAND2_X2)                                     0.02       1.00 f
  U8686/ZN (XNOR2_X2)                                     0.06       1.06 f
  U9529/ZN (INV_X4)                                       0.03       1.09 r
  U8837/ZN (XNOR2_X2)                                     0.06       1.15 r
  U8252/ZN (INV_X4)                                       0.02       1.17 f
  U9299/ZN (AOI21_X2)                                     0.06       1.23 r
  U13915/ZN (XNOR2_X2)                                    0.07       1.30 r
  U13916/ZN (XNOR2_X2)                                    0.07       1.37 r
  U13917/ZN (OAI21_X4)                                    0.03       1.40 f
  U13918/ZN (NAND2_X2)                                    0.04       1.44 r
  U13919/ZN (NAND2_X2)                                    0.02       1.46 f
  U13920/ZN (INV_X4)                                      0.03       1.49 r
  U14465/ZN (NOR2_X4)                                     0.02       1.50 f
  U14466/ZN (XNOR2_X2)                                    0.06       1.56 f
  U14467/ZN (NOR2_X4)                                     0.03       1.60 r
  aluBoi/multBoi/runProd_reg[37]/D (DFF_X1)               0.00       1.60 r
  data arrival time                                                  1.60

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/multBoi/runProd_reg[37]/CK (DFF_X1)              0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.64


  Startpoint: idBoi/reggal[1]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifBoi/pcOut_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[1]/regBoi/curData_reg/CK (DFFR_X2)         0.00 #     0.00 r
  idBoi/reggal[1]/regBoi/curData_reg/Q (DFFR_X2)          0.22       0.22 f
  U13481/ZN (NAND2_X2)                                    0.05       0.26 r
  U13482/ZN (OAI21_X4)                                    0.03       0.29 f
  U8235/ZN (AOI22_X4)                                     0.05       0.34 r
  U13484/ZN (OAI21_X4)                                    0.03       0.36 f
  U8312/ZN (AOI22_X4)                                     0.05       0.41 r
  U13488/ZN (OAI21_X4)                                    0.03       0.44 f
  U8304/ZN (AOI22_X4)                                     0.05       0.49 r
  U13492/ZN (OAI21_X4)                                    0.03       0.52 f
  U8314/ZN (AOI22_X4)                                     0.05       0.57 r
  U13496/ZN (OAI21_X4)                                    0.03       0.59 f
  U8305/ZN (AOI22_X4)                                     0.05       0.64 r
  U13500/ZN (OAI21_X4)                                    0.03       0.67 f
  U9742/ZN (AOI22_X4)                                     0.05       0.72 r
  U13504/ZN (OAI21_X4)                                    0.03       0.74 f
  U13507/ZN (NAND2_X2)                                    0.04       0.78 r
  U13509/ZN (NAND3_X2)                                    0.03       0.80 f
  U13514/ZN (NAND3_X2)                                    0.03       0.84 r
  U9739/ZN (NAND2_X4)                                     0.02       0.86 f
  U8264/ZN (AOI22_X4)                                     0.07       0.93 r
  U8340/ZN (OAI22_X4)                                     0.04       0.97 f
  U8239/ZN (AOI22_X4)                                     0.07       1.04 r
  U13515/ZN (NOR2_X4)                                     0.02       1.06 f
  U13516/ZN (NOR2_X4)                                     0.04       1.09 r
  U9744/ZN (OAI22_X4)                                     0.03       1.12 f
  U8220/ZN (INV_X8)                                       0.02       1.14 r
  U13518/ZN (NOR2_X4)                                     0.02       1.16 f
  U13519/ZN (NOR2_X4)                                     0.03       1.19 r
  U13521/ZN (NOR2_X4)                                     0.02       1.21 f
  U13522/ZN (NOR2_X4)                                     0.03       1.24 r
  U8356/ZN (INV_X4)                                       0.01       1.26 f
  U8840/ZN (AOI22_X4)                                     0.06       1.32 r
  U13524/ZN (NOR2_X4)                                     0.02       1.33 f
  U13525/ZN (NOR2_X4)                                     0.04       1.37 r
  U9743/ZN (OAI22_X4)                                     0.03       1.40 f
  U8216/ZN (INV_X8)                                       0.02       1.42 r
  U8214/ZN (INV_X1)                                       0.02       1.44 f
  U8308/ZN (XNOR2_X1)                                     0.06       1.50 f
  U13604/ZN (NAND2_X2)                                    0.04       1.54 r
  U13609/ZN (OAI211_X2)                                   0.03       1.57 f
  ifBoi/pcOut_reg[27]/D (DFFRS_X1)                        0.00       1.57 f
  data arrival time                                                  1.57

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ifBoi/pcOut_reg[27]/CK (DFFRS_X1)                       0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.62


  Startpoint: idBoi/reggal[81]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: idBoi/reggal[24]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[81]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[81]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U10872/ZN (INV_X8)                                      0.03       0.12 r
  U10945/ZN (INV_X16)                                     0.02       0.14 f
  U10174/ZN (INV_X4)                                      0.05       0.20 r
  U11144/Z (MUX2_X2)                                      0.14       0.33 f
  U11145/Z (MUX2_X2)                                      0.09       0.43 f
  U11146/Z (MUX2_X2)                                      0.11       0.54 f
  U11147/Z (MUX2_X2)                                      0.12       0.66 f
  U10539/ZN (NAND2_X2)                                    0.03       0.68 r
  U10540/ZN (NAND2_X2)                                    0.02       0.71 f
  U10937/ZN (NAND2_X4)                                    0.03       0.74 r
  U8740/ZN (NAND2_X2)                                     0.02       0.76 f
  U13351/ZN (NOR3_X4)                                     0.04       0.80 r
  U9822/ZN (NAND3_X2)                                     0.03       0.83 f
  U9821/ZN (INV_X4)                                       0.02       0.85 r
  U6093/ZN (NAND2_X4)                                     0.02       0.87 f
  U6094/ZN (INV_X8)                                       0.02       0.88 r
  U10957/ZN (NAND2_X4)                                    0.02       0.90 f
  U13381/ZN (NOR2_X4)                                     0.03       0.93 r
  U6038/ZN (INV_X4)                                       0.01       0.95 f
  U6095/ZN (NAND3_X4)                                     0.02       0.97 r
  U6037/ZN (INV_X8)                                       0.01       0.98 f
  U6036/Z (BUF_X32)                                       0.16       1.14 f
  U6084/ZN (NAND2_X1)                                     0.16       1.30 r
  U5335/ZN (INV_X8)                                       0.02       1.31 f
  U6296/ZN (INV_X16)                                      0.05       1.36 r
  U10997/ZN (INV_X32)                                     0.02       1.38 f
  U14992/ZN (NAND2_X2)                                    0.04       1.43 r
  U15293/ZN (INV_X4)                                      0.02       1.45 f
  U15294/ZN (NAND4_X2)                                    0.06       1.50 r
  U15296/ZN (OAI211_X2)                                   0.04       1.54 f
  idBoi/reggal[24]/regBoi/curData_reg/D (DFFR_X1)         0.00       1.54 f
  data arrival time                                                  1.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[24]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.61


  Startpoint: ifBoi/pcOut_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifBoi/reglol[95]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/pcOut_reg[7]/CK (DFFRS_X2)                        0.00 #     0.00 r
  ifBoi/pcOut_reg[7]/Q (DFFRS_X2)                         0.18       0.18 f
  U10132/ZN (NAND4_X4)                                    0.06       0.25 r
  U13533/ZN (INV_X4)                                      0.02       0.27 f
  U13534/ZN (NAND2_X2)                                    0.03       0.30 r
  U13535/ZN (INV_X4)                                      0.01       0.31 f
  U13537/ZN (NAND2_X2)                                    0.04       0.35 r
  U13538/ZN (INV_X4)                                      0.01       0.36 f
  U13539/ZN (NAND2_X2)                                    0.03       0.39 r
  U13540/ZN (INV_X4)                                      0.02       0.41 f
  U13541/ZN (NAND2_X2)                                    0.04       0.45 r
  U13542/ZN (INV_X4)                                      0.02       0.47 f
  U8196/ZN (NAND2_X4)                                     0.04       0.51 r
  U8194/ZN (INV_X8)                                       0.01       0.52 f
  U8228/ZN (NAND2_X4)                                     0.04       0.56 r
  U8226/ZN (INV_X8)                                       0.01       0.57 f
  U8246/ZN (NAND2_X4)                                     0.03       0.61 r
  U13543/ZN (INV_X4)                                      0.01       0.62 f
  U13544/ZN (NAND2_X2)                                    0.04       0.66 r
  U13545/ZN (INV_X4)                                      0.02       0.68 f
  U13546/ZN (NAND2_X2)                                    0.04       0.73 r
  U13547/ZN (INV_X4)                                      0.02       0.74 f
  U13548/ZN (NAND2_X2)                                    0.04       0.79 r
  U13549/ZN (INV_X4)                                      0.02       0.80 f
  U13550/ZN (NAND2_X2)                                    0.05       0.85 r
  U13551/ZN (INV_X4)                                      0.02       0.87 f
  U8218/ZN (NAND2_X4)                                     0.03       0.91 r
  U13552/ZN (INV_X4)                                      0.02       0.92 f
  U13553/ZN (NAND2_X2)                                    0.04       0.97 r
  U13554/ZN (INV_X4)                                      0.02       0.99 f
  U8166/ZN (NAND2_X4)                                     0.03       1.02 r
  U13555/ZN (INV_X4)                                      0.02       1.04 f
  U13556/ZN (NAND2_X2)                                    0.05       1.09 r
  U13557/ZN (INV_X4)                                      0.02       1.10 f
  U8185/ZN (NAND2_X4)                                     0.04       1.14 r
  U13558/ZN (NOR2_X4)                                     0.02       1.16 f
  U8763/ZN (NAND2_X4)                                     0.05       1.21 r
  U8761/ZN (NOR2_X4)                                      0.03       1.24 f
  U13559/ZN (NAND2_X2)                                    0.05       1.29 r
  U13560/ZN (INV_X4)                                      0.02       1.31 f
  U8274/ZN (NAND2_X4)                                     0.04       1.34 r
  U8271/ZN (INV_X8)                                       0.01       1.35 f
  U8277/ZN (NAND2_X4)                                     0.03       1.39 r
  U8275/ZN (INV_X8)                                       0.01       1.40 f
  U8307/ZN (NAND2_X4)                                     0.03       1.43 r
  U13561/ZN (INV_X4)                                      0.02       1.44 f
  U14596/ZN (XNOR2_X2)                                    0.06       1.51 f
  U14599/ZN (OAI21_X4)                                    0.04       1.55 r
  ifBoi/reglol[95]/regBoi/curData_reg/D (DFFR_X1)         0.00       1.55 r
  data arrival time                                                  1.55

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ifBoi/reglol[95]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: ifBoi/reglol[65]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifBoi/pcOut_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/reglol[65]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  ifBoi/reglol[65]/regBoi/curData_reg/Q (DFFR_X2)         0.20       0.20 f
  U13404/ZN (XNOR2_X2)                                    0.07       0.27 f
  U5205/ZN (OAI21_X2)                                     0.06       0.33 r
  U9123/ZN (AOI22_X4)                                     0.04       0.37 f
  U13407/ZN (OAI21_X4)                                    0.05       0.43 r
  U8251/ZN (AOI22_X4)                                     0.03       0.45 f
  U8250/ZN (OAI21_X4)                                     0.05       0.50 r
  U8343/ZN (AOI22_X4)                                     0.02       0.53 f
  U13414/ZN (OAI21_X4)                                    0.05       0.58 r
  U8222/ZN (AOI22_X4)                                     0.03       0.61 f
  U8221/ZN (OAI21_X4)                                     0.05       0.66 r
  U8321/ZN (AOI22_X4)                                     0.02       0.68 f
  U13421/ZN (OAI21_X4)                                    0.06       0.74 r
  U8353/ZN (AOI22_X4)                                     0.02       0.76 f
  U13425/ZN (OAI21_X4)                                    0.06       0.83 r
  U8310/ZN (AOI22_X4)                                     0.02       0.85 f
  U13429/ZN (OAI21_X4)                                    0.06       0.91 r
  U8237/ZN (AOI22_X4)                                     0.02       0.94 f
  U8236/ZN (OAI21_X4)                                     0.05       0.99 r
  U8230/ZN (AOI22_X4)                                     0.03       1.02 f
  U8229/ZN (OAI21_X4)                                     0.06       1.07 r
  U8296/ZN (AOI22_X4)                                     0.02       1.10 f
  U13439/ZN (OAI21_X4)                                    0.06       1.15 r
  U8262/ZN (AOI22_X4)                                     0.02       1.18 f
  U13443/ZN (OAI21_X4)                                    0.05       1.23 r
  U8256/ZN (AOI22_X4)                                     0.03       1.26 f
  U8162/Z (BUF_X32)                                       0.17       1.42 f
  U8197/ZN (XNOR2_X1)                                     0.08       1.50 f
  U13623/ZN (OAI211_X2)                                   0.05       1.55 r
  ifBoi/pcOut_reg[25]/D (DFFRS_X2)                        0.00       1.55 r
  data arrival time                                                  1.55

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ifBoi/pcOut_reg[25]/CK (DFFRS_X2)                       0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: idBoi/reggal[81]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: idBoi/reggal[18]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[81]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[81]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U10872/ZN (INV_X8)                                      0.03       0.12 r
  U10945/ZN (INV_X16)                                     0.02       0.14 f
  U10174/ZN (INV_X4)                                      0.05       0.20 r
  U11144/Z (MUX2_X2)                                      0.14       0.33 f
  U11145/Z (MUX2_X2)                                      0.09       0.43 f
  U11146/Z (MUX2_X2)                                      0.11       0.54 f
  U11147/Z (MUX2_X2)                                      0.12       0.66 f
  U10539/ZN (NAND2_X2)                                    0.03       0.68 r
  U10540/ZN (NAND2_X2)                                    0.02       0.71 f
  U10937/ZN (NAND2_X4)                                    0.03       0.74 r
  U8740/ZN (NAND2_X2)                                     0.02       0.76 f
  U13351/ZN (NOR3_X4)                                     0.04       0.80 r
  U9822/ZN (NAND3_X2)                                     0.03       0.83 f
  U9821/ZN (INV_X4)                                       0.02       0.85 r
  U6093/ZN (NAND2_X4)                                     0.02       0.87 f
  U6094/ZN (INV_X8)                                       0.02       0.88 r
  U10957/ZN (NAND2_X4)                                    0.02       0.90 f
  U13381/ZN (NOR2_X4)                                     0.03       0.93 r
  U6038/ZN (INV_X4)                                       0.01       0.95 f
  U6095/ZN (NAND3_X4)                                     0.02       0.97 r
  U6037/ZN (INV_X8)                                       0.01       0.98 f
  U6036/Z (BUF_X32)                                       0.16       1.14 f
  U6084/ZN (NAND2_X1)                                     0.16       1.30 r
  U5335/ZN (INV_X8)                                       0.02       1.31 f
  U6296/ZN (INV_X16)                                      0.05       1.36 r
  U10997/ZN (INV_X32)                                     0.02       1.38 f
  U15287/ZN (NAND2_X2)                                    0.06       1.45 r
  U6558/ZN (NOR2_X2)                                      0.03       1.48 f
  U15322/ZN (NAND2_X2)                                    0.03       1.50 r
  U15324/ZN (OAI211_X2)                                   0.03       1.54 f
  idBoi/reggal[18]/regBoi/curData_reg/D (DFFR_X1)         0.00       1.54 f
  data arrival time                                                  1.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[18]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: idBoi/reggal[81]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifBoi/pcOut_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[81]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[81]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U10872/ZN (INV_X8)                                      0.03       0.12 r
  U10945/ZN (INV_X16)                                     0.02       0.14 f
  U10174/ZN (INV_X4)                                      0.05       0.20 r
  U11144/Z (MUX2_X2)                                      0.14       0.33 f
  U11145/Z (MUX2_X2)                                      0.09       0.43 f
  U11146/Z (MUX2_X2)                                      0.11       0.54 f
  U11147/Z (MUX2_X2)                                      0.12       0.66 f
  U10539/ZN (NAND2_X2)                                    0.03       0.68 r
  U10540/ZN (NAND2_X2)                                    0.02       0.71 f
  U10937/ZN (NAND2_X4)                                    0.03       0.74 r
  U8740/ZN (NAND2_X2)                                     0.02       0.76 f
  U13351/ZN (NOR3_X4)                                     0.04       0.80 r
  U9822/ZN (NAND3_X2)                                     0.03       0.83 f
  U9821/ZN (INV_X4)                                       0.02       0.85 r
  U6093/ZN (NAND2_X4)                                     0.02       0.87 f
  U6094/ZN (INV_X8)                                       0.02       0.88 r
  U10957/ZN (NAND2_X4)                                    0.02       0.90 f
  U13381/ZN (NOR2_X4)                                     0.03       0.93 r
  U6038/ZN (INV_X4)                                       0.01       0.95 f
  U6095/ZN (NAND3_X4)                                     0.02       0.97 r
  U6037/ZN (INV_X8)                                       0.01       0.98 f
  U6036/Z (BUF_X32)                                       0.16       1.14 f
  U5336/ZN (NAND2_X2)                                     0.09       1.22 r
  U5337/ZN (INV_X8)                                       0.03       1.25 f
  U7851/ZN (INV_X4)                                       0.03       1.28 r
  U7852/ZN (INV_X8)                                       0.02       1.30 f
  U10129/ZN (NAND2_X1)                                    0.04       1.34 r
  U13632/ZN (NAND2_X2)                                    0.02       1.35 f
  U13633/Z (MUX2_X2)                                      0.12       1.48 f
  U13634/ZN (NOR2_X4)                                     0.04       1.51 r
  U13635/ZN (OAI221_X2)                                   0.03       1.55 f
  ifBoi/pcOut_reg[23]/D (DFFRS_X2)                        0.00       1.55 f
  data arrival time                                                  1.55

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ifBoi/pcOut_reg[23]/CK (DFFRS_X2)                       0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: idBoi/reggal[81]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: idBoi/reggal[22]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[81]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[81]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U10872/ZN (INV_X8)                                      0.03       0.12 r
  U10945/ZN (INV_X16)                                     0.02       0.14 f
  U10174/ZN (INV_X4)                                      0.05       0.20 r
  U11144/Z (MUX2_X2)                                      0.14       0.33 f
  U11145/Z (MUX2_X2)                                      0.09       0.43 f
  U11146/Z (MUX2_X2)                                      0.11       0.54 f
  U11147/Z (MUX2_X2)                                      0.12       0.66 f
  U10539/ZN (NAND2_X2)                                    0.03       0.68 r
  U10540/ZN (NAND2_X2)                                    0.02       0.71 f
  U10937/ZN (NAND2_X4)                                    0.03       0.74 r
  U8740/ZN (NAND2_X2)                                     0.02       0.76 f
  U13351/ZN (NOR3_X4)                                     0.04       0.80 r
  U9822/ZN (NAND3_X2)                                     0.03       0.83 f
  U9821/ZN (INV_X4)                                       0.02       0.85 r
  U6093/ZN (NAND2_X4)                                     0.02       0.87 f
  U6094/ZN (INV_X8)                                       0.02       0.88 r
  U10957/ZN (NAND2_X4)                                    0.02       0.90 f
  U13381/ZN (NOR2_X4)                                     0.03       0.93 r
  U6038/ZN (INV_X4)                                       0.01       0.95 f
  U6095/ZN (NAND3_X4)                                     0.02       0.97 r
  U6037/ZN (INV_X8)                                       0.01       0.98 f
  U6036/Z (BUF_X32)                                       0.16       1.14 f
  U6084/ZN (NAND2_X1)                                     0.16       1.30 r
  U5335/ZN (INV_X8)                                       0.02       1.31 f
  U6296/ZN (INV_X16)                                      0.05       1.36 r
  U10997/ZN (INV_X32)                                     0.02       1.38 f
  U14992/ZN (NAND2_X2)                                    0.04       1.43 r
  U15293/ZN (INV_X4)                                      0.02       1.45 f
  U15294/ZN (NAND4_X2)                                    0.06       1.50 r
  U15305/ZN (NAND4_X2)                                    0.03       1.54 f
  idBoi/reggal[22]/regBoi/curData_reg/D (DFFR_X1)         0.00       1.54 f
  data arrival time                                                  1.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[22]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: idBoi/reggal[81]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifBoi/pcOut_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[81]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[81]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U10872/ZN (INV_X8)                                      0.03       0.12 r
  U10945/ZN (INV_X16)                                     0.02       0.14 f
  U10174/ZN (INV_X4)                                      0.05       0.20 r
  U11144/Z (MUX2_X2)                                      0.14       0.33 f
  U11145/Z (MUX2_X2)                                      0.09       0.43 f
  U11146/Z (MUX2_X2)                                      0.11       0.54 f
  U11147/Z (MUX2_X2)                                      0.12       0.66 f
  U10539/ZN (NAND2_X2)                                    0.03       0.68 r
  U10540/ZN (NAND2_X2)                                    0.02       0.71 f
  U10937/ZN (NAND2_X4)                                    0.03       0.74 r
  U8740/ZN (NAND2_X2)                                     0.02       0.76 f
  U13351/ZN (NOR3_X4)                                     0.04       0.80 r
  U9822/ZN (NAND3_X2)                                     0.03       0.83 f
  U9821/ZN (INV_X4)                                       0.02       0.85 r
  U6093/ZN (NAND2_X4)                                     0.02       0.87 f
  U6094/ZN (INV_X8)                                       0.02       0.88 r
  U10957/ZN (NAND2_X4)                                    0.02       0.90 f
  U13381/ZN (NOR2_X4)                                     0.03       0.93 r
  U6038/ZN (INV_X4)                                       0.01       0.95 f
  U6095/ZN (NAND3_X4)                                     0.02       0.97 r
  U6037/ZN (INV_X8)                                       0.01       0.98 f
  U6036/Z (BUF_X32)                                       0.16       1.14 f
  U5336/ZN (NAND2_X2)                                     0.09       1.22 r
  U5337/ZN (INV_X8)                                       0.03       1.25 f
  U9824/ZN (NAND3_X2)                                     0.05       1.30 r
  U9826/ZN (INV_X4)                                       0.02       1.32 f
  U8038/ZN (INV_X16)                                      0.02       1.35 r
  U6299/ZN (NOR2_X1)                                      0.02       1.37 f
  U13615/Z (MUX2_X2)                                      0.09       1.47 f
  U6570/ZN (NOR2_X2)                                      0.04       1.51 r
  U13616/ZN (OAI221_X2)                                   0.04       1.54 f
  ifBoi/pcOut_reg[26]/D (DFFRS_X1)                        0.00       1.54 f
  data arrival time                                                  1.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ifBoi/pcOut_reg[26]/CK (DFFRS_X1)                       0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: idBoi/reggal[81]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: idBoi/reggal[30]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[81]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[81]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U10872/ZN (INV_X8)                                      0.03       0.12 r
  U10945/ZN (INV_X16)                                     0.02       0.14 f
  U10174/ZN (INV_X4)                                      0.05       0.20 r
  U11144/Z (MUX2_X2)                                      0.14       0.33 f
  U11145/Z (MUX2_X2)                                      0.09       0.43 f
  U11146/Z (MUX2_X2)                                      0.11       0.54 f
  U11147/Z (MUX2_X2)                                      0.12       0.66 f
  U10539/ZN (NAND2_X2)                                    0.03       0.68 r
  U10540/ZN (NAND2_X2)                                    0.02       0.71 f
  U10937/ZN (NAND2_X4)                                    0.03       0.74 r
  U8740/ZN (NAND2_X2)                                     0.02       0.76 f
  U13351/ZN (NOR3_X4)                                     0.04       0.80 r
  U9822/ZN (NAND3_X2)                                     0.03       0.83 f
  U9821/ZN (INV_X4)                                       0.02       0.85 r
  U6093/ZN (NAND2_X4)                                     0.02       0.87 f
  U6094/ZN (INV_X8)                                       0.02       0.88 r
  U10957/ZN (NAND2_X4)                                    0.02       0.90 f
  U13381/ZN (NOR2_X4)                                     0.03       0.93 r
  U6038/ZN (INV_X4)                                       0.01       0.95 f
  U6095/ZN (NAND3_X4)                                     0.02       0.97 r
  U6037/ZN (INV_X8)                                       0.01       0.98 f
  U6036/Z (BUF_X32)                                       0.16       1.14 f
  U6084/ZN (NAND2_X1)                                     0.16       1.30 r
  U5335/ZN (INV_X8)                                       0.02       1.31 f
  U6296/ZN (INV_X16)                                      0.05       1.36 r
  U10997/ZN (INV_X32)                                     0.02       1.38 f
  U15287/ZN (NAND2_X2)                                    0.06       1.45 r
  U15416/ZN (NOR2_X4)                                     0.02       1.47 f
  U15516/ZN (NAND4_X2)                                    0.05       1.52 r
  U15518/ZN (NAND2_X2)                                    0.02       1.54 f
  idBoi/reggal[30]/regBoi/curData_reg/D (DFFR_X1)         0.00       1.54 f
  data arrival time                                                  1.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[30]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: idBoi/reggal[81]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifBoi/pcOut_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[81]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[81]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U10872/ZN (INV_X8)                                      0.03       0.12 r
  U10945/ZN (INV_X16)                                     0.02       0.14 f
  U10174/ZN (INV_X4)                                      0.05       0.20 r
  U11144/Z (MUX2_X2)                                      0.14       0.33 f
  U11145/Z (MUX2_X2)                                      0.09       0.43 f
  U11146/Z (MUX2_X2)                                      0.11       0.54 f
  U11147/Z (MUX2_X2)                                      0.12       0.66 f
  U10539/ZN (NAND2_X2)                                    0.03       0.68 r
  U10540/ZN (NAND2_X2)                                    0.02       0.71 f
  U10937/ZN (NAND2_X4)                                    0.03       0.74 r
  U8740/ZN (NAND2_X2)                                     0.02       0.76 f
  U13351/ZN (NOR3_X4)                                     0.04       0.80 r
  U9822/ZN (NAND3_X2)                                     0.03       0.83 f
  U9821/ZN (INV_X4)                                       0.02       0.85 r
  U6093/ZN (NAND2_X4)                                     0.02       0.87 f
  U6094/ZN (INV_X8)                                       0.02       0.88 r
  U10957/ZN (NAND2_X4)                                    0.02       0.90 f
  U13381/ZN (NOR2_X4)                                     0.03       0.93 r
  U6038/ZN (INV_X4)                                       0.01       0.95 f
  U6095/ZN (NAND3_X4)                                     0.02       0.97 r
  U6037/ZN (INV_X8)                                       0.01       0.98 f
  U6036/Z (BUF_X32)                                       0.16       1.14 f
  U5336/ZN (NAND2_X2)                                     0.09       1.22 r
  U5337/ZN (INV_X8)                                       0.03       1.25 f
  U9824/ZN (NAND3_X2)                                     0.05       1.30 r
  U9826/ZN (INV_X4)                                       0.02       1.32 f
  U8038/ZN (INV_X16)                                      0.02       1.35 r
  U10126/ZN (NOR2_X1)                                     0.02       1.37 f
  U13627/Z (MUX2_X2)                                      0.10       1.47 f
  U13628/ZN (NOR2_X4)                                     0.04       1.51 r
  U13629/ZN (OAI221_X2)                                   0.04       1.54 f
  ifBoi/pcOut_reg[24]/D (DFFRS_X1)                        0.00       1.54 f
  data arrival time                                                  1.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ifBoi/pcOut_reg[24]/CK (DFFRS_X1)                       0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: idBoi/reggal[81]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: idBoi/reggal[29]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[81]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[81]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U10872/ZN (INV_X8)                                      0.03       0.12 r
  U10945/ZN (INV_X16)                                     0.02       0.14 f
  U10174/ZN (INV_X4)                                      0.05       0.20 r
  U11144/Z (MUX2_X2)                                      0.14       0.33 f
  U11145/Z (MUX2_X2)                                      0.09       0.43 f
  U11146/Z (MUX2_X2)                                      0.11       0.54 f
  U11147/Z (MUX2_X2)                                      0.12       0.66 f
  U10539/ZN (NAND2_X2)                                    0.03       0.68 r
  U10540/ZN (NAND2_X2)                                    0.02       0.71 f
  U10937/ZN (NAND2_X4)                                    0.03       0.74 r
  U8740/ZN (NAND2_X2)                                     0.02       0.76 f
  U13351/ZN (NOR3_X4)                                     0.04       0.80 r
  U9822/ZN (NAND3_X2)                                     0.03       0.83 f
  U9821/ZN (INV_X4)                                       0.02       0.85 r
  U6093/ZN (NAND2_X4)                                     0.02       0.87 f
  U6094/ZN (INV_X8)                                       0.02       0.88 r
  U10957/ZN (NAND2_X4)                                    0.02       0.90 f
  U13381/ZN (NOR2_X4)                                     0.03       0.93 r
  U6038/ZN (INV_X4)                                       0.01       0.95 f
  U6095/ZN (NAND3_X4)                                     0.02       0.97 r
  U6037/ZN (INV_X8)                                       0.01       0.98 f
  U6036/Z (BUF_X32)                                       0.16       1.14 f
  U6084/ZN (NAND2_X1)                                     0.16       1.30 r
  U5335/ZN (INV_X8)                                       0.02       1.31 f
  U6296/ZN (INV_X16)                                      0.05       1.36 r
  U10997/ZN (INV_X32)                                     0.02       1.38 f
  U15287/ZN (NAND2_X2)                                    0.06       1.45 r
  U6558/ZN (NOR2_X2)                                      0.03       1.48 f
  U15338/ZN (INV_X4)                                      0.02       1.50 r
  U15340/ZN (OAI211_X2)                                   0.03       1.52 f
  idBoi/reggal[29]/regBoi/curData_reg/D (DFFR_X2)         0.00       1.52 f
  data arrival time                                                  1.52

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[29]/regBoi/curData_reg/CK (DFFR_X2)        0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: idBoi/reggal[81]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifBoi/pcOut_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[81]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[81]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U10872/ZN (INV_X8)                                      0.03       0.12 r
  U10945/ZN (INV_X16)                                     0.02       0.14 f
  U10174/ZN (INV_X4)                                      0.05       0.20 r
  U11144/Z (MUX2_X2)                                      0.14       0.33 f
  U11145/Z (MUX2_X2)                                      0.09       0.43 f
  U11146/Z (MUX2_X2)                                      0.11       0.54 f
  U11147/Z (MUX2_X2)                                      0.12       0.66 f
  U10539/ZN (NAND2_X2)                                    0.03       0.68 r
  U10540/ZN (NAND2_X2)                                    0.02       0.71 f
  U10937/ZN (NAND2_X4)                                    0.03       0.74 r
  U8740/ZN (NAND2_X2)                                     0.02       0.76 f
  U13351/ZN (NOR3_X4)                                     0.04       0.80 r
  U9822/ZN (NAND3_X2)                                     0.03       0.83 f
  U9821/ZN (INV_X4)                                       0.02       0.85 r
  U6093/ZN (NAND2_X4)                                     0.02       0.87 f
  U6094/ZN (INV_X8)                                       0.02       0.88 r
  U10957/ZN (NAND2_X4)                                    0.02       0.90 f
  U13381/ZN (NOR2_X4)                                     0.03       0.93 r
  U6038/ZN (INV_X4)                                       0.01       0.95 f
  U6095/ZN (NAND3_X4)                                     0.02       0.97 r
  U6037/ZN (INV_X8)                                       0.01       0.98 f
  U6036/Z (BUF_X32)                                       0.16       1.14 f
  U5336/ZN (NAND2_X2)                                     0.09       1.22 r
  U5337/ZN (INV_X8)                                       0.03       1.25 f
  U9824/ZN (NAND3_X2)                                     0.05       1.30 r
  U9826/ZN (INV_X4)                                       0.02       1.32 f
  U8038/ZN (INV_X16)                                      0.02       1.35 r
  U8039/ZN (INV_X16)                                      0.02       1.37 f
  U13716/ZN (NAND2_X2)                                    0.03       1.40 r
  U6305/ZN (NOR2_X2)                                      0.02       1.42 f
  U6688/ZN (AOI21_X2)                                     0.07       1.50 r
  U13717/ZN (NAND3_X4)                                    0.03       1.53 f
  ifBoi/pcOut_reg[9]/D (DFFRS_X2)                         0.00       1.53 f
  data arrival time                                                  1.53

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ifBoi/pcOut_reg[9]/CK (DFFRS_X2)                        0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


  Startpoint: idBoi/reggal[81]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifBoi/reglol[73]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[81]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[81]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U10872/ZN (INV_X8)                                      0.03       0.12 r
  U10945/ZN (INV_X16)                                     0.02       0.14 f
  U10174/ZN (INV_X4)                                      0.05       0.20 r
  U11144/Z (MUX2_X2)                                      0.14       0.33 f
  U11145/Z (MUX2_X2)                                      0.09       0.43 f
  U11146/Z (MUX2_X2)                                      0.11       0.54 f
  U11147/Z (MUX2_X2)                                      0.12       0.66 f
  U10539/ZN (NAND2_X2)                                    0.03       0.68 r
  U10540/ZN (NAND2_X2)                                    0.02       0.71 f
  U10937/ZN (NAND2_X4)                                    0.03       0.74 r
  U8740/ZN (NAND2_X2)                                     0.02       0.76 f
  U13351/ZN (NOR3_X4)                                     0.04       0.80 r
  U9822/ZN (NAND3_X2)                                     0.03       0.83 f
  U9821/ZN (INV_X4)                                       0.02       0.85 r
  U6093/ZN (NAND2_X4)                                     0.02       0.87 f
  U6094/ZN (INV_X8)                                       0.02       0.88 r
  U10957/ZN (NAND2_X4)                                    0.02       0.90 f
  U13381/ZN (NOR2_X4)                                     0.03       0.93 r
  U6038/ZN (INV_X4)                                       0.01       0.95 f
  U6095/ZN (NAND3_X4)                                     0.02       0.97 r
  U6037/ZN (INV_X8)                                       0.01       0.98 f
  U6036/Z (BUF_X32)                                       0.16       1.14 f
  U5331/ZN (AND2_X2)                                      0.07       1.21 f
  U14595/ZN (NAND2_X2)                                    0.03       1.24 r
  U8026/ZN (INV_X4)                                       0.02       1.26 f
  U7789/ZN (INV_X8)                                       0.03       1.29 r
  U11004/ZN (INV_X32)                                     0.03       1.31 f
  U14883/ZN (NAND2_X2)                                    0.05       1.36 r
  U14884/ZN (INV_X4)                                      0.01       1.37 f
  U14885/ZN (NAND2_X2)                                    0.03       1.40 r
  U14886/ZN (INV_X4)                                      0.01       1.41 f
  U7666/ZN (AOI21_X1)                                     0.08       1.48 r
  U14890/ZN (NAND2_X2)                                    0.02       1.50 f
  ifBoi/reglol[73]/regBoi/curData_reg/D (DFFR_X1)         0.00       1.50 f
  data arrival time                                                  1.50

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ifBoi/reglol[73]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: idBoi/reggal[81]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: idBoi/reggal[21]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[81]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[81]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U10872/ZN (INV_X8)                                      0.03       0.12 r
  U10945/ZN (INV_X16)                                     0.02       0.14 f
  U10174/ZN (INV_X4)                                      0.05       0.20 r
  U11144/Z (MUX2_X2)                                      0.14       0.33 f
  U11145/Z (MUX2_X2)                                      0.09       0.43 f
  U11146/Z (MUX2_X2)                                      0.11       0.54 f
  U11147/Z (MUX2_X2)                                      0.12       0.66 f
  U10539/ZN (NAND2_X2)                                    0.03       0.68 r
  U10540/ZN (NAND2_X2)                                    0.02       0.71 f
  U10937/ZN (NAND2_X4)                                    0.03       0.74 r
  U8740/ZN (NAND2_X2)                                     0.02       0.76 f
  U13351/ZN (NOR3_X4)                                     0.04       0.80 r
  U9822/ZN (NAND3_X2)                                     0.03       0.83 f
  U9821/ZN (INV_X4)                                       0.02       0.85 r
  U6093/ZN (NAND2_X4)                                     0.02       0.87 f
  U6094/ZN (INV_X8)                                       0.02       0.88 r
  U10957/ZN (NAND2_X4)                                    0.02       0.90 f
  U13381/ZN (NOR2_X4)                                     0.03       0.93 r
  U6038/ZN (INV_X4)                                       0.01       0.95 f
  U6095/ZN (NAND3_X4)                                     0.02       0.97 r
  U6037/ZN (INV_X8)                                       0.01       0.98 f
  U6036/Z (BUF_X32)                                       0.16       1.14 f
  U6084/ZN (NAND2_X1)                                     0.16       1.30 r
  U5335/ZN (INV_X8)                                       0.02       1.31 f
  U6296/ZN (INV_X16)                                      0.05       1.36 r
  U10997/ZN (INV_X32)                                     0.02       1.38 f
  U15287/ZN (NAND2_X2)                                    0.06       1.45 r
  U15288/ZN (INV_X4)                                      0.02       1.46 f
  U15289/ZN (NAND3_X4)                                    0.02       1.48 r
  U7688/ZN (NAND3_X2)                                     0.02       1.51 f
  idBoi/reggal[21]/regBoi/curData_reg/D (DFFR_X1)         0.00       1.51 f
  data arrival time                                                  1.51

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[21]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: idBoi/reggal[81]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: idBoi/reggal[20]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[81]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[81]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U10872/ZN (INV_X8)                                      0.03       0.12 r
  U10945/ZN (INV_X16)                                     0.02       0.14 f
  U10174/ZN (INV_X4)                                      0.05       0.20 r
  U11144/Z (MUX2_X2)                                      0.14       0.33 f
  U11145/Z (MUX2_X2)                                      0.09       0.43 f
  U11146/Z (MUX2_X2)                                      0.11       0.54 f
  U11147/Z (MUX2_X2)                                      0.12       0.66 f
  U10539/ZN (NAND2_X2)                                    0.03       0.68 r
  U10540/ZN (NAND2_X2)                                    0.02       0.71 f
  U10937/ZN (NAND2_X4)                                    0.03       0.74 r
  U8740/ZN (NAND2_X2)                                     0.02       0.76 f
  U13351/ZN (NOR3_X4)                                     0.04       0.80 r
  U9822/ZN (NAND3_X2)                                     0.03       0.83 f
  U9821/ZN (INV_X4)                                       0.02       0.85 r
  U6093/ZN (NAND2_X4)                                     0.02       0.87 f
  U6094/ZN (INV_X8)                                       0.02       0.88 r
  U10957/ZN (NAND2_X4)                                    0.02       0.90 f
  U13381/ZN (NOR2_X4)                                     0.03       0.93 r
  U6038/ZN (INV_X4)                                       0.01       0.95 f
  U6095/ZN (NAND3_X4)                                     0.02       0.97 r
  U6037/ZN (INV_X8)                                       0.01       0.98 f
  U6036/Z (BUF_X32)                                       0.16       1.14 f
  U6084/ZN (NAND2_X1)                                     0.16       1.30 r
  U5335/ZN (INV_X8)                                       0.02       1.31 f
  U6296/ZN (INV_X16)                                      0.05       1.36 r
  U10998/ZN (INV_X32)                                     0.02       1.39 f
  U9311/ZN (NAND2_X1)                                     0.06       1.45 r
  U15330/ZN (INV_X4)                                      0.01       1.46 f
  U15331/ZN (NAND2_X2)                                    0.02       1.48 r
  U7692/ZN (NAND3_X2)                                     0.02       1.50 f
  idBoi/reggal[20]/regBoi/curData_reg/D (DFFR_X1)         0.00       1.50 f
  data arrival time                                                  1.50

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[20]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: idBoi/reggal[81]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: idBoi/reggal[38]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[81]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[81]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U10872/ZN (INV_X8)                                      0.03       0.12 r
  U10945/ZN (INV_X16)                                     0.02       0.14 f
  U10174/ZN (INV_X4)                                      0.05       0.20 r
  U11144/Z (MUX2_X2)                                      0.14       0.33 f
  U11145/Z (MUX2_X2)                                      0.09       0.43 f
  U11146/Z (MUX2_X2)                                      0.11       0.54 f
  U11147/Z (MUX2_X2)                                      0.12       0.66 f
  U10539/ZN (NAND2_X2)                                    0.03       0.68 r
  U10540/ZN (NAND2_X2)                                    0.02       0.71 f
  U10937/ZN (NAND2_X4)                                    0.03       0.74 r
  U8740/ZN (NAND2_X2)                                     0.02       0.76 f
  U13351/ZN (NOR3_X4)                                     0.04       0.80 r
  U9822/ZN (NAND3_X2)                                     0.03       0.83 f
  U9821/ZN (INV_X4)                                       0.02       0.85 r
  U6093/ZN (NAND2_X4)                                     0.02       0.87 f
  U6094/ZN (INV_X8)                                       0.02       0.88 r
  U10957/ZN (NAND2_X4)                                    0.02       0.90 f
  U13381/ZN (NOR2_X4)                                     0.03       0.93 r
  U6038/ZN (INV_X4)                                       0.01       0.95 f
  U6095/ZN (NAND3_X4)                                     0.02       0.97 r
  U6037/ZN (INV_X8)                                       0.01       0.98 f
  U6036/Z (BUF_X32)                                       0.16       1.14 f
  U6084/ZN (NAND2_X1)                                     0.16       1.30 r
  U5335/ZN (INV_X8)                                       0.02       1.31 f
  U6296/ZN (INV_X16)                                      0.05       1.36 r
  U10997/ZN (INV_X32)                                     0.02       1.38 f
  U15287/ZN (NAND2_X2)                                    0.06       1.45 r
  U15416/ZN (NOR2_X4)                                     0.02       1.47 f
  U15417/ZN (INV_X4)                                      0.02       1.48 r
  U15419/ZN (NAND2_X2)                                    0.01       1.50 f
  idBoi/reggal[38]/regBoi/curData_reg/D (DFFR_X1)         0.00       1.50 f
  data arrival time                                                  1.50

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[38]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: idBoi/reggal[83]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/multBoi/runProd_reg[36]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[83]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[83]/regBoi/curData_reg/QN (DFFR_X2)        0.13       0.13 r
  U10435/ZN (INV_X8)                                      0.02       0.15 f
  U10250/ZN (INV_X32)                                     0.02       0.17 r
  U11018/ZN (INV_X32)                                     0.01       0.19 f
  U11019/ZN (INV_X32)                                     0.02       0.21 r
  U11016/ZN (INV_X32)                                     0.02       0.22 f
  U11079/ZN (XNOR2_X2)                                    0.06       0.29 f
  U10897/ZN (NAND2_X4)                                    0.03       0.32 r
  U10898/ZN (INV_X8)                                      0.02       0.33 f
  U8555/ZN (NAND2_X4)                                     0.04       0.37 r
  U10055/ZN (INV_X8)                                      0.02       0.39 f
  U10415/ZN (NOR4_X4)                                     0.04       0.42 r
  U10312/ZN (NOR2_X4)                                     0.02       0.44 f
  U10358/ZN (OAI211_X4)                                   0.04       0.49 r
  U10530/ZN (INV_X8)                                      0.02       0.51 f
  U10984/ZN (NAND2_X4)                                    0.03       0.53 r
  U9927/ZN (INV_X8)                                       0.01       0.54 f
  U9043/ZN (INV_X16)                                      0.02       0.57 r
  U10707/ZN (NOR2_X2)                                     0.02       0.59 f
  U13797/ZN (AOI21_X4)                                    0.05       0.64 r
  U13800/ZN (XNOR2_X2)                                    0.07       0.71 r
  U9685/ZN (INV_X4)                                       0.02       0.73 f
  U10374/ZN (NAND2_X4)                                    0.02       0.75 r
  U9382/ZN (INV_X4)                                       0.01       0.77 f
  U8793/ZN (OAI22_X4)                                     0.05       0.82 r
  U8782/ZN (INV_X8)                                       0.01       0.83 f
  U9475/ZN (NAND2_X2)                                     0.04       0.87 r
  U9652/ZN (NAND2_X2)                                     0.03       0.90 f
  U9463/ZN (INV_X4)                                       0.02       0.92 r
  U9461/ZN (NAND2_X4)                                     0.02       0.94 f
  U8685/ZN (NAND2_X4)                                     0.03       0.97 r
  U8732/ZN (INV_X2)                                       0.01       0.98 f
  U8825/ZN (OAI21_X2)                                     0.04       1.02 r
  U13862/ZN (INV_X4)                                      0.02       1.04 f
  U8456/ZN (NAND2_X4)                                     0.02       1.06 r
  U13873/ZN (NAND2_X2)                                    0.02       1.09 f
  U13874/ZN (NAND2_X2)                                    0.04       1.13 r
  U13897/ZN (INV_X4)                                      0.01       1.14 f
  U13898/ZN (XNOR2_X2)                                    0.07       1.21 f
  U13915/ZN (XNOR2_X2)                                    0.07       1.28 f
  U13916/ZN (XNOR2_X2)                                    0.06       1.34 f
  U13917/ZN (OAI21_X4)                                    0.04       1.38 r
  U13918/ZN (NAND2_X2)                                    0.03       1.41 f
  U13919/ZN (NAND2_X2)                                    0.03       1.44 r
  U13920/ZN (INV_X4)                                      0.02       1.46 f
  U13921/ZN (NOR3_X4)                                     0.05       1.51 r
  aluBoi/multBoi/runProd_reg[36]/D (DFF_X2)               0.00       1.51 r
  data arrival time                                                  1.51

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/multBoi/runProd_reg[36]/CK (DFF_X2)              0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: idBoi/reggal[81]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: idBoi/reggal[26]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[81]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[81]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U10872/ZN (INV_X8)                                      0.03       0.12 r
  U10945/ZN (INV_X16)                                     0.02       0.14 f
  U10174/ZN (INV_X4)                                      0.05       0.20 r
  U11144/Z (MUX2_X2)                                      0.14       0.33 f
  U11145/Z (MUX2_X2)                                      0.09       0.43 f
  U11146/Z (MUX2_X2)                                      0.11       0.54 f
  U11147/Z (MUX2_X2)                                      0.12       0.66 f
  U10539/ZN (NAND2_X2)                                    0.03       0.68 r
  U10540/ZN (NAND2_X2)                                    0.02       0.71 f
  U10937/ZN (NAND2_X4)                                    0.03       0.74 r
  U8740/ZN (NAND2_X2)                                     0.02       0.76 f
  U13351/ZN (NOR3_X4)                                     0.04       0.80 r
  U9822/ZN (NAND3_X2)                                     0.03       0.83 f
  U9821/ZN (INV_X4)                                       0.02       0.85 r
  U6093/ZN (NAND2_X4)                                     0.02       0.87 f
  U6094/ZN (INV_X8)                                       0.02       0.88 r
  U10957/ZN (NAND2_X4)                                    0.02       0.90 f
  U13381/ZN (NOR2_X4)                                     0.03       0.93 r
  U6038/ZN (INV_X4)                                       0.01       0.95 f
  U6095/ZN (NAND3_X4)                                     0.02       0.97 r
  U6037/ZN (INV_X8)                                       0.01       0.98 f
  U6036/Z (BUF_X32)                                       0.16       1.14 f
  U6084/ZN (NAND2_X1)                                     0.16       1.30 r
  U5335/ZN (INV_X8)                                       0.02       1.31 f
  U6296/ZN (INV_X16)                                      0.05       1.36 r
  U10997/ZN (INV_X32)                                     0.02       1.38 f
  U15287/ZN (NAND2_X2)                                    0.06       1.45 r
  U7702/ZN (OAI21_X1)                                     0.04       1.48 f
  idBoi/reggal[26]/regBoi/curData_reg/D (DFFR_X1)         0.00       1.48 f
  data arrival time                                                  1.48

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[26]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.55


  Startpoint: idBoi/reggal[81]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: idBoi/reggal[27]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[81]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[81]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U10872/ZN (INV_X8)                                      0.03       0.12 r
  U10945/ZN (INV_X16)                                     0.02       0.14 f
  U10174/ZN (INV_X4)                                      0.05       0.20 r
  U11144/Z (MUX2_X2)                                      0.14       0.33 f
  U11145/Z (MUX2_X2)                                      0.09       0.43 f
  U11146/Z (MUX2_X2)                                      0.11       0.54 f
  U11147/Z (MUX2_X2)                                      0.12       0.66 f
  U10539/ZN (NAND2_X2)                                    0.03       0.68 r
  U10540/ZN (NAND2_X2)                                    0.02       0.71 f
  U10937/ZN (NAND2_X4)                                    0.03       0.74 r
  U8740/ZN (NAND2_X2)                                     0.02       0.76 f
  U13351/ZN (NOR3_X4)                                     0.04       0.80 r
  U9822/ZN (NAND3_X2)                                     0.03       0.83 f
  U9821/ZN (INV_X4)                                       0.02       0.85 r
  U6093/ZN (NAND2_X4)                                     0.02       0.87 f
  U6094/ZN (INV_X8)                                       0.02       0.88 r
  U10957/ZN (NAND2_X4)                                    0.02       0.90 f
  U13381/ZN (NOR2_X4)                                     0.03       0.93 r
  U6038/ZN (INV_X4)                                       0.01       0.95 f
  U6095/ZN (NAND3_X4)                                     0.02       0.97 r
  U6037/ZN (INV_X8)                                       0.01       0.98 f
  U6036/Z (BUF_X32)                                       0.16       1.14 f
  U6084/ZN (NAND2_X1)                                     0.16       1.30 r
  U5335/ZN (INV_X8)                                       0.02       1.31 f
  U6296/ZN (INV_X16)                                      0.05       1.36 r
  U10997/ZN (INV_X32)                                     0.02       1.38 f
  U15287/ZN (NAND2_X2)                                    0.06       1.45 r
  U7707/ZN (NOR3_X1)                                      0.03       1.48 f
  idBoi/reggal[27]/regBoi/curData_reg/D (DFFR_X1)         0.00       1.48 f
  data arrival time                                                  1.48

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[27]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.55


  Startpoint: ifBoi/pcOut_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifBoi/reglol[94]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/pcOut_reg[7]/CK (DFFRS_X2)                        0.00 #     0.00 r
  ifBoi/pcOut_reg[7]/Q (DFFRS_X2)                         0.18       0.18 f
  U10132/ZN (NAND4_X4)                                    0.06       0.25 r
  U13533/ZN (INV_X4)                                      0.02       0.27 f
  U13534/ZN (NAND2_X2)                                    0.03       0.30 r
  U13535/ZN (INV_X4)                                      0.01       0.31 f
  U13537/ZN (NAND2_X2)                                    0.04       0.35 r
  U13538/ZN (INV_X4)                                      0.01       0.36 f
  U13539/ZN (NAND2_X2)                                    0.03       0.39 r
  U13540/ZN (INV_X4)                                      0.02       0.41 f
  U13541/ZN (NAND2_X2)                                    0.04       0.45 r
  U13542/ZN (INV_X4)                                      0.02       0.47 f
  U8196/ZN (NAND2_X4)                                     0.04       0.51 r
  U8194/ZN (INV_X8)                                       0.01       0.52 f
  U8228/ZN (NAND2_X4)                                     0.04       0.56 r
  U8226/ZN (INV_X8)                                       0.01       0.57 f
  U8246/ZN (NAND2_X4)                                     0.03       0.61 r
  U13543/ZN (INV_X4)                                      0.01       0.62 f
  U13544/ZN (NAND2_X2)                                    0.04       0.66 r
  U13545/ZN (INV_X4)                                      0.02       0.68 f
  U13546/ZN (NAND2_X2)                                    0.04       0.73 r
  U13547/ZN (INV_X4)                                      0.02       0.74 f
  U13548/ZN (NAND2_X2)                                    0.04       0.79 r
  U13549/ZN (INV_X4)                                      0.02       0.80 f
  U13550/ZN (NAND2_X2)                                    0.05       0.85 r
  U13551/ZN (INV_X4)                                      0.02       0.87 f
  U8218/ZN (NAND2_X4)                                     0.03       0.91 r
  U13552/ZN (INV_X4)                                      0.02       0.92 f
  U13553/ZN (NAND2_X2)                                    0.04       0.97 r
  U13554/ZN (INV_X4)                                      0.02       0.99 f
  U8166/ZN (NAND2_X4)                                     0.03       1.02 r
  U13555/ZN (INV_X4)                                      0.02       1.04 f
  U13556/ZN (NAND2_X2)                                    0.05       1.09 r
  U13557/ZN (INV_X4)                                      0.02       1.10 f
  U8185/ZN (NAND2_X4)                                     0.04       1.14 r
  U13558/ZN (NOR2_X4)                                     0.02       1.16 f
  U8763/ZN (NAND2_X4)                                     0.05       1.21 r
  U8761/ZN (NOR2_X4)                                      0.03       1.24 f
  U13559/ZN (NAND2_X2)                                    0.05       1.29 r
  U13560/ZN (INV_X4)                                      0.02       1.31 f
  U8274/ZN (NAND2_X4)                                     0.04       1.34 r
  U8271/ZN (INV_X8)                                       0.01       1.35 f
  U8277/ZN (NAND2_X4)                                     0.03       1.39 r
  U8275/ZN (INV_X8)                                       0.01       1.40 f
  U8307/ZN (NAND2_X4)                                     0.03       1.43 r
  U14637/ZN (OAI211_X2)                                   0.03       1.46 f
  U14639/ZN (NAND2_X2)                                    0.03       1.49 r
  ifBoi/reglol[94]/regBoi/curData_reg/D (DFFR_X1)         0.00       1.49 r
  data arrival time                                                  1.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ifBoi/reglol[94]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.55


  Startpoint: idBoi/reggal[81]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: idBoi/reggal[23]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[81]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[81]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U10872/ZN (INV_X8)                                      0.03       0.12 r
  U10945/ZN (INV_X16)                                     0.02       0.14 f
  U10174/ZN (INV_X4)                                      0.05       0.20 r
  U11144/Z (MUX2_X2)                                      0.14       0.33 f
  U11145/Z (MUX2_X2)                                      0.09       0.43 f
  U11146/Z (MUX2_X2)                                      0.11       0.54 f
  U11147/Z (MUX2_X2)                                      0.12       0.66 f
  U10539/ZN (NAND2_X2)                                    0.03       0.68 r
  U10540/ZN (NAND2_X2)                                    0.02       0.71 f
  U10937/ZN (NAND2_X4)                                    0.03       0.74 r
  U8740/ZN (NAND2_X2)                                     0.02       0.76 f
  U13351/ZN (NOR3_X4)                                     0.04       0.80 r
  U9822/ZN (NAND3_X2)                                     0.03       0.83 f
  U9821/ZN (INV_X4)                                       0.02       0.85 r
  U6093/ZN (NAND2_X4)                                     0.02       0.87 f
  U6094/ZN (INV_X8)                                       0.02       0.88 r
  U10957/ZN (NAND2_X4)                                    0.02       0.90 f
  U13381/ZN (NOR2_X4)                                     0.03       0.93 r
  U6038/ZN (INV_X4)                                       0.01       0.95 f
  U6095/ZN (NAND3_X4)                                     0.02       0.97 r
  U6037/ZN (INV_X8)                                       0.01       0.98 f
  U6036/Z (BUF_X32)                                       0.16       1.14 f
  U6084/ZN (NAND2_X1)                                     0.16       1.30 r
  U5335/ZN (INV_X8)                                       0.02       1.31 f
  U6296/ZN (INV_X16)                                      0.05       1.36 r
  U10998/ZN (INV_X32)                                     0.02       1.39 f
  U15299/ZN (NAND2_X2)                                    0.04       1.43 r
  U15341/ZN (INV_X4)                                      0.01       1.44 f
  U15342/ZN (NAND2_X2)                                    0.02       1.46 r
  U7694/ZN (NAND3_X2)                                     0.02       1.48 f
  idBoi/reggal[23]/regBoi/curData_reg/D (DFFR_X1)         0.00       1.48 f
  data arrival time                                                  1.48

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[23]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: idBoi/reggal[81]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifBoi/reglol[9]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[81]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[81]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U10872/ZN (INV_X8)                                      0.03       0.12 r
  U10945/ZN (INV_X16)                                     0.02       0.14 f
  U10174/ZN (INV_X4)                                      0.05       0.20 r
  U11144/Z (MUX2_X2)                                      0.14       0.33 f
  U11145/Z (MUX2_X2)                                      0.09       0.43 f
  U11146/Z (MUX2_X2)                                      0.11       0.54 f
  U11147/Z (MUX2_X2)                                      0.12       0.66 f
  U10539/ZN (NAND2_X2)                                    0.03       0.68 r
  U10540/ZN (NAND2_X2)                                    0.02       0.71 f
  U10937/ZN (NAND2_X4)                                    0.03       0.74 r
  U8740/ZN (NAND2_X2)                                     0.02       0.76 f
  U13351/ZN (NOR3_X4)                                     0.04       0.80 r
  U9822/ZN (NAND3_X2)                                     0.03       0.83 f
  U9821/ZN (INV_X4)                                       0.02       0.85 r
  U6093/ZN (NAND2_X4)                                     0.02       0.87 f
  U6094/ZN (INV_X8)                                       0.02       0.88 r
  U10957/ZN (NAND2_X4)                                    0.02       0.90 f
  U13381/ZN (NOR2_X4)                                     0.03       0.93 r
  U6038/ZN (INV_X4)                                       0.01       0.95 f
  U6095/ZN (NAND3_X4)                                     0.02       0.97 r
  U6037/ZN (INV_X8)                                       0.01       0.98 f
  U6036/Z (BUF_X32)                                       0.16       1.14 f
  U5331/ZN (AND2_X2)                                      0.07       1.21 f
  U14595/ZN (NAND2_X2)                                    0.03       1.24 r
  U8026/ZN (INV_X4)                                       0.02       1.26 f
  U7789/ZN (INV_X8)                                       0.03       1.29 r
  U11004/ZN (INV_X32)                                     0.03       1.31 f
  U14883/ZN (NAND2_X2)                                    0.05       1.36 r
  U14884/ZN (INV_X4)                                      0.01       1.37 f
  U14885/ZN (NAND2_X2)                                    0.03       1.40 r
  U14886/ZN (INV_X4)                                      0.01       1.41 f
  U7668/ZN (AOI21_X2)                                     0.05       1.46 r
  U14895/ZN (NAND2_X2)                                    0.02       1.48 f
  ifBoi/reglol[9]/regBoi/curData_reg/D (DFFR_X1)          0.00       1.48 f
  data arrival time                                                  1.48

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ifBoi/reglol[9]/regBoi/curData_reg/CK (DFFR_X1)         0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: idBoi/reggal[81]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: idBoi/reggal[0]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[81]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[81]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U10872/ZN (INV_X8)                                      0.03       0.12 r
  U10945/ZN (INV_X16)                                     0.02       0.14 f
  U10174/ZN (INV_X4)                                      0.05       0.20 r
  U11144/Z (MUX2_X2)                                      0.14       0.33 f
  U11145/Z (MUX2_X2)                                      0.09       0.43 f
  U11146/Z (MUX2_X2)                                      0.11       0.54 f
  U11147/Z (MUX2_X2)                                      0.12       0.66 f
  U10539/ZN (NAND2_X2)                                    0.03       0.68 r
  U10540/ZN (NAND2_X2)                                    0.02       0.71 f
  U10937/ZN (NAND2_X4)                                    0.03       0.74 r
  U8740/ZN (NAND2_X2)                                     0.02       0.76 f
  U13351/ZN (NOR3_X4)                                     0.04       0.80 r
  U9822/ZN (NAND3_X2)                                     0.03       0.83 f
  U9821/ZN (INV_X4)                                       0.02       0.85 r
  U6093/ZN (NAND2_X4)                                     0.02       0.87 f
  U6094/ZN (INV_X8)                                       0.02       0.88 r
  U10957/ZN (NAND2_X4)                                    0.02       0.90 f
  U13381/ZN (NOR2_X4)                                     0.03       0.93 r
  U6038/ZN (INV_X4)                                       0.01       0.95 f
  U6095/ZN (NAND3_X4)                                     0.02       0.97 r
  U6037/ZN (INV_X8)                                       0.01       0.98 f
  U6036/Z (BUF_X32)                                       0.16       1.14 f
  U6084/ZN (NAND2_X1)                                     0.16       1.30 r
  U5335/ZN (INV_X8)                                       0.02       1.31 f
  U6296/ZN (INV_X16)                                      0.05       1.36 r
  U10998/ZN (INV_X32)                                     0.02       1.39 f
  U9311/ZN (NAND2_X1)                                     0.06       1.45 r
  U15400/ZN (NAND2_X2)                                    0.02       1.47 f
  idBoi/reggal[0]/regBoi/curData_reg/D (DFFR_X2)          0.00       1.47 f
  data arrival time                                                  1.47

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[0]/regBoi/curData_reg/CK (DFFR_X2)         0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: idBoi/reggal[83]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluBoi/multBoi/runProd_reg[35]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[83]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[83]/regBoi/curData_reg/QN (DFFR_X2)        0.13       0.13 r
  U10435/ZN (INV_X8)                                      0.02       0.15 f
  U10250/ZN (INV_X32)                                     0.02       0.17 r
  U11018/ZN (INV_X32)                                     0.01       0.19 f
  U11019/ZN (INV_X32)                                     0.02       0.21 r
  U11016/ZN (INV_X32)                                     0.02       0.22 f
  U11079/ZN (XNOR2_X2)                                    0.06       0.29 f
  U10897/ZN (NAND2_X4)                                    0.03       0.32 r
  U10898/ZN (INV_X8)                                      0.02       0.33 f
  U8555/ZN (NAND2_X4)                                     0.04       0.37 r
  U10055/ZN (INV_X8)                                      0.02       0.39 f
  U10415/ZN (NOR4_X4)                                     0.04       0.42 r
  U10312/ZN (NOR2_X4)                                     0.02       0.44 f
  U10358/ZN (OAI211_X4)                                   0.04       0.49 r
  U10530/ZN (INV_X8)                                      0.02       0.51 f
  U10984/ZN (NAND2_X4)                                    0.03       0.53 r
  U9927/ZN (INV_X8)                                       0.01       0.54 f
  U9043/ZN (INV_X16)                                      0.02       0.57 r
  U10707/ZN (NOR2_X2)                                     0.02       0.59 f
  U13797/ZN (AOI21_X4)                                    0.05       0.64 r
  U13800/ZN (XNOR2_X2)                                    0.07       0.71 r
  U8700/ZN (NAND2_X1)                                     0.04       0.75 f
  U8701/ZN (NAND3_X2)                                     0.07       0.82 r
  U8600/ZN (NAND2_X4)                                     0.02       0.84 f
  U8601/ZN (XNOR2_X2)                                     0.06       0.90 f
  U8683/ZN (NOR2_X2)                                      0.05       0.96 r
  U8199/ZN (OAI22_X4)                                     0.04       0.99 f
  U8198/ZN (INV_X4)                                       0.02       1.01 r
  U13867/ZN (XNOR2_X2)                                    0.07       1.08 r
  U13868/ZN (NAND3_X4)                                    0.04       1.12 f
  U9353/ZN (NAND2_X1)                                     0.06       1.18 r
  U13906/ZN (XNOR2_X2)                                    0.08       1.26 r
  U13907/ZN (INV_X4)                                      0.01       1.27 f
  U13911/ZN (NAND2_X2)                                    0.03       1.30 r
  U14502/ZN (NAND2_X2)                                    0.02       1.33 f
  U14504/ZN (NAND2_X2)                                    0.04       1.36 r
  U14505/ZN (NAND2_X2)                                    0.02       1.38 f
  U14506/ZN (XNOR2_X2)                                    0.06       1.45 f
  U6697/ZN (NOR2_X2)                                      0.04       1.48 r
  aluBoi/multBoi/runProd_reg[35]/D (DFF_X2)               0.00       1.48 r
  data arrival time                                                  1.48

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  aluBoi/multBoi/runProd_reg[35]/CK (DFF_X2)              0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: idBoi/reggal[81]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: idBoi/reggal[16]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[81]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[81]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U10872/ZN (INV_X8)                                      0.03       0.12 r
  U10945/ZN (INV_X16)                                     0.02       0.14 f
  U10174/ZN (INV_X4)                                      0.05       0.20 r
  U11144/Z (MUX2_X2)                                      0.14       0.33 f
  U11145/Z (MUX2_X2)                                      0.09       0.43 f
  U11146/Z (MUX2_X2)                                      0.11       0.54 f
  U11147/Z (MUX2_X2)                                      0.12       0.66 f
  U10539/ZN (NAND2_X2)                                    0.03       0.68 r
  U10540/ZN (NAND2_X2)                                    0.02       0.71 f
  U10937/ZN (NAND2_X4)                                    0.03       0.74 r
  U8740/ZN (NAND2_X2)                                     0.02       0.76 f
  U13351/ZN (NOR3_X4)                                     0.04       0.80 r
  U9822/ZN (NAND3_X2)                                     0.03       0.83 f
  U9821/ZN (INV_X4)                                       0.02       0.85 r
  U6093/ZN (NAND2_X4)                                     0.02       0.87 f
  U6094/ZN (INV_X8)                                       0.02       0.88 r
  U10957/ZN (NAND2_X4)                                    0.02       0.90 f
  U13381/ZN (NOR2_X4)                                     0.03       0.93 r
  U6038/ZN (INV_X4)                                       0.01       0.95 f
  U6095/ZN (NAND3_X4)                                     0.02       0.97 r
  U6037/ZN (INV_X8)                                       0.01       0.98 f
  U6036/Z (BUF_X32)                                       0.16       1.14 f
  U6084/ZN (NAND2_X1)                                     0.16       1.30 r
  U5335/ZN (INV_X8)                                       0.02       1.31 f
  U6296/ZN (INV_X16)                                      0.05       1.36 r
  U10997/ZN (INV_X32)                                     0.02       1.38 f
  U14992/ZN (NAND2_X2)                                    0.04       1.43 r
  U7678/ZN (OAI21_X1)                                     0.04       1.46 f
  idBoi/reggal[16]/regBoi/curData_reg/D (DFFR_X1)         0.00       1.46 f
  data arrival time                                                  1.46

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[16]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: idBoi/reggal[81]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: idBoi/reggal[32]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[81]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[81]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U10872/ZN (INV_X8)                                      0.03       0.12 r
  U10945/ZN (INV_X16)                                     0.02       0.14 f
  U10174/ZN (INV_X4)                                      0.05       0.20 r
  U11144/Z (MUX2_X2)                                      0.14       0.33 f
  U11145/Z (MUX2_X2)                                      0.09       0.43 f
  U11146/Z (MUX2_X2)                                      0.11       0.54 f
  U11147/Z (MUX2_X2)                                      0.12       0.66 f
  U10539/ZN (NAND2_X2)                                    0.03       0.68 r
  U10540/ZN (NAND2_X2)                                    0.02       0.71 f
  U10937/ZN (NAND2_X4)                                    0.03       0.74 r
  U8740/ZN (NAND2_X2)                                     0.02       0.76 f
  U13351/ZN (NOR3_X4)                                     0.04       0.80 r
  U9822/ZN (NAND3_X2)                                     0.03       0.83 f
  U9821/ZN (INV_X4)                                       0.02       0.85 r
  U6093/ZN (NAND2_X4)                                     0.02       0.87 f
  U6094/ZN (INV_X8)                                       0.02       0.88 r
  U10957/ZN (NAND2_X4)                                    0.02       0.90 f
  U13381/ZN (NOR2_X4)                                     0.03       0.93 r
  U6038/ZN (INV_X4)                                       0.01       0.95 f
  U6095/ZN (NAND3_X4)                                     0.02       0.97 r
  U6037/ZN (INV_X8)                                       0.01       0.98 f
  U6036/Z (BUF_X32)                                       0.16       1.14 f
  U6084/ZN (NAND2_X1)                                     0.16       1.30 r
  U5335/ZN (INV_X8)                                       0.02       1.31 f
  U6296/ZN (INV_X16)                                      0.05       1.36 r
  U10997/ZN (INV_X32)                                     0.02       1.38 f
  U14992/ZN (NAND2_X2)                                    0.04       1.43 r
  U15412/ZN (OAI22_X2)                                    0.04       1.46 f
  idBoi/reggal[32]/regBoi/curData_reg/D (DFFR_X1)         0.00       1.46 f
  data arrival time                                                  1.46

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[32]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: idBoi/reggal[81]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: idBoi/reggal[25]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[81]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[81]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U10872/ZN (INV_X8)                                      0.03       0.12 r
  U10945/ZN (INV_X16)                                     0.02       0.14 f
  U10174/ZN (INV_X4)                                      0.05       0.20 r
  U11144/Z (MUX2_X2)                                      0.14       0.33 f
  U11145/Z (MUX2_X2)                                      0.09       0.43 f
  U11146/Z (MUX2_X2)                                      0.11       0.54 f
  U11147/Z (MUX2_X2)                                      0.12       0.66 f
  U10539/ZN (NAND2_X2)                                    0.03       0.68 r
  U10540/ZN (NAND2_X2)                                    0.02       0.71 f
  U10937/ZN (NAND2_X4)                                    0.03       0.74 r
  U8740/ZN (NAND2_X2)                                     0.02       0.76 f
  U13351/ZN (NOR3_X4)                                     0.04       0.80 r
  U9822/ZN (NAND3_X2)                                     0.03       0.83 f
  U9821/ZN (INV_X4)                                       0.02       0.85 r
  U6093/ZN (NAND2_X4)                                     0.02       0.87 f
  U6094/ZN (INV_X8)                                       0.02       0.88 r
  U10957/ZN (NAND2_X4)                                    0.02       0.90 f
  U13381/ZN (NOR2_X4)                                     0.03       0.93 r
  U6038/ZN (INV_X4)                                       0.01       0.95 f
  U6095/ZN (NAND3_X4)                                     0.02       0.97 r
  U6037/ZN (INV_X8)                                       0.01       0.98 f
  U6036/Z (BUF_X32)                                       0.16       1.14 f
  U6084/ZN (NAND2_X1)                                     0.16       1.30 r
  U5335/ZN (INV_X8)                                       0.02       1.31 f
  U6296/ZN (INV_X16)                                      0.05       1.36 r
  U10998/ZN (INV_X32)                                     0.02       1.39 f
  U15299/ZN (NAND2_X2)                                    0.04       1.43 r
  U15411/ZN (OAI22_X2)                                    0.03       1.46 f
  idBoi/reggal[25]/regBoi/curData_reg/D (DFFR_X1)         0.00       1.46 f
  data arrival time                                                  1.46

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[25]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.52


  Startpoint: ifBoi/pcOut_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifBoi/reglol[93]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ifBoi/pcOut_reg[7]/CK (DFFRS_X2)                        0.00 #     0.00 r
  ifBoi/pcOut_reg[7]/Q (DFFRS_X2)                         0.18       0.18 f
  U10132/ZN (NAND4_X4)                                    0.06       0.25 r
  U13533/ZN (INV_X4)                                      0.02       0.27 f
  U13534/ZN (NAND2_X2)                                    0.03       0.30 r
  U13535/ZN (INV_X4)                                      0.01       0.31 f
  U13537/ZN (NAND2_X2)                                    0.04       0.35 r
  U13538/ZN (INV_X4)                                      0.01       0.36 f
  U13539/ZN (NAND2_X2)                                    0.03       0.39 r
  U13540/ZN (INV_X4)                                      0.02       0.41 f
  U13541/ZN (NAND2_X2)                                    0.04       0.45 r
  U13542/ZN (INV_X4)                                      0.02       0.47 f
  U8196/ZN (NAND2_X4)                                     0.04       0.51 r
  U8194/ZN (INV_X8)                                       0.01       0.52 f
  U8228/ZN (NAND2_X4)                                     0.04       0.56 r
  U8226/ZN (INV_X8)                                       0.01       0.57 f
  U8246/ZN (NAND2_X4)                                     0.03       0.61 r
  U13543/ZN (INV_X4)                                      0.01       0.62 f
  U13544/ZN (NAND2_X2)                                    0.04       0.66 r
  U13545/ZN (INV_X4)                                      0.02       0.68 f
  U13546/ZN (NAND2_X2)                                    0.04       0.73 r
  U13547/ZN (INV_X4)                                      0.02       0.74 f
  U13548/ZN (NAND2_X2)                                    0.04       0.79 r
  U13549/ZN (INV_X4)                                      0.02       0.80 f
  U13550/ZN (NAND2_X2)                                    0.05       0.85 r
  U13551/ZN (INV_X4)                                      0.02       0.87 f
  U8218/ZN (NAND2_X4)                                     0.03       0.91 r
  U13552/ZN (INV_X4)                                      0.02       0.92 f
  U13553/ZN (NAND2_X2)                                    0.04       0.97 r
  U13554/ZN (INV_X4)                                      0.02       0.99 f
  U8166/ZN (NAND2_X4)                                     0.03       1.02 r
  U13555/ZN (INV_X4)                                      0.02       1.04 f
  U13556/ZN (NAND2_X2)                                    0.05       1.09 r
  U13557/ZN (INV_X4)                                      0.02       1.10 f
  U8185/ZN (NAND2_X4)                                     0.04       1.14 r
  U13558/ZN (NOR2_X4)                                     0.02       1.16 f
  U8763/ZN (NAND2_X4)                                     0.05       1.21 r
  U8761/ZN (NOR2_X4)                                      0.03       1.24 f
  U13559/ZN (NAND2_X2)                                    0.05       1.29 r
  U13560/ZN (INV_X4)                                      0.02       1.31 f
  U8274/ZN (NAND2_X4)                                     0.04       1.34 r
  U8271/ZN (INV_X8)                                       0.01       1.35 f
  U8277/ZN (NAND2_X4)                                     0.03       1.39 r
  U8276/ZN (OAI211_X1)                                    0.04       1.43 f
  U14651/ZN (NAND2_X2)                                    0.03       1.47 r
  ifBoi/reglol[93]/regBoi/curData_reg/D (DFFR_X1)         0.00       1.47 r
  data arrival time                                                  1.47

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ifBoi/reglol[93]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.52


  Startpoint: idBoi/reggal[81]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifBoi/pcOut_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[81]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[81]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U10872/ZN (INV_X8)                                      0.03       0.12 r
  U10945/ZN (INV_X16)                                     0.02       0.14 f
  U10174/ZN (INV_X4)                                      0.05       0.20 r
  U11144/Z (MUX2_X2)                                      0.14       0.33 f
  U11145/Z (MUX2_X2)                                      0.09       0.43 f
  U11146/Z (MUX2_X2)                                      0.11       0.54 f
  U11147/Z (MUX2_X2)                                      0.12       0.66 f
  U10539/ZN (NAND2_X2)                                    0.03       0.68 r
  U10540/ZN (NAND2_X2)                                    0.02       0.71 f
  U10937/ZN (NAND2_X4)                                    0.03       0.74 r
  U8740/ZN (NAND2_X2)                                     0.02       0.76 f
  U13351/ZN (NOR3_X4)                                     0.04       0.80 r
  U9822/ZN (NAND3_X2)                                     0.03       0.83 f
  U9821/ZN (INV_X4)                                       0.02       0.85 r
  U6093/ZN (NAND2_X4)                                     0.02       0.87 f
  U6094/ZN (INV_X8)                                       0.02       0.88 r
  U10957/ZN (NAND2_X4)                                    0.02       0.90 f
  U13381/ZN (NOR2_X4)                                     0.03       0.93 r
  U6038/ZN (INV_X4)                                       0.01       0.95 f
  U6095/ZN (NAND3_X4)                                     0.02       0.97 r
  U6037/ZN (INV_X8)                                       0.01       0.98 f
  U6036/Z (BUF_X32)                                       0.16       1.14 f
  U5336/ZN (NAND2_X2)                                     0.09       1.22 r
  U5337/ZN (INV_X8)                                       0.03       1.25 f
  U9824/ZN (NAND3_X2)                                     0.05       1.30 r
  U9826/ZN (INV_X4)                                       0.02       1.32 f
  U8038/ZN (INV_X16)                                      0.02       1.35 r
  U8039/ZN (INV_X16)                                      0.02       1.37 f
  U13716/ZN (NAND2_X2)                                    0.03       1.40 r
  U13740/Z (MUX2_X2)                                      0.05       1.45 r
  U13744/ZN (NAND3_X2)                                    0.02       1.47 f
  ifBoi/pcOut_reg[5]/D (DFFRS_X2)                         0.00       1.47 f
  data arrival time                                                  1.47

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ifBoi/pcOut_reg[5]/CK (DFFRS_X2)                        0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.52


  Startpoint: idBoi/reggal[81]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifBoi/pcOut_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[81]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[81]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U10872/ZN (INV_X8)                                      0.03       0.12 r
  U10945/ZN (INV_X16)                                     0.02       0.14 f
  U10174/ZN (INV_X4)                                      0.05       0.20 r
  U11144/Z (MUX2_X2)                                      0.14       0.33 f
  U11145/Z (MUX2_X2)                                      0.09       0.43 f
  U11146/Z (MUX2_X2)                                      0.11       0.54 f
  U11147/Z (MUX2_X2)                                      0.12       0.66 f
  U10539/ZN (NAND2_X2)                                    0.03       0.68 r
  U10540/ZN (NAND2_X2)                                    0.02       0.71 f
  U10937/ZN (NAND2_X4)                                    0.03       0.74 r
  U8740/ZN (NAND2_X2)                                     0.02       0.76 f
  U13351/ZN (NOR3_X4)                                     0.04       0.80 r
  U9822/ZN (NAND3_X2)                                     0.03       0.83 f
  U9821/ZN (INV_X4)                                       0.02       0.85 r
  U6093/ZN (NAND2_X4)                                     0.02       0.87 f
  U6094/ZN (INV_X8)                                       0.02       0.88 r
  U10957/ZN (NAND2_X4)                                    0.02       0.90 f
  U13381/ZN (NOR2_X4)                                     0.03       0.93 r
  U6038/ZN (INV_X4)                                       0.01       0.95 f
  U6095/ZN (NAND3_X4)                                     0.02       0.97 r
  U6037/ZN (INV_X8)                                       0.01       0.98 f
  U6036/Z (BUF_X32)                                       0.16       1.14 f
  U5336/ZN (NAND2_X2)                                     0.09       1.22 r
  U5337/ZN (INV_X8)                                       0.03       1.25 f
  U9824/ZN (NAND3_X2)                                     0.05       1.30 r
  U9826/ZN (INV_X4)                                       0.02       1.32 f
  U8038/ZN (INV_X16)                                      0.02       1.35 r
  U8039/ZN (INV_X16)                                      0.02       1.37 f
  U13724/ZN (NAND2_X2)                                    0.03       1.40 r
  U13725/Z (MUX2_X2)                                      0.05       1.45 r
  U13726/ZN (NAND2_X2)                                    0.02       1.46 f
  ifBoi/pcOut_reg[8]/D (DFFRS_X2)                         0.00       1.46 f
  data arrival time                                                  1.46

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ifBoi/pcOut_reg[8]/CK (DFFRS_X2)                        0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.51


  Startpoint: idBoi/reggal[81]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifBoi/pcOut_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[81]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[81]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U10872/ZN (INV_X8)                                      0.03       0.12 r
  U10945/ZN (INV_X16)                                     0.02       0.14 f
  U10174/ZN (INV_X4)                                      0.05       0.20 r
  U11144/Z (MUX2_X2)                                      0.14       0.33 f
  U11145/Z (MUX2_X2)                                      0.09       0.43 f
  U11146/Z (MUX2_X2)                                      0.11       0.54 f
  U11147/Z (MUX2_X2)                                      0.12       0.66 f
  U10539/ZN (NAND2_X2)                                    0.03       0.68 r
  U10540/ZN (NAND2_X2)                                    0.02       0.71 f
  U10937/ZN (NAND2_X4)                                    0.03       0.74 r
  U8740/ZN (NAND2_X2)                                     0.02       0.76 f
  U13351/ZN (NOR3_X4)                                     0.04       0.80 r
  U9822/ZN (NAND3_X2)                                     0.03       0.83 f
  U9821/ZN (INV_X4)                                       0.02       0.85 r
  U6093/ZN (NAND2_X4)                                     0.02       0.87 f
  U6094/ZN (INV_X8)                                       0.02       0.88 r
  U10957/ZN (NAND2_X4)                                    0.02       0.90 f
  U13381/ZN (NOR2_X4)                                     0.03       0.93 r
  U6038/ZN (INV_X4)                                       0.01       0.95 f
  U6095/ZN (NAND3_X4)                                     0.02       0.97 r
  U6037/ZN (INV_X8)                                       0.01       0.98 f
  U6036/Z (BUF_X32)                                       0.16       1.14 f
  U5336/ZN (NAND2_X2)                                     0.09       1.22 r
  U5337/ZN (INV_X8)                                       0.03       1.25 f
  U9824/ZN (NAND3_X2)                                     0.05       1.30 r
  U9826/ZN (INV_X4)                                       0.02       1.32 f
  U8038/ZN (INV_X16)                                      0.02       1.35 r
  U8039/ZN (INV_X16)                                      0.02       1.37 f
  U13748/ZN (NAND2_X2)                                    0.03       1.40 r
  U13749/Z (MUX2_X2)                                      0.05       1.45 r
  U13750/ZN (NAND2_X2)                                    0.02       1.46 f
  ifBoi/pcOut_reg[4]/D (DFFRS_X2)                         0.00       1.46 f
  data arrival time                                                  1.46

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ifBoi/pcOut_reg[4]/CK (DFFRS_X2)                        0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.51


  Startpoint: idBoi/reggal[81]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: idBoi/reggal[33]/regBoi/curData_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[81]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[81]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U10872/ZN (INV_X8)                                      0.03       0.12 r
  U10945/ZN (INV_X16)                                     0.02       0.14 f
  U10174/ZN (INV_X4)                                      0.05       0.20 r
  U11144/Z (MUX2_X2)                                      0.14       0.33 f
  U11145/Z (MUX2_X2)                                      0.09       0.43 f
  U11146/Z (MUX2_X2)                                      0.11       0.54 f
  U11147/Z (MUX2_X2)                                      0.12       0.66 f
  U10539/ZN (NAND2_X2)                                    0.03       0.68 r
  U10540/ZN (NAND2_X2)                                    0.02       0.71 f
  U10937/ZN (NAND2_X4)                                    0.03       0.74 r
  U8740/ZN (NAND2_X2)                                     0.02       0.76 f
  U13351/ZN (NOR3_X4)                                     0.04       0.80 r
  U9822/ZN (NAND3_X2)                                     0.03       0.83 f
  U9821/ZN (INV_X4)                                       0.02       0.85 r
  U6093/ZN (NAND2_X4)                                     0.02       0.87 f
  U6094/ZN (INV_X8)                                       0.02       0.88 r
  U10957/ZN (NAND2_X4)                                    0.02       0.90 f
  U13381/ZN (NOR2_X4)                                     0.03       0.93 r
  U6038/ZN (INV_X4)                                       0.01       0.95 f
  U6095/ZN (NAND3_X4)                                     0.02       0.97 r
  U6037/ZN (INV_X8)                                       0.01       0.98 f
  U6036/Z (BUF_X32)                                       0.16       1.14 f
  U6084/ZN (NAND2_X1)                                     0.16       1.30 r
  U5335/ZN (INV_X8)                                       0.02       1.31 f
  U6296/ZN (INV_X16)                                      0.05       1.36 r
  U10997/ZN (INV_X32)                                     0.02       1.38 f
  U7698/ZN (NAND3_X1)                                     0.05       1.43 r
  U15383/ZN (NAND2_X2)                                    0.02       1.45 f
  idBoi/reggal[33]/regBoi/curData_reg/D (DFFR_X1)         0.00       1.45 f
  data arrival time                                                  1.45

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  idBoi/reggal[33]/regBoi/curData_reg/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.51


  Startpoint: idBoi/reggal[85]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifBoi/pcOut_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[85]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[85]/regBoi/curData_reg/QN (DFFR_X2)        0.12       0.12 r
  U10494/ZN (INV_X4)                                      0.01       0.14 f
  U10699/ZN (INV_X8)                                      0.03       0.16 r
  U9554/ZN (INV_X4)                                       0.03       0.19 f
  U8989/ZN (INV_X8)                                       0.04       0.23 r
  U8997/ZN (AOI21_X2)                                     0.03       0.26 f
  U9553/ZN (AOI21_X2)                                     0.04       0.30 r
  U11546/ZN (AOI22_X2)                                    0.03       0.33 f
  U11547/Z (MUX2_X2)                                      0.12       0.45 f
  U11548/ZN (NAND2_X2)                                    0.03       0.48 r
  U10787/ZN (NAND3_X2)                                    0.03       0.50 f
  U9521/ZN (OAI21_X4)                                     0.05       0.55 r
  U9520/ZN (INV_X16)                                      0.02       0.57 f
  U10922/ZN (NAND2_X4)                                    0.03       0.60 r
  U10350/ZN (INV_X8)                                      0.01       0.62 f
  U13380/ZN (NAND3_X4)                                    0.03       0.64 r
  U5913/ZN (INV_X16)                                      0.01       0.66 f
  U10954/ZN (NAND2_X4)                                    0.04       0.69 r
  U10928/ZN (INV_X16)                                     0.02       0.71 f
  U8726/ZN (NAND2_X2)                                     0.04       0.75 r
  U6055/ZN (INV_X8)                                       0.02       0.76 f
  U9822/ZN (NAND3_X2)                                     0.05       0.81 r
  U9821/ZN (INV_X4)                                       0.01       0.82 f
  U6093/ZN (NAND2_X4)                                     0.02       0.85 r
  U6094/ZN (INV_X8)                                       0.01       0.86 f
  U10957/ZN (NAND2_X4)                                    0.03       0.89 r
  U13381/ZN (NOR2_X4)                                     0.02       0.91 f
  U6039/ZN (INV_X2)                                       0.04       0.95 r
  U13389/ZN (NAND3_X4)                                    0.03       0.98 f
  U10624/ZN (NAND2_X1)                                    0.19       1.17 r
  U10963/ZN (INV_X8)                                      0.04       1.20 f
  U6271/ZN (OAI21_X2)                                     0.07       1.27 r
  U6521/ZN (AOI21_X1)                                     0.04       1.32 f
  U13710/Z (MUX2_X2)                                      0.12       1.44 f
  U13711/ZN (NAND2_X2)                                    0.03       1.47 r
  ifBoi/pcOut_reg[10]/D (DFFRS_X2)                        0.00       1.47 r
  data arrival time                                                  1.47

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ifBoi/pcOut_reg[10]/CK (DFFRS_X2)                       0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.51


  Startpoint: idBoi/reggal[81]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifBoi/pcOut_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[81]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[81]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U10872/ZN (INV_X8)                                      0.03       0.12 r
  U10945/ZN (INV_X16)                                     0.02       0.14 f
  U10174/ZN (INV_X4)                                      0.05       0.20 r
  U11144/Z (MUX2_X2)                                      0.14       0.33 f
  U11145/Z (MUX2_X2)                                      0.09       0.43 f
  U11146/Z (MUX2_X2)                                      0.11       0.54 f
  U11147/Z (MUX2_X2)                                      0.12       0.66 f
  U10539/ZN (NAND2_X2)                                    0.03       0.68 r
  U10540/ZN (NAND2_X2)                                    0.02       0.71 f
  U10937/ZN (NAND2_X4)                                    0.03       0.74 r
  U8740/ZN (NAND2_X2)                                     0.02       0.76 f
  U13351/ZN (NOR3_X4)                                     0.04       0.80 r
  U9822/ZN (NAND3_X2)                                     0.03       0.83 f
  U9821/ZN (INV_X4)                                       0.02       0.85 r
  U6093/ZN (NAND2_X4)                                     0.02       0.87 f
  U6094/ZN (INV_X8)                                       0.02       0.88 r
  U10957/ZN (NAND2_X4)                                    0.02       0.90 f
  U13381/ZN (NOR2_X4)                                     0.03       0.93 r
  U6038/ZN (INV_X4)                                       0.01       0.95 f
  U6095/ZN (NAND3_X4)                                     0.02       0.97 r
  U6037/ZN (INV_X8)                                       0.01       0.98 f
  U6036/Z (BUF_X32)                                       0.16       1.14 f
  U5336/ZN (NAND2_X2)                                     0.09       1.22 r
  U5337/ZN (INV_X8)                                       0.03       1.25 f
  U9824/ZN (NAND3_X2)                                     0.05       1.30 r
  U9826/ZN (INV_X4)                                       0.02       1.32 f
  U8038/ZN (INV_X16)                                      0.02       1.35 r
  U8039/ZN (INV_X16)                                      0.02       1.37 f
  U13637/ZN (NAND2_X2)                                    0.02       1.39 r
  U13638/Z (MUX2_X2)                                      0.05       1.44 r
  U6687/ZN (NAND3_X2)                                     0.02       1.46 f
  ifBoi/pcOut_reg[22]/D (DFFRS_X2)                        0.00       1.46 f
  data arrival time                                                  1.46

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ifBoi/pcOut_reg[22]/CK (DFFRS_X2)                       0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.51


  Startpoint: idBoi/reggal[81]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifBoi/pcOut_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[81]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[81]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U10872/ZN (INV_X8)                                      0.03       0.12 r
  U10945/ZN (INV_X16)                                     0.02       0.14 f
  U10174/ZN (INV_X4)                                      0.05       0.20 r
  U11144/Z (MUX2_X2)                                      0.14       0.33 f
  U11145/Z (MUX2_X2)                                      0.09       0.43 f
  U11146/Z (MUX2_X2)                                      0.11       0.54 f
  U11147/Z (MUX2_X2)                                      0.12       0.66 f
  U10539/ZN (NAND2_X2)                                    0.03       0.68 r
  U10540/ZN (NAND2_X2)                                    0.02       0.71 f
  U10937/ZN (NAND2_X4)                                    0.03       0.74 r
  U8740/ZN (NAND2_X2)                                     0.02       0.76 f
  U13351/ZN (NOR3_X4)                                     0.04       0.80 r
  U9822/ZN (NAND3_X2)                                     0.03       0.83 f
  U9821/ZN (INV_X4)                                       0.02       0.85 r
  U6093/ZN (NAND2_X4)                                     0.02       0.87 f
  U6094/ZN (INV_X8)                                       0.02       0.88 r
  U10957/ZN (NAND2_X4)                                    0.02       0.90 f
  U13381/ZN (NOR2_X4)                                     0.03       0.93 r
  U6038/ZN (INV_X4)                                       0.01       0.95 f
  U6095/ZN (NAND3_X4)                                     0.02       0.97 r
  U6037/ZN (INV_X8)                                       0.01       0.98 f
  U6036/Z (BUF_X32)                                       0.16       1.14 f
  U5336/ZN (NAND2_X2)                                     0.09       1.22 r
  U5337/ZN (INV_X8)                                       0.03       1.25 f
  U9824/ZN (NAND3_X2)                                     0.05       1.30 r
  U9826/ZN (INV_X4)                                       0.02       1.32 f
  U8038/ZN (INV_X16)                                      0.02       1.35 r
  U8039/ZN (INV_X16)                                      0.02       1.37 f
  U13698/ZN (NAND2_X2)                                    0.02       1.39 r
  U13699/Z (MUX2_X2)                                      0.05       1.44 r
  U13700/ZN (NAND2_X2)                                    0.02       1.46 f
  ifBoi/pcOut_reg[12]/D (DFFRS_X2)                        0.00       1.46 f
  data arrival time                                                  1.46

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ifBoi/pcOut_reg[12]/CK (DFFRS_X2)                       0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.51


  Startpoint: idBoi/reggal[81]/regBoi/curData_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ifBoi/pcOut_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  idBoi/reggal[81]/regBoi/curData_reg/CK (DFFR_X2)        0.00 #     0.00 r
  idBoi/reggal[81]/regBoi/curData_reg/QN (DFFR_X2)        0.09       0.09 f
  U10872/ZN (INV_X8)                                      0.03       0.12 r
  U10945/ZN (INV_X16)                                     0.02       0.14 f
  U10174/ZN (INV_X4)                                      0.05       0.20 r
  U11144/Z (MUX2_X2)                                      0.14       0.33 f
  U11145/Z (MUX2_X2)                                      0.09       0.43 f
  U11146/Z (MUX2_X2)                                      0.11       0.54 f
  U11147/Z (MUX2_X2)                                      0.12       0.66 f
  U10539/ZN (NAND2_X2)                                    0.03       0.68 r
  U10540/ZN (NAND2_X2)                                    0.02       0.71 f
  U10937/ZN (NAND2_X4)                                    0.03       0.74 r
  U8740/ZN (NAND2_X2)                                     0.02       0.76 f
  U13351/ZN (NOR3_X4)                                     0.04       0.80 r
  U9822/ZN (NAND3_X2)                                     0.03       0.83 f
  U9821/ZN (INV_X4)                                       0.02       0.85 r
  U6093/ZN (NAND2_X4)                                     0.02       0.87 f
  U6094/ZN (INV_X8)                                       0.02       0.88 r
  U10957/ZN (NAND2_X4)                                    0.02       0.90 f
  U13381/ZN (NOR2_X4)                                     0.03       0.93 r
  U6038/ZN (INV_X4)                                       0.01       0.95 f
  U6095/ZN (NAND3_X4)                                     0.02       0.97 r
  U6037/ZN (INV_X8)                                       0.01       0.98 f
  U6036/Z (BUF_X32)                                       0.16       1.14 f
  U5336/ZN (NAND2_X2)                                     0.09       1.22 r
  U5337/ZN (INV_X8)                                       0.03       1.25 f
  U9824/ZN (NAND3_X2)                                     0.05       1.30 r
  U9826/ZN (INV_X4)                                       0.02       1.32 f
  U8038/ZN (INV_X16)                                      0.02       1.35 r
  U8039/ZN (INV_X16)                                      0.02       1.37 f
  U13659/ZN (NAND2_X2)                                    0.02       1.39 r
  U13660/Z (MUX2_X2)                                      0.05       1.44 r
  U13661/ZN (NAND2_X2)                                    0.02       1.46 f
  ifBoi/pcOut_reg[18]/D (DFFRS_X2)                        0.00       1.46 f
  data arrival time                                                  1.46

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ifBoi/pcOut_reg[18]/CK (DFFRS_X2)                       0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.51


1
