-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Sun Nov  3 02:11:07 2024
-- Host        : kk_windows running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top settings -prefix
--               settings_ settings_sim_netlist.vhdl
-- Design      : settings
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity settings_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_douta : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end settings_blk_mem_gen_mux;

architecture STRUCTURE of settings_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(0),
      I1 => ram_douta(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(10),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(10)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(11),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(11)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(12),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(12)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(13),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(13)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(14),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(14)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(15),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(15)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(1),
      I1 => ram_douta(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(2),
      I1 => ram_douta(2),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(3),
      I1 => ram_douta(3),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(4),
      I1 => ram_douta(4),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(5),
      I1 => ram_douta(5),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(6),
      I1 => ram_douta(6),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(7),
      I1 => ram_douta(7),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(7)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(8),
      I1 => ram_douta(8),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(8)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(9),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(9)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity settings_blk_mem_gen_prim_wrapper_init is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end settings_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of settings_blk_mem_gen_prim_wrapper_init is
  signal \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFCFFFFFFFFFFFDFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"8160A007FF9FFFFFFFFFFFFF38693C1DFFFDFFFFFFFFFFFD8000A049FFEDFFFF",
      INITP_07 => X"001FFFFFEF4007DE7FF8FFF307FFFFFFFFD81FD37FFEFFFB1FDFFFFFFFFEFF3F",
      INITP_08 => X"333000137FCA3FE70000FFC028E0000F7FD6BFE5000FFFFFCFA0005F7FF07FF5",
      INITP_09 => X"B25790EF000001F0F7800001CAACC605000001C0F3E000011A7B976700001FE0",
      INITP_0A => X"018600E07C00004997FF7067004800E07C800073360DDAE6003000E07F800001",
      INITP_0B => X"0030D8056C001F5750004064E01F020185FFCEAA82010063F000018799BFC615",
      INITP_0C => X"98BD0FE30000000001C00006002400000000078002200004EFC7B1FF0000086C",
      INITP_0D => X"000000000000001C000100020000000000000009FFF8FFFC0000000000000000",
      INITP_0E => X"000000010000C0090000004000000004FFFFEFF5000000400000000CFF7FFF39",
      INITP_0F => X"0850003C007801F000000025441F0FED000003F0000000030000B000000000E0",
      INIT_00 => X"5D5D5D5D7D7D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D",
      INIT_01 => X"5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D",
      INIT_02 => X"5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D7D7D5D5D5D5D5D5D5D5D5D5D",
      INIT_03 => X"5D5D5D7D7D7D7D7D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D",
      INIT_04 => X"7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D",
      INIT_05 => X"5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D7D7D7D7D7D5D5D5D5D5D5D5D5D",
      INIT_06 => X"5D5D5D5D5D7D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D",
      INIT_07 => X"5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D",
      INIT_08 => X"5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D7D5D5D5D5D5D5D5D5D5D5D",
      INIT_09 => X"7D7D7D7D7D7D7D7D7D7D5E7E7E7E7E7E7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D",
      INIT_0A => X"7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D",
      INIT_0B => X"7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D5E7E7E7E7E7E",
      INIT_0C => X"5D5D7D7D7D7D7D7D5D5D5D5D5D5D7D7D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D",
      INIT_0D => X"5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D",
      INIT_0E => X"5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D7D7D7D7D7D7D5D5D5D5D5D5D7D7D",
      INIT_0F => X"7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E9E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E",
      INIT_10 => X"7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E",
      INIT_11 => X"7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E9E",
      INIT_12 => X"DFDFFFFFFFFFFFFFDFDFDFDFDFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_13 => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_14 => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFFFFFFFFFFFFFDFDFDFDFDFFFFFFF",
      INIT_15 => X"DFDFFFFFFFFFFFDFDFDFDFDFDFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_16 => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_17 => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFFFFFFFFFFFDFDFDFDFDFDFFFFFFF",
      INIT_18 => X"DFFFFFFFFFDFFFFFDFDFBFBFFFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFFFFFFFFFFFDFDFDFDFDFDFDFFF",
      INIT_1B => X"FFFFFFFFFFDFFFFFDFBF9E9EDFFFDFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_1C => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_1D => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFFFFFDFFFFFFFFFDFBF9E9EBFDFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFDFDF9E7E3D5EBFDFDFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_1F => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_20 => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFFFFFFFFFFFFFDFDFBF7E3D7EBFFFDFFF",
      INIT_21 => X"DFFFFFFFFFFFDFBF5E3D3D5D9EBEBFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFFFFFFFFFFFFFDFBF5E5D3D3D9EBFBEFF",
      INIT_24 => X"FFFFFFFFFFFFDF9F5D3D3D3D7E5D7EDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFFFFFFFFFFFFFDF9F1C3D3D3D7E5D7EFF",
      INIT_27 => X"FFFFFFFFFFFFDF9E5D5D3D5D5D3C3DBEDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_28 => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_29 => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFFFFFFFDFFFFFDF9E3D7E5D3D5D1C1CBE",
      INIT_2A => X"FFFFFFDFDFFFDF9E5D3D1D3D3D1C3C9EDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFFFFFFFDFFFFFDF9E5D7E3D1C5D1CFB9E",
      INIT_2D => X"FFFFFFDFDFFFDF9E3D1CFC1C3D1C3DBEDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFFFFFDFFFFFDF9E1D3DDBDB5D5D3DDF",
      INIT_30 => X"BFDFFFDFFFFFFE9E9D9E5DFC7E9EFCBFFFFFFFFFDFDFDFDFDFDFDFDFDFDFFFFF",
      INIT_31 => X"54B25150B0F0B073141554D3D0D0D1F391D1F21352920F6FAF51F152F39517BA",
      INIT_32 => X"FFFFDFFFFFBEFFDEDEFFFFDFFFFFBF9FFDFFFFDFDFFFBF7E7C7C5C3CFF9D7794",
      INIT_33 => X"9EDFFFFFFFFFBE5D3C3C3D3D9E5EFC9EFFFFFFFFFFFFDFDFBFBFBFDFDFFFFFFF",
      INIT_34 => X"0908E7C6E809294A4AC8E808864807C70507C8EAC9E9290808496AE867A749F7",
      INIT_35 => X"FFFFDFBEBFFFFFDFFFDEFFDFFFBFBF9FDCFEFFFFFFDF9E3D5D3C3C5DFFBE54A5",
      INIT_36 => X"3D5E9EBEDFDFBE7D3DFCFC1D3D3D3DDFFFFFFFFFFFFFDFDFDFDFDFDFDFFFFFFF",
      INIT_37 => X"F8BAB9595B7CBC1CB91AF69ADB7ABA17F8BA1CFCDC7B5A5AFD1B3B7BBA75A7F2",
      INIT_38 => X"FFDEFFDFFFFF9EFFFF9EBEDFBF5E3DFD3B7D9FBFDFDFBF5DBAFB3D5E3E1C7504",
      INIT_39 => X"BBDCFC3D5D9EBE9E9E1CFC1C1C3D9EFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFDFFF",
      INIT_3A => X"B9DEFF9FBFBEDEFFFFDFBEFEFF7C74803F7FFFFEFEFFDFFFDE7EDF9E5C184691",
      INIT_3B => X"DFFFFFBFDFFFBFDF9E7DDB3C3DFCBB9AB9DBFD1D7EBFBF9E5D3CDC1DFDDCB746",
      INIT_3C => X"BBBBBBDBDC1C3D3D5D3D3D5D5D9EDFBFDFDFDFDFDFDFFFFFDFDFDFDFDFDFDFDF",
      INIT_3D => X"D7FFDF9FFFFCFCDF5FFFFFFEBD7881203FBFFEFFBDFFFFDDFDFDDE9DFB17862D",
      INIT_3E => X"BEFF7DFC7EFFFF7E9A3D189ADB9A9ABB9A9B9CBCDC1D3D5D7D5CDB3E9F1D76E4",
      INIT_3F => X"9B9B9B9BBBBBBBBBBBDCFC3D7EBEFFDFDFDFDFDFDFFFFFFFFFFFFFDFBE9E9E9E",
      INIT_40 => X"B89F5F7FFFFCFEFFFF7DBDBF3B8543005AFFFFFFDFBFFFFEFFFF9F1C577307F0",
      INIT_41 => X"9E7D59BBBF9F7E3D97DBF89ADB9A9ABA7A5B7C7C9BBBDBDB991BFC5E9F3DB644",
      INIT_42 => X"9A9A9B9B9B9B9B9B7A9B7ADB1C3C9E9EBFBFDFDFDFDFDFDFDFBF9E7D5D3C1C1C",
      INIT_43 => X"9B5F5FBFFFFFFFFFFFBAF9B98AB7540513BAFF9F9F1F7EFFFFFF3FFCB77207F2",
      INIT_44 => X"FC79D77A7EFD7A9BD8D8F859DB9A9A99595A5C7C9BBABBBBFADADBFC3D3DD644",
      INIT_45 => X"BBBB9A9A9B7A7A9B9BBB7ABBDB7ADAFB7E7E9FBFBFBF9E9E1C1CFBDBBA9A9A9A",
      INIT_46 => X"9A3F5FDFFEDDDF3E3C22A244D73A56284242D97F7F9FBFBF3E7F1EBAD973C7D2",
      INIT_47 => X"1818F897397BD8F99BF576763879BA99999A9B9BBBBABABADA79DB1CBB995402",
      INIT_48 => X"9A9ABA9A9A9B9A7A7A9B9ABBDB9A9ABBBBDCFC1D1D5E3DF8D7B6F779DBBB599A",
      INIT_49 => X"35FBFE7DDBF633E767F4D150B49995B5D44563759A5E7F7681731ABABC5787F0",
      INIT_4A => X"55F8D8D83A19D8F9D8B7D7399ABA9A9AB9BABBBBBABA9A9ADABA9A9BFC38F243",
      INIT_4B => X"BABABA9A795A7A9B9B9B7A7A9BBA7A9ABB9B9BBBBBDCBBB7359618397A9A7A9A",
      INIT_4C => X"F41A9ADA32E106D277189334D3B47816D87363C2E37737A320E056DB9E3909AD",
      INIT_4D => X"D8B797D87BF9B797F8397B9B9A9A7999D9DABBBB99999ADB9A7A7A9CFD59F202",
      INIT_4E => X"DAB9BA9ABA9B9B9B9ABB9B7A9B9B7A7ADBBB9A9B7A7B7AB77696F7F8599B9B7A",
      INIT_4F => X"96165BF74304335939BF451077D796F6B85754D0848544A404755DFEFA77E7EE",
      INIT_50 => X"19D8D877F877B7B776199B9B9A9ADBDBB99A7A7A9A79597A7A5A7B7C9C39F302",
      INIT_51 => X"DABA999ABBBBBBBB9B59D8D83A9B9BBBBBBB9ABB9B7B7B19D796D7399ABB9B9B",
      INIT_52 => X"F79A1A340433F6D813020012F5F95AF8B7D656F371CE70A4B85F1FDE5A94C52F",
      INIT_53 => X"7BF9F9979776197AF8397A7A9ABBBA9ABA7A5B7B9A7A5A7A9BF9B8B93A591323",
      INIT_54 => X"BABABA9A9A9A9B9B3A5672B3973A7BBC9ABA9A9B9B7B9B7A7756F89ABBBB9B9B",
      INIT_55 => X"597BBAD7013E7EBF5E5DDEFFF294969639B572D26320008283363FBCDAD583EE",
      INIT_56 => X"7B9897D876D839BBBB7A7ABBBBBB9BBB5A5B5C5B5A597A9B391574B59839D223",
      INIT_57 => X"BABBBBBBBCBC3AB836B43273D536973A9ADBBA9B7B7A9B9B9735B7397ABB9B39",
      INIT_58 => X"B8BCDCB722200084C7FCBDFFDEFFFFD4D8D6040140B494400020793CFC34076C",
      INIT_59 => X"F9F9D956B319599A9A7A9B9B9B5A7ABB5A5B7C7B9B9A19B735933374F615EF44",
      INIT_5A => X"F8599A7A5A1A77B47393B4B49353B43717999A9A9B7A9B9B395676187A7AD835",
      INIT_5B => X"75397B9A98730066E79DFEFFFFBFFF909633232094DDBD1603F33DBC7874E9AA",
      INIT_5C => X"57F9F9F49259BBBB9A9B7AF997365697187B9C9B7A3896F4B39394B67512CC45",
      INIT_5D => X"F4F87AB8F594947373949373737373B5F2B618597A7B9B9B7A76D7BBBBD8D432",
      INIT_5E => X"7014F89AFF9F1D036020000101024220082603147DBEFFBEDB7FDE39B7F3CAC9",
      INIT_5F => X"9473D493F418599A9A7AF8369372739314F97BF834F2D3D3D39374B695F28B25",
      INIT_60 => X"B4B5D5B4947373737373737353525373337494F5D9BCDD9B7B98973AF9167374",
      INIT_61 => X"074767080CAECE8E2D2E4B8D4C69EBAA81C105E7256749A8E8E68666258603C6",
      INIT_62 => X"9473739393B4775ADD5A367373735393929394B4945435355473729273B10D47",
      INIT_63 => X"7374947473737373737373535333537374743353D598F9D877D594D5B5735373",
      INIT_64 => X"0A2A4A29698A896A4A8BE94B2BEA4B2BA7286BAB694A6D2DCE8B2909088A29AD",
      INIT_65 => X"735373735352B4367736935273947373727374947454143453B2B2B373F12E09",
      INIT_66 => X"537373737373737373737353533353537453331253B4D5D4B473535353739474",
      INIT_67 => X"D01111F0F0101131F132F1F1F0F030EF31111212D1D2F4F5B3D2D1113132D2B3",
      INIT_68 => X"53535373533252735373525293735373939374949353345392D2B27333326F2C",
      INIT_69 => X"7474737373737373737373533232535353535353535352523252737353949473",
      INIT_6A => X"D0F0CFAFCFD0D0D08FB0CFCFEE2E2D2DF2D29190D0D19191B1B08E6E90D15495",
      INIT_6B => X"73737353525353523252525253737373B4947494B3935373D3F29133D413F10E",
      INIT_6C => X"7473737373737353737353535353535353535353323252735252737352739494",
      INIT_6D => X"CCCCAB8A8B6A4A2A6B4A8A8ACAE9E9298C6C2A49AAAA6968278768294B8D8F31",
      INIT_6E => X"949473523252323232325253535394949454347393937373B3B231F3B4B3110E",
      INIT_6F => X"53737373737373737373735353535353537373535352527373327394737394B4",
      INIT_70 => X"C9EAE9E9E8E8C8E809C8E9C9C9C8A8C86887A6C6C6A685E52546C586A70A6B0E",
      INIT_71 => X"73737353535252323232525353737473733333539393949493721214F593EF0B",
      INIT_72 => X"53737474737373747373535353535353535373535373533212F1327373737373",
      INIT_73 => X"71B1B1B0AFAEAECF8F9090917171725291AFEE0FD0906FCEADEFAFF050EE2AEC",
      INIT_74 => X"5353537353535253533253735373735372525353737374955453335474D28EE8",
      INIT_75 => X"53537373735373737373737353535332535353323253523232F1115353737473",
      INIT_76 => X"95949493B3B392B393F5D5B5B6B6B655F3D11194D8F8F6D4F5F796F574D148E9",
      INIT_77 => X"73737353321232525332537353737332717273735333547554543393B331CC06",
      INIT_78 => X"535373737373737353535353535353533333535333321212F1F1F11253737353",
      INIT_79 => X"939372939351B39352D473D4D5D4F57370E6277297D6F4B3B51577B7B5516765",
      INIT_7A => X"74737353535232323252737353535353317293935333347574533272D3500B45",
      INIT_7B => X"53537373535353533212121232325353321212123332F2D1F1F1F1F232535353",
      INIT_7C => X"72F0103151F07231323272F06E4E2D8EAC0000CE2FAF6BAC4E31531795726805",
      INIT_7D => X"73735353735352323252537373535353133394B3723233747352F01131EFCA65",
      INIT_7E => X"325373533312121212F1F1F1F112323232121212333312D1F1D1D1F112325353",
      INIT_7F => X"52525231F073739494D112B0A422220000004041014060404185303377966BC6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => ram_douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => ram_douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      O => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \settings_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \settings_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \settings_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \settings_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"13F40C140454049304720431041104320451045003EF03F00BD0334E7A6BA125",
      INIT_01 => X"0473047304730453045304530432043204110412045204730C73047304530432",
      INIT_02 => X"0C320412041204120C330C33041203D103D103F103D103D103F104120C320C53",
      INIT_03 => X"0432045304530452041203F103F103F103F203F103F103F103F103F104110411",
      INIT_04 => X"102100600101008100211040FF9BFFFEFFDF00632B8F041204782C5939CBA2E9",
      INIT_05 => X"047304B4047304530413049503F30C75039213D21B5000840084000110002000",
      INIT_06 => X"0C140C15043404530451041003F003F004300430040F041003D0334E7A4BA906",
      INIT_07 => X"047304730453045304320432041203F103F103F1041204320453045304320412",
      INIT_08 => X"03F103F103F104120412041203F103D103D103D103F103D103D103F104320C52",
      INIT_09 => X"045304530432041203F103D103D103D103F103F103F103F103F103F103F103F1",
      INIT_0A => X"088110C10060008200420800FFBEFF9F8BF2000100A001C5049513F5520AB9E4",
      INIT_0B => X"049403D103F214131BB21B511ACF2B3032F000C6006400C4006210C200200000",
      INIT_0C => X"0434043404140432041003EF03D003D003D00BF00410045104311B8F6A6BA0E6",
      INIT_0D => X"0C73045304320432041203F103F103F103D103F103F104110432045304320432",
      INIT_0E => X"03D103F103F103F103F103D103D103D103D103D103D103D103D103F104110432",
      INIT_0F => X"04320432041203F103D103D103D103F103B003D103D103F103F103D103D003D0",
      INIT_10 => X"08402840200018220000080018001001080218002020006013F01BF26229D9A3",
      INIT_11 => X"14740BB113503330002408441003100110011000080000000000004019420060",
      INIT_12 => X"045304330412041103F003CF03D003D103910BB10BD1045204720BCF628BA126",
      INIT_13 => X"04520432041103F103F103F103F103F103F103D103D103F10412043204320432",
      INIT_14 => X"03F103F103F103F103F103D103D103D103D103D103D103D103D103F103F103F1",
      INIT_15 => X"0412041203F103F103D103D103D103D103B003D103D103D103D003D003D003D1",
      INIT_16 => X"00411000200000000020FFDFFFBFFFFFE7FFFF5BA16281A433AF0C134A09E0E3",
      INIT_17 => X"04130C121370334F004200411000180018001000184008200000000000410000",
      INIT_18 => X"0C3104320431041003D00BB003D103F303B213721B520BD304320BAF628BA926",
      INIT_19 => X"041103F103F103F103F103F103F103F103F103F103F103F10411041204120412",
      INIT_1A => X"03F103F103D103D103F103F103F103D103D103D103D103F103F103F103F103F1",
      INIT_1B => X"041103F103D103D103F103D103D103B103D103D103F103D103D003D003D103D1",
      INIT_1C => X"00410862004000A100C1FF7DFF9ED7FFBFFFFF5AB8A0FDB6334F04D73A2CE0C7",
      INIT_1D => X"04B50433041113AF1B4C00E10080008000600020F7FDFFFFFFBFFFDFFFBFFFBF",
      INIT_1E => X"0BF00410043104100BD013B003D203F303F41B732B121B7303D2138F6A6AB106",
      INIT_1F => X"03F103F103F103F103F103F103D103D003D103F103F103F103F103F103F103F1",
      INIT_20 => X"03D103D103D103D103D103D103D103D103D103D103D103D103D103D103D103D1",
      INIT_21 => X"03F103F103D103D103D103D103D103D103D103D103D103D103D103D103D103D1",
      INIT_22 => X"00210043004408252002200018010801000100025B722415043424105A04B9A0",
      INIT_23 => X"1BF01BD01B701B701B5023901AED006300011000FF9FFFBFFFFFEFFFE7FFE7FF",
      INIT_24 => X"043203D00BAF0BD003F203F303F30451046F042F0BD10BD4041313CF6288A122",
      INIT_25 => X"03D103D103D103D103D103D103D103D103D103D103D103D103D103D103D103D1",
      INIT_26 => X"03D103D103D103D103D103D103D103D103D103D103D103D103D103D103D103D1",
      INIT_27 => X"03F103F103D103D103D103D103D103D103D103D103D103D103D103D103D103D1",
      INIT_28 => X"1BEF0BD00BB11B0F4B70008400A32BEF2C3123D00BD2043504761C326268A982",
      INIT_29 => X"0493043204320433041204120C320B6F232E00C400823BCF238E1BCF24721C11",
      INIT_2A => X"04120BD013900BB00BD20BB30BB303F1042F040F0BD103D3043313EF5AC99943",
      INIT_2B => X"03D103D103D103D103D103D103D103D103D103D103D103D103D103D103D103D1",
      INIT_2C => X"03D103D103D103D103D103D103D103D103D103D103D103D103D103D103D103D1",
      INIT_2D => X"03F103F103D103D103D103D103D103D103D103D103D103D103D103D103D103D1",
      INIT_2E => X"044F047103F11C331B6F01251450040E040E04F3043204D7049723B269E9B945",
      INIT_2F => X"05140472045304530453045204320C110B4E010501A70B8E14510410041103F1",
      INIT_30 => X"041203D10BB00BB00BB2139313720BB0040F03EF0BD103D3041313CF6289A124",
      INIT_31 => X"03D103D103D103D103D103D103D103D103D103D103D103D103D103D103D103D1",
      INIT_32 => X"03D103D103D103D103D103D103D103D103D103D103D103D103D103D103D103D1",
      INIT_33 => X"03F103F103D103D103D103D103D103D103D103D103D103D103D103D103D103D1",
      INIT_34 => X"236C1B6D2B8F22AC42ED434D1B0B1BCD138C2BCE1B2E23712B315B108147D166",
      INIT_35 => X"33AF2B4E332E2B0E334F33B0232E2AED432D42CC430C330C2B6D236D2BAF2B8F",
      INIT_36 => X"03F203D103B003F003F10BB2139203B0042F03EF03B10BB30BB32B507A2AB8C5",
      INIT_37 => X"03D103D103D103D103D103D103D103D103D103D103D103D103D103D103D103D1",
      INIT_38 => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_39 => X"03F103F103F103D103D103D103D103F103F103F103F103F103F103F103F103F1",
      INIT_3A => X"7ACB832E728C82CD82CC7ACB6AEB630B730B7AAB8AAC82AE7AAF8ACE8966A964",
      INIT_3B => X"7ACB82CC8ACD7A6C7AAD82EE7AAC82CC7A2A92CC7A4982EC72EC6ACC72EE6AAD",
      INIT_3C => X"03F203D103F00410041103D20BB203F0042F040F0BB1139313733310720BA8E7",
      INIT_3D => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_3E => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_3F => X"03F103F103F103D103D103D103F103F103F103F103F103F103F103F103F103F1",
      INIT_40 => X"6987720A69A969E961E859C76A6A5A0969E979A881A979CA59AA52095A486287",
      INIT_41 => X"620869E871E969C969C961A959A869E9720971E8722962086A6A59E95A0B622C",
      INIT_42 => X"03F203F103F003F003F10BB213B103F0042F03EF13B11B73137323714ACC6A09",
      INIT_43 => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_44 => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_45 => X"03F103F103F103F103D103D103F103F103F103F103F103F103F103F103F103F1",
      INIT_46 => X"4B4E3A8C3AEE432E3B2E32ED332E3B2E430D42CC42AB42CD330E2B6E1BCE13ED",
      INIT_47 => X"332C330C32EC432E432F3B0E3B0E3B2D3B0D3B2D2AAB330C330D330E3B2F32CE",
      INIT_48 => X"041203F103F103F00BB1139113910BD0040F03EF13911B730BB304110BEE1B6B",
      INIT_49 => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_4A => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_4B => X"03F103F103F103F103D103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_4C => X"03F003B0141203B003B0145303B003D003F003F00C100BF003D00C1203D00472",
      INIT_4D => X"0410043103D003D103B103900BF103D003F003CF0C3103F003D00BB10BB20B91",
      INIT_4E => X"041203F203F103D003B10B910BB103F0042F03EF13911B9303D30452048F044D",
      INIT_4F => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_50 => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_51 => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_52 => X"045204320412041203F203F203F20412043204510471045003F003D103D303F4",
      INIT_53 => X"045204320432041203F203F203F204120432043204510432041103F20BD20BD2",
      INIT_54 => X"03F203F203F103F103F103F1041104510470041013B11B720BB304120450046E",
      INIT_55 => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_56 => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_57 => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_58 => X"03F103F103F103D203D203B20BB20BB103D10411043004100BD00BB013920B94",
      INIT_59 => X"03F203F203F203D20BB20BB20BB10BD103D103F103F103F10BD10BB113B113B1",
      INIT_5A => X"03F203F103F103F103F103F103F10430045004300BD113920BB203F20410040F",
      INIT_5B => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_5C => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_5D => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_5E => X"0BB10BB103D103F203D203D20BB10B910BB103D103F103F003EF03D003B203B4",
      INIT_5F => X"0BB20BB203D203B20BB10BB10BB10BB103D103F103F003F003D00BD00BD00BD0",
      INIT_60 => X"03D203D103F103F103D00BB00BB003D003F0041103F103F203F20412041103F0",
      INIT_61 => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_62 => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_63 => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_64 => X"03D003F0041104120413041303F103F103D103F104110410042F040F03F203D4",
      INIT_65 => X"03D203D203F203F103F103D103D103F10411043104310411041003F004100430",
      INIT_66 => X"0BB103B103D103D10BD013B0139013900BB103F1041104320432041103F10BD1",
      INIT_67 => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_68 => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_69 => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_6A => X"040F0410043004320413041204110410041003F104120410042E040E0BD01392",
      INIT_6B => X"0BB103D103F1041103F003F003D003F0043104310430041003F003F00430044F",
      INIT_6C => X"0BB103D103D103F103F103F10BD00BB103B103D10411043104110BD11B912371",
      INIT_6D => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_6E => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_6F => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_70 => X"040F040F03F003F20BD20BD203F0040F040F03D103D203F0040E0C0E13AF2351",
      INIT_71 => X"13900BD003F003F003F00BCF0BB00BD003F003F003F00BD00BB00BD004100430",
      INIT_72 => X"03D103D103F103F104110411041103F103D103D203F103F103D0139023512331",
      INIT_73 => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_74 => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_75 => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_76 => X"040F03F003D10BB213930B9203F0040F03F00BB20BB303D2042F042E0BCF1391",
      INIT_77 => X"13B00BD00410041004100BD00BB00BB003D103D10BD10BB113910BB103F10431",
      INIT_78 => X"041103F103F103F103F00411041103F10BD20BB203F103F103F003D00BD10BD2",
      INIT_79 => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_7A => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_7B => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_7C => X"0411041103F203B30B740B9403D1041003F103B4039503F30451046F043103F2",
      INIT_7D => X"03F20412043104510431041103D103D203F203F303D30BB30B9203B203F20432",
      INIT_7E => X"041103F10BD10BB10BD003F003F10BD1139213920BD1041104300451047204B3",
      INIT_7F => X"03F103F103F103F103F103F103F103F103F103F103F103F103F103F103F103F1",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => dina(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_70\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addra(12),
      I1 => addra(11),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \settings_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \settings_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \settings_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \settings_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"43433F3F3F3F3F3F3F4343434343433F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_01 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_02 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F43433F3F3F3F3F3F3F4343434343433F",
      INIT_03 => X"43433F3F3F3F3F3F3F43434343433F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_04 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_05 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F43433F3F3F3F3F3F3F43434343433F3F",
      INIT_06 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_07 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_08 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_09 => X"433F3F3F3F3F3F3F3F3F433F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_0A => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_0B => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F433F3F3F3F3F3F3F3F3F433F3F3F3F3F",
      INIT_0C => X"3F3F3F3B3B3B3B3B3F3F3F3F3F3F3B3B3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_0D => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_0E => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3B3B3B3B3B3F3F3F3F3F3F3B3B",
      INIT_0F => X"3F3F3F3B3B3B3B3B3F3F3F3F3F3B3B3B3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_10 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_11 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3B3B3B3B3B3F3F3F3F3F3B3B3B",
      INIT_12 => X"4343434343434343434343434343433F43434343434343434343434343434343",
      INIT_13 => X"4343434343434343434343434343434343434343434343434343434343434343",
      INIT_14 => X"434343434343434343434343434343434343434343434343434343434343433F",
      INIT_15 => X"434343433F3F43434343434343433F3F43434343434343434343434343434343",
      INIT_16 => X"4343434343434343434343434343434343434343434343434343434343434343",
      INIT_17 => X"43434343434343434343434343434343434343433F3F43434343434343433F3F",
      INIT_18 => X"43433F3F3F3F43434343434343433F3F43434343434343434343434343434343",
      INIT_19 => X"4343434343434343434343434343434343434343434343434343434343434343",
      INIT_1A => X"43434343434343434343434343434343433F3F3F3F3F434343434343433F3F3F",
      INIT_1B => X"433F3F3F3F3F434343433F3F43433F3F43434343434343434343434343434343",
      INIT_1C => X"4343434343434343434343434343434343434343434343434343434343434343",
      INIT_1D => X"43434343434343434343434343434343433F3F3F3F3F4343433F3F3F4343433F",
      INIT_1E => X"3F3F3F3F3F3F3F433F3F3B3F3F3F3F4343434343434343434343434343434343",
      INIT_1F => X"4343434343434343434343434343434343434343434343434343434343434343",
      INIT_20 => X"43434343434343434343434343434343433F3F3F3F3F3F43433F3B3F43433F3F",
      INIT_21 => X"3F3F3F3F3F3F3F433F3F3B3F3F3F3F4343434343434343434343434343434343",
      INIT_22 => X"4343434343434343434343434343434343434343434343434343434343434343",
      INIT_23 => X"43434343434343434343434343434343433F3F3F3F4343433F3F3B3B43433F43",
      INIT_24 => X"3F3F3F3F434343433F3F3F3F3F3F3F4343434343434343434343434343434343",
      INIT_25 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_26 => X"434343434343434343434343434343433F3F3F3F3F4343433B3F3F3F3F3F3F43",
      INIT_27 => X"3F3F3F3F3F4343433F43433F3F3B3B4343434343434343434343434343434343",
      INIT_28 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_29 => X"434343434343434343434343434343433F3F3F3F3F4343433F43433F3F3B3743",
      INIT_2A => X"3F3F3F3F3F4343433F3F3F3F3F3B3B4343434343434343434343434343434343",
      INIT_2B => X"4343434343434343434343434343434343434343434343434343434343434343",
      INIT_2C => X"434343434343434343434343434343433F3F3F3F434343433F433F3F3F3B3743",
      INIT_2D => X"3F3F3F3F3F4343433F3F3B3F3F3B3F4343434343434343434343434343434343",
      INIT_2E => X"4343434343434343434343434343434343434343434343434343434343434343",
      INIT_2F => X"434343434343434343434343434343433F3F3F3F434343433F3F3B3B433F3F47",
      INIT_30 => X"4747433F3F3F3F3B3F433F3B43433B4343433F3F3F4343434747474343433F3F",
      INIT_31 => X"7A7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7A7E7D7E7E7E7E7E7E7A767E7D7E6347",
      INIT_32 => X"3B3F3F434743433F3F433F3F434343433F43433F3F4747433F433B2B2F3B5776",
      INIT_33 => X"434743433F3F3B37373B3F3F433F373F3F3F3F3F3F3F3F434343434343433F3F",
      INIT_34 => X"31313438383529253134403D2C312D2C3535303030343D392D2D31343838315E",
      INIT_35 => X"3F3F3F3F43474343433F3F3F434343433F4343434347433F43433F3337434E40",
      INIT_36 => X"3F3F433F3F3F3F3B3B373B3B3F3B37434343433F3F434343434343434343433F",
      INIT_37 => X"4A4F4F535B533F3B3F57525B534B53535A574B434B4F4B4753474B474F523879",
      INIT_38 => X"3F3F434343473F43433B3F3F433F3F3B373B3F3F3F47433F373F473B33476248",
      INIT_39 => X"3B3B3B3B3F3F3F43433B3B3B3B3B3F43434343433F3F43434343434343434343",
      INIT_3A => X"3B4747474F4B3F3F4347434347473A00473F3B373B473F4747474B37374B3C7D",
      INIT_3B => X"3F43434343473F433F3B2F373B3B373737373B3B3B4347434343433B374B6E58",
      INIT_3C => X"3B3B3B373B3B3F3F3F3F3F3F3F3F433F4343433F3F3F3F3F3F3F434343434343",
      INIT_3D => X"3B4B4743434343473F473B373F4300043733333B37433F333F433F37334B3C7D",
      INIT_3E => X"3F473B373F47433B2F3B272F37373B3B3B3F3B37373B3F3F43433F3B3F536E50",
      INIT_3F => X"3B3B3B3B373B3B3B3B3F3B3F4343474343434343434343434343434343434343",
      INIT_40 => X"47574B3F3B3B4343433B474F3B00040C3F4B373B474F4333333B3F3B37463D7D",
      INIT_41 => X"3F3F2F3343433F371E3326333B3B3B3F3F3F3F3B373B3B37333F3B3B3B4F6E54",
      INIT_42 => X"3B3B3B3B3B3B3B3B3B3B373B3F3F434343434343434343433F3F3F3F3F3F3F3F",
      INIT_43 => X"4F574B3F3B3B3F373F47534E00252D0C4E4B433F4F4F433B2F3B434343463979",
      INIT_44 => X"372F262F3F372F3322262A333B3B3B3B3F3F3F3B3B3B373337373733334B6A50",
      INIT_45 => X"3B3B3B3B3B3B3B3F3B3F373B3B373B3B434343474343433F3737373737373B3B",
      INIT_46 => X"434F473F3B3F4B3F3F00000029261D000800425353534B4743534B3F3F42347D",
      INIT_47 => X"2B2B26222B2F2626331A2222333B3F3F3B3B3B3B373B3B37373337332B436650",
      INIT_48 => X"3B3B3B3B3F3F3F3B3B3B3B3B3F3B373B3B3B3B3F3F433B262222262F3B3B3B3F",
      INIT_49 => X"2F3B3B3B43433600002D291D19221521290000464B4B4F3E004A533B3F46387D",
      INIT_4A => X"1E2A26262B2B262626262A333B3F3F3F37373B37373B3B373B3B3B3333436258",
      INIT_4B => X"373B3B3B3B3B3B3F3B3B3B3B3B3B3B3B373B373B3B3B3B261A222B2F333B3B3F",
      INIT_4C => X"363F2F3B320000212D3A2522150D1E1E151D000000363A000000433B434E4179",
      INIT_4D => X"262622262F2622222A2F373B3B3B3B3B33373B37373B3F3F3B3F3B3737476658",
      INIT_4E => X"3B37373B3B3B3B3B373B3B373B3B3B3B3B3B373B3B3B372A1E22262A333B3B3F",
      INIT_4F => X"4E373732000021222A7700191E0D0D15151A1A1D0000000000324B433A4E3C79",
      INIT_50 => X"2B26261E261E2226222F3B3B3B3B3B3B37373B3B3B3F3F3B3B3B3B3333476658",
      INIT_51 => X"3737373B3B3B3B37332F26262F373B3B37373B3F3F3B3B2F2622222B333B3B3F",
      INIT_52 => X"5243332E0445312A2A0004321D151A15190D12192D353900364B473F3F4A387E",
      INIT_53 => X"332626221E1E2B332E333737373737333F3F3F3F43433F3F3B322A2227436254",
      INIT_54 => X"37373737373733332B160A0E1E2B33373337373B3F3B3B37221E262F3337373B",
      INIT_55 => X"4A3F333A007F7F7F7F7F7F77211919151A15192D00000000003E4F373B46347D",
      INIT_56 => X"2F221E221E262B373B3B3B3B3B3733333F3F433F3F3F3F372F1E0E0A163B5A50",
      INIT_57 => X"373B3B3B37372B1E120602020E161E2B3337373B3B3B3B37221A1E272F37372F",
      INIT_58 => X"363F3F3200041C44487F7B736B77732511250004003E3E00000047372F363D79",
      INIT_59 => X"2626221A122B2F37373B3B3B372F2B2F3B3F3F3B3B372F1E120A020206264950",
      INIT_5A => X"2E3337332F2B1A0A0202020202020A16272F373B3B3B3B372F1A1A232B2F261E",
      INIT_5B => X"2A3B43332F360C40407F7F7F7F77772D212908003E473F37003E4B2B1A2A3869",
      INIT_5C => X"1A2222120E2B373B3B3B372E221A161A2F3737332F271A060202020202163D54",
      INIT_5D => X"1E2E332A1A120A02020202020202060A12222F373B3B3B37331E1E2F2F22160E",
      INIT_5E => X"1E323A27333F57080800000C080000000000003E4B332F2F334B3F1612213058",
      INIT_5F => X"0E0A0E0A16272F373B3B3222120A0A0A16262F22120A06020202020202113954",
      INIT_60 => X"0606060602020202020202020202020602060A121E2F332F2B1E1A231E0E0202",
      INIT_61 => X"707470757D7D7D7D7D7D7179796C74706C6C7874696D75686060707C70685460",
      INIT_62 => X"02020206060A16232F23120602020202060A0A060606060602020202021D4D68",
      INIT_63 => X"02020202020202020202020202020206060602060E1A221E1A0E0A0A0A020202",
      INIT_64 => X"2D2D2D2925252121212920292D28312D292529251D2529252525292D2525293D",
      INIT_65 => X"0202020202020A1216120602020202020202020202060A0602020202020D2939",
      INIT_66 => X"0202020202020202020202020202020202020202060A0E0E0A06060202020202",
      INIT_67 => X"050A0A0505060A0A090E090909090A0502020202010509090105090E06020511",
      INIT_68 => X"020202020202020602060202020202020202020202060A060202020202020202",
      INIT_69 => X"0202020202020202020202020202020202020202020602020202060202020202",
      INIT_6A => X"151915191D2121252121211D191A16161D21211D19191D1D1D1D1D211D110A02",
      INIT_6B => X"0202020202020202020202020202020202020202020206020202020A05020202",
      INIT_6C => X"0202020202020202020202020202020202020202020202060202020202020202",
      INIT_6D => X"393D393D41454145454545413D3D3539454D4D4945454545393D45514D351D0A",
      INIT_6E => X"0202020202020202020202020202020202020202020202020202020D0D090E0E",
      INIT_6F => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_70 => X"30343434383438383D38383838383438383C3C343438404035393C40382D2931",
      INIT_71 => X"0202020202020202020202020202020202020602020202020202060E0D152935",
      INIT_72 => X"0202020202020202020202020202020202020202020202020201020202020202",
      INIT_73 => X"1D1D1D1D1D19191D19191D1D2121252521211912151D251D11191D1D12152554",
      INIT_74 => X"02020202020202020202020202020202020206060202020202060A0602113950",
      INIT_75 => X"0202020202020202020202020202020202020202020202020201020202020202",
      INIT_76 => X"0202020202020202020202020202020201010202020202020202020202022160",
      INIT_77 => X"020202020202020202020202020202020202020202060202020A0602020A3954",
      INIT_78 => X"0202020202020202020202020202020202020202020202020101010202020202",
      INIT_79 => X"02020206060202020202020202020202090000090202020202020602020A2555",
      INIT_7A => X"02020202020202020202020202020202020202020206060202020602020E354C",
      INIT_7B => X"0202020202020202020202020202020202020202020201010101010102020202",
      INIT_7C => X"0E0506060A010A0202060E09090D0D192D040429191105111515151A111D2545",
      INIT_7D => X"020202020202020202020202020202020A02020202060202020201020211354C",
      INIT_7E => X"0202020202020202020101010102020202020202060602010101010102020206",
      INIT_7F => X"060602020102020206010E19000004040C08040000000000000015090D1D253D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 7) => B"0000000000000000000000000",
      DIADI(6 downto 0) => dina(6 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6 downto 0) => \douta[15]\(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[12]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity settings_blk_mem_gen_prim_width is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end settings_blk_mem_gen_prim_width;

architecture STRUCTURE of settings_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.settings_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \settings_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \settings_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \settings_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \settings_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\settings_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \settings_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \settings_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \settings_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \settings_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\settings_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \addra[12]\,
      clka => clka,
      dina(6 downto 0) => dina(6 downto 0),
      \douta[15]\(6 downto 0) => \douta[15]\(6 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity settings_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end settings_blk_mem_gen_generic_cstr;

architecture STRUCTURE of settings_blk_mem_gen_generic_cstr is
  signal ram_douta : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ramloop[0].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.settings_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_6\,
      DOADO(15) => \ramloop[1].ram.r_n_0\,
      DOADO(14) => \ramloop[1].ram.r_n_1\,
      DOADO(13) => \ramloop[1].ram.r_n_2\,
      DOADO(12) => \ramloop[1].ram.r_n_3\,
      DOADO(11) => \ramloop[1].ram.r_n_4\,
      DOADO(10) => \ramloop[1].ram.r_n_5\,
      DOADO(9) => \ramloop[1].ram.r_n_6\,
      DOADO(8) => \ramloop[1].ram.r_n_7\,
      DOADO(7) => \ramloop[1].ram.r_n_8\,
      DOADO(6) => \ramloop[1].ram.r_n_9\,
      DOADO(5) => \ramloop[1].ram.r_n_10\,
      DOADO(4) => \ramloop[1].ram.r_n_11\,
      DOADO(3) => \ramloop[1].ram.r_n_12\,
      DOADO(2) => \ramloop[1].ram.r_n_13\,
      DOADO(1) => \ramloop[1].ram.r_n_14\,
      DOADO(0) => \ramloop[1].ram.r_n_15\,
      addra(1 downto 0) => addra(12 downto 11),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.settings_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ => \ramloop[0].ram.r_n_9\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\settings_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOADO(15) => \ramloop[1].ram.r_n_0\,
      DOADO(14) => \ramloop[1].ram.r_n_1\,
      DOADO(13) => \ramloop[1].ram.r_n_2\,
      DOADO(12) => \ramloop[1].ram.r_n_3\,
      DOADO(11) => \ramloop[1].ram.r_n_4\,
      DOADO(10) => \ramloop[1].ram.r_n_5\,
      DOADO(9) => \ramloop[1].ram.r_n_6\,
      DOADO(8) => \ramloop[1].ram.r_n_7\,
      DOADO(7) => \ramloop[1].ram.r_n_8\,
      DOADO(6) => \ramloop[1].ram.r_n_9\,
      DOADO(5) => \ramloop[1].ram.r_n_10\,
      DOADO(4) => \ramloop[1].ram.r_n_11\,
      DOADO(3) => \ramloop[1].ram.r_n_12\,
      DOADO(2) => \ramloop[1].ram.r_n_13\,
      DOADO(1) => \ramloop[1].ram.r_n_14\,
      DOADO(0) => \ramloop[1].ram.r_n_15\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\settings_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \ramloop[0].ram.r_n_9\,
      clka => clka,
      dina(6 downto 0) => dina(15 downto 9),
      \douta[15]\(6) => \ramloop[2].ram.r_n_0\,
      \douta[15]\(5) => \ramloop[2].ram.r_n_1\,
      \douta[15]\(4) => \ramloop[2].ram.r_n_2\,
      \douta[15]\(3) => \ramloop[2].ram.r_n_3\,
      \douta[15]\(2) => \ramloop[2].ram.r_n_4\,
      \douta[15]\(1) => \ramloop[2].ram.r_n_5\,
      \douta[15]\(0) => \ramloop[2].ram.r_n_6\,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity settings_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end settings_blk_mem_gen_top;

architecture STRUCTURE of settings_blk_mem_gen_top is
begin
\valid.cstr\: entity work.settings_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity settings_blk_mem_gen_v8_4_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end settings_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of settings_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.settings_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity settings_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of settings_blk_mem_gen_v8_4_1 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of settings_blk_mem_gen_v8_4_1 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of settings_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of settings_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of settings_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of settings_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of settings_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of settings_blk_mem_gen_v8_4_1 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of settings_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of settings_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of settings_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of settings_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     4.272433 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of settings_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of settings_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of settings_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of settings_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of settings_blk_mem_gen_v8_4_1 : entity is "settings.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of settings_blk_mem_gen_v8_4_1 : entity is "settings.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of settings_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of settings_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of settings_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of settings_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of settings_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of settings_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of settings_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of settings_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of settings_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of settings_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of settings_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of settings_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of settings_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of settings_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of settings_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of settings_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of settings_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of settings_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of settings_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of settings_blk_mem_gen_v8_4_1 : entity is "yes";
end settings_blk_mem_gen_v8_4_1;

architecture STRUCTURE of settings_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.settings_blk_mem_gen_v8_4_1_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity settings is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of settings : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of settings : entity is "settings,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of settings : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of settings : entity is "blk_mem_gen_v8_4_1,Vivado 2018.2";
end settings;

architecture STRUCTURE of settings is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.272433 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "settings.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "settings.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 6144;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 6144;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 6144;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 6144;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.settings_blk_mem_gen_v8_4_1
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => dina(15 downto 0),
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
