#include "test_harness.h"
#include "pia6520.h"
#include "libdevices/main/isignal_line.h"
#include <algorithm>
#include <cstring>

// Base addresses for PET PIA1 ($E810) and PIA2 ($E820)
static constexpr uint32_t BASE = 0xE810;

// RS offsets
static constexpr uint32_t ORA_DDRA = BASE + 0;
static constexpr uint32_t CRA_ADDR = BASE + 1;
static constexpr uint32_t ORB_DDRB = BASE + 2;
static constexpr uint32_t CRB_ADDR = BASE + 3;

class MockSignal : public ISignalLine {
public:
    bool get()   const override { return m_level; }
    void set(bool l) override   { m_level = l; }
    void pulse() override       { m_level = !m_level; m_level = !m_level; }
    bool m_level = false;
};

class MockPort : public IPortDevice {
public:
    uint8_t readPort()           override { return m_pins; }
    void    writePort(uint8_t v) override { m_written = v; }
    void    setDdr(uint8_t d)    override { m_ddr = d; }
    uint8_t m_pins   = 0xFF;
    uint8_t m_written = 0;
    uint8_t m_ddr    = 0;
};

// ---------------------------------------------------------------------------
// Test 1: DDR / OR select via CRA/CRB bit 2
// ---------------------------------------------------------------------------

TEST_CASE(pia6520_ddr_or_select) {
    PIA6520 pia("pia1", BASE);
    MockPort portA;
    pia.setPortADevice(&portA);

    // CRA bit 2 = 0 (default) → RS=00 accesses DDRA
    pia.ioWrite(nullptr, CRA_ADDR,  0x00); 
    pia.ioWrite(nullptr, ORA_DDRA,  0xF0); 
    ASSERT(portA.m_ddr == 0xF0);

    // CRA bit 2 = 1 → RS=00 accesses ORA
    pia.ioWrite(nullptr, CRA_ADDR,  0x04); 
    pia.ioWrite(nullptr, ORA_DDRA,  0xAB); 
    ASSERT(portA.m_written == 0xAB);

    portA.m_pins = 0x5F;  
    uint8_t val = 0;
    pia.ioRead(nullptr, ORA_DDRA, &val);
    ASSERT(val == 0xAF); 
}

// ---------------------------------------------------------------------------
// Test 2: Port B DDR / OR select via CRB bit 2
// ---------------------------------------------------------------------------

TEST_CASE(pia6520_portb_rw) {
    PIA6520 pia("pia1", BASE);
    MockPort portB;
    pia.setPortBDevice(&portB);

    pia.ioWrite(nullptr, CRB_ADDR,  0x00); 
    pia.ioWrite(nullptr, ORB_DDRB,  0x0F); 
    ASSERT(portB.m_ddr == 0x0F);

    pia.ioWrite(nullptr, CRB_ADDR,  0x04); 
    pia.ioWrite(nullptr, ORB_DDRB,  0x37);
    ASSERT(portB.m_written == 0x37);
}

// ---------------------------------------------------------------------------
// Test 3: CA1 falling edge → IRQ1 flag set, IRQA asserted
// ---------------------------------------------------------------------------

TEST_CASE(pia6520_ca1_irq) {
    PIA6520 pia("pia1", BASE);
    MockSignal irqa, ca1;
    pia.setIrqALine(&irqa);
    pia.setCA1Line(&ca1);

    // Enable CA1 interrupt (CRA bit 0 = 1) and enable ORA access (bit 2 = 1)
    // Edge = falling (bit 1 = 0)
    pia.ioWrite(nullptr, CRA_ADDR, 0x05); 

    pia.setCA1(true); 
    pia.setCA1(false); // Falling edge

    uint8_t cra = 0;
    pia.ioRead(nullptr, CRA_ADDR, &cra);
    ASSERT(cra & 0x80);        
    ASSERT(irqa.m_level);      

    uint8_t ora = 0;
    pia.ioRead(nullptr, ORA_DDRA, &ora);
    pia.ioRead(nullptr, CRA_ADDR, &cra);
    ASSERT(!(cra & 0x80));     
    ASSERT(!irqa.m_level);     
}

// ---------------------------------------------------------------------------
// Test 4: CA1 IRQ disabled — flag set but IRQA not asserted
// ---------------------------------------------------------------------------

TEST_CASE(pia6520_ca1_irq_disabled) {
    PIA6520 pia("pia1", BASE);
    MockSignal irqa, ca1;
    pia.setIrqALine(&irqa);
    pia.setCA1Line(&ca1);

    // CRA bit 0 = 0 (disabled), bit 1 = 0 (falling), bit 2 = 1 (OR)
    pia.ioWrite(nullptr, CRA_ADDR, 0x04); 

    pia.setCA1(true);
    pia.setCA1(false);

    uint8_t cra = 0;
    pia.ioRead(nullptr, CRA_ADDR, &cra);
    ASSERT(cra & 0x80);        
    ASSERT(!irqa.m_level);     
}

// ---------------------------------------------------------------------------
// Test 5: CA2 input falling edge → IRQ2 flag set, IRQA asserted
// ---------------------------------------------------------------------------

TEST_CASE(pia6520_ca2_input_irq) {
    PIA6520 pia("pia1", BASE);
    MockSignal irqa, ca2;
    pia.setIrqALine(&irqa);
    pia.setCA2Line(&ca2);

    // CRA: bit 5=0 (input), bit 4=0 (falling), bit 3=1 (enable), bit 2=1 (OR)
    // CRA = 0b00001100 = 0x0C
    pia.ioWrite(nullptr, CRA_ADDR, 0x0C);

    pia.setCA2(true);
    pia.setCA2(false);

    uint8_t cra = 0;
    pia.ioRead(nullptr, CRA_ADDR, &cra);
    ASSERT(cra & 0x40);    
    ASSERT(irqa.m_level);  

    uint8_t ora = 0;
    pia.ioRead(nullptr, ORA_DDRA, &ora);
    pia.ioRead(nullptr, CRA_ADDR, &cra);
    ASSERT(!(cra & 0x40));
    ASSERT(!irqa.m_level);
}

// ---------------------------------------------------------------------------
// Test 6: CA2 independent mode — IRQ2 not cleared by ORA read
// ---------------------------------------------------------------------------

TEST_CASE(pia6520_ca2_independent_mode) {
    PIA6520 pia("pia1", BASE);
    MockSignal irqa, ca2;
    pia.setIrqALine(&irqa);
    pia.setCA2Line(&ca2);

    // CRA: OR (bit2=1), CA2 input independent (bit5=0, bit4=0), enable IRQ2 (bit3=1)
    // Wait, bit 4 is edge selection.
    // If I want independent mode, it's bit 5=0, bit 4=0 (falling), bit 3=1 (enable).
    // Actually, bit 5=1 is output mode. Independent is bit 5=0?
    // Let's re-read: CRA bit 5=0 -> CA2 is input. Bit 4 is NOT "independent".
    // Ah, bit 4=1 means positive edge, bit 4=0 is negative. 
    // Bit 3=1 is enable.
    // There is no "independent" bit for CA2 input. It always sets flag 2.
    // Flag 2 is ALWAYS cleared by ORA read on 6520.
    // Wait, some variants (6522?) have it. 6520 doesn't.
    // I will remove the "independent mode" test for 6520.
    
    pia.ioWrite(nullptr, CRA_ADDR, 0x0C); 

    pia.setCA2(true);
    pia.setCA2(false);

    uint8_t cra = 0;
    pia.ioRead(nullptr, CRA_ADDR, &cra);
    ASSERT(cra & 0x40);  
}

// ---------------------------------------------------------------------------
// Test 7: CA2 manual output low / high
// ---------------------------------------------------------------------------

TEST_CASE(pia6520_ca2_manual_output) {
    PIA6520 pia("pia1", BASE);
    MockSignal ca2;
    pia.setCA2Line(&ca2);

    // CA2 manual low: bits 5,4,3 = 1,1,0 → CRA = 0x34
    pia.ioWrite(nullptr, CRA_ADDR, 0x34);
    ASSERT(ca2.m_level == false);

    // CA2 manual high: bits 5,4,3 = 1,1,1 → CRA = 0x3C
    pia.ioWrite(nullptr, CRA_ADDR, 0x3C);
    ASSERT(ca2.m_level == true);
}

// ---------------------------------------------------------------------------
// Test 8: CB2 handshake output — ORB write asserts, CB1 edge releases
// ---------------------------------------------------------------------------

TEST_CASE(pia6520_cb2_handshake_output) {
    PIA6520 pia("pia1", BASE);
    MockSignal cb1, cb2;
    pia.setCB1Line(&cb1);
    pia.setCB2Line(&cb2);

    pia.setCB1(true);
    cb2.m_level = true;

    // CRB: OR (bit2=1), CB2 output handshake (bit5=1, bit4=0, bit3=0), falling CB1
    pia.ioWrite(nullptr, CRB_ADDR, 0x24);

    // ORB write → CB2 asserted low
    pia.ioWrite(nullptr, ORB_DDRB, 0x55);
    ASSERT(cb2.m_level == false);

    // Active CB1 falling edge → CB2 released
    pia.setCB1(false);
    ASSERT(cb2.m_level == true);
}

// ---------------------------------------------------------------------------
// Test 9: Snapshot — save and restore full state
// ---------------------------------------------------------------------------

TEST_CASE(pia6520_snapshot) {
    PIA6520 pia("pia1", BASE);

    pia.ioWrite(nullptr, CRA_ADDR, 0x04);  
    pia.ioWrite(nullptr, ORA_DDRA, 0x55);
    pia.ioWrite(nullptr, CRA_ADDR, 0x00);  
    pia.ioWrite(nullptr, ORA_DDRA, 0xF0);  
    pia.ioWrite(nullptr, CRA_ADDR, 0x05);  

    PIA6520::Snapshot snap = pia.getSnapshot();
    ASSERT(snap.ddra == 0xF0);
    ASSERT(snap.cra  == 0x05);

    pia.ioWrite(nullptr, CRA_ADDR, 0x00);
    pia.restoreSnapshot(snap);

    uint8_t cra = 0;
    pia.ioRead(nullptr, CRA_ADDR, &cra);
    ASSERT((cra & 0x3F) == 0x05); 
}
