Classic Timing Analyzer report for LAB6v1
Mon May 06 11:49:10 2019
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+---------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From    ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.261 ns                                       ; D2      ; SS[0]     ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.513 ns                                       ; Cntr[0] ; CarNum[0] ; Clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.941 ns                                      ; D1      ; SS[3]     ; --         ; Clk      ; 0            ;
; Clock Setup: 'Clk'           ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[0]   ; Cntr[2]   ; Clk        ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;         ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------+-----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk'                                                                                                                                                                     ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[0]   ; Cntr[2] ; Clk        ; Clk      ; None                        ; None                      ; 2.206 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[0]   ; Cntr[3] ; Clk        ; Clk      ; None                        ; None                      ; 2.202 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[0]   ; Cntr[1] ; Clk        ; Clk      ; None                        ; None                      ; 2.201 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[1]   ; SS[0]   ; Clk        ; Clk      ; None                        ; None                      ; 2.137 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[0]   ; SS[3]   ; Clk        ; Clk      ; None                        ; None                      ; 2.065 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[1]   ; Cntr[2] ; Clk        ; Clk      ; None                        ; None                      ; 2.008 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[1]   ; Cntr[3] ; Clk        ; Clk      ; None                        ; None                      ; 2.004 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[1]   ; Cntr[1] ; Clk        ; Clk      ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[3]   ; Cntr[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[3]   ; Cntr[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.940 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[3]   ; Cntr[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.939 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[2]   ; Cntr[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.913 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[2]   ; Cntr[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.909 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[3]   ; SS[3]   ; Clk        ; Clk      ; None                        ; None                      ; 1.908 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[2]   ; Cntr[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.908 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[0]   ; SS[0]   ; Clk        ; Clk      ; None                        ; None                      ; 1.901 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[0]   ; SS[1]   ; Clk        ; Clk      ; None                        ; None                      ; 1.898 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[2]   ; SS[1]   ; Clk        ; Clk      ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[2]   ; SS[3]   ; Clk        ; Clk      ; None                        ; None                      ; 1.877 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[1]   ; SS[3]   ; Clk        ; Clk      ; None                        ; None                      ; 1.867 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[2]   ; SS[2]   ; Clk        ; Clk      ; None                        ; None                      ; 1.848 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[0]   ; SS[2]   ; Clk        ; Clk      ; None                        ; None                      ; 1.833 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[1]   ; SS[2]   ; Clk        ; Clk      ; None                        ; None                      ; 1.806 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[2]   ; Cntr[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.769 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Cntr[0] ; Cntr[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.740 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Cntr[0] ; Cntr[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.736 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Cntr[0] ; Cntr[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.735 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[3]   ; SS[2]   ; Clk        ; Clk      ; None                        ; None                      ; 1.705 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[0]   ; Cntr[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.634 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[2]   ; SS[0]   ; Clk        ; Clk      ; None                        ; None                      ; 1.591 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[1]   ; Cntr[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.436 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[1]   ; SS[1]   ; Clk        ; Clk      ; None                        ; None                      ; 1.420 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[3]   ; Cntr[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.315 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Cntr[3] ; Cntr[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.293 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Cntr[2] ; Cntr[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.139 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Cntr[2] ; Cntr[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.133 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[3]   ; SS[1]   ; Clk        ; Clk      ; None                        ; None                      ; 1.074 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[3]   ; SS[0]   ; Clk        ; Clk      ; None                        ; None                      ; 1.072 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Cntr[1] ; Cntr[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.053 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Cntr[1] ; Cntr[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.051 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Cntr[1] ; Cntr[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.051 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Cntr[0] ; Cntr[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.043 ns                ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To    ; To Clock ;
+-------+--------------+------------+------+-------+----------+
; N/A   ; None         ; 6.261 ns   ; D2   ; SS[0] ; Clk      ;
; N/A   ; None         ; 6.053 ns   ; D1   ; SS[0] ; Clk      ;
; N/A   ; None         ; 5.936 ns   ; D2   ; SS[2] ; Clk      ;
; N/A   ; None         ; 5.571 ns   ; D1   ; SS[1] ; Clk      ;
; N/A   ; None         ; 5.507 ns   ; D2   ; SS[3] ; Clk      ;
; N/A   ; None         ; 5.351 ns   ; D2   ; SS[1] ; Clk      ;
; N/A   ; None         ; 5.244 ns   ; D1   ; SS[2] ; Clk      ;
; N/A   ; None         ; 4.993 ns   ; D1   ; SS[3] ; Clk      ;
+-------+--------------+------------+------+-------+----------+


+----------------------------------------------------------------------+
; tco                                                                  ;
+-------+--------------+------------+---------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From    ; To        ; From Clock ;
+-------+--------------+------------+---------+-----------+------------+
; N/A   ; None         ; 8.513 ns   ; Cntr[0] ; CarNum[0] ; Clk        ;
; N/A   ; None         ; 7.681 ns   ; Cntr[3] ; CarNum[3] ; Clk        ;
; N/A   ; None         ; 7.643 ns   ; Cntr[1] ; CarNum[1] ; Clk        ;
; N/A   ; None         ; 7.202 ns   ; Cntr[2] ; CarNum[2] ; Clk        ;
+-------+--------------+------------+---------+-----------+------------+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To    ; To Clock ;
+---------------+-------------+-----------+------+-------+----------+
; N/A           ; None        ; -4.941 ns ; D1   ; SS[3] ; Clk      ;
; N/A           ; None        ; -5.068 ns ; D1   ; SS[1] ; Clk      ;
; N/A           ; None        ; -5.192 ns ; D1   ; SS[2] ; Clk      ;
; N/A           ; None        ; -5.299 ns ; D2   ; SS[1] ; Clk      ;
; N/A           ; None        ; -5.455 ns ; D2   ; SS[3] ; Clk      ;
; N/A           ; None        ; -5.884 ns ; D2   ; SS[2] ; Clk      ;
; N/A           ; None        ; -6.001 ns ; D1   ; SS[0] ; Clk      ;
; N/A           ; None        ; -6.209 ns ; D2   ; SS[0] ; Clk      ;
+---------------+-------------+-----------+------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Mon May 06 11:49:10 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LAB6v1 -c LAB6v1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is an undefined clock
Info: Clock "Clk" Internal fmax is restricted to 275.03 MHz between source register "SS[0]" and destination register "Cntr[2]"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.206 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y10_N2; Fanout = 4; REG Node = 'SS[0]'
            Info: 2: + IC(0.577 ns) + CELL(0.292 ns) = 0.869 ns; Loc. = LC_X11_Y10_N3; Fanout = 3; COMB Node = 'Equal0~0'
            Info: 3: + IC(0.454 ns) + CELL(0.114 ns) = 1.437 ns; Loc. = LC_X11_Y10_N1; Fanout = 3; COMB Node = 'Cntr[1]~1'
            Info: 4: + IC(0.460 ns) + CELL(0.309 ns) = 2.206 ns; Loc. = LC_X11_Y10_N5; Fanout = 3; REG Node = 'Cntr[2]'
            Info: Total cell delay = 0.715 ns ( 32.41 % )
            Info: Total interconnect delay = 1.491 ns ( 67.59 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Clk" to destination register is 2.768 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 8; CLK Node = 'Clk'
                Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X11_Y10_N5; Fanout = 3; REG Node = 'Cntr[2]'
                Info: Total cell delay = 2.180 ns ( 78.76 % )
                Info: Total interconnect delay = 0.588 ns ( 21.24 % )
            Info: - Longest clock path from clock "Clk" to source register is 2.768 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 8; CLK Node = 'Clk'
                Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X11_Y10_N2; Fanout = 4; REG Node = 'SS[0]'
                Info: Total cell delay = 2.180 ns ( 78.76 % )
                Info: Total interconnect delay = 0.588 ns ( 21.24 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "SS[0]" (data pin = "D2", clock pin = "Clk") is 6.261 ns
    Info: + Longest pin to register delay is 8.992 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_6; Fanout = 4; PIN Node = 'D2'
        Info: 2: + IC(6.032 ns) + CELL(0.442 ns) = 7.943 ns; Loc. = LC_X12_Y10_N9; Fanout = 1; COMB Node = 'Selector7~0'
        Info: 3: + IC(0.740 ns) + CELL(0.309 ns) = 8.992 ns; Loc. = LC_X11_Y10_N2; Fanout = 4; REG Node = 'SS[0]'
        Info: Total cell delay = 2.220 ns ( 24.69 % )
        Info: Total interconnect delay = 6.772 ns ( 75.31 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 2.768 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 8; CLK Node = 'Clk'
        Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X11_Y10_N2; Fanout = 4; REG Node = 'SS[0]'
        Info: Total cell delay = 2.180 ns ( 78.76 % )
        Info: Total interconnect delay = 0.588 ns ( 21.24 % )
Info: tco from clock "Clk" to destination pin "CarNum[0]" through register "Cntr[0]" is 8.513 ns
    Info: + Longest clock path from clock "Clk" to source register is 2.768 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 8; CLK Node = 'Clk'
        Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X11_Y10_N8; Fanout = 3; REG Node = 'Cntr[0]'
        Info: Total cell delay = 2.180 ns ( 78.76 % )
        Info: Total interconnect delay = 0.588 ns ( 21.24 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 5.521 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y10_N8; Fanout = 3; REG Node = 'Cntr[0]'
        Info: 2: + IC(3.413 ns) + CELL(2.108 ns) = 5.521 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'CarNum[0]'
        Info: Total cell delay = 2.108 ns ( 38.18 % )
        Info: Total interconnect delay = 3.413 ns ( 61.82 % )
Info: th for register "SS[3]" (data pin = "D1", clock pin = "Clk") is -4.941 ns
    Info: + Longest clock path from clock "Clk" to destination register is 2.768 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 8; CLK Node = 'Clk'
        Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X11_Y10_N7; Fanout = 6; REG Node = 'SS[3]'
        Info: Total cell delay = 2.180 ns ( 78.76 % )
        Info: Total interconnect delay = 0.588 ns ( 21.24 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 7.724 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_7; Fanout = 5; PIN Node = 'D1'
        Info: 2: + IC(5.648 ns) + CELL(0.607 ns) = 7.724 ns; Loc. = LC_X11_Y10_N7; Fanout = 6; REG Node = 'SS[3]'
        Info: Total cell delay = 2.076 ns ( 26.88 % )
        Info: Total interconnect delay = 5.648 ns ( 73.12 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Mon May 06 11:49:10 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


