INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado/test_iris/test_iris.sim/sim_1/synth/func/xsim/circuito_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control'
INFO: [VRFC 10-3107] analyzing entity 'distance'
INFO: [VRFC 10-3107] analyzing entity 'insert_push_cell'
INFO: [VRFC 10-3107] analyzing entity 'insert_push_cell_0'
INFO: [VRFC 10-3107] analyzing entity 'insert_push_cell_1'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_prim_wrapper_init'
INFO: [VRFC 10-3107] analyzing entity 'dist_mem_gen_0_spram'
INFO: [VRFC 10-3107] analyzing entity 'insert_push_sort'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity 'dist_mem_gen_0_dist_mem_gen_v8_0_13_synth'
INFO: [VRFC 10-3107] analyzing entity 'knn'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'dist_mem_gen_0_dist_mem_gen_v8_0_13'
INFO: [VRFC 10-3107] analyzing entity 'dist_mem_gen_0'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_v8_4_4_synth'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_v8_4_4'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0'
INFO: [VRFC 10-3107] analyzing entity 'circuito'
