// Seed: 1555801015
module module_0;
  wire id_1;
  wire id_2;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    output uwire id_2,
    output tri0 id_3,
    input wor id_4,
    output supply0 id_5,
    input wor id_6,
    output wor id_7,
    output supply0 id_8,
    input tri0 id_9
);
  assign id_2 = 1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  input wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  xor (id_1, id_12, id_13, id_16, id_17, id_18, id_19, id_2, id_3, id_8);
  assign id_5[1] = id_12;
  module_0();
endmodule
