Timing Analyzer report for ConsoleFPGA
Fri Apr 24 13:00:37 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 13. Slow 1200mV 85C Model Setup: 'clock_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'clock_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'clock_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clock_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 0C Model Setup: 'clock_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'clock_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'clock_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clock_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 34. Fast 1200mV 0C Model Setup: 'clock_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'clock_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'clock_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; ConsoleFPGA                                         ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.6%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------+----------------------------------------------------------------+
; Clock Name                                                 ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                       ; Targets                                                        ;
+------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------+----------------------------------------------------------------+
; clk_FPGA                                                   ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { clk_FPGA }                                                   ;
; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk_FPGA ; clock_pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk_FPGA ; clock_pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                               ;
+------------+-----------------+------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                 ; Note ;
+------------+-----------------+------------------------------------------------------------+------+
; 105.69 MHz ; 105.69 MHz      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 130.14 MHz ; 130.14 MHz      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.249 ; 0.000         ;
; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.538 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                 ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.356 ; 0.000         ;
; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.358 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                   ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.738  ; 0.000         ;
; clk_FPGA                                                   ; 9.834  ; 0.000         ;
; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.752 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                                      ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.249  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[2] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 4.592      ;
; 0.255  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[3] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 4.586      ;
; 0.372  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[7] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 4.469      ;
; 0.402  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[1] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 4.439      ;
; 0.452  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[0] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 4.389      ;
; 0.665  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[5] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 4.176      ;
; 0.666  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[4] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 4.175      ;
; 0.931  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[2] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 3.910      ;
; 0.937  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[3] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 3.904      ;
; 1.054  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[7] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 3.787      ;
; 1.084  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[1] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 3.757      ;
; 1.106  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[0] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 3.735      ;
; 1.122  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[2] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 3.719      ;
; 1.128  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[3] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 3.713      ;
; 1.195  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[6] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 3.646      ;
; 1.275  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[1] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 3.566      ;
; 1.331  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[0] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 3.510      ;
; 1.347  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[5] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 3.494      ;
; 1.348  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[4] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 3.493      ;
; 1.443  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[3] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[10] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 3.398      ;
; 1.535  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[0] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[10] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 3.306      ;
; 1.538  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[5] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 3.303      ;
; 1.589  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[2] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[10] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 3.252      ;
; 1.624  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[1] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[10] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 3.217      ;
; 1.811  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[3] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[9]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 3.030      ;
; 1.824  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[0] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[9]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 3.017      ;
; 1.877  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[6] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 2.964      ;
; 1.950  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[4] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 2.891      ;
; 1.981  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[1] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[9]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 2.860      ;
; 2.005  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[5] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[10] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 2.836      ;
; 2.061  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[7] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 2.780      ;
; 2.148  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[4] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[10] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 2.693      ;
; 2.242  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[0] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[8]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 2.599      ;
; 2.262  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[3] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[8]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 2.579      ;
; 2.321  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[2] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[9]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 2.520      ;
; 2.399  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[1] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[8]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 2.442      ;
; 2.400  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[6] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 2.441      ;
; 2.436  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[4] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[9]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 2.405      ;
; 2.458  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[8] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 2.383      ;
; 2.722  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[1]               ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.158     ; 2.115      ;
; 2.737  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[5] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[9]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 2.104      ;
; 2.858  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[0] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[7]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 1.983      ;
; 2.863  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[4] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[8]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 1.978      ;
; 2.870  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[6] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[10] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 1.971      ;
; 2.926  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[1] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[6]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 1.915      ;
; 2.932  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[1] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[7]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 1.909      ;
; 2.975  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[3] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[7]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 1.866      ;
; 3.032  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[0] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[6]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 1.809      ;
; 3.046  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[0] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[5]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 1.795      ;
; 3.051  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[3]                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.158     ; 1.786      ;
; 3.052  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[8]                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.158     ; 1.785      ;
; 3.054  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[11]                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.158     ; 1.783      ;
; 3.054  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[12]                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.158     ; 1.783      ;
; 3.055  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[9]                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.158     ; 1.782      ;
; 3.056  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[13]                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.158     ; 1.781      ;
; 3.056  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[4]                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.158     ; 1.781      ;
; 3.059  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[1]                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.158     ; 1.778      ;
; 3.072  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[8] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 1.769      ;
; 3.073  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[4]               ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.158     ; 1.764      ;
; 3.102  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[0]               ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.158     ; 1.735      ;
; 3.121  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[3]               ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.158     ; 1.716      ;
; 3.223  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[2] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[8]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 1.618      ;
; 3.248  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[2] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[7]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 1.593      ;
; 3.271  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[2]               ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.158     ; 1.566      ;
; 3.301  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_count_finished     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.161     ; 1.533      ;
; 3.304  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_printtingScreen ; full_print_module:full_print_module_inst|printtingScreen                                                     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.161     ; 1.530      ;
; 3.345  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[5]                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.158     ; 1.492      ;
; 3.346  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[6]                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.158     ; 1.491      ;
; 3.347  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[0]                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.158     ; 1.490      ;
; 3.348  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[7]                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.158     ; 1.489      ;
; 3.350  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[2]                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.158     ; 1.487      ;
; 3.398  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[10]                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.161     ; 1.436      ;
; 3.461  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[1] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[5]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 1.380      ;
; 3.464  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[0] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[4]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 1.377      ;
; 3.655  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[2] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[6]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.154     ; 1.186      ;
; 16.158 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[0]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 3.765      ;
; 16.158 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[1]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 3.765      ;
; 16.179 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[0]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.745      ;
; 16.179 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[1]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.745      ;
; 16.249 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 3.676      ;
; 16.249 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 3.676      ;
; 16.249 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 3.676      ;
; 16.249 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[10] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 3.676      ;
; 16.249 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[9]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 3.676      ;
; 16.249 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[8]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 3.676      ;
; 16.249 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[7]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 3.676      ;
; 16.249 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[6]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 3.676      ;
; 16.249 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[5]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 3.676      ;
; 16.249 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[4]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 3.676      ;
; 16.270 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 3.656      ;
; 16.270 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 3.656      ;
; 16.270 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 3.656      ;
; 16.270 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[10] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 3.656      ;
; 16.270 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[9]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 3.656      ;
; 16.270 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[8]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 3.656      ;
; 16.270 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[7]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 3.656      ;
; 16.270 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[6]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 3.656      ;
; 16.270 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[5]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 3.656      ;
; 16.270 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[4]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 3.656      ;
; 16.273 ; VGA_sync:VGA_sync_inst|pixel_x[8]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[0]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 3.650      ;
+--------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                        ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.538 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[15] ; registerFile:registerFile_inst|out_readData[2] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 9.399      ;
; 0.539 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[14] ; registerFile:registerFile_inst|out_readData[2] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 9.398      ;
; 0.581 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[0]  ; registerFile:registerFile_inst|out_readData[2] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 9.353      ;
; 0.616 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[1]  ; registerFile:registerFile_inst|out_readData[2] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 9.318      ;
; 0.623 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[0]  ; registerFile:registerFile_inst|out_readData[7] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 9.286      ;
; 0.631 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[9]  ; registerFile:registerFile_inst|out_readData[2] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.304      ;
; 0.645 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[7]  ; registerFile:registerFile_inst|out_readData[2] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 9.292      ;
; 0.647 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[5]  ; registerFile:registerFile_inst|out_readData[2] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 9.290      ;
; 0.679 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[15] ; registerFile:registerFile_inst|out_readData[7] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.233      ;
; 0.680 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[14] ; registerFile:registerFile_inst|out_readData[7] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.232      ;
; 0.704 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[1]  ; registerFile:registerFile_inst|out_readData[4] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 9.230      ;
; 0.722 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[15] ; registerFile:registerFile_inst|out_readData[6] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.190      ;
; 0.723 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[14] ; registerFile:registerFile_inst|out_readData[6] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.189      ;
; 0.728 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[1]  ; registerFile:registerFile_inst|out_readData[7] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 9.181      ;
; 0.739 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[9]  ; registerFile:registerFile_inst|out_readData[7] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 9.171      ;
; 0.765 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[0]  ; registerFile:registerFile_inst|out_readData[6] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 9.144      ;
; 0.778 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[7]  ; registerFile:registerFile_inst|out_readData[7] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.134      ;
; 0.780 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[16] ; registerFile:registerFile_inst|out_readData[2] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 9.157      ;
; 0.782 ; decorderInstruction:decorderInstruction_inst|out_register[4]                              ; registerFile:registerFile_inst|reg22[9]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 4.142      ;
; 0.783 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[10] ; registerFile:registerFile_inst|out_readData[2] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 9.154      ;
; 0.784 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[11] ; registerFile:registerFile_inst|out_readData[2] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 9.153      ;
; 0.785 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[5]  ; registerFile:registerFile_inst|out_readData[7] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.127      ;
; 0.786 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[4]  ; registerFile:registerFile_inst|out_readData[2] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 9.148      ;
; 0.789 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[18] ; registerFile:registerFile_inst|out_readData[2] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 9.148      ;
; 0.800 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[1]  ; registerFile:registerFile_inst|out_readData[6] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 9.109      ;
; 0.810 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[13] ; registerFile:registerFile_inst|out_readData[2] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 9.127      ;
; 0.811 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[2]  ; registerFile:registerFile_inst|out_readData[2] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 9.123      ;
; 0.815 ; decorderInstruction:decorderInstruction_inst|out_register[1]                              ; registerFile:registerFile_inst|reg22[9]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.078     ; 4.102      ;
; 0.815 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[9]  ; registerFile:registerFile_inst|out_readData[6] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 9.095      ;
; 0.822 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[17] ; registerFile:registerFile_inst|out_readData[2] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 9.115      ;
; 0.829 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[7]  ; registerFile:registerFile_inst|out_readData[6] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.083      ;
; 0.830 ; decorderInstruction:decorderInstruction_inst|out_register[4]                              ; registerFile:registerFile_inst|reg29[4]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.066     ; 4.099      ;
; 0.830 ; decorderInstruction:decorderInstruction_inst|out_register[4]                              ; registerFile:registerFile_inst|reg29[2]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.066     ; 4.099      ;
; 0.830 ; decorderInstruction:decorderInstruction_inst|out_register[4]                              ; registerFile:registerFile_inst|reg29[0]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.066     ; 4.099      ;
; 0.831 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[5]  ; registerFile:registerFile_inst|out_readData[6] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.081      ;
; 0.835 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[2]  ; registerFile:registerFile_inst|out_readData[7] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 9.074      ;
; 0.840 ; decorderInstruction:decorderInstruction_inst|out_register[4]                              ; registerFile:registerFile_inst|reg21[6]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 4.087      ;
; 0.840 ; decorderInstruction:decorderInstruction_inst|out_register[4]                              ; registerFile:registerFile_inst|reg21[1]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 4.087      ;
; 0.840 ; decorderInstruction:decorderInstruction_inst|out_register[4]                              ; registerFile:registerFile_inst|reg21[4]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 4.087      ;
; 0.840 ; decorderInstruction:decorderInstruction_inst|out_register[4]                              ; registerFile:registerFile_inst|reg21[5]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 4.087      ;
; 0.840 ; decorderInstruction:decorderInstruction_inst|out_register[4]                              ; registerFile:registerFile_inst|reg21[2]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 4.087      ;
; 0.840 ; decorderInstruction:decorderInstruction_inst|out_register[4]                              ; registerFile:registerFile_inst|reg21[3]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 4.087      ;
; 0.840 ; decorderInstruction:decorderInstruction_inst|out_register[4]                              ; registerFile:registerFile_inst|reg21[9]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 4.087      ;
; 0.840 ; decorderInstruction:decorderInstruction_inst|out_register[4]                              ; registerFile:registerFile_inst|reg21[0]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 4.087      ;
; 0.856 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[0]  ; registerFile:registerFile_inst|out_readData[3] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 9.078      ;
; 0.861 ; decorderInstruction:decorderInstruction_inst|out_register[4]                              ; registerFile:registerFile_inst|reg30[6]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.066     ; 4.068      ;
; 0.861 ; decorderInstruction:decorderInstruction_inst|out_register[4]                              ; registerFile:registerFile_inst|reg30[8]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.066     ; 4.068      ;
; 0.861 ; decorderInstruction:decorderInstruction_inst|out_register[4]                              ; registerFile:registerFile_inst|reg30[1]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.066     ; 4.068      ;
; 0.861 ; decorderInstruction:decorderInstruction_inst|out_register[4]                              ; registerFile:registerFile_inst|reg30[4]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.066     ; 4.068      ;
; 0.861 ; decorderInstruction:decorderInstruction_inst|out_register[4]                              ; registerFile:registerFile_inst|reg30[5]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.066     ; 4.068      ;
; 0.861 ; decorderInstruction:decorderInstruction_inst|out_register[4]                              ; registerFile:registerFile_inst|reg30[2]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.066     ; 4.068      ;
; 0.861 ; decorderInstruction:decorderInstruction_inst|out_register[4]                              ; registerFile:registerFile_inst|reg30[3]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.066     ; 4.068      ;
; 0.861 ; decorderInstruction:decorderInstruction_inst|out_register[4]                              ; registerFile:registerFile_inst|reg30[0]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.066     ; 4.068      ;
; 0.874 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[4]  ; registerFile:registerFile_inst|out_readData[4] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 9.060      ;
; 0.886 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[8]  ; registerFile:registerFile_inst|out_readData[2] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 9.051      ;
; 0.886 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[15] ; registerFile:registerFile_inst|out_readData[4] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 9.051      ;
; 0.886 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[10] ; registerFile:registerFile_inst|out_readData[7] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.026      ;
; 0.887 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[4]  ; registerFile:registerFile_inst|out_readData[7] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 9.022      ;
; 0.887 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[14] ; registerFile:registerFile_inst|out_readData[4] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 9.050      ;
; 0.891 ; decorderInstruction:decorderInstruction_inst|out_data[12]                                 ; registerFile:registerFile_inst|reg1[3]         ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 4.028      ;
; 0.892 ; decorderInstruction:decorderInstruction_inst|out_data[24]                                 ; registerFile:registerFile_inst|reg18[6]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 4.012      ;
; 0.893 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[11] ; registerFile:registerFile_inst|out_readData[7] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.019      ;
; 0.894 ; decorderInstruction:decorderInstruction_inst|out_data[24]                                 ; registerFile:registerFile_inst|reg19[6]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 4.010      ;
; 0.903 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[0]  ; registerFile:registerFile_inst|out_readData[9] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 9.027      ;
; 0.912 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[15] ; registerFile:registerFile_inst|out_readData[3] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 9.025      ;
; 0.913 ; decorderInstruction:decorderInstruction_inst|out_register[4]                              ; registerFile:registerFile_inst|reg31[6]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.066     ; 4.016      ;
; 0.913 ; decorderInstruction:decorderInstruction_inst|out_register[4]                              ; registerFile:registerFile_inst|reg31[8]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.066     ; 4.016      ;
; 0.913 ; decorderInstruction:decorderInstruction_inst|out_register[4]                              ; registerFile:registerFile_inst|reg31[4]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.066     ; 4.016      ;
; 0.913 ; decorderInstruction:decorderInstruction_inst|out_register[4]                              ; registerFile:registerFile_inst|reg31[2]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.066     ; 4.016      ;
; 0.913 ; decorderInstruction:decorderInstruction_inst|out_register[4]                              ; registerFile:registerFile_inst|reg31[0]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.066     ; 4.016      ;
; 0.913 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[14] ; registerFile:registerFile_inst|out_readData[3] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 9.024      ;
; 0.918 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[6]  ; registerFile:registerFile_inst|out_readData[2] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 9.019      ;
; 0.921 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[16] ; registerFile:registerFile_inst|out_readData[7] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.991      ;
; 0.927 ; decorderInstruction:decorderInstruction_inst|out_register[1]                              ; registerFile:registerFile_inst|reg30[6]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 3.995      ;
; 0.927 ; decorderInstruction:decorderInstruction_inst|out_register[1]                              ; registerFile:registerFile_inst|reg30[8]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 3.995      ;
; 0.927 ; decorderInstruction:decorderInstruction_inst|out_register[1]                              ; registerFile:registerFile_inst|reg30[1]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 3.995      ;
; 0.927 ; decorderInstruction:decorderInstruction_inst|out_register[1]                              ; registerFile:registerFile_inst|reg30[0]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 3.995      ;
; 0.927 ; decorderInstruction:decorderInstruction_inst|out_register[1]                              ; registerFile:registerFile_inst|reg30[4]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 3.995      ;
; 0.927 ; decorderInstruction:decorderInstruction_inst|out_register[1]                              ; registerFile:registerFile_inst|reg30[5]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 3.995      ;
; 0.927 ; decorderInstruction:decorderInstruction_inst|out_register[1]                              ; registerFile:registerFile_inst|reg30[2]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 3.995      ;
; 0.927 ; decorderInstruction:decorderInstruction_inst|out_register[1]                              ; registerFile:registerFile_inst|reg30[3]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 3.995      ;
; 0.930 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[18] ; registerFile:registerFile_inst|out_readData[7] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.982      ;
; 0.951 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[13] ; registerFile:registerFile_inst|out_readData[7] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.961      ;
; 0.951 ; registerFile:registerFile_inst|reg28[9]                                                   ; registerFile:registerFile_inst|out_readData[7] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.955      ;
; 0.954 ; decorderInstruction:decorderInstruction_inst|out_register[4]                              ; registerFile:registerFile_inst|reg16[6]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.951      ;
; 0.954 ; decorderInstruction:decorderInstruction_inst|out_register[4]                              ; registerFile:registerFile_inst|reg16[1]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.951      ;
; 0.954 ; decorderInstruction:decorderInstruction_inst|out_register[4]                              ; registerFile:registerFile_inst|reg16[4]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.951      ;
; 0.954 ; decorderInstruction:decorderInstruction_inst|out_register[4]                              ; registerFile:registerFile_inst|reg16[2]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.951      ;
; 0.954 ; decorderInstruction:decorderInstruction_inst|out_register[4]                              ; registerFile:registerFile_inst|reg16[3]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.951      ;
; 0.954 ; decorderInstruction:decorderInstruction_inst|out_register[4]                              ; registerFile:registerFile_inst|reg16[0]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.951      ;
; 0.957 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[0]  ; registerFile:registerFile_inst|out_readData[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.952      ;
; 0.961 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[1]  ; registerFile:registerFile_inst|out_readData[3] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 8.973      ;
; 0.962 ; registerFile:registerFile_inst|reg28[9]                                                   ; registerFile:registerFile_inst|out_readData[2] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 8.969      ;
; 0.963 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[17] ; registerFile:registerFile_inst|out_readData[7] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.949      ;
; 0.964 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[16] ; registerFile:registerFile_inst|out_readData[6] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.948      ;
; 0.964 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[14] ; registerFile:registerFile_inst|out_readData[9] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 8.969      ;
; 0.967 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[10] ; registerFile:registerFile_inst|out_readData[6] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.945      ;
; 0.968 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[11] ; registerFile:registerFile_inst|out_readData[6] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.944      ;
; 0.970 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[4]  ; registerFile:registerFile_inst|out_readData[6] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.939      ;
; 0.970 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[9]  ; registerFile:registerFile_inst|out_readData[3] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 8.965      ;
+-------+-------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                                                             ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.356 ; registerFile:registerFile_inst|success                                                                                              ; registerFile:registerFile_inst|success                                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on                                                 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on                                                                 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.359 ; controlUnit:controlUnit_inst|state.ESCREVER_NO_BANCO                                                                                ; controlUnit:controlUnit_inst|state.ESCREVER_NO_BANCO                                                                                                ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.SPRITE                                                  ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.SPRITE                                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.RECEBE                                                  ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.RECEBE                                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.375 ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|address_reg_a[0] ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|out_address_reg_a[0]             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.419 ; full_print_module:full_print_module_inst|printtingScreen                                                                            ; controlUnit:controlUnit_inst|state.PRONTO                                                                                                           ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 0.753      ;
; 0.477 ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.RECEBE                                                  ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.PROCESSA                                                                ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.695      ;
; 0.532 ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.AGUARDO                                                 ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.AGUARDO_2                                                               ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.750      ;
; 0.535 ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.PROCESSA                                                ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.AGUARDO                                                                 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.753      ;
; 0.648 ; registerFile:registerFile_inst|reg7[7]                                                                                              ; registerFile:registerFile_inst|out_readData[7]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.868      ;
; 0.648 ; registerFile:registerFile_inst|reg7[3]                                                                                              ; registerFile:registerFile_inst|out_readData[3]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.868      ;
; 0.649 ; registerFile:registerFile_inst|reg7[5]                                                                                              ; registerFile:registerFile_inst|out_readData[5]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.869      ;
; 0.705 ; registerFile:registerFile_inst|success                                                                                              ; controlUnit:controlUnit_inst|memory_wr                                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.926      ;
; 0.725 ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.PROCESSA                                                ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.SPRITE                                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.943      ;
; 0.753 ; registerFile:registerFile_inst|reg7[8]                                                                                              ; registerFile:registerFile_inst|out_readData[8]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.973      ;
; 0.753 ; registerFile:registerFile_inst|reg7[1]                                                                                              ; registerFile:registerFile_inst|out_readData[1]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.973      ;
; 0.754 ; registerFile:registerFile_inst|reg7[6]                                                                                              ; registerFile:registerFile_inst|out_readData[6]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.974      ;
; 0.777 ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.AGUARDO_2                                               ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.RECEBE                                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.995      ;
; 0.789 ; decorderInstruction:decorderInstruction_inst|out_register[9]                                                                        ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a2~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.353      ;
; 0.789 ; controlUnit:controlUnit_inst|selectField[0]                                                                                         ; registerFile:registerFile_inst|success                                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.010      ;
; 0.817 ; decorderInstruction:decorderInstruction_inst|out_register[12]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a2~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.381      ;
; 0.834 ; decorderInstruction:decorderInstruction_inst|out_register[10]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a2~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.398      ;
; 0.864 ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.SPRITE                                                  ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.RECEBE                                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.082      ;
; 0.864 ; registerFile:registerFile_inst|reg7[0]                                                                                              ; registerFile:registerFile_inst|out_readData[0]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.084      ;
; 0.865 ; registerFile:registerFile_inst|reg7[4]                                                                                              ; registerFile:registerFile_inst|out_readData[4]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.085      ;
; 0.866 ; registerFile:registerFile_inst|reg7[2]                                                                                              ; registerFile:registerFile_inst|out_readData[2]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.086      ;
; 0.871 ; registerFile:registerFile_inst|reg24[0]                                                                                             ; registerFile:registerFile_inst|out_readData[0]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.093      ;
; 0.891 ; decorderInstruction:decorderInstruction_inst|out_opcode[2]                                                                          ; controlUnit:controlUnit_inst|state.PRONTO                                                                                                           ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.109      ;
; 0.891 ; registerFile:registerFile_inst|reg24[7]                                                                                             ; registerFile:registerFile_inst|out_readData[7]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.113      ;
; 0.918 ; full_print_module:full_print_module_inst|printtingScreen                                                                            ; controlUnit:controlUnit_inst|state.HABILITAR_IMPRESSAO                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.252      ;
; 0.918 ; full_print_module:full_print_module_inst|printtingScreen                                                                            ; controlUnit:controlUnit_inst|state.ESCREVER_NO_BANCO                                                                                                ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.252      ;
; 0.927 ; decorderInstruction:decorderInstruction_inst|out_opcode[1]                                                                          ; controlUnit:controlUnit_inst|state.PRONTO                                                                                                           ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.145      ;
; 0.927 ; decorderInstruction:decorderInstruction_inst|out_register[7]                                                                        ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.498      ;
; 0.930 ; controlUnit:controlUnit_inst|state.PRONTO                                                                                           ; controlUnit:controlUnit_inst|state.HABILITAR_IMPRESSAO                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.148      ;
; 0.935 ; full_print_module:full_print_module_inst|memory_address[3]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a11~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.618      ;
; 0.935 ; controlUnit:controlUnit_inst|selectField[2]                                                                                         ; registerFile:registerFile_inst|success                                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.156      ;
; 0.946 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_count_finished                            ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.SPRITE                                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 1.285      ;
; 0.953 ; controlUnit:controlUnit_inst|memory_wr                                                                                              ; controlUnit:controlUnit_inst|memory_wr                                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.174      ;
; 0.964 ; decorderInstruction:decorderInstruction_inst|out_register[10]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.535      ;
; 0.972 ; decorderInstruction:decorderInstruction_inst|out_register[11]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.543      ;
; 0.973 ; decorderInstruction:decorderInstruction_inst|out_register[9]                                                                        ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.544      ;
; 0.981 ; registerFile:registerFile_inst|reg24[6]                                                                                             ; registerFile:registerFile_inst|out_readData[6]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.203      ;
; 0.986 ; controlUnit:controlUnit_inst|selectorAddress                                                                                        ; registerFile:registerFile_inst|reg27[4]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.206      ;
; 0.988 ; controlUnit:controlUnit_inst|selectorAddress                                                                                        ; registerFile:registerFile_inst|reg27[5]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.208      ;
; 0.991 ; controlUnit:controlUnit_inst|selectorAddress                                                                                        ; registerFile:registerFile_inst|reg27[8]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.211      ;
; 1.000 ; registerFile:registerFile_inst|reg24[1]                                                                                             ; registerFile:registerFile_inst|out_readData[1]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.222      ;
; 1.012 ; decorderInstruction:decorderInstruction_inst|out_register[11]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a2~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.576      ;
; 1.013 ; decorderInstruction:decorderInstruction_inst|out_opcode[0]                                                                          ; controlUnit:controlUnit_inst|state.ESCREVER_NO_BANCO                                                                                                ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.231      ;
; 1.034 ; registerFile:registerFile_inst|success                                                                                              ; controlUnit:controlUnit_inst|selectorAddress                                                                                                        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.255      ;
; 1.049 ; decorderInstruction:decorderInstruction_inst|out_register[11]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a15~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.636      ;
; 1.053 ; controlUnit:controlUnit_inst|register_wr                                                                                            ; registerFile:registerFile_inst|success                                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.274      ;
; 1.054 ; decorderInstruction:decorderInstruction_inst|out_register[9]                                                                        ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a15~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.641      ;
; 1.058 ; decorderInstruction:decorderInstruction_inst|out_register[12]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a15~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.645      ;
; 1.058 ; controlUnit:controlUnit_inst|selectorAddress                                                                                        ; registerFile:registerFile_inst|reg27[0]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.278      ;
; 1.065 ; decorderInstruction:decorderInstruction_inst|out_register[9]                                                                        ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a12~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.629      ;
; 1.068 ; decorderInstruction:decorderInstruction_inst|out_register[9]                                                                        ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a11~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.631      ;
; 1.070 ; registerFile:registerFile_inst|reg24[4]                                                                                             ; registerFile:registerFile_inst|out_readData[4]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.317      ;
; 1.071 ; controlUnit:controlUnit_inst|selectorAddress                                                                                        ; registerFile:registerFile_inst|reg27[2]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.291      ;
; 1.073 ; full_print_module:full_print_module_inst|memory_address[7]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.748      ;
; 1.082 ; registerFile:registerFile_inst|reg24[3]                                                                                             ; registerFile:registerFile_inst|out_readData[3]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.329      ;
; 1.087 ; decorderInstruction:decorderInstruction_inst|out_register[12]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a12~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.651      ;
; 1.100 ; decorderInstruction:decorderInstruction_inst|out_register[12]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a3~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.688      ;
; 1.113 ; decorderInstruction:decorderInstruction_inst|out_register[10]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a11~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.676      ;
; 1.116 ; decorderInstruction:decorderInstruction_inst|out_register[12]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a10~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.678      ;
; 1.121 ; decorderInstruction:decorderInstruction_inst|out_register[10]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a12~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.685      ;
; 1.128 ; decorderInstruction:decorderInstruction_inst|out_register[12]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a11~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.691      ;
; 1.134 ; decorderInstruction:decorderInstruction_inst|out_opcode[0]                                                                          ; controlUnit:controlUnit_inst|state.PRONTO                                                                                                           ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.352      ;
; 1.134 ; controlUnit:controlUnit_inst|state.PRONTO                                                                                           ; controlUnit:controlUnit_inst|state.PRONTO                                                                                                           ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.352      ;
; 1.135 ; full_print_module:full_print_module_inst|memory_address[5]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a8~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.810      ;
; 1.162 ; controlUnit:controlUnit_inst|state.PRONTO                                                                                           ; controlUnit:controlUnit_inst|state.ESCREVER_NO_BANCO                                                                                                ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.380      ;
; 1.167 ; decorderInstruction:decorderInstruction_inst|out_opcode[2]                                                                          ; controlUnit:controlUnit_inst|state.ESCREVER_NO_BANCO                                                                                                ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.385      ;
; 1.171 ; full_print_module:full_print_module_inst|memory_address[3]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a2~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.855      ;
; 1.171 ; controlUnit:controlUnit_inst|selectField[1]                                                                                         ; registerFile:registerFile_inst|success                                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.392      ;
; 1.172 ; full_print_module:full_print_module_inst|memory_address[9]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a2~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.856      ;
; 1.187 ; full_print_module:full_print_module_inst|memory_address[2]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a2~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.871      ;
; 1.190 ; full_print_module:full_print_module_inst|memory_address[3]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a10~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.872      ;
; 1.196 ; decorderInstruction:decorderInstruction_inst|out_register[8]                                                                        ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a2~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.760      ;
; 1.203 ; registerFile:registerFile_inst|reg24[8]                                                                                             ; registerFile:registerFile_inst|out_readData[8]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.425      ;
; 1.211 ; full_print_module:full_print_module_inst|memory_address[3]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a15~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.902      ;
; 1.214 ; full_print_module:full_print_module_inst|memory_address[2]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a12~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.898      ;
; 1.215 ; full_print_module:full_print_module_inst|memory_address[2]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a3~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.907      ;
; 1.225 ; full_print_module:full_print_module_inst|memory_address[10]                                                                         ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a2~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.912      ;
; 1.226 ; decorderInstruction:decorderInstruction_inst|out_register[10]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a1~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.805      ;
; 1.232 ; decorderInstruction:decorderInstruction_inst|out_register[10]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a0~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.811      ;
; 1.234 ; decorderInstruction:decorderInstruction_inst|out_register[10]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a5~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.812      ;
; 1.237 ; decorderInstruction:decorderInstruction_inst|out_register[7]                                                                        ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a8~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.808      ;
; 1.237 ; full_print_module:full_print_module_inst|memory_address[3]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a3~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.929      ;
; 1.239 ; decorderInstruction:decorderInstruction_inst|out_register[11]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a1~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.818      ;
; 1.239 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_count_finished                            ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.RECEBE                                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 1.578      ;
; 1.246 ; decorderInstruction:decorderInstruction_inst|out_register[11]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a0~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.825      ;
; 1.246 ; decorderInstruction:decorderInstruction_inst|out_register[10]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a4~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.817      ;
; 1.248 ; decorderInstruction:decorderInstruction_inst|out_register[11]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a5~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.826      ;
; 1.252 ; full_print_module:full_print_module_inst|memory_address[3]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a12~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.936      ;
; 1.253 ; registerFile:registerFile_inst|reg24[9]                                                                                             ; registerFile:registerFile_inst|out_readData[9]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.496      ;
; 1.263 ; decorderInstruction:decorderInstruction_inst|out_register[11]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a4~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.834      ;
; 1.263 ; controlUnit:controlUnit_inst|memory_wr                                                                                              ; controlUnit:controlUnit_inst|selectorAddress                                                                                                        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.484      ;
; 1.295 ; decorderInstruction:decorderInstruction_inst|out_register[12]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a0~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.874      ;
; 1.297 ; registerFile:registerFile_inst|reg8[5]                                                                                              ; registerFile:registerFile_inst|out_readData[5]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.517      ;
; 1.315 ; controlUnit:controlUnit_inst|state.ESCREVER_NO_BANCO                                                                                ; controlUnit:controlUnit_inst|state.PRONTO                                                                                                           ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.533      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                        ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.358 ; VGA_sync:VGA_sync_inst|vsync                                                                                 ; VGA_sync:VGA_sync_inst|vsync                                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; VGA_sync:VGA_sync_inst|hsync                                                                                 ; VGA_sync:VGA_sync_inst|hsync                                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; VGA_sync:VGA_sync_inst|pixel_y[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[0]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[3]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[3] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[1]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[0]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.580      ;
; 0.398 ; VGA_sync:VGA_sync_inst|pixel_y[2]                                                                            ; VGA_sync:VGA_sync_inst|vsync                                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.617      ;
; 0.434 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[0]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.652      ;
; 0.442 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[4]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.660      ;
; 0.577 ; VGA_sync:VGA_sync_inst|pixel_y[6]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.796      ;
; 0.578 ; VGA_sync:VGA_sync_inst|pixel_y[8]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[8]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.797      ;
; 0.578 ; VGA_sync:VGA_sync_inst|pixel_y[4]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[4]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.797      ;
; 0.578 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.797      ;
; 0.580 ; VGA_sync:VGA_sync_inst|pixel_y[7]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.799      ;
; 0.580 ; VGA_sync:VGA_sync_inst|pixel_y[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[2]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.799      ;
; 0.580 ; VGA_sync:VGA_sync_inst|pixel_x[3]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[3]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.799      ;
; 0.581 ; VGA_sync:VGA_sync_inst|pixel_y[5]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[5]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.800      ;
; 0.583 ; VGA_sync:VGA_sync_inst|pixel_y[3]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[3]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.802      ;
; 0.584 ; VGA_sync:VGA_sync_inst|pixel_x[7]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.803      ;
; 0.584 ; VGA_sync:VGA_sync_inst|pixel_y[1]                                                                            ; VGA_sync:VGA_sync_inst|vsync                                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.803      ;
; 0.592 ; VGA_sync:VGA_sync_inst|pixel_y[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[1]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.811      ;
; 0.592 ; VGA_sync:VGA_sync_inst|pixel_y[1]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[1]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.811      ;
; 0.596 ; VGA_sync:VGA_sync_inst|pixel_x[6]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.815      ;
; 0.599 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[3]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[4] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.817      ;
; 0.608 ; VGA_sync:VGA_sync_inst|pixel_x[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[0]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.827      ;
; 0.613 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[10] ; full_print_module:full_print_module_inst|memory_address[10]                                    ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 0.834      ;
; 0.713 ; VGA_sync:VGA_sync_inst|pixel_x[1]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[1]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.932      ;
; 0.719 ; VGA_sync:VGA_sync_inst|pixel_x[4]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[4]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.938      ;
; 0.729 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[0]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[2] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.947      ;
; 0.739 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[0]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[4] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.957      ;
; 0.740 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[0]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[3] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.958      ;
; 0.765 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[3]  ; full_print_module:full_print_module_inst|memory_address[3]                                     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 0.988      ;
; 0.766 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; full_print_module:full_print_module_inst|memory_address[13]                                    ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.990      ;
; 0.777 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; full_print_module:full_print_module_inst|memory_address[12]                                    ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.001      ;
; 0.779 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[9]  ; full_print_module:full_print_module_inst|memory_address[9]                                     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.003      ;
; 0.783 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; full_print_module:full_print_module_inst|memory_address[11]                                    ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.007      ;
; 0.790 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[8]  ; full_print_module:full_print_module_inst|memory_address[8]                                     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.014      ;
; 0.830 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[1]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[2] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.048      ;
; 0.839 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[1]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[4] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.057      ;
; 0.840 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[1]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[3] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.058      ;
; 0.852 ; VGA_sync:VGA_sync_inst|pixel_y[6]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.071      ;
; 0.853 ; VGA_sync:VGA_sync_inst|pixel_y[4]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[5]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.072      ;
; 0.854 ; VGA_sync:VGA_sync_inst|pixel_y[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[3]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.073      ;
; 0.854 ; VGA_sync:VGA_sync_inst|pixel_x[3]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[4]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.073      ;
; 0.866 ; VGA_sync:VGA_sync_inst|pixel_y[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[2]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.085      ;
; 0.866 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[3]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.085      ;
; 0.867 ; VGA_sync:VGA_sync_inst|pixel_y[7]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[8]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.086      ;
; 0.868 ; VGA_sync:VGA_sync_inst|pixel_y[5]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.087      ;
; 0.868 ; VGA_sync:VGA_sync_inst|pixel_y[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[3]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.087      ;
; 0.868 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[4]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.087      ;
; 0.870 ; VGA_sync:VGA_sync_inst|pixel_y[3]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[4]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.089      ;
; 0.870 ; VGA_sync:VGA_sync_inst|pixel_y[5]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.089      ;
; 0.870 ; VGA_sync:VGA_sync_inst|pixel_y[1]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[2]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.089      ;
; 0.872 ; VGA_sync:VGA_sync_inst|pixel_y[3]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[5]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.091      ;
; 0.872 ; VGA_sync:VGA_sync_inst|pixel_y[1]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[3]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.091      ;
; 0.875 ; VGA_sync:VGA_sync_inst|pixel_x[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[1]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.094      ;
; 0.877 ; VGA_sync:VGA_sync_inst|pixel_x[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.096      ;
; 0.883 ; VGA_sync:VGA_sync_inst|pixel_x[6]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.102      ;
; 0.896 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[5]  ; full_print_module:full_print_module_inst|memory_address[5]                                     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.120      ;
; 0.917 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[7]  ; full_print_module:full_print_module_inst|memory_address[7]                                     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.141      ;
; 0.922 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[4]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[2] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.140      ;
; 0.927 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[2]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[2] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.145      ;
; 0.939 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[2]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.157      ;
; 0.939 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[2]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[4] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.157      ;
; 0.940 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[2]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[3] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.158      ;
; 0.956 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[2]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.174      ;
; 0.962 ; VGA_sync:VGA_sync_inst|pixel_y[6]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[8]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.181      ;
; 0.963 ; VGA_sync:VGA_sync_inst|pixel_y[4]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.182      ;
; 0.964 ; VGA_sync:VGA_sync_inst|pixel_y[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[4]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.183      ;
; 0.965 ; VGA_sync:VGA_sync_inst|pixel_y[4]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.184      ;
; 0.966 ; VGA_sync:VGA_sync_inst|pixel_x[3]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.185      ;
; 0.966 ; VGA_sync:VGA_sync_inst|pixel_y[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[5]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.185      ;
; 0.978 ; VGA_sync:VGA_sync_inst|pixel_y[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[4]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.197      ;
; 0.980 ; VGA_sync:VGA_sync_inst|pixel_y[5]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[8]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.199      ;
; 0.980 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.199      ;
; 0.980 ; VGA_sync:VGA_sync_inst|pixel_y[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[5]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.199      ;
; 0.982 ; VGA_sync:VGA_sync_inst|pixel_y[3]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.201      ;
; 0.982 ; VGA_sync:VGA_sync_inst|pixel_y[1]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[4]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.201      ;
; 0.984 ; VGA_sync:VGA_sync_inst|pixel_y[3]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.203      ;
; 0.984 ; VGA_sync:VGA_sync_inst|pixel_y[1]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[5]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.203      ;
; 0.986 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[4]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[4] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.204      ;
; 0.987 ; VGA_sync:VGA_sync_inst|pixel_x[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[3]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.206      ;
; 0.987 ; VGA_sync:VGA_sync_inst|pixel_x[1]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.206      ;
; 0.988 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[4]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[3] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.206      ;
; 0.989 ; VGA_sync:VGA_sync_inst|pixel_x[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[4]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.208      ;
; 1.004 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[4]  ; full_print_module:full_print_module_inst|memory_address[4]                                     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.228      ;
; 1.008 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[1]  ; full_print_module:full_print_module_inst|memory_address[1]                                     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.234      ;
; 1.009 ; VGA_sync:VGA_sync_inst|pixel_x[4]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.228      ;
; 1.028 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[3]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.246      ;
; 1.075 ; VGA_sync:VGA_sync_inst|pixel_y[4]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[8]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.294      ;
; 1.076 ; VGA_sync:VGA_sync_inst|pixel_x[3]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.295      ;
; 1.076 ; VGA_sync:VGA_sync_inst|pixel_y[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.295      ;
; 1.078 ; VGA_sync:VGA_sync_inst|pixel_y[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.297      ;
; 1.090 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.309      ;
; 1.090 ; VGA_sync:VGA_sync_inst|pixel_y[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.309      ;
; 1.092 ; VGA_sync:VGA_sync_inst|pixel_y[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.311      ;
; 1.092 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[0]  ; full_print_module:full_print_module_inst|memory_address[0]                                     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.318      ;
; 1.092 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[6]  ; full_print_module:full_print_module_inst|memory_address[6]                                     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.316      ;
; 1.094 ; VGA_sync:VGA_sync_inst|pixel_y[3]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[8]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.313      ;
; 1.094 ; VGA_sync:VGA_sync_inst|pixel_y[1]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.313      ;
+-------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                ;
+------------+-----------------+------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                 ; Note ;
+------------+-----------------+------------------------------------------------------------+------+
; 117.08 MHz ; 117.08 MHz      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 142.98 MHz ; 142.98 MHz      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                 ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.761 ; 0.000         ;
; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.205 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                  ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.312 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                    ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.745  ; 0.000         ;
; clk_FPGA                                                   ; 9.817  ; 0.000         ;
; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.747 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                                      ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.761  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[2] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 4.099      ;
; 0.762  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[3] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 4.098      ;
; 0.867  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[7] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 3.993      ;
; 0.898  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[1] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 3.962      ;
; 0.931  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[0] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 3.929      ;
; 1.128  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[4] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 3.732      ;
; 1.137  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[5] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 3.723      ;
; 1.413  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[2] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 3.447      ;
; 1.414  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[3] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 3.446      ;
; 1.519  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[7] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 3.341      ;
; 1.534  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[0] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 3.326      ;
; 1.539  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[2] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 3.321      ;
; 1.540  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[3] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 3.320      ;
; 1.550  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[1] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 3.310      ;
; 1.592  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[6] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 3.268      ;
; 1.676  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[1] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 3.184      ;
; 1.716  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[0] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 3.144      ;
; 1.780  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[4] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 3.080      ;
; 1.789  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[5] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 3.071      ;
; 1.849  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[3] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[10] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 3.011      ;
; 1.915  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[5] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 2.945      ;
; 1.933  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[0] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[10] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 2.927      ;
; 1.978  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[2] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[10] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 2.882      ;
; 2.014  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[1] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[10] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 2.846      ;
; 2.133  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[3] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[9]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 2.727      ;
; 2.153  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[0] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[9]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 2.707      ;
; 2.242  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[6] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 2.618      ;
; 2.268  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[4] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 2.592      ;
; 2.295  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[1] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[9]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 2.565      ;
; 2.354  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[5] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[10] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 2.506      ;
; 2.366  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[7] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 2.494      ;
; 2.479  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[4] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[10] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 2.381      ;
; 2.554  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[0] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[8]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 2.306      ;
; 2.570  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[3] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[8]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 2.290      ;
; 2.607  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[2] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[9]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 2.253      ;
; 2.664  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[6] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 2.196      ;
; 2.696  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[1] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[8]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 2.164      ;
; 2.698  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[4] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[9]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 2.162      ;
; 2.720  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[8] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 2.140      ;
; 2.957  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[1]               ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.129     ; 1.909      ;
; 2.981  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[5] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[9]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 1.879      ;
; 3.092  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[0] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[7]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 1.768      ;
; 3.106  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[4] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[8]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 1.754      ;
; 3.111  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[6] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[10] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 1.749      ;
; 3.165  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[1] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[6]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 1.695      ;
; 3.173  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[3] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[7]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 1.687      ;
; 3.183  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[1] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[7]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 1.677      ;
; 3.239  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[0] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[5]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 1.621      ;
; 3.250  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[3]                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.139     ; 1.606      ;
; 3.250  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[8]                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.139     ; 1.606      ;
; 3.252  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[12]                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.139     ; 1.604      ;
; 3.252  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[0] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[6]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 1.608      ;
; 3.253  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[9]                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.139     ; 1.603      ;
; 3.253  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[11]                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.139     ; 1.603      ;
; 3.254  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[13]                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.139     ; 1.602      ;
; 3.254  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[4]                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.139     ; 1.602      ;
; 3.257  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[1]                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.139     ; 1.599      ;
; 3.260  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[4]               ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.129     ; 1.606      ;
; 3.297  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[8] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 1.563      ;
; 3.304  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[0]               ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.129     ; 1.562      ;
; 3.320  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[3]               ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.129     ; 1.546      ;
; 3.427  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[2] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[7]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 1.433      ;
; 3.428  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[2] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[8]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 1.432      ;
; 3.454  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[2]               ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.129     ; 1.412      ;
; 3.463  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_count_finished     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.142     ; 1.390      ;
; 3.492  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_printtingScreen ; full_print_module:full_print_module_inst|printtingScreen                                                     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.140     ; 1.363      ;
; 3.508  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[5]                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.139     ; 1.348      ;
; 3.509  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[6]                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.139     ; 1.347      ;
; 3.510  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[0]                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.139     ; 1.346      ;
; 3.511  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[7]                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.139     ; 1.345      ;
; 3.513  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[2]                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.139     ; 1.343      ;
; 3.547  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[10]                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.142     ; 1.306      ;
; 3.631  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[1] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[5]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 1.229      ;
; 3.640  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[0] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[4]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 1.220      ;
; 3.816  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[2] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[6]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.135     ; 1.044      ;
; 16.503 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[1]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 3.418      ;
; 16.504 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[0]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 3.417      ;
; 16.530 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[1]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 3.392      ;
; 16.531 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[0]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 3.391      ;
; 16.577 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 3.346      ;
; 16.577 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 3.346      ;
; 16.577 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 3.346      ;
; 16.577 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[10] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 3.346      ;
; 16.577 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[9]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 3.346      ;
; 16.577 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[8]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 3.346      ;
; 16.577 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[7]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 3.346      ;
; 16.577 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[6]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 3.346      ;
; 16.577 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[5]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 3.346      ;
; 16.577 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[4]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 3.346      ;
; 16.604 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.320      ;
; 16.604 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.320      ;
; 16.604 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.320      ;
; 16.604 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[10] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.320      ;
; 16.604 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[9]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.320      ;
; 16.604 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[8]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.320      ;
; 16.604 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[7]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.320      ;
; 16.604 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[6]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.320      ;
; 16.604 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[5]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.320      ;
; 16.604 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[4]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.320      ;
; 16.612 ; VGA_sync:VGA_sync_inst|pixel_x[8]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[1]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 3.309      ;
+--------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                        ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 1.205 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg22[9]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.716      ;
; 1.209 ; decorderInstruction:decorderInstruction_inst|out_register[1]                             ; registerFile:registerFile_inst|reg22[9]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.707      ;
; 1.267 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg30[6]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 3.659      ;
; 1.267 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg30[8]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 3.659      ;
; 1.267 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg30[1]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 3.659      ;
; 1.267 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg30[4]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 3.659      ;
; 1.267 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg30[5]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 3.659      ;
; 1.267 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg30[2]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 3.659      ;
; 1.267 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg30[3]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 3.659      ;
; 1.267 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg30[0]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 3.659      ;
; 1.273 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg29[4]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 3.653      ;
; 1.273 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg29[2]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 3.653      ;
; 1.273 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg29[0]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 3.653      ;
; 1.286 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg21[6]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.638      ;
; 1.286 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg21[1]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.638      ;
; 1.286 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg21[4]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.638      ;
; 1.286 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg21[5]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.638      ;
; 1.286 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg21[2]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.638      ;
; 1.286 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg21[3]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.638      ;
; 1.286 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg21[9]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.638      ;
; 1.286 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg21[0]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.638      ;
; 1.288 ; decorderInstruction:decorderInstruction_inst|out_data[12]                                ; registerFile:registerFile_inst|reg1[3]         ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 3.630      ;
; 1.303 ; decorderInstruction:decorderInstruction_inst|out_register[1]                             ; registerFile:registerFile_inst|reg30[6]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.618      ;
; 1.303 ; decorderInstruction:decorderInstruction_inst|out_register[1]                             ; registerFile:registerFile_inst|reg30[8]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.618      ;
; 1.303 ; decorderInstruction:decorderInstruction_inst|out_register[1]                             ; registerFile:registerFile_inst|reg30[1]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.618      ;
; 1.303 ; decorderInstruction:decorderInstruction_inst|out_register[1]                             ; registerFile:registerFile_inst|reg30[0]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.618      ;
; 1.303 ; decorderInstruction:decorderInstruction_inst|out_register[1]                             ; registerFile:registerFile_inst|reg30[4]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.618      ;
; 1.303 ; decorderInstruction:decorderInstruction_inst|out_register[1]                             ; registerFile:registerFile_inst|reg30[5]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.618      ;
; 1.303 ; decorderInstruction:decorderInstruction_inst|out_register[1]                             ; registerFile:registerFile_inst|reg30[2]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.618      ;
; 1.303 ; decorderInstruction:decorderInstruction_inst|out_register[1]                             ; registerFile:registerFile_inst|reg30[3]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.618      ;
; 1.315 ; decorderInstruction:decorderInstruction_inst|out_data[24]                                ; registerFile:registerFile_inst|reg18[6]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.092     ; 3.588      ;
; 1.316 ; decorderInstruction:decorderInstruction_inst|out_data[24]                                ; registerFile:registerFile_inst|reg19[6]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.092     ; 3.587      ;
; 1.331 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg31[6]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 3.595      ;
; 1.331 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg31[8]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 3.595      ;
; 1.331 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg31[4]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 3.595      ;
; 1.331 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg31[2]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 3.595      ;
; 1.331 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg31[0]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 3.595      ;
; 1.362 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg16[6]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 3.542      ;
; 1.362 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg16[1]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 3.542      ;
; 1.362 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg16[4]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 3.542      ;
; 1.362 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg16[2]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 3.542      ;
; 1.362 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg16[3]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 3.542      ;
; 1.362 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg16[0]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 3.542      ;
; 1.393 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg19[3]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.530      ;
; 1.393 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg19[9]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.530      ;
; 1.401 ; decorderInstruction:decorderInstruction_inst|out_data[21]                                ; registerFile:registerFile_inst|reg1[3]         ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.078     ; 3.516      ;
; 1.417 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg29[6]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.506      ;
; 1.417 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg29[8]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.506      ;
; 1.417 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg29[1]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.506      ;
; 1.417 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg29[5]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.506      ;
; 1.417 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg29[3]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.506      ;
; 1.417 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg29[9]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.506      ;
; 1.417 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg29[7]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.506      ;
; 1.424 ; decorderInstruction:decorderInstruction_inst|out_data[15]                                ; registerFile:registerFile_inst|reg18[6]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 3.502      ;
; 1.425 ; decorderInstruction:decorderInstruction_inst|out_data[15]                                ; registerFile:registerFile_inst|reg19[6]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 3.501      ;
; 1.428 ; decorderInstruction:decorderInstruction_inst|out_register[1]                             ; registerFile:registerFile_inst|reg19[3]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 3.490      ;
; 1.428 ; decorderInstruction:decorderInstruction_inst|out_register[1]                             ; registerFile:registerFile_inst|reg19[9]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 3.490      ;
; 1.444 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg7[6]         ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 3.460      ;
; 1.444 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg7[8]         ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 3.460      ;
; 1.444 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg7[1]         ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 3.460      ;
; 1.444 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg7[0]         ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 3.460      ;
; 1.444 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg7[7]         ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 3.460      ;
; 1.457 ; decorderInstruction:decorderInstruction_inst|out_data[24]                                ; registerFile:registerFile_inst|reg29[6]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.466      ;
; 1.459 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_check_value[0] ; registerFile:registerFile_inst|out_readData[7] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 8.462      ;
; 1.461 ; decorderInstruction:decorderInstruction_inst|out_register[1]                             ; registerFile:registerFile_inst|reg11[7]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.455      ;
; 1.461 ; decorderInstruction:decorderInstruction_inst|out_register[1]                             ; registerFile:registerFile_inst|reg11[8]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.455      ;
; 1.461 ; decorderInstruction:decorderInstruction_inst|out_register[1]                             ; registerFile:registerFile_inst|reg11[1]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.455      ;
; 1.461 ; decorderInstruction:decorderInstruction_inst|out_register[1]                             ; registerFile:registerFile_inst|reg11[5]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.455      ;
; 1.461 ; decorderInstruction:decorderInstruction_inst|out_register[1]                             ; registerFile:registerFile_inst|reg11[3]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.455      ;
; 1.461 ; decorderInstruction:decorderInstruction_inst|out_register[1]                             ; registerFile:registerFile_inst|reg11[9]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.455      ;
; 1.469 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg24[6]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.093     ; 3.433      ;
; 1.469 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg24[8]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.093     ; 3.433      ;
; 1.469 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg24[1]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.093     ; 3.433      ;
; 1.469 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg24[4]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.093     ; 3.433      ;
; 1.469 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg24[5]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.093     ; 3.433      ;
; 1.469 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg24[2]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.093     ; 3.433      ;
; 1.469 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg24[3]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.093     ; 3.433      ;
; 1.469 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg26[9]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 3.457      ;
; 1.469 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg24[9]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.093     ; 3.433      ;
; 1.469 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg24[0]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.093     ; 3.433      ;
; 1.469 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg24[7]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.093     ; 3.433      ;
; 1.489 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg27[8]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.438      ;
; 1.489 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg27[4]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.438      ;
; 1.489 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg27[5]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.438      ;
; 1.489 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg27[2]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.438      ;
; 1.489 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg27[9]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.438      ;
; 1.489 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg27[0]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.438      ;
; 1.491 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg31[1]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.436      ;
; 1.491 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg31[5]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.436      ;
; 1.491 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg31[3]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.436      ;
; 1.491 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg31[7]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 3.436      ;
; 1.494 ; decorderInstruction:decorderInstruction_inst|out_register[1]                             ; registerFile:registerFile_inst|reg6[8]         ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 3.431      ;
; 1.494 ; decorderInstruction:decorderInstruction_inst|out_register[1]                             ; registerFile:registerFile_inst|reg6[9]         ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 3.431      ;
; 1.497 ; decorderInstruction:decorderInstruction_inst|out_data[12]                                ; registerFile:registerFile_inst|reg10[3]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.419      ;
; 1.501 ; decorderInstruction:decorderInstruction_inst|out_register[0]                             ; registerFile:registerFile_inst|reg22[9]        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 3.420      ;
; 1.505 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg7[9]         ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.419      ;
; 1.512 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg3[6]         ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.412      ;
; 1.512 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg3[8]         ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.412      ;
; 1.512 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg3[1]         ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.412      ;
; 1.512 ; decorderInstruction:decorderInstruction_inst|out_register[4]                             ; registerFile:registerFile_inst|reg3[4]         ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.412      ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                                                             ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.312 ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.SPRITE                                                  ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.SPRITE                                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.RECEBE                                                  ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.RECEBE                                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on                                                 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on                                                                 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; registerFile:registerFile_inst|success                                                                                              ; registerFile:registerFile_inst|success                                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; controlUnit:controlUnit_inst|state.ESCREVER_NO_BANCO                                                                                ; controlUnit:controlUnit_inst|state.ESCREVER_NO_BANCO                                                                                                ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.339 ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|address_reg_a[0] ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|out_address_reg_a[0]             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.371 ; full_print_module:full_print_module_inst|printtingScreen                                                                            ; controlUnit:controlUnit_inst|state.PRONTO                                                                                                           ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 0.685      ;
; 0.422 ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.RECEBE                                                  ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.PROCESSA                                                                ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.621      ;
; 0.480 ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.AGUARDO                                                 ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.AGUARDO_2                                                               ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.679      ;
; 0.495 ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.PROCESSA                                                ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.AGUARDO                                                                 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.576 ; registerFile:registerFile_inst|reg7[7]                                                                                              ; registerFile:registerFile_inst|out_readData[7]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.775      ;
; 0.576 ; registerFile:registerFile_inst|reg7[5]                                                                                              ; registerFile:registerFile_inst|out_readData[5]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.775      ;
; 0.576 ; registerFile:registerFile_inst|reg7[3]                                                                                              ; registerFile:registerFile_inst|out_readData[3]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.775      ;
; 0.632 ; registerFile:registerFile_inst|success                                                                                              ; controlUnit:controlUnit_inst|memory_wr                                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.831      ;
; 0.666 ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.PROCESSA                                                ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.SPRITE                                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.865      ;
; 0.678 ; registerFile:registerFile_inst|reg7[8]                                                                                              ; registerFile:registerFile_inst|out_readData[8]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.877      ;
; 0.678 ; registerFile:registerFile_inst|reg7[1]                                                                                              ; registerFile:registerFile_inst|out_readData[1]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.877      ;
; 0.679 ; registerFile:registerFile_inst|reg7[6]                                                                                              ; registerFile:registerFile_inst|out_readData[6]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.878      ;
; 0.697 ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.AGUARDO_2                                               ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.RECEBE                                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.896      ;
; 0.725 ; controlUnit:controlUnit_inst|selectField[0]                                                                                         ; registerFile:registerFile_inst|success                                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.924      ;
; 0.736 ; decorderInstruction:decorderInstruction_inst|out_register[9]                                                                        ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a2~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 1.241      ;
; 0.759 ; decorderInstruction:decorderInstruction_inst|out_register[12]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a2~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 1.264      ;
; 0.773 ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.SPRITE                                                  ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.RECEBE                                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.972      ;
; 0.777 ; registerFile:registerFile_inst|reg7[0]                                                                                              ; registerFile:registerFile_inst|out_readData[0]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.976      ;
; 0.777 ; registerFile:registerFile_inst|reg7[4]                                                                                              ; registerFile:registerFile_inst|out_readData[4]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.976      ;
; 0.778 ; decorderInstruction:decorderInstruction_inst|out_register[10]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a2~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 1.283      ;
; 0.778 ; registerFile:registerFile_inst|reg7[2]                                                                                              ; registerFile:registerFile_inst|out_readData[2]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.977      ;
; 0.798 ; registerFile:registerFile_inst|reg24[0]                                                                                             ; registerFile:registerFile_inst|out_readData[0]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.999      ;
; 0.802 ; decorderInstruction:decorderInstruction_inst|out_opcode[2]                                                                          ; controlUnit:controlUnit_inst|state.PRONTO                                                                                                           ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.000      ;
; 0.806 ; full_print_module:full_print_module_inst|printtingScreen                                                                            ; controlUnit:controlUnit_inst|state.ESCREVER_NO_BANCO                                                                                                ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 1.120      ;
; 0.823 ; full_print_module:full_print_module_inst|printtingScreen                                                                            ; controlUnit:controlUnit_inst|state.HABILITAR_IMPRESSAO                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 1.137      ;
; 0.825 ; registerFile:registerFile_inst|reg24[7]                                                                                             ; registerFile:registerFile_inst|out_readData[7]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.026      ;
; 0.828 ; controlUnit:controlUnit_inst|state.PRONTO                                                                                           ; controlUnit:controlUnit_inst|state.HABILITAR_IMPRESSAO                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.026      ;
; 0.845 ; decorderInstruction:decorderInstruction_inst|out_opcode[1]                                                                          ; controlUnit:controlUnit_inst|state.PRONTO                                                                                                           ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.043      ;
; 0.860 ; controlUnit:controlUnit_inst|selectField[2]                                                                                         ; registerFile:registerFile_inst|success                                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.059      ;
; 0.864 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_count_finished                            ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.SPRITE                                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.156      ; 1.184      ;
; 0.871 ; decorderInstruction:decorderInstruction_inst|out_register[7]                                                                        ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.382      ;
; 0.873 ; full_print_module:full_print_module_inst|memory_address[3]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a11~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.498      ;
; 0.875 ; controlUnit:controlUnit_inst|memory_wr                                                                                              ; controlUnit:controlUnit_inst|memory_wr                                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.074      ;
; 0.896 ; decorderInstruction:decorderInstruction_inst|out_opcode[0]                                                                          ; controlUnit:controlUnit_inst|state.ESCREVER_NO_BANCO                                                                                                ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.094      ;
; 0.896 ; controlUnit:controlUnit_inst|selectorAddress                                                                                        ; registerFile:registerFile_inst|reg27[4]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.095      ;
; 0.899 ; controlUnit:controlUnit_inst|selectorAddress                                                                                        ; registerFile:registerFile_inst|reg27[5]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.098      ;
; 0.900 ; controlUnit:controlUnit_inst|selectorAddress                                                                                        ; registerFile:registerFile_inst|reg27[8]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.099      ;
; 0.902 ; registerFile:registerFile_inst|reg24[6]                                                                                             ; registerFile:registerFile_inst|out_readData[6]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.103      ;
; 0.908 ; decorderInstruction:decorderInstruction_inst|out_register[10]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.419      ;
; 0.915 ; registerFile:registerFile_inst|reg24[1]                                                                                             ; registerFile:registerFile_inst|out_readData[1]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.116      ;
; 0.916 ; decorderInstruction:decorderInstruction_inst|out_register[9]                                                                        ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.427      ;
; 0.916 ; decorderInstruction:decorderInstruction_inst|out_register[11]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.427      ;
; 0.931 ; registerFile:registerFile_inst|success                                                                                              ; controlUnit:controlUnit_inst|selectorAddress                                                                                                        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.130      ;
; 0.944 ; decorderInstruction:decorderInstruction_inst|out_register[11]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a2~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 1.449      ;
; 0.959 ; controlUnit:controlUnit_inst|selectorAddress                                                                                        ; registerFile:registerFile_inst|reg27[0]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.158      ;
; 0.970 ; controlUnit:controlUnit_inst|selectorAddress                                                                                        ; registerFile:registerFile_inst|reg27[2]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.169      ;
; 0.973 ; decorderInstruction:decorderInstruction_inst|out_register[11]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a15~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.501      ;
; 0.977 ; decorderInstruction:decorderInstruction_inst|out_register[9]                                                                        ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a15~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.505      ;
; 0.977 ; controlUnit:controlUnit_inst|register_wr                                                                                            ; registerFile:registerFile_inst|success                                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.176      ;
; 0.979 ; decorderInstruction:decorderInstruction_inst|out_register[12]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a15~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.507      ;
; 0.979 ; registerFile:registerFile_inst|reg24[4]                                                                                             ; registerFile:registerFile_inst|out_readData[4]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.202      ;
; 0.988 ; decorderInstruction:decorderInstruction_inst|out_register[9]                                                                        ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a12~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 1.493      ;
; 0.989 ; decorderInstruction:decorderInstruction_inst|out_register[9]                                                                        ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a11~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 1.495      ;
; 0.999 ; registerFile:registerFile_inst|reg24[3]                                                                                             ; registerFile:registerFile_inst|out_readData[3]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.222      ;
; 1.004 ; decorderInstruction:decorderInstruction_inst|out_register[12]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a12~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 1.509      ;
; 1.015 ; full_print_module:full_print_module_inst|memory_address[7]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.631      ;
; 1.017 ; decorderInstruction:decorderInstruction_inst|out_register[12]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a3~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.545      ;
; 1.023 ; controlUnit:controlUnit_inst|state.PRONTO                                                                                           ; controlUnit:controlUnit_inst|state.PRONTO                                                                                                           ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.221      ;
; 1.028 ; decorderInstruction:decorderInstruction_inst|out_opcode[0]                                                                          ; controlUnit:controlUnit_inst|state.PRONTO                                                                                                           ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.226      ;
; 1.031 ; decorderInstruction:decorderInstruction_inst|out_register[12]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a10~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 1.536      ;
; 1.031 ; decorderInstruction:decorderInstruction_inst|out_register[10]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a11~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 1.537      ;
; 1.034 ; controlUnit:controlUnit_inst|state.PRONTO                                                                                           ; controlUnit:controlUnit_inst|state.ESCREVER_NO_BANCO                                                                                                ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.232      ;
; 1.038 ; decorderInstruction:decorderInstruction_inst|out_opcode[2]                                                                          ; controlUnit:controlUnit_inst|state.ESCREVER_NO_BANCO                                                                                                ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.236      ;
; 1.040 ; decorderInstruction:decorderInstruction_inst|out_register[10]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a12~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 1.545      ;
; 1.042 ; decorderInstruction:decorderInstruction_inst|out_register[12]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a11~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 1.548      ;
; 1.062 ; controlUnit:controlUnit_inst|selectField[1]                                                                                         ; registerFile:registerFile_inst|success                                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.261      ;
; 1.067 ; full_print_module:full_print_module_inst|memory_address[5]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a8~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.684      ;
; 1.086 ; full_print_module:full_print_module_inst|memory_address[3]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a2~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.710      ;
; 1.091 ; full_print_module:full_print_module_inst|memory_address[9]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a2~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.715      ;
; 1.098 ; registerFile:registerFile_inst|reg24[8]                                                                                             ; registerFile:registerFile_inst|out_readData[8]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.299      ;
; 1.100 ; full_print_module:full_print_module_inst|memory_address[3]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a10~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.724      ;
; 1.106 ; full_print_module:full_print_module_inst|memory_address[2]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a2~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.730      ;
; 1.119 ; decorderInstruction:decorderInstruction_inst|out_register[8]                                                                        ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a2~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 1.624      ;
; 1.128 ; full_print_module:full_print_module_inst|memory_address[3]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a15~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.761      ;
; 1.130 ; full_print_module:full_print_module_inst|memory_address[2]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a3~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.763      ;
; 1.133 ; full_print_module:full_print_module_inst|memory_address[2]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a12~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.757      ;
; 1.133 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_count_finished                            ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.RECEBE                                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.156      ; 1.453      ;
; 1.145 ; full_print_module:full_print_module_inst|memory_address[10]                                                                         ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a2~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.772      ;
; 1.146 ; decorderInstruction:decorderInstruction_inst|out_register[10]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a1~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.666      ;
; 1.150 ; full_print_module:full_print_module_inst|memory_address[3]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a3~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.783      ;
; 1.151 ; registerFile:registerFile_inst|reg24[9]                                                                                             ; registerFile:registerFile_inst|out_readData[9]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.369      ;
; 1.152 ; decorderInstruction:decorderInstruction_inst|out_register[10]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a0~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.672      ;
; 1.152 ; controlUnit:controlUnit_inst|memory_wr                                                                                              ; controlUnit:controlUnit_inst|selectorAddress                                                                                                        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.351      ;
; 1.153 ; decorderInstruction:decorderInstruction_inst|out_register[10]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a5~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.673      ;
; 1.154 ; decorderInstruction:decorderInstruction_inst|out_register[7]                                                                        ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a8~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.666      ;
; 1.160 ; decorderInstruction:decorderInstruction_inst|out_register[11]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a1~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.680      ;
; 1.165 ; full_print_module:full_print_module_inst|memory_address[3]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a12~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.789      ;
; 1.166 ; decorderInstruction:decorderInstruction_inst|out_register[10]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a4~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.677      ;
; 1.167 ; decorderInstruction:decorderInstruction_inst|out_register[11]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a0~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.687      ;
; 1.168 ; decorderInstruction:decorderInstruction_inst|out_register[11]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a5~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.688      ;
; 1.172 ; controlUnit:controlUnit_inst|state.ESCREVER_NO_BANCO                                                                                ; controlUnit:controlUnit_inst|state.PRONTO                                                                                                           ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.370      ;
; 1.177 ; registerFile:registerFile_inst|reg8[5]                                                                                              ; registerFile:registerFile_inst|out_readData[5]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.376      ;
; 1.183 ; decorderInstruction:decorderInstruction_inst|out_register[11]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a4~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.694      ;
; 1.199 ; decorderInstruction:decorderInstruction_inst|out_register[12]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a0~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.719      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                        ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.312 ; VGA_sync:VGA_sync_inst|hsync                                                                                 ; VGA_sync:VGA_sync_inst|hsync                                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; VGA_sync:VGA_sync_inst|vsync                                                                                 ; VGA_sync:VGA_sync_inst|vsync                                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[3]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[3] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[1]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGA_sync:VGA_sync_inst|pixel_y[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[0]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.321 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[0]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.519      ;
; 0.355 ; VGA_sync:VGA_sync_inst|pixel_y[2]                                                                            ; VGA_sync:VGA_sync_inst|vsync                                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.553      ;
; 0.386 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[0]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.584      ;
; 0.386 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[4]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.584      ;
; 0.518 ; VGA_sync:VGA_sync_inst|pixel_y[6]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.716      ;
; 0.519 ; VGA_sync:VGA_sync_inst|pixel_y[4]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[4]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.717      ;
; 0.520 ; VGA_sync:VGA_sync_inst|pixel_y[8]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[8]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.718      ;
; 0.520 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.718      ;
; 0.521 ; VGA_sync:VGA_sync_inst|pixel_x[3]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[3]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.719      ;
; 0.522 ; VGA_sync:VGA_sync_inst|pixel_y[5]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[5]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.720      ;
; 0.523 ; VGA_sync:VGA_sync_inst|pixel_y[7]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.721      ;
; 0.523 ; VGA_sync:VGA_sync_inst|pixel_y[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[2]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.721      ;
; 0.524 ; VGA_sync:VGA_sync_inst|pixel_y[3]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[3]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.722      ;
; 0.525 ; VGA_sync:VGA_sync_inst|pixel_x[7]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.723      ;
; 0.525 ; VGA_sync:VGA_sync_inst|pixel_y[1]                                                                            ; VGA_sync:VGA_sync_inst|vsync                                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.723      ;
; 0.534 ; VGA_sync:VGA_sync_inst|pixel_y[1]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[1]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.732      ;
; 0.535 ; VGA_sync:VGA_sync_inst|pixel_y[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[1]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.733      ;
; 0.537 ; VGA_sync:VGA_sync_inst|pixel_x[6]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.735      ;
; 0.538 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[3]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[4] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.736      ;
; 0.544 ; VGA_sync:VGA_sync_inst|pixel_x[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[0]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.742      ;
; 0.564 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[10] ; full_print_module:full_print_module_inst|memory_address[10]                                    ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.763      ;
; 0.647 ; VGA_sync:VGA_sync_inst|pixel_x[1]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[1]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.845      ;
; 0.656 ; VGA_sync:VGA_sync_inst|pixel_x[4]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[4]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.854      ;
; 0.657 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[0]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[2] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.855      ;
; 0.672 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[0]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[4] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.870      ;
; 0.673 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[0]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[3] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.871      ;
; 0.709 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; full_print_module:full_print_module_inst|memory_address[13]                                    ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 0.911      ;
; 0.711 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[3]  ; full_print_module:full_print_module_inst|memory_address[3]                                     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.912      ;
; 0.717 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; full_print_module:full_print_module_inst|memory_address[12]                                    ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 0.919      ;
; 0.719 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[9]  ; full_print_module:full_print_module_inst|memory_address[9]                                     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 0.921      ;
; 0.723 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; full_print_module:full_print_module_inst|memory_address[11]                                    ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 0.925      ;
; 0.725 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[8]  ; full_print_module:full_print_module_inst|memory_address[8]                                     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 0.927      ;
; 0.742 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[1]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[2] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.940      ;
; 0.757 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[1]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[4] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.955      ;
; 0.758 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[1]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[3] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.956      ;
; 0.762 ; VGA_sync:VGA_sync_inst|pixel_y[6]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.960      ;
; 0.763 ; VGA_sync:VGA_sync_inst|pixel_y[4]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[5]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.961      ;
; 0.766 ; VGA_sync:VGA_sync_inst|pixel_x[3]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[4]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.964      ;
; 0.768 ; VGA_sync:VGA_sync_inst|pixel_y[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[3]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.966      ;
; 0.769 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[3]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.967      ;
; 0.770 ; VGA_sync:VGA_sync_inst|pixel_y[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[2]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.968      ;
; 0.771 ; VGA_sync:VGA_sync_inst|pixel_y[5]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.969      ;
; 0.772 ; VGA_sync:VGA_sync_inst|pixel_y[7]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[8]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.970      ;
; 0.773 ; VGA_sync:VGA_sync_inst|pixel_y[3]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[4]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.971      ;
; 0.773 ; VGA_sync:VGA_sync_inst|pixel_y[1]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[2]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.971      ;
; 0.776 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[4]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.974      ;
; 0.777 ; VGA_sync:VGA_sync_inst|pixel_x[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[1]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.975      ;
; 0.777 ; VGA_sync:VGA_sync_inst|pixel_y[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[3]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.975      ;
; 0.778 ; VGA_sync:VGA_sync_inst|pixel_y[5]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.976      ;
; 0.780 ; VGA_sync:VGA_sync_inst|pixel_y[3]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[5]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.978      ;
; 0.780 ; VGA_sync:VGA_sync_inst|pixel_y[1]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[3]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.978      ;
; 0.784 ; VGA_sync:VGA_sync_inst|pixel_x[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.982      ;
; 0.786 ; VGA_sync:VGA_sync_inst|pixel_x[6]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.984      ;
; 0.819 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[5]  ; full_print_module:full_print_module_inst|memory_address[5]                                     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.021      ;
; 0.820 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[4]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[2] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.018      ;
; 0.835 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[2]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[2] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.033      ;
; 0.840 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[7]  ; full_print_module:full_print_module_inst|memory_address[7]                                     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.042      ;
; 0.849 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[2]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.047      ;
; 0.851 ; VGA_sync:VGA_sync_inst|pixel_y[6]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[8]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.049      ;
; 0.852 ; VGA_sync:VGA_sync_inst|pixel_y[4]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.050      ;
; 0.853 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[2]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[4] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.051      ;
; 0.854 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[2]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[3] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.052      ;
; 0.857 ; VGA_sync:VGA_sync_inst|pixel_y[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[4]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.055      ;
; 0.859 ; VGA_sync:VGA_sync_inst|pixel_y[4]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.057      ;
; 0.860 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[2]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.058      ;
; 0.862 ; VGA_sync:VGA_sync_inst|pixel_x[3]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.060      ;
; 0.864 ; VGA_sync:VGA_sync_inst|pixel_y[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[5]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.062      ;
; 0.866 ; VGA_sync:VGA_sync_inst|pixel_y[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[4]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.064      ;
; 0.867 ; VGA_sync:VGA_sync_inst|pixel_y[5]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[8]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.065      ;
; 0.869 ; VGA_sync:VGA_sync_inst|pixel_y[3]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.067      ;
; 0.869 ; VGA_sync:VGA_sync_inst|pixel_y[1]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[4]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.067      ;
; 0.872 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[4]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[4] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.070      ;
; 0.872 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.070      ;
; 0.873 ; VGA_sync:VGA_sync_inst|pixel_x[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[3]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.071      ;
; 0.873 ; VGA_sync:VGA_sync_inst|pixel_y[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[5]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.071      ;
; 0.874 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[4]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[3] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.072      ;
; 0.876 ; VGA_sync:VGA_sync_inst|pixel_y[3]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.074      ;
; 0.876 ; VGA_sync:VGA_sync_inst|pixel_y[1]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[5]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.074      ;
; 0.880 ; VGA_sync:VGA_sync_inst|pixel_x[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[4]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.078      ;
; 0.892 ; VGA_sync:VGA_sync_inst|pixel_x[1]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.090      ;
; 0.912 ; VGA_sync:VGA_sync_inst|pixel_x[4]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.110      ;
; 0.922 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[3]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.120      ;
; 0.926 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[1]  ; full_print_module:full_print_module_inst|memory_address[1]                                     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.130      ;
; 0.928 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[4]  ; full_print_module:full_print_module_inst|memory_address[4]                                     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.130      ;
; 0.948 ; VGA_sync:VGA_sync_inst|pixel_y[4]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[8]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.146      ;
; 0.951 ; VGA_sync:VGA_sync_inst|pixel_x[3]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.149      ;
; 0.953 ; VGA_sync:VGA_sync_inst|pixel_y[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.151      ;
; 0.960 ; VGA_sync:VGA_sync_inst|pixel_y[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.158      ;
; 0.961 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.159      ;
; 0.962 ; VGA_sync:VGA_sync_inst|pixel_y[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.160      ;
; 0.965 ; VGA_sync:VGA_sync_inst|pixel_y[3]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[8]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.163      ;
; 0.965 ; VGA_sync:VGA_sync_inst|pixel_y[1]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.163      ;
; 0.969 ; VGA_sync:VGA_sync_inst|pixel_y[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.167      ;
; 0.972 ; VGA_sync:VGA_sync_inst|pixel_y[1]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.170      ;
; 0.976 ; VGA_sync:VGA_sync_inst|pixel_x[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.174      ;
+-------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.347 ; 0.000         ;
; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.517 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                  ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.185 ; 0.000         ;
; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.186 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                    ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.750  ; 0.000         ;
; clk_FPGA                                                   ; 9.584  ; 0.000         ;
; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.771 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                                      ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 2.347  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[2] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 2.546      ;
; 2.349  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[3] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 2.544      ;
; 2.420  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[7] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 2.473      ;
; 2.423  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[1] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 2.470      ;
; 2.463  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[0] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 2.430      ;
; 2.577  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[5] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 2.316      ;
; 2.585  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[4] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 2.308      ;
; 2.700  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[2] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 2.193      ;
; 2.702  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[3] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 2.191      ;
; 2.773  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[7] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 2.120      ;
; 2.776  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[1] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 2.117      ;
; 2.816  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[0] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 2.077      ;
; 2.859  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[2] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 2.034      ;
; 2.861  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[3] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 2.032      ;
; 2.887  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[6] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 2.006      ;
; 2.930  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[5] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.963      ;
; 2.935  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[1] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.958      ;
; 2.938  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[4] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.955      ;
; 2.988  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[0] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.905      ;
; 3.013  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[3] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[10] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.880      ;
; 3.069  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[0] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[10] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.824      ;
; 3.070  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[2] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[10] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.823      ;
; 3.089  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[5] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.804      ;
; 3.113  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[1] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[10] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.780      ;
; 3.240  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[6] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.653      ;
; 3.249  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[3] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[9]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.644      ;
; 3.252  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[0] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[9]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.641      ;
; 3.300  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[5] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[10] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.593      ;
; 3.327  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[4] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.566      ;
; 3.328  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[1] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[9]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.565      ;
; 3.365  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[7] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.528      ;
; 3.409  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[4] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[10] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.484      ;
; 3.440  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[0] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[8]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.453      ;
; 3.447  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[3] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[8]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.446      ;
; 3.505  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[2] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[9]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.388      ;
; 3.516  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[1] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[8]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.377      ;
; 3.545  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[6] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.348      ;
; 3.574  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[8] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.319      ;
; 3.589  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[4] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[9]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.304      ;
; 3.651  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[1]               ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.118     ; 1.218      ;
; 3.734  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[5] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[9]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.159      ;
; 3.764  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[0] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[7]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.129      ;
; 3.780  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[4] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[8]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.113      ;
; 3.792  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[6] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[10] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.101      ;
; 3.817  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[1] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[7]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.076      ;
; 3.821  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[1] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[6]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.072      ;
; 3.830  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[3] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[7]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.063      ;
; 3.840  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[9]                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.097     ; 1.050      ;
; 3.841  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[13]                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.097     ; 1.049      ;
; 3.841  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[3]                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.097     ; 1.049      ;
; 3.841  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[8]                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.097     ; 1.049      ;
; 3.841  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[11]                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.097     ; 1.049      ;
; 3.841  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[12]                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.097     ; 1.049      ;
; 3.842  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[1]                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.097     ; 1.048      ;
; 3.842  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[4]                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.097     ; 1.048      ;
; 3.843  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[0]               ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.118     ; 1.026      ;
; 3.853  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[3]               ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.118     ; 1.016      ;
; 3.861  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[4]               ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.118     ; 1.008      ;
; 3.882  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[0] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[6]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 1.011      ;
; 3.907  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[8] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 0.986      ;
; 3.933  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[0] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[5]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 0.960      ;
; 3.946  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[2]               ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.118     ; 0.923      ;
; 3.987  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_count_finished     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.100     ; 0.900      ;
; 3.997  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[2] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[8]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 0.896      ;
; 4.012  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[5]                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.097     ; 0.878      ;
; 4.013  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[0]                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.097     ; 0.877      ;
; 4.013  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[2]                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.097     ; 0.877      ;
; 4.013  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[6]                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.097     ; 0.877      ;
; 4.013  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[7]                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.097     ; 0.877      ;
; 4.016  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_printtingScreen ; full_print_module:full_print_module_inst|printtingScreen                                                     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.096     ; 0.875      ;
; 4.035  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on       ; full_print_module:full_print_module_inst|memory_address[10]                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.100     ; 0.852      ;
; 4.039  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[2] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[7]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 0.854      ;
; 4.113  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[1] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[5]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 0.780      ;
; 4.118  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[0] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[4]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 0.775      ;
; 4.233  ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[2] ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[6]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.094     ; 0.660      ;
; 17.847 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[0]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 2.115      ;
; 17.847 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[1]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 2.115      ;
; 17.857 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[0]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.106      ;
; 17.857 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[1]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.106      ;
; 17.877 ; VGA_sync:VGA_sync_inst|pixel_x[8]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[0]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 2.085      ;
; 17.877 ; VGA_sync:VGA_sync_inst|pixel_x[8]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[1]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 2.085      ;
; 17.905 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.058      ;
; 17.905 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.058      ;
; 17.905 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.058      ;
; 17.905 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[10] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.058      ;
; 17.905 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[9]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.058      ;
; 17.905 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[8]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.058      ;
; 17.905 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[7]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.058      ;
; 17.905 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[6]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.058      ;
; 17.905 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[5]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.058      ;
; 17.905 ; VGA_sync:VGA_sync_inst|pixel_x[9]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[4]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.058      ;
; 17.922 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.023     ; 2.042      ;
; 17.922 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.023     ; 2.042      ;
; 17.922 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.023     ; 2.042      ;
; 17.922 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[10] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.023     ; 2.042      ;
; 17.922 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[9]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.023     ; 2.042      ;
; 17.922 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[8]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.023     ; 2.042      ;
; 17.922 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[7]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.023     ; 2.042      ;
; 17.922 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[6]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.023     ; 2.042      ;
; 17.922 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                         ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[5]  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.023     ; 2.042      ;
+--------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                                                                                             ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 2.517 ; decorderInstruction:decorderInstruction_inst|out_data[12]    ; registerFile:registerFile_inst|reg1[3]                                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 2.444      ;
; 2.527 ; decorderInstruction:decorderInstruction_inst|out_register[1] ; registerFile:registerFile_inst|reg22[9]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 2.432      ;
; 2.538 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg22[9]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.425      ;
; 2.553 ; decorderInstruction:decorderInstruction_inst|out_data[24]    ; registerFile:registerFile_inst|reg18[6]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 2.397      ;
; 2.555 ; decorderInstruction:decorderInstruction_inst|out_data[24]    ; registerFile:registerFile_inst|reg19[6]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 2.395      ;
; 2.575 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg29[4]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.019     ; 2.393      ;
; 2.575 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg29[2]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.019     ; 2.393      ;
; 2.575 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg29[0]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.019     ; 2.393      ;
; 2.589 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg21[6]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 2.376      ;
; 2.589 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg21[1]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 2.376      ;
; 2.589 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg21[4]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 2.376      ;
; 2.589 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg21[5]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 2.376      ;
; 2.589 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg21[2]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 2.376      ;
; 2.589 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg21[3]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 2.376      ;
; 2.589 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg21[9]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 2.376      ;
; 2.589 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg21[0]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 2.376      ;
; 2.591 ; decorderInstruction:decorderInstruction_inst|out_register[1] ; registerFile:registerFile_inst|reg30[6]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.023     ; 2.373      ;
; 2.591 ; decorderInstruction:decorderInstruction_inst|out_register[1] ; registerFile:registerFile_inst|reg30[8]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.023     ; 2.373      ;
; 2.591 ; decorderInstruction:decorderInstruction_inst|out_register[1] ; registerFile:registerFile_inst|reg30[1]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.023     ; 2.373      ;
; 2.591 ; decorderInstruction:decorderInstruction_inst|out_register[1] ; registerFile:registerFile_inst|reg30[0]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.023     ; 2.373      ;
; 2.591 ; decorderInstruction:decorderInstruction_inst|out_register[1] ; registerFile:registerFile_inst|reg30[4]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.023     ; 2.373      ;
; 2.591 ; decorderInstruction:decorderInstruction_inst|out_register[1] ; registerFile:registerFile_inst|reg30[5]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.023     ; 2.373      ;
; 2.591 ; decorderInstruction:decorderInstruction_inst|out_register[1] ; registerFile:registerFile_inst|reg30[2]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.023     ; 2.373      ;
; 2.591 ; decorderInstruction:decorderInstruction_inst|out_register[1] ; registerFile:registerFile_inst|reg30[3]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.023     ; 2.373      ;
; 2.593 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg30[6]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.019     ; 2.375      ;
; 2.593 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg30[8]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.019     ; 2.375      ;
; 2.593 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg30[1]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.019     ; 2.375      ;
; 2.593 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg30[4]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.019     ; 2.375      ;
; 2.593 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg30[5]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.019     ; 2.375      ;
; 2.593 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg30[2]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.019     ; 2.375      ;
; 2.593 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg30[3]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.019     ; 2.375      ;
; 2.593 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg30[0]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.019     ; 2.375      ;
; 2.612 ; decorderInstruction:decorderInstruction_inst|out_data[21]    ; registerFile:registerFile_inst|reg1[3]                                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 2.349      ;
; 2.618 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg31[6]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.019     ; 2.350      ;
; 2.618 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg31[8]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.019     ; 2.350      ;
; 2.618 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg31[4]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.019     ; 2.350      ;
; 2.618 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg31[2]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.019     ; 2.350      ;
; 2.618 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg31[0]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.019     ; 2.350      ;
; 2.621 ; decorderInstruction:decorderInstruction_inst|out_data[12]    ; registerFile:registerFile_inst|reg10[3]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 2.338      ;
; 2.624 ; decorderInstruction:decorderInstruction_inst|out_data[15]    ; registerFile:registerFile_inst|reg18[6]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 2.342      ;
; 2.626 ; decorderInstruction:decorderInstruction_inst|out_data[15]    ; registerFile:registerFile_inst|reg19[6]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 2.340      ;
; 2.629 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg16[6]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.323      ;
; 2.629 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg16[1]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.323      ;
; 2.629 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg16[4]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.323      ;
; 2.629 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg16[2]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.323      ;
; 2.629 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg16[3]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.323      ;
; 2.629 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg16[0]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.323      ;
; 2.660 ; decorderInstruction:decorderInstruction_inst|out_data[24]    ; registerFile:registerFile_inst|reg29[6]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 2.305      ;
; 2.671 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg19[3]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 2.294      ;
; 2.671 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg19[9]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 2.294      ;
; 2.673 ; decorderInstruction:decorderInstruction_inst|out_register[1] ; registerFile:registerFile_inst|reg19[3]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 2.288      ;
; 2.673 ; decorderInstruction:decorderInstruction_inst|out_register[1] ; registerFile:registerFile_inst|reg19[9]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 2.288      ;
; 2.675 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg29[6]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 2.290      ;
; 2.675 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg29[8]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 2.290      ;
; 2.675 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg29[1]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 2.290      ;
; 2.675 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg29[5]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 2.290      ;
; 2.675 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg29[3]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 2.290      ;
; 2.675 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg29[9]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 2.290      ;
; 2.675 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg29[7]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 2.290      ;
; 2.681 ; decorderInstruction:decorderInstruction_inst|out_register[1] ; registerFile:registerFile_inst|reg11[7]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 2.278      ;
; 2.681 ; decorderInstruction:decorderInstruction_inst|out_register[1] ; registerFile:registerFile_inst|reg11[8]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 2.278      ;
; 2.681 ; decorderInstruction:decorderInstruction_inst|out_register[1] ; registerFile:registerFile_inst|reg11[1]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 2.278      ;
; 2.681 ; decorderInstruction:decorderInstruction_inst|out_register[1] ; registerFile:registerFile_inst|reg11[5]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 2.278      ;
; 2.681 ; decorderInstruction:decorderInstruction_inst|out_register[1] ; registerFile:registerFile_inst|reg11[3]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 2.278      ;
; 2.681 ; decorderInstruction:decorderInstruction_inst|out_register[1] ; registerFile:registerFile_inst|reg11[9]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 2.278      ;
; 2.683 ; decorderInstruction:decorderInstruction_inst|out_data[12]    ; registerFile:registerFile_inst|reg0[3]                                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 2.279      ;
; 2.690 ; decorderInstruction:decorderInstruction_inst|out_data[12]    ; registerFile:registerFile_inst|reg2[3]                                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 2.272      ;
; 2.701 ; decorderInstruction:decorderInstruction_inst|out_data[12]    ; registerFile:registerFile_inst|reg14[3]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 2.258      ;
; 2.709 ; controlUnit:controlUnit_inst|selectorAddress                 ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a17~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.103      ; 2.403      ;
; 2.709 ; decorderInstruction:decorderInstruction_inst|out_data[12]    ; registerFile:registerFile_inst|reg12[3]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 2.250      ;
; 2.711 ; decorderInstruction:decorderInstruction_inst|out_data[15]    ; registerFile:registerFile_inst|reg29[6]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.026     ; 2.250      ;
; 2.715 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg27[8]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.019     ; 2.253      ;
; 2.715 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg27[4]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.019     ; 2.253      ;
; 2.715 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg27[5]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.019     ; 2.253      ;
; 2.715 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg27[2]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.019     ; 2.253      ;
; 2.715 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg27[9]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.019     ; 2.253      ;
; 2.715 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg27[0]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.019     ; 2.253      ;
; 2.716 ; decorderInstruction:decorderInstruction_inst|out_data[21]    ; registerFile:registerFile_inst|reg10[3]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.028     ; 2.243      ;
; 2.719 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg24[6]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 2.230      ;
; 2.719 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg24[8]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 2.230      ;
; 2.719 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg24[1]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 2.230      ;
; 2.719 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg24[4]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 2.230      ;
; 2.719 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg24[5]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 2.230      ;
; 2.719 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg24[2]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 2.230      ;
; 2.719 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg24[3]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 2.230      ;
; 2.719 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg24[9]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 2.230      ;
; 2.719 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg24[0]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 2.230      ;
; 2.719 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg24[7]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 2.230      ;
; 2.721 ; decorderInstruction:decorderInstruction_inst|out_register[1] ; registerFile:registerFile_inst|reg6[8]                                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 2.244      ;
; 2.721 ; decorderInstruction:decorderInstruction_inst|out_register[1] ; registerFile:registerFile_inst|reg6[9]                                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 2.244      ;
; 2.721 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg31[1]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.019     ; 2.247      ;
; 2.721 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg31[5]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.019     ; 2.247      ;
; 2.721 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg31[3]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.019     ; 2.247      ;
; 2.721 ; decorderInstruction:decorderInstruction_inst|out_register[4] ; registerFile:registerFile_inst|reg31[7]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.019     ; 2.247      ;
; 2.734 ; decorderInstruction:decorderInstruction_inst|out_register[1] ; registerFile:registerFile_inst|reg27[8]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.023     ; 2.230      ;
; 2.734 ; decorderInstruction:decorderInstruction_inst|out_register[1] ; registerFile:registerFile_inst|reg27[0]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.023     ; 2.230      ;
; 2.734 ; decorderInstruction:decorderInstruction_inst|out_register[1] ; registerFile:registerFile_inst|reg27[4]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.023     ; 2.230      ;
; 2.734 ; decorderInstruction:decorderInstruction_inst|out_register[1] ; registerFile:registerFile_inst|reg27[5]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.023     ; 2.230      ;
; 2.734 ; decorderInstruction:decorderInstruction_inst|out_register[1] ; registerFile:registerFile_inst|reg27[2]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.023     ; 2.230      ;
; 2.734 ; decorderInstruction:decorderInstruction_inst|out_register[1] ; registerFile:registerFile_inst|reg27[9]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.023     ; 2.230      ;
+-------+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                                                             ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.185 ; registerFile:registerFile_inst|success                                                                                              ; registerFile:registerFile_inst|success                                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on                                                 ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_on                                                                 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; controlUnit:controlUnit_inst|state.ESCREVER_NO_BANCO                                                                                ; controlUnit:controlUnit_inst|state.ESCREVER_NO_BANCO                                                                                                ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.SPRITE                                                  ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.SPRITE                                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.RECEBE                                                  ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.RECEBE                                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|address_reg_a[0] ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|out_address_reg_a[0]             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.218 ; full_print_module:full_print_module_inst|printtingScreen                                                                            ; controlUnit:controlUnit_inst|state.PRONTO                                                                                                           ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.397      ;
; 0.253 ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.RECEBE                                                  ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.PROCESSA                                                                ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.274 ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.PROCESSA                                                ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.AGUARDO                                                                 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.280 ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.AGUARDO                                                 ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.AGUARDO_2                                                               ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.337 ; registerFile:registerFile_inst|reg7[3]                                                                                              ; registerFile:registerFile_inst|out_readData[3]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.458      ;
; 0.338 ; registerFile:registerFile_inst|reg7[7]                                                                                              ; registerFile:registerFile_inst|out_readData[7]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.459      ;
; 0.338 ; registerFile:registerFile_inst|reg7[5]                                                                                              ; registerFile:registerFile_inst|out_readData[5]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.459      ;
; 0.383 ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.PROCESSA                                                ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.SPRITE                                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.503      ;
; 0.383 ; registerFile:registerFile_inst|success                                                                                              ; controlUnit:controlUnit_inst|memory_wr                                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.505      ;
; 0.396 ; registerFile:registerFile_inst|reg7[6]                                                                                              ; registerFile:registerFile_inst|out_readData[6]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.517      ;
; 0.396 ; registerFile:registerFile_inst|reg7[8]                                                                                              ; registerFile:registerFile_inst|out_readData[8]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.517      ;
; 0.396 ; registerFile:registerFile_inst|reg7[1]                                                                                              ; registerFile:registerFile_inst|out_readData[1]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.517      ;
; 0.415 ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.AGUARDO_2                                               ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.RECEBE                                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.535      ;
; 0.417 ; decorderInstruction:decorderInstruction_inst|out_register[9]                                                                        ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a2~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.739      ;
; 0.417 ; controlUnit:controlUnit_inst|selectField[0]                                                                                         ; registerFile:registerFile_inst|success                                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.539      ;
; 0.430 ; decorderInstruction:decorderInstruction_inst|out_register[12]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a2~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.752      ;
; 0.437 ; decorderInstruction:decorderInstruction_inst|out_register[10]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a2~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.759      ;
; 0.459 ; registerFile:registerFile_inst|reg7[0]                                                                                              ; registerFile:registerFile_inst|out_readData[0]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; registerFile:registerFile_inst|reg7[4]                                                                                              ; registerFile:registerFile_inst|out_readData[4]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; registerFile:registerFile_inst|reg7[2]                                                                                              ; registerFile:registerFile_inst|out_readData[2]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.582      ;
; 0.466 ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.SPRITE                                                  ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.RECEBE                                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; registerFile:registerFile_inst|reg24[0]                                                                                             ; registerFile:registerFile_inst|out_readData[0]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.590      ;
; 0.469 ; decorderInstruction:decorderInstruction_inst|out_opcode[2]                                                                          ; controlUnit:controlUnit_inst|state.PRONTO                                                                                                           ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.477 ; registerFile:registerFile_inst|reg24[7]                                                                                             ; registerFile:registerFile_inst|out_readData[7]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.601      ;
; 0.483 ; decorderInstruction:decorderInstruction_inst|out_register[7]                                                                        ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.810      ;
; 0.486 ; controlUnit:controlUnit_inst|selectField[2]                                                                                         ; registerFile:registerFile_inst|success                                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.608      ;
; 0.487 ; full_print_module:full_print_module_inst|printtingScreen                                                                            ; controlUnit:controlUnit_inst|state.HABILITAR_IMPRESSAO                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.666      ;
; 0.488 ; full_print_module:full_print_module_inst|memory_address[3]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a11~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.261      ; 0.873      ;
; 0.489 ; decorderInstruction:decorderInstruction_inst|out_opcode[1]                                                                          ; controlUnit:controlUnit_inst|state.PRONTO                                                                                                           ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.609      ;
; 0.498 ; controlUnit:controlUnit_inst|memory_wr                                                                                              ; controlUnit:controlUnit_inst|memory_wr                                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.620      ;
; 0.502 ; full_print_module:full_print_module_inst|printtingScreen                                                                            ; controlUnit:controlUnit_inst|state.ESCREVER_NO_BANCO                                                                                                ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.681      ;
; 0.510 ; controlUnit:controlUnit_inst|state.PRONTO                                                                                           ; controlUnit:controlUnit_inst|state.HABILITAR_IMPRESSAO                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.512 ; decorderInstruction:decorderInstruction_inst|out_register[11]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.839      ;
; 0.513 ; decorderInstruction:decorderInstruction_inst|out_register[10]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.840      ;
; 0.515 ; decorderInstruction:decorderInstruction_inst|out_register[9]                                                                        ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.842      ;
; 0.523 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_count_finished                            ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.SPRITE                                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.707      ;
; 0.525 ; decorderInstruction:decorderInstruction_inst|out_register[11]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a2~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.847      ;
; 0.527 ; registerFile:registerFile_inst|reg24[6]                                                                                             ; registerFile:registerFile_inst|out_readData[6]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.651      ;
; 0.530 ; registerFile:registerFile_inst|reg24[1]                                                                                             ; registerFile:registerFile_inst|out_readData[1]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.654      ;
; 0.531 ; controlUnit:controlUnit_inst|selectorAddress                                                                                        ; registerFile:registerFile_inst|reg27[4]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.652      ;
; 0.534 ; controlUnit:controlUnit_inst|selectorAddress                                                                                        ; registerFile:registerFile_inst|reg27[5]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.655      ;
; 0.537 ; controlUnit:controlUnit_inst|selectorAddress                                                                                        ; registerFile:registerFile_inst|reg27[8]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.658      ;
; 0.549 ; controlUnit:controlUnit_inst|register_wr                                                                                            ; registerFile:registerFile_inst|success                                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.671      ;
; 0.553 ; decorderInstruction:decorderInstruction_inst|out_opcode[0]                                                                          ; controlUnit:controlUnit_inst|state.ESCREVER_NO_BANCO                                                                                                ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.673      ;
; 0.562 ; registerFile:registerFile_inst|success                                                                                              ; controlUnit:controlUnit_inst|selectorAddress                                                                                                        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.684      ;
; 0.568 ; decorderInstruction:decorderInstruction_inst|out_register[9]                                                                        ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a12~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.890      ;
; 0.568 ; decorderInstruction:decorderInstruction_inst|out_register[11]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a15~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.906      ;
; 0.570 ; full_print_module:full_print_module_inst|memory_address[7]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 0.950      ;
; 0.572 ; decorderInstruction:decorderInstruction_inst|out_register[9]                                                                        ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a11~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.894      ;
; 0.572 ; decorderInstruction:decorderInstruction_inst|out_register[9]                                                                        ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a15~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.910      ;
; 0.572 ; controlUnit:controlUnit_inst|selectorAddress                                                                                        ; registerFile:registerFile_inst|reg27[0]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.693      ;
; 0.574 ; registerFile:registerFile_inst|reg24[4]                                                                                             ; registerFile:registerFile_inst|out_readData[4]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.715      ;
; 0.579 ; decorderInstruction:decorderInstruction_inst|out_register[12]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a12~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.901      ;
; 0.581 ; decorderInstruction:decorderInstruction_inst|out_register[12]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a15~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.919      ;
; 0.582 ; controlUnit:controlUnit_inst|selectorAddress                                                                                        ; registerFile:registerFile_inst|reg27[2]                                                                                                             ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.703      ;
; 0.583 ; registerFile:registerFile_inst|reg24[3]                                                                                             ; registerFile:registerFile_inst|out_readData[3]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.724      ;
; 0.593 ; decorderInstruction:decorderInstruction_inst|out_register[10]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a11~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.915      ;
; 0.595 ; decorderInstruction:decorderInstruction_inst|out_register[10]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a12~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.917      ;
; 0.595 ; decorderInstruction:decorderInstruction_inst|out_register[12]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a3~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.933      ;
; 0.597 ; full_print_module:full_print_module_inst|memory_address[5]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a8~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 0.976      ;
; 0.601 ; decorderInstruction:decorderInstruction_inst|out_register[12]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a11~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.923      ;
; 0.603 ; decorderInstruction:decorderInstruction_inst|out_register[12]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a10~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.924      ;
; 0.605 ; decorderInstruction:decorderInstruction_inst|out_opcode[0]                                                                          ; controlUnit:controlUnit_inst|state.PRONTO                                                                                                           ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.725      ;
; 0.611 ; full_print_module:full_print_module_inst|memory_address[3]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a2~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.261      ; 0.996      ;
; 0.620 ; decorderInstruction:decorderInstruction_inst|out_register[8]                                                                        ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a2~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.942      ;
; 0.621 ; full_print_module:full_print_module_inst|memory_address[3]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a10~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 1.005      ;
; 0.622 ; controlUnit:controlUnit_inst|state.PRONTO                                                                                           ; controlUnit:controlUnit_inst|state.PRONTO                                                                                                           ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.742      ;
; 0.623 ; full_print_module:full_print_module_inst|memory_address[2]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a2~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.261      ; 1.008      ;
; 0.623 ; full_print_module:full_print_module_inst|memory_address[9]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a2~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.261      ; 1.008      ;
; 0.632 ; controlUnit:controlUnit_inst|state.PRONTO                                                                                           ; controlUnit:controlUnit_inst|state.ESCREVER_NO_BANCO                                                                                                ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.752      ;
; 0.633 ; decorderInstruction:decorderInstruction_inst|out_opcode[2]                                                                          ; controlUnit:controlUnit_inst|state.ESCREVER_NO_BANCO                                                                                                ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.753      ;
; 0.638 ; registerFile:registerFile_inst|reg24[8]                                                                                             ; registerFile:registerFile_inst|out_readData[8]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.762      ;
; 0.647 ; full_print_module:full_print_module_inst|memory_address[2]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a12~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.261      ; 1.032      ;
; 0.649 ; controlUnit:controlUnit_inst|selectField[1]                                                                                         ; registerFile:registerFile_inst|success                                                                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.771      ;
; 0.651 ; full_print_module:full_print_module_inst|memory_address[2]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a3~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 1.042      ;
; 0.654 ; decorderInstruction:decorderInstruction_inst|out_register[7]                                                                        ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a8~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.980      ;
; 0.658 ; full_print_module:full_print_module_inst|memory_address[10]                                                                         ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a2~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 1.046      ;
; 0.658 ; full_print_module:full_print_module_inst|memory_address[3]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a15~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 1.049      ;
; 0.666 ; controlUnit:controlUnit_inst|memory_wr                                                                                              ; controlUnit:controlUnit_inst|selectorAddress                                                                                                        ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.788      ;
; 0.669 ; full_print_module:full_print_module_inst|memory_address[3]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a3~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 1.060      ;
; 0.670 ; full_print_module:full_print_module_inst|memory_address[3]                                                                          ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a12~porta_address_reg0 ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.261      ; 1.055      ;
; 0.672 ; decorderInstruction:decorderInstruction_inst|out_register[10]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a4~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.999      ;
; 0.672 ; registerFile:registerFile_inst|reg24[9]                                                                                             ; registerFile:registerFile_inst|out_readData[9]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.809      ;
; 0.675 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_count_finished                            ; full_print_module:full_print_module_inst|printModule:printModule_inst|state.RECEBE                                                                  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.859      ;
; 0.676 ; decorderInstruction:decorderInstruction_inst|out_register[11]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a4~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 1.003      ;
; 0.677 ; decorderInstruction:decorderInstruction_inst|out_register[10]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a1~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.009      ;
; 0.679 ; decorderInstruction:decorderInstruction_inst|out_register[11]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a1~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.011      ;
; 0.681 ; registerFile:registerFile_inst|reg8[5]                                                                                              ; registerFile:registerFile_inst|out_readData[5]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.803      ;
; 0.685 ; decorderInstruction:decorderInstruction_inst|out_register[10]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a0~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.017      ;
; 0.685 ; decorderInstruction:decorderInstruction_inst|out_register[10]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a5~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.017      ;
; 0.688 ; decorderInstruction:decorderInstruction_inst|out_register[11]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a0~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.020      ;
; 0.689 ; decorderInstruction:decorderInstruction_inst|out_register[11]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a5~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.021      ;
; 0.695 ; registerFile:registerFile_inst|reg8[3]                                                                                              ; registerFile:registerFile_inst|out_readData[3]                                                                                                      ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.817      ;
; 0.705 ; decorderInstruction:decorderInstruction_inst|out_register[12]                                                                       ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ram_block1a0~porta_address_reg0  ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.037      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                        ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; VGA_sync:VGA_sync_inst|vsync                                                                                 ; VGA_sync:VGA_sync_inst|vsync                                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA_sync:VGA_sync_inst|hsync                                                                                 ; VGA_sync:VGA_sync_inst|hsync                                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA_sync:VGA_sync_inst|pixel_y[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[0]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[3]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[3] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[1]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[0]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.213 ; VGA_sync:VGA_sync_inst|pixel_y[2]                                                                            ; VGA_sync:VGA_sync_inst|vsync                                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.334      ;
; 0.227 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[0]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.347      ;
; 0.239 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[4]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.359      ;
; 0.307 ; VGA_sync:VGA_sync_inst|pixel_y[8]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[8]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; VGA_sync:VGA_sync_inst|pixel_y[6]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; VGA_sync:VGA_sync_inst|pixel_y[7]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; VGA_sync:VGA_sync_inst|pixel_y[4]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[4]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; VGA_sync:VGA_sync_inst|pixel_x[3]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[3]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; VGA_sync:VGA_sync_inst|pixel_y[5]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[5]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; VGA_sync:VGA_sync_inst|pixel_y[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[2]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; VGA_sync:VGA_sync_inst|pixel_y[3]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[3]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; VGA_sync:VGA_sync_inst|pixel_y[1]                                                                            ; VGA_sync:VGA_sync_inst|vsync                                                                   ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.432      ;
; 0.314 ; VGA_sync:VGA_sync_inst|pixel_x[7]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.435      ;
; 0.316 ; VGA_sync:VGA_sync_inst|pixel_y[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[1]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; VGA_sync:VGA_sync_inst|pixel_y[1]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[1]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.437      ;
; 0.318 ; VGA_sync:VGA_sync_inst|pixel_x[6]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.439      ;
; 0.319 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[10] ; full_print_module:full_print_module_inst|memory_address[10]                                    ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.441      ;
; 0.322 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[3]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[4] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.442      ;
; 0.326 ; VGA_sync:VGA_sync_inst|pixel_x[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[0]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.447      ;
; 0.375 ; VGA_sync:VGA_sync_inst|pixel_x[1]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[1]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.496      ;
; 0.382 ; VGA_sync:VGA_sync_inst|pixel_x[4]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[4]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.503      ;
; 0.387 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[0]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[4] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.507      ;
; 0.389 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[0]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[3] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.509      ;
; 0.390 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[0]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[2] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.510      ;
; 0.412 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[13] ; full_print_module:full_print_module_inst|memory_address[13]                                    ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.537      ;
; 0.412 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[3]  ; full_print_module:full_print_module_inst|memory_address[3]                                     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.536      ;
; 0.415 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[12] ; full_print_module:full_print_module_inst|memory_address[12]                                    ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.540      ;
; 0.416 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[9]  ; full_print_module:full_print_module_inst|memory_address[9]                                     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.541      ;
; 0.419 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[11] ; full_print_module:full_print_module_inst|memory_address[11]                                    ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.544      ;
; 0.420 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[8]  ; full_print_module:full_print_module_inst|memory_address[8]                                     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.545      ;
; 0.445 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[1]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[4] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.565      ;
; 0.447 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[1]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[3] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[1]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[2] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.567      ;
; 0.457 ; VGA_sync:VGA_sync_inst|pixel_y[6]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; VGA_sync:VGA_sync_inst|pixel_y[4]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[5]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; VGA_sync:VGA_sync_inst|pixel_x[3]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[4]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; VGA_sync:VGA_sync_inst|pixel_y[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[3]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.580      ;
; 0.467 ; VGA_sync:VGA_sync_inst|pixel_y[7]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[8]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[3]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; VGA_sync:VGA_sync_inst|pixel_y[5]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; VGA_sync:VGA_sync_inst|pixel_y[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[2]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; VGA_sync:VGA_sync_inst|pixel_y[3]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[4]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; VGA_sync:VGA_sync_inst|pixel_y[1]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[2]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.590      ;
; 0.470 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[4]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.591      ;
; 0.471 ; VGA_sync:VGA_sync_inst|pixel_y[5]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.592      ;
; 0.471 ; VGA_sync:VGA_sync_inst|pixel_y[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[3]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.592      ;
; 0.472 ; VGA_sync:VGA_sync_inst|pixel_y[3]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[5]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.593      ;
; 0.472 ; VGA_sync:VGA_sync_inst|pixel_y[1]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[3]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.593      ;
; 0.473 ; VGA_sync:VGA_sync_inst|pixel_x[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[1]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.594      ;
; 0.476 ; VGA_sync:VGA_sync_inst|pixel_x[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.597      ;
; 0.476 ; VGA_sync:VGA_sync_inst|pixel_x[6]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.597      ;
; 0.480 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[5]  ; full_print_module:full_print_module_inst|memory_address[5]                                     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.605      ;
; 0.487 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[7]  ; full_print_module:full_print_module_inst|memory_address[7]                                     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.612      ;
; 0.498 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[4]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[2] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.618      ;
; 0.502 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[2]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[4] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.622      ;
; 0.503 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[2]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.623      ;
; 0.504 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[2]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[3] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.624      ;
; 0.504 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[2]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[2] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.624      ;
; 0.515 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[2]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.635      ;
; 0.520 ; VGA_sync:VGA_sync_inst|pixel_y[6]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[8]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; VGA_sync:VGA_sync_inst|pixel_y[4]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; VGA_sync:VGA_sync_inst|pixel_y[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[4]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.643      ;
; 0.524 ; VGA_sync:VGA_sync_inst|pixel_x[3]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; VGA_sync:VGA_sync_inst|pixel_y[4]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; VGA_sync:VGA_sync_inst|pixel_x[1]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.645      ;
; 0.525 ; VGA_sync:VGA_sync_inst|pixel_y[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[5]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.646      ;
; 0.534 ; VGA_sync:VGA_sync_inst|pixel_y[5]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[8]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.655      ;
; 0.534 ; VGA_sync:VGA_sync_inst|pixel_y[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[4]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.655      ;
; 0.535 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[4]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[4] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.655      ;
; 0.535 ; VGA_sync:VGA_sync_inst|pixel_y[3]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.656      ;
; 0.535 ; VGA_sync:VGA_sync_inst|pixel_y[1]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[4]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.656      ;
; 0.536 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.657      ;
; 0.536 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[4]  ; full_print_module:full_print_module_inst|memory_address[4]                                     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.661      ;
; 0.537 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[4]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[3] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.657      ;
; 0.537 ; VGA_sync:VGA_sync_inst|pixel_y[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[5]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.658      ;
; 0.538 ; VGA_sync:VGA_sync_inst|pixel_y[3]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.659      ;
; 0.538 ; VGA_sync:VGA_sync_inst|pixel_y[1]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[5]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.659      ;
; 0.539 ; VGA_sync:VGA_sync_inst|pixel_x[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[3]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.660      ;
; 0.540 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[1]  ; full_print_module:full_print_module_inst|memory_address[1]                                     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.666      ;
; 0.542 ; VGA_sync:VGA_sync_inst|pixel_x[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[4]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.663      ;
; 0.543 ; VGA_sync:VGA_sync_inst|pixel_x[4]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.664      ;
; 0.555 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[3]               ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|state[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.675      ;
; 0.585 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[2]  ; full_print_module:full_print_module_inst|memory_address[2]                                     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.710      ;
; 0.587 ; VGA_sync:VGA_sync_inst|pixel_x[3]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; VGA_sync:VGA_sync_inst|pixel_y[4]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[8]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; VGA_sync:VGA_sync_inst|pixel_x[1]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[3]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.708      ;
; 0.588 ; VGA_sync:VGA_sync_inst|pixel_y[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.709      ;
; 0.589 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[6]  ; full_print_module:full_print_module_inst|memory_address[6]                                     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.714      ;
; 0.590 ; VGA_sync:VGA_sync_inst|pixel_x[1]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[4]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.711      ;
; 0.591 ; VGA_sync:VGA_sync_inst|pixel_y[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.712      ;
; 0.591 ; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[0]  ; full_print_module:full_print_module_inst|memory_address[0]                                     ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.717      ;
; 0.599 ; VGA_sync:VGA_sync_inst|pixel_x[2]                                                                            ; VGA_sync:VGA_sync_inst|pixel_x[7]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.720      ;
; 0.600 ; VGA_sync:VGA_sync_inst|pixel_y[0]                                                                            ; VGA_sync:VGA_sync_inst|pixel_y[6]                                                              ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.721      ;
+-------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                    ;
+-------------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                       ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                            ; 0.249 ; 0.185 ; N/A      ; N/A     ; 4.738               ;
;  clk_FPGA                                                   ; N/A   ; N/A   ; N/A      ; N/A     ; 9.584               ;
;  clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.538 ; 0.185 ; N/A      ; N/A     ; 4.738               ;
;  clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.249 ; 0.186 ; N/A      ; N/A     ; 19.747              ;
; Design-wide TNS                                             ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_FPGA                                                   ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; R[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_printtingScreen ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_hsync           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_vsync           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; dataA[14]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataA[15]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataA[16]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataA[17]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataA[18]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataA[19]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataA[20]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataA[21]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataA[22]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataA[23]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataA[24]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataA[25]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataA[26]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataA[27]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataA[28]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataA[29]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataA[30]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataA[31]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[28]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[29]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[30]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[31]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_FPGA                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataA[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_en                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataA[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataA[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataA[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataA[13]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataA[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataA[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataA[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataA[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataA[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataA[9]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataA[10]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataA[11]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataA[12]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[27]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[17]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[26]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[16]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[25]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[15]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[24]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[14]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[23]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[13]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[22]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[12]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[21]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[11]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[20]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[9]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[18]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[10]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dataB[19]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; R[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; R[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; R[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; G[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; G[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; G[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; B[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; B[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; B[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; out_printtingScreen ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; out_hsync           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; out_vsync           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; R[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; R[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; R[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; G[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; G[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; G[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; B[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; B[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; B[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; out_printtingScreen ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; out_hsync           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; out_vsync           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; R[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; G[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; G[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; G[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out_printtingScreen ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out_hsync           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out_vsync           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                     ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 390      ; 452      ; 2590     ; 53140    ;
; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 14       ; 331      ; 26       ; 6        ;
; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 5        ; 0        ; 496      ;
; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 290      ; 0        ; 159      ; 14       ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                      ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 390      ; 452      ; 2590     ; 53140    ;
; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 14       ; 331      ; 26       ; 6        ;
; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 5        ; 0        ; 496      ;
; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 290      ; 0        ; 159      ; 14       ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 44    ; 44   ;
; Unconstrained Input Port Paths  ; 289   ; 289  ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 102   ; 102  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                              ;
+------------------------------------------------------------+------------------------------------------------------------+-----------+-------------+
; Target                                                     ; Clock                                                      ; Type      ; Status      ;
+------------------------------------------------------------+------------------------------------------------------------+-----------+-------------+
; clk_FPGA                                                   ; clk_FPGA                                                   ; Base      ; Constrained ;
; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+------------------------------------------------------------+------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; clk_en     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataA[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataA[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataA[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataA[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataA[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataA[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataA[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataA[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataA[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataA[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataA[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataA[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataA[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataA[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; B[0]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[1]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[2]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[0]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[1]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[2]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[0]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[1]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[2]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_hsync           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_printtingScreen ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_vsync           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; clk_en     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataA[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataA[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataA[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataA[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataA[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataA[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataA[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataA[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataA[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataA[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataA[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataA[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataA[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataA[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dataB[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; B[0]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[1]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[2]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[0]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[1]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[2]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[0]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[1]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[2]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_hsync           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_printtingScreen ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_vsync           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Apr 24 13:00:33 2020
Info: Command: quartus_sta ConsoleFPGA -c ConsoleFPGA
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ConsoleFPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_FPGA clk_FPGA
    Info (332110): create_generated_clock -source {clock_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {clock_pll_inst|altpll_component|auto_generated|pll1|clk[0]} {clock_pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clock_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {clock_pll_inst|altpll_component|auto_generated|pll1|clk[1]} {clock_pll_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.249
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.249               0.000 clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.538               0.000 clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.356
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.356               0.000 clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.358               0.000 clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.738
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.738               0.000 clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.834               0.000 clk_FPGA 
    Info (332119):    19.752               0.000 clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.761
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.761               0.000 clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.205               0.000 clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.312               0.000 clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.745
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.745               0.000 clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.817               0.000 clk_FPGA 
    Info (332119):    19.747               0.000 clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.347
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.347               0.000 clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.517               0.000 clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.185
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.185               0.000 clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.750
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.750               0.000 clock_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.584               0.000 clk_FPGA 
    Info (332119):    19.771               0.000 clock_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 831 megabytes
    Info: Processing ended: Fri Apr 24 13:00:37 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


