
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pstree_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401390 <.init>:
  401390:	stp	x29, x30, [sp, #-16]!
  401394:	mov	x29, sp
  401398:	bl	401780 <tigetstr@plt+0x60>
  40139c:	ldp	x29, x30, [sp], #16
  4013a0:	ret

Disassembly of section .plt:

00000000004013b0 <memcpy@plt-0x20>:
  4013b0:	stp	x16, x30, [sp, #-16]!
  4013b4:	adrp	x16, 415000 <tigetstr@plt+0x138e0>
  4013b8:	ldr	x17, [x16, #4088]
  4013bc:	add	x16, x16, #0xff8
  4013c0:	br	x17
  4013c4:	nop
  4013c8:	nop
  4013cc:	nop

00000000004013d0 <memcpy@plt>:
  4013d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4013d4:	ldr	x17, [x16]
  4013d8:	add	x16, x16, #0x0
  4013dc:	br	x17

00000000004013e0 <strlen@plt>:
  4013e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4013e4:	ldr	x17, [x16, #8]
  4013e8:	add	x16, x16, #0x8
  4013ec:	br	x17

00000000004013f0 <exit@plt>:
  4013f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4013f4:	ldr	x17, [x16, #16]
  4013f8:	add	x16, x16, #0x10
  4013fc:	br	x17

0000000000401400 <setupterm@plt>:
  401400:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401404:	ldr	x17, [x16, #24]
  401408:	add	x16, x16, #0x18
  40140c:	br	x17

0000000000401410 <perror@plt>:
  401410:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401414:	ldr	x17, [x16, #32]
  401418:	add	x16, x16, #0x20
  40141c:	br	x17

0000000000401420 <tputs@plt>:
  401420:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401424:	ldr	x17, [x16, #40]
  401428:	add	x16, x16, #0x28
  40142c:	br	x17

0000000000401430 <sprintf@plt>:
  401430:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401434:	ldr	x17, [x16, #48]
  401438:	add	x16, x16, #0x30
  40143c:	br	x17

0000000000401440 <putc@plt>:
  401440:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401444:	ldr	x17, [x16, #56]
  401448:	add	x16, x16, #0x38
  40144c:	br	x17

0000000000401450 <opendir@plt>:
  401450:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401454:	ldr	x17, [x16, #64]
  401458:	add	x16, x16, #0x40
  40145c:	br	x17

0000000000401460 <snprintf@plt>:
  401460:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401464:	ldr	x17, [x16, #72]
  401468:	add	x16, x16, #0x48
  40146c:	br	x17

0000000000401470 <fclose@plt>:
  401470:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401474:	ldr	x17, [x16, #80]
  401478:	add	x16, x16, #0x50
  40147c:	br	x17

0000000000401480 <getpid@plt>:
  401480:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401484:	ldr	x17, [x16, #88]
  401488:	add	x16, x16, #0x58
  40148c:	br	x17

0000000000401490 <nl_langinfo@plt>:
  401490:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401494:	ldr	x17, [x16, #96]
  401498:	add	x16, x16, #0x60
  40149c:	br	x17

00000000004014a0 <fopen@plt>:
  4014a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014a4:	ldr	x17, [x16, #104]
  4014a8:	add	x16, x16, #0x68
  4014ac:	br	x17

00000000004014b0 <malloc@plt>:
  4014b0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014b4:	ldr	x17, [x16, #112]
  4014b8:	add	x16, x16, #0x70
  4014bc:	br	x17

00000000004014c0 <open@plt>:
  4014c0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014c4:	ldr	x17, [x16, #120]
  4014c8:	add	x16, x16, #0x78
  4014cc:	br	x17

00000000004014d0 <bindtextdomain@plt>:
  4014d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014d4:	ldr	x17, [x16, #128]
  4014d8:	add	x16, x16, #0x80
  4014dc:	br	x17

00000000004014e0 <__libc_start_main@plt>:
  4014e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014e4:	ldr	x17, [x16, #136]
  4014e8:	add	x16, x16, #0x88
  4014ec:	br	x17

00000000004014f0 <getpwnam@plt>:
  4014f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014f4:	ldr	x17, [x16, #144]
  4014f8:	add	x16, x16, #0x90
  4014fc:	br	x17

0000000000401500 <tgetent@plt>:
  401500:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401504:	ldr	x17, [x16, #152]
  401508:	add	x16, x16, #0x98
  40150c:	br	x17

0000000000401510 <readdir@plt>:
  401510:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401514:	ldr	x17, [x16, #160]
  401518:	add	x16, x16, #0xa0
  40151c:	br	x17

0000000000401520 <realloc@plt>:
  401520:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401524:	ldr	x17, [x16, #168]
  401528:	add	x16, x16, #0xa8
  40152c:	br	x17

0000000000401530 <getc@plt>:
  401530:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401534:	ldr	x17, [x16, #176]
  401538:	add	x16, x16, #0xb0
  40153c:	br	x17

0000000000401540 <closedir@plt>:
  401540:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401544:	ldr	x17, [x16, #184]
  401548:	add	x16, x16, #0xb8
  40154c:	br	x17

0000000000401550 <__stack_chk_fail@plt>:
  401550:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401554:	ldr	x17, [x16, #192]
  401558:	add	x16, x16, #0xc0
  40155c:	br	x17

0000000000401560 <close@plt>:
  401560:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401564:	ldr	x17, [x16, #200]
  401568:	add	x16, x16, #0xc8
  40156c:	br	x17

0000000000401570 <strrchr@plt>:
  401570:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401574:	ldr	x17, [x16, #208]
  401578:	add	x16, x16, #0xd0
  40157c:	br	x17

0000000000401580 <__gmon_start__@plt>:
  401580:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401584:	ldr	x17, [x16, #216]
  401588:	add	x16, x16, #0xd8
  40158c:	br	x17

0000000000401590 <abort@plt>:
  401590:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401594:	ldr	x17, [x16, #224]
  401598:	add	x16, x16, #0xe0
  40159c:	br	x17

00000000004015a0 <textdomain@plt>:
  4015a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015a4:	ldr	x17, [x16, #232]
  4015a8:	add	x16, x16, #0xe8
  4015ac:	br	x17

00000000004015b0 <getopt_long@plt>:
  4015b0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015b4:	ldr	x17, [x16, #240]
  4015b8:	add	x16, x16, #0xf0
  4015bc:	br	x17

00000000004015c0 <strcmp@plt>:
  4015c0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015c4:	ldr	x17, [x16, #248]
  4015c8:	add	x16, x16, #0xf8
  4015cc:	br	x17

00000000004015d0 <getpwuid@plt>:
  4015d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015d4:	ldr	x17, [x16, #256]
  4015d8:	add	x16, x16, #0x100
  4015dc:	br	x17

00000000004015e0 <__ctype_b_loc@plt>:
  4015e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015e4:	ldr	x17, [x16, #264]
  4015e8:	add	x16, x16, #0x108
  4015ec:	br	x17

00000000004015f0 <strtol@plt>:
  4015f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015f4:	ldr	x17, [x16, #272]
  4015f8:	add	x16, x16, #0x110
  4015fc:	br	x17

0000000000401600 <fread@plt>:
  401600:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401604:	ldr	x17, [x16, #280]
  401608:	add	x16, x16, #0x118
  40160c:	br	x17

0000000000401610 <free@plt>:
  401610:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401614:	ldr	x17, [x16, #288]
  401618:	add	x16, x16, #0x120
  40161c:	br	x17

0000000000401620 <strchr@plt>:
  401620:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401624:	ldr	x17, [x16, #296]
  401628:	add	x16, x16, #0x128
  40162c:	br	x17

0000000000401630 <read@plt>:
  401630:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401634:	ldr	x17, [x16, #304]
  401638:	add	x16, x16, #0x130
  40163c:	br	x17

0000000000401640 <isatty@plt>:
  401640:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401644:	ldr	x17, [x16, #312]
  401648:	add	x16, x16, #0x138
  40164c:	br	x17

0000000000401650 <tgetstr@plt>:
  401650:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401654:	ldr	x17, [x16, #320]
  401658:	add	x16, x16, #0x140
  40165c:	br	x17

0000000000401660 <dcgettext@plt>:
  401660:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401664:	ldr	x17, [x16, #328]
  401668:	add	x16, x16, #0x148
  40166c:	br	x17

0000000000401670 <__isoc99_sscanf@plt>:
  401670:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401674:	ldr	x17, [x16, #336]
  401678:	add	x16, x16, #0x150
  40167c:	br	x17

0000000000401680 <strncpy@plt>:
  401680:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401684:	ldr	x17, [x16, #344]
  401688:	add	x16, x16, #0x158
  40168c:	br	x17

0000000000401690 <__assert_fail@plt>:
  401690:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401694:	ldr	x17, [x16, #352]
  401698:	add	x16, x16, #0x160
  40169c:	br	x17

00000000004016a0 <getenv@plt>:
  4016a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4016a4:	ldr	x17, [x16, #360]
  4016a8:	add	x16, x16, #0x168
  4016ac:	br	x17

00000000004016b0 <putchar@plt>:
  4016b0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4016b4:	ldr	x17, [x16, #368]
  4016b8:	add	x16, x16, #0x170
  4016bc:	br	x17

00000000004016c0 <__xstat@plt>:
  4016c0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4016c4:	ldr	x17, [x16, #376]
  4016c8:	add	x16, x16, #0x178
  4016cc:	br	x17

00000000004016d0 <fprintf@plt>:
  4016d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4016d4:	ldr	x17, [x16, #384]
  4016d8:	add	x16, x16, #0x180
  4016dc:	br	x17

00000000004016e0 <fgets@plt>:
  4016e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4016e4:	ldr	x17, [x16, #392]
  4016e8:	add	x16, x16, #0x188
  4016ec:	br	x17

00000000004016f0 <ioctl@plt>:
  4016f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4016f4:	ldr	x17, [x16, #400]
  4016f8:	add	x16, x16, #0x190
  4016fc:	br	x17

0000000000401700 <setlocale@plt>:
  401700:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401704:	ldr	x17, [x16, #408]
  401708:	add	x16, x16, #0x198
  40170c:	br	x17

0000000000401710 <ferror@plt>:
  401710:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401714:	ldr	x17, [x16, #416]
  401718:	add	x16, x16, #0x1a0
  40171c:	br	x17

0000000000401720 <tigetstr@plt>:
  401720:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401724:	ldr	x17, [x16, #424]
  401728:	add	x16, x16, #0x1a8
  40172c:	br	x17

Disassembly of section .text:

0000000000401730 <.text>:
  401730:	mov	x29, #0x0                   	// #0
  401734:	mov	x30, #0x0                   	// #0
  401738:	mov	x5, x0
  40173c:	ldr	x1, [sp]
  401740:	add	x2, sp, #0x8
  401744:	mov	x6, sp
  401748:	movz	x0, #0x0, lsl #48
  40174c:	movk	x0, #0x0, lsl #32
  401750:	movk	x0, #0x40, lsl #16
  401754:	movk	x0, #0x2d44
  401758:	movz	x3, #0x0, lsl #48
  40175c:	movk	x3, #0x0, lsl #32
  401760:	movk	x3, #0x40, lsl #16
  401764:	movk	x3, #0x3bf8
  401768:	movz	x4, #0x0, lsl #48
  40176c:	movk	x4, #0x0, lsl #32
  401770:	movk	x4, #0x40, lsl #16
  401774:	movk	x4, #0x3c78
  401778:	bl	4014e0 <__libc_start_main@plt>
  40177c:	bl	401590 <abort@plt>
  401780:	adrp	x0, 415000 <tigetstr@plt+0x138e0>
  401784:	ldr	x0, [x0, #4064]
  401788:	cbz	x0, 401790 <tigetstr@plt+0x70>
  40178c:	b	401580 <__gmon_start__@plt>
  401790:	ret
  401794:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401798:	add	x0, x0, #0x270
  40179c:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  4017a0:	add	x1, x1, #0x270
  4017a4:	cmp	x0, x1
  4017a8:	b.eq	4017dc <tigetstr@plt+0xbc>  // b.none
  4017ac:	stp	x29, x30, [sp, #-32]!
  4017b0:	mov	x29, sp
  4017b4:	adrp	x0, 403000 <tigetstr@plt+0x18e0>
  4017b8:	ldr	x0, [x0, #3224]
  4017bc:	str	x0, [sp, #24]
  4017c0:	mov	x1, x0
  4017c4:	cbz	x1, 4017d4 <tigetstr@plt+0xb4>
  4017c8:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4017cc:	add	x0, x0, #0x270
  4017d0:	blr	x1
  4017d4:	ldp	x29, x30, [sp], #32
  4017d8:	ret
  4017dc:	ret
  4017e0:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4017e4:	add	x0, x0, #0x270
  4017e8:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  4017ec:	add	x1, x1, #0x270
  4017f0:	sub	x0, x0, x1
  4017f4:	lsr	x1, x0, #63
  4017f8:	add	x0, x1, x0, asr #3
  4017fc:	cmp	xzr, x0, asr #1
  401800:	b.eq	401838 <tigetstr@plt+0x118>  // b.none
  401804:	stp	x29, x30, [sp, #-32]!
  401808:	mov	x29, sp
  40180c:	asr	x1, x0, #1
  401810:	adrp	x0, 403000 <tigetstr@plt+0x18e0>
  401814:	ldr	x0, [x0, #3232]
  401818:	str	x0, [sp, #24]
  40181c:	mov	x2, x0
  401820:	cbz	x2, 401830 <tigetstr@plt+0x110>
  401824:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401828:	add	x0, x0, #0x270
  40182c:	blr	x2
  401830:	ldp	x29, x30, [sp], #32
  401834:	ret
  401838:	ret
  40183c:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401840:	ldrb	w0, [x0, #672]
  401844:	cbnz	w0, 401868 <tigetstr@plt+0x148>
  401848:	stp	x29, x30, [sp, #-16]!
  40184c:	mov	x29, sp
  401850:	bl	401794 <tigetstr@plt+0x74>
  401854:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401858:	mov	w1, #0x1                   	// #1
  40185c:	strb	w1, [x0, #672]
  401860:	ldp	x29, x30, [sp], #16
  401864:	ret
  401868:	ret
  40186c:	stp	x29, x30, [sp, #-16]!
  401870:	mov	x29, sp
  401874:	bl	4017e0 <tigetstr@plt+0xc0>
  401878:	ldp	x29, x30, [sp], #16
  40187c:	ret
  401880:	mov	w2, w0
  401884:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401888:	ldr	x0, [x0, #680]
  40188c:	cbz	x0, 4018a4 <tigetstr@plt+0x184>
  401890:	ldr	w1, [x0, #84]
  401894:	cmp	w1, w2
  401898:	b.eq	4018a4 <tigetstr@plt+0x184>  // b.none
  40189c:	ldr	x0, [x0, #184]
  4018a0:	cbnz	x0, 401890 <tigetstr@plt+0x170>
  4018a4:	ret
  4018a8:	stp	x29, x30, [sp, #-32]!
  4018ac:	mov	x29, sp
  4018b0:	stp	x19, x20, [sp, #16]
  4018b4:	mov	x19, x0
  4018b8:	mov	x20, x1
  4018bc:	bl	4015c0 <strcmp@plt>
  4018c0:	cbnz	w0, 401954 <tigetstr@plt+0x234>
  4018c4:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  4018c8:	ldr	w1, [x1, #688]
  4018cc:	cbz	w1, 4018e0 <tigetstr@plt+0x1c0>
  4018d0:	ldr	w2, [x19, #92]
  4018d4:	ldr	w1, [x20, #92]
  4018d8:	cmp	w2, w1
  4018dc:	b.ne	401958 <tigetstr@plt+0x238>  // b.any
  4018e0:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  4018e4:	ldr	w1, [x1, #692]
  4018e8:	cbz	w1, 40190c <tigetstr@plt+0x1ec>
  4018ec:	mov	x2, #0x68                  	// #104
  4018f0:	ldr	x3, [x19, x2]
  4018f4:	ldr	x1, [x20, x2]
  4018f8:	cmp	x3, x1
  4018fc:	b.ne	401958 <tigetstr@plt+0x238>  // b.any
  401900:	add	x2, x2, #0x8
  401904:	cmp	x2, #0xa0
  401908:	b.ne	4018f0 <tigetstr@plt+0x1d0>  // b.any
  40190c:	ldr	x19, [x19, #168]
  401910:	ldr	x20, [x20, #168]
  401914:	cmp	x19, #0x0
  401918:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  40191c:	b.eq	401944 <tigetstr@plt+0x224>  // b.none
  401920:	ldr	x1, [x20]
  401924:	ldr	x0, [x19]
  401928:	bl	4018a8 <tigetstr@plt+0x188>
  40192c:	cbz	w0, 401958 <tigetstr@plt+0x238>
  401930:	ldr	x19, [x19, #8]
  401934:	ldr	x20, [x20, #8]
  401938:	cmp	x19, #0x0
  40193c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  401940:	b.ne	401920 <tigetstr@plt+0x200>  // b.any
  401944:	orr	x19, x19, x20
  401948:	cmp	x19, #0x0
  40194c:	cset	w0, eq  // eq = none
  401950:	b	401958 <tigetstr@plt+0x238>
  401954:	mov	w0, #0x0                   	// #0
  401958:	ldp	x19, x20, [sp, #16]
  40195c:	ldp	x29, x30, [sp], #32
  401960:	ret
  401964:	stp	x29, x30, [sp, #-32]!
  401968:	mov	x29, sp
  40196c:	stp	x19, x20, [sp, #16]
  401970:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  401974:	ldr	x20, [x19, #624]
  401978:	mov	w2, #0x5                   	// #5
  40197c:	adrp	x1, 403000 <tigetstr@plt+0x18e0>
  401980:	add	x1, x1, #0xd90
  401984:	mov	x0, #0x0                   	// #0
  401988:	bl	401660 <dcgettext@plt>
  40198c:	mov	x1, x0
  401990:	mov	x0, x20
  401994:	bl	4016d0 <fprintf@plt>
  401998:	ldr	x19, [x19, #624]
  40199c:	mov	w2, #0x5                   	// #5
  4019a0:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  4019a4:	add	x1, x1, #0x250
  4019a8:	mov	x0, #0x0                   	// #0
  4019ac:	bl	401660 <dcgettext@plt>
  4019b0:	mov	x1, x0
  4019b4:	mov	x0, x19
  4019b8:	bl	4016d0 <fprintf@plt>
  4019bc:	mov	w0, #0x1                   	// #1
  4019c0:	bl	4013f0 <exit@plt>
  4019c4:	stp	x29, x30, [sp, #-64]!
  4019c8:	mov	x29, sp
  4019cc:	stp	x19, x20, [sp, #16]
  4019d0:	stp	x21, x22, [sp, #32]
  4019d4:	stp	x23, x24, [sp, #48]
  4019d8:	mov	x19, x0
  4019dc:	mov	x20, x1
  4019e0:	mov	x0, #0x10                  	// #16
  4019e4:	bl	4014b0 <malloc@plt>
  4019e8:	cbz	x0, 401a0c <tigetstr@plt+0x2ec>
  4019ec:	mov	x24, x0
  4019f0:	str	x20, [x0]
  4019f4:	add	x22, x19, #0xa8
  4019f8:	ldr	x19, [x19, #168]
  4019fc:	cbz	x19, 401a70 <tigetstr@plt+0x350>
  401a00:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401a04:	ldr	w23, [x0, #696]
  401a08:	b	401a58 <tigetstr@plt+0x338>
  401a0c:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  401a10:	add	x0, x0, #0x2c0
  401a14:	bl	401410 <perror@plt>
  401a18:	mov	w0, #0x1                   	// #1
  401a1c:	bl	4013f0 <exit@plt>
  401a20:	ldr	x21, [x19]
  401a24:	mov	x1, x20
  401a28:	mov	x0, x21
  401a2c:	bl	4015c0 <strcmp@plt>
  401a30:	cmp	w0, #0x0
  401a34:	b.gt	401a70 <tigetstr@plt+0x350>
  401a38:	cbnz	w0, 401a4c <tigetstr@plt+0x32c>
  401a3c:	ldr	w1, [x21, #92]
  401a40:	ldr	w0, [x20, #92]
  401a44:	cmp	w1, w0
  401a48:	b.hi	401a70 <tigetstr@plt+0x350>  // b.pmore
  401a4c:	add	x22, x19, #0x8
  401a50:	ldr	x19, [x19, #8]
  401a54:	cbz	x19, 401a70 <tigetstr@plt+0x350>
  401a58:	cbz	w23, 401a20 <tigetstr@plt+0x300>
  401a5c:	ldr	x0, [x19]
  401a60:	ldr	w2, [x0, #84]
  401a64:	ldr	w1, [x20, #84]
  401a68:	cmp	w2, w1
  401a6c:	b.le	401a4c <tigetstr@plt+0x32c>
  401a70:	str	x19, [x24, #8]
  401a74:	str	x24, [x22]
  401a78:	ldp	x19, x20, [sp, #16]
  401a7c:	ldp	x21, x22, [sp, #32]
  401a80:	ldp	x23, x24, [sp, #48]
  401a84:	ldp	x29, x30, [sp], #64
  401a88:	ret
  401a8c:	stp	x29, x30, [sp, #-32]!
  401a90:	mov	x29, sp
  401a94:	str	x19, [sp, #16]
  401a98:	mov	x19, x0
  401a9c:	cbz	x0, 401ab0 <tigetstr@plt+0x390>
  401aa0:	mov	x0, x19
  401aa4:	ldr	x19, [x19, #8]
  401aa8:	bl	401610 <free@plt>
  401aac:	cbnz	x19, 401aa0 <tigetstr@plt+0x380>
  401ab0:	ldr	x19, [sp, #16]
  401ab4:	ldp	x29, x30, [sp], #32
  401ab8:	ret
  401abc:	cbz	x0, 401b04 <tigetstr@plt+0x3e4>
  401ac0:	stp	x29, x30, [sp, #-32]!
  401ac4:	mov	x29, sp
  401ac8:	stp	x19, x20, [sp, #16]
  401acc:	mov	x19, x0
  401ad0:	ldr	x20, [x0, #176]
  401ad4:	cbz	x20, 401af8 <tigetstr@plt+0x3d8>
  401ad8:	ldr	x0, [x20, #168]
  401adc:	bl	401a8c <tigetstr@plt+0x36c>
  401ae0:	str	xzr, [x20, #168]
  401ae4:	mov	x1, x19
  401ae8:	mov	x0, x20
  401aec:	bl	4019c4 <tigetstr@plt+0x2a4>
  401af0:	mov	x0, x20
  401af4:	bl	401abc <tigetstr@plt+0x39c>
  401af8:	ldp	x19, x20, [sp, #16]
  401afc:	ldp	x29, x30, [sp], #32
  401b00:	ret
  401b04:	ret
  401b08:	stp	x29, x30, [sp, #-64]!
  401b0c:	mov	x29, sp
  401b10:	stp	x19, x20, [sp, #16]
  401b14:	stp	x21, x22, [sp, #32]
  401b18:	mov	x22, x0
  401b1c:	mov	w20, w1
  401b20:	mov	x21, x2
  401b24:	cbz	x0, 401b64 <tigetstr@plt+0x444>
  401b28:	ldr	x1, [x22, #176]
  401b2c:	cbz	x1, 401b50 <tigetstr@plt+0x430>
  401b30:	ubfiz	x0, x20, #3, #32
  401b34:	add	x0, x0, #0x60
  401b38:	add	x1, x1, x0
  401b3c:	add	x0, x22, x0
  401b40:	ldr	x1, [x1, #8]
  401b44:	ldr	x0, [x0, #8]
  401b48:	cmp	x1, x0
  401b4c:	b.eq	401c50 <tigetstr@plt+0x530>  // b.none
  401b50:	ldr	x19, [x21]
  401b54:	cbz	x19, 401c9c <tigetstr@plt+0x57c>
  401b58:	add	x0, x22, w20, uxtw #3
  401b5c:	ldr	x0, [x0, #104]
  401b60:	b	401b7c <tigetstr@plt+0x45c>
  401b64:	mov	w0, #0x1                   	// #1
  401b68:	bl	401880 <tigetstr@plt+0x160>
  401b6c:	mov	x22, x0
  401b70:	cbnz	x0, 401b28 <tigetstr@plt+0x408>
  401b74:	b	401c74 <tigetstr@plt+0x554>
  401b78:	mov	x19, x3
  401b7c:	ldr	x3, [x19]
  401b80:	cmp	x3, x0
  401b84:	b.eq	401bb4 <tigetstr@plt+0x494>  // b.none
  401b88:	ldr	x3, [x19, #16]
  401b8c:	cbnz	x3, 401b78 <tigetstr@plt+0x458>
  401b90:	mov	x0, #0x18                  	// #24
  401b94:	bl	4014b0 <malloc@plt>
  401b98:	cbz	x0, 401cac <tigetstr@plt+0x58c>
  401b9c:	stp	xzr, xzr, [x0, #8]
  401ba0:	add	x1, x22, w20, uxtw #3
  401ba4:	ldr	x1, [x1, #104]
  401ba8:	str	x1, [x0]
  401bac:	str	x0, [x19, #16]
  401bb0:	mov	x19, x0
  401bb4:	ldr	x3, [x19, #8]
  401bb8:	cbz	x3, 401c18 <tigetstr@plt+0x4f8>
  401bbc:	mov	x19, x3
  401bc0:	ldr	x3, [x3, #8]
  401bc4:	cbnz	x3, 401bbc <tigetstr@plt+0x49c>
  401bc8:	add	x19, x19, #0x8
  401bcc:	mov	x0, #0x10                  	// #16
  401bd0:	bl	4014b0 <malloc@plt>
  401bd4:	str	x0, [x19]
  401bd8:	cbz	x0, 401c20 <tigetstr@plt+0x500>
  401bdc:	str	x22, [x0]
  401be0:	ldr	x0, [x19]
  401be4:	str	xzr, [x0, #8]
  401be8:	ldr	x0, [x22, #176]
  401bec:	cbz	x0, 401c50 <tigetstr@plt+0x530>
  401bf0:	add	x19, x0, #0xa8
  401bf4:	ldr	x0, [x0, #168]
  401bf8:	cbz	x0, 401c4c <tigetstr@plt+0x52c>
  401bfc:	ldr	x3, [x0]
  401c00:	cmp	x22, x3
  401c04:	b.eq	401c38 <tigetstr@plt+0x518>  // b.none
  401c08:	add	x19, x0, #0x8
  401c0c:	ldr	x0, [x0, #8]
  401c10:	cbnz	x0, 401bfc <tigetstr@plt+0x4dc>
  401c14:	b	401c4c <tigetstr@plt+0x52c>
  401c18:	add	x19, x19, #0x8
  401c1c:	b	401bcc <tigetstr@plt+0x4ac>
  401c20:	str	x23, [sp, #48]
  401c24:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  401c28:	add	x0, x0, #0x2c0
  401c2c:	bl	401410 <perror@plt>
  401c30:	mov	w0, #0x1                   	// #1
  401c34:	bl	4013f0 <exit@plt>
  401c38:	str	x23, [sp, #48]
  401c3c:	ldr	x23, [x0, #8]
  401c40:	bl	401610 <free@plt>
  401c44:	str	x23, [x19]
  401c48:	ldr	x23, [sp, #48]
  401c4c:	str	xzr, [x22, #176]
  401c50:	ldr	x19, [x22, #168]
  401c54:	cbz	x19, 401c74 <tigetstr@plt+0x554>
  401c58:	mov	x0, x19
  401c5c:	ldr	x19, [x19, #8]
  401c60:	mov	x2, x21
  401c64:	mov	w1, w20
  401c68:	ldr	x0, [x0]
  401c6c:	bl	401b08 <tigetstr@plt+0x3e8>
  401c70:	cbnz	x19, 401c58 <tigetstr@plt+0x538>
  401c74:	ldp	x19, x20, [sp, #16]
  401c78:	ldp	x21, x22, [sp, #32]
  401c7c:	ldp	x29, x30, [sp], #64
  401c80:	ret
  401c84:	stp	xzr, xzr, [x19, #8]
  401c88:	add	x0, x22, w20, uxtw #3
  401c8c:	ldr	x0, [x0, #104]
  401c90:	str	x0, [x19]
  401c94:	str	x19, [x21]
  401c98:	b	401bb4 <tigetstr@plt+0x494>
  401c9c:	mov	x0, #0x18                  	// #24
  401ca0:	bl	4014b0 <malloc@plt>
  401ca4:	mov	x19, x0
  401ca8:	cbnz	x0, 401c84 <tigetstr@plt+0x564>
  401cac:	str	x23, [sp, #48]
  401cb0:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  401cb4:	add	x0, x0, #0x2c0
  401cb8:	bl	401410 <perror@plt>
  401cbc:	mov	w0, #0x1                   	// #1
  401cc0:	bl	4013f0 <exit@plt>
  401cc4:	stp	x29, x30, [sp, #-16]!
  401cc8:	mov	x29, sp
  401ccc:	and	w0, w0, #0xff
  401cd0:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  401cd4:	ldr	w1, [x1, #700]
  401cd8:	cbnz	w1, 401cfc <tigetstr@plt+0x5dc>
  401cdc:	tbnz	w0, #7, 401d48 <tigetstr@plt+0x628>
  401ce0:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  401ce4:	mov	w2, #0x1                   	// #1
  401ce8:	str	w2, [x1, #700]
  401cec:	adrp	x2, 416000 <memcpy@GLIBC_2.17>
  401cf0:	ldr	w1, [x2, #448]
  401cf4:	add	w1, w1, #0x1
  401cf8:	str	w1, [x2, #448]
  401cfc:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  401d00:	add	x1, x1, #0x2a8
  401d04:	ldr	w2, [x1, #20]
  401d08:	sub	w2, w2, #0x1
  401d0c:	str	w2, [x1, #20]
  401d10:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  401d14:	ldr	w1, [x1, #452]
  401d18:	cbz	w1, 401d34 <tigetstr@plt+0x614>
  401d1c:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  401d20:	add	x3, x1, #0x1c0
  401d24:	ldr	w2, [x1, #448]
  401d28:	ldr	w1, [x3, #8]
  401d2c:	cmp	w2, w1
  401d30:	b.gt	401dac <tigetstr@plt+0x68c>
  401d34:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  401d38:	ldr	x1, [x1, #648]
  401d3c:	bl	401440 <putc@plt>
  401d40:	ldp	x29, x30, [sp], #16
  401d44:	ret
  401d48:	and	w1, w0, #0xe0
  401d4c:	cmp	w1, #0xc0
  401d50:	b.eq	401d7c <tigetstr@plt+0x65c>  // b.none
  401d54:	and	w1, w0, #0xf0
  401d58:	cmp	w1, #0xe0
  401d5c:	b.eq	401d8c <tigetstr@plt+0x66c>  // b.none
  401d60:	and	w1, w0, #0xf8
  401d64:	cmp	w1, #0xf0
  401d68:	b.eq	401d9c <tigetstr@plt+0x67c>  // b.none
  401d6c:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  401d70:	mov	w2, #0x1                   	// #1
  401d74:	str	w2, [x1, #700]
  401d78:	b	401cec <tigetstr@plt+0x5cc>
  401d7c:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  401d80:	mov	w2, #0x2                   	// #2
  401d84:	str	w2, [x1, #700]
  401d88:	b	401cec <tigetstr@plt+0x5cc>
  401d8c:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  401d90:	mov	w2, #0x3                   	// #3
  401d94:	str	w2, [x1, #700]
  401d98:	b	401cec <tigetstr@plt+0x5cc>
  401d9c:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  401da0:	mov	w2, #0x4                   	// #4
  401da4:	str	w2, [x1, #700]
  401da8:	b	401cec <tigetstr@plt+0x5cc>
  401dac:	add	w1, w1, #0x1
  401db0:	cmp	w2, w1
  401db4:	b.ne	401d40 <tigetstr@plt+0x620>  // b.any
  401db8:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401dbc:	ldr	x1, [x0, #648]
  401dc0:	mov	w0, #0x2b                  	// #43
  401dc4:	bl	401440 <putc@plt>
  401dc8:	b	401d40 <tigetstr@plt+0x620>
  401dcc:	stp	x29, x30, [sp, #-32]!
  401dd0:	mov	x29, sp
  401dd4:	str	x19, [sp, #16]
  401dd8:	mov	x19, x0
  401ddc:	ldrb	w0, [x0]
  401de0:	cbz	w0, 401df0 <tigetstr@plt+0x6d0>
  401de4:	bl	401cc4 <tigetstr@plt+0x5a4>
  401de8:	ldrb	w0, [x19, #1]!
  401dec:	cbnz	w0, 401de4 <tigetstr@plt+0x6c4>
  401df0:	ldr	x19, [sp, #16]
  401df4:	ldp	x29, x30, [sp], #32
  401df8:	ret
  401dfc:	stp	x29, x30, [sp, #-48]!
  401e00:	mov	x29, sp
  401e04:	stp	x19, x20, [sp, #16]
  401e08:	cbz	w0, 401e90 <tigetstr@plt+0x770>
  401e0c:	stp	x21, x22, [sp, #32]
  401e10:	mov	w21, w0
  401e14:	mov	w1, #0x1                   	// #1
  401e18:	mov	w20, #0x0                   	// #0
  401e1c:	add	w20, w20, #0x1
  401e20:	mov	w19, w1
  401e24:	add	w1, w1, w1, lsl #2
  401e28:	lsl	w0, w1, #1
  401e2c:	mov	w1, w0
  401e30:	sdiv	w0, w21, w0
  401e34:	cbnz	w0, 401e1c <tigetstr@plt+0x6fc>
  401e38:	cmp	w20, #0x0
  401e3c:	csinc	w20, w20, wzr, ne  // ne = any
  401e40:	cbz	w19, 401e98 <tigetstr@plt+0x778>
  401e44:	mov	w22, #0x6667                	// #26215
  401e48:	movk	w22, #0x6666, lsl #16
  401e4c:	sdiv	w0, w21, w19
  401e50:	smull	x1, w0, w22
  401e54:	asr	x1, x1, #34
  401e58:	sub	w1, w1, w0, asr #31
  401e5c:	add	w1, w1, w1, lsl #2
  401e60:	sub	w0, w0, w1, lsl #1
  401e64:	add	w0, w0, #0x30
  401e68:	bl	401cc4 <tigetstr@plt+0x5a4>
  401e6c:	smull	x0, w19, w22
  401e70:	asr	x0, x0, #34
  401e74:	subs	w19, w0, w19, asr #31
  401e78:	b.ne	401e4c <tigetstr@plt+0x72c>  // b.any
  401e7c:	ldp	x21, x22, [sp, #32]
  401e80:	mov	w0, w20
  401e84:	ldp	x19, x20, [sp, #16]
  401e88:	ldp	x29, x30, [sp], #48
  401e8c:	ret
  401e90:	mov	w20, #0x1                   	// #1
  401e94:	b	401e80 <tigetstr@plt+0x760>
  401e98:	ldp	x21, x22, [sp, #32]
  401e9c:	b	401e80 <tigetstr@plt+0x760>
  401ea0:	stp	x29, x30, [sp, #-64]!
  401ea4:	mov	x29, sp
  401ea8:	stp	x19, x20, [sp, #16]
  401eac:	mov	x19, x0
  401eb0:	adrp	x0, 415000 <tigetstr@plt+0x138e0>
  401eb4:	ldr	x1, [x0, #3536]
  401eb8:	str	x1, [sp, #56]
  401ebc:	mov	x1, #0x0                   	// #0
  401ec0:	ldrb	w2, [x19]
  401ec4:	cbz	w2, 401f64 <tigetstr@plt+0x844>
  401ec8:	stp	x21, x22, [sp, #32]
  401ecc:	mov	w20, #0x0                   	// #0
  401ed0:	adrp	x21, 404000 <tigetstr@plt+0x28e0>
  401ed4:	add	x21, x21, #0x2d0
  401ed8:	adrp	x22, 404000 <tigetstr@plt+0x28e0>
  401edc:	add	x22, x22, #0x2c8
  401ee0:	b	401f14 <tigetstr@plt+0x7f4>
  401ee4:	mov	x0, x22
  401ee8:	bl	401dcc <tigetstr@plt+0x6ac>
  401eec:	add	w20, w20, #0x2
  401ef0:	b	401f0c <tigetstr@plt+0x7ec>
  401ef4:	mov	x1, x21
  401ef8:	add	x0, sp, #0x30
  401efc:	bl	401430 <sprintf@plt>
  401f00:	add	x0, sp, #0x30
  401f04:	bl	401dcc <tigetstr@plt+0x6ac>
  401f08:	add	w20, w20, #0x4
  401f0c:	ldrb	w2, [x19, #1]!
  401f10:	cbz	w2, 401f3c <tigetstr@plt+0x81c>
  401f14:	cmp	w2, #0x5c
  401f18:	b.eq	401ee4 <tigetstr@plt+0x7c4>  // b.none
  401f1c:	sub	w1, w2, #0x20
  401f20:	and	w1, w1, #0xff
  401f24:	cmp	w1, #0x5e
  401f28:	b.hi	401ef4 <tigetstr@plt+0x7d4>  // b.pmore
  401f2c:	mov	w0, w2
  401f30:	bl	401cc4 <tigetstr@plt+0x5a4>
  401f34:	add	w20, w20, #0x1
  401f38:	b	401f0c <tigetstr@plt+0x7ec>
  401f3c:	ldp	x21, x22, [sp, #32]
  401f40:	adrp	x0, 415000 <tigetstr@plt+0x138e0>
  401f44:	ldr	x1, [sp, #56]
  401f48:	ldr	x0, [x0, #3536]
  401f4c:	eor	x0, x1, x0
  401f50:	cbnz	x0, 401f6c <tigetstr@plt+0x84c>
  401f54:	mov	w0, w20
  401f58:	ldp	x19, x20, [sp, #16]
  401f5c:	ldp	x29, x30, [sp], #64
  401f60:	ret
  401f64:	mov	w20, #0x0                   	// #0
  401f68:	b	401f40 <tigetstr@plt+0x820>
  401f6c:	stp	x21, x22, [sp, #32]
  401f70:	bl	401550 <__stack_chk_fail@plt>
  401f74:	stp	x29, x30, [sp, #-16]!
  401f78:	mov	x29, sp
  401f7c:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401f80:	ldrb	w0, [x0, #704]
  401f84:	cbz	w0, 401fa0 <tigetstr@plt+0x880>
  401f88:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  401f8c:	add	x3, x1, #0x1c0
  401f90:	ldr	w2, [x1, #448]
  401f94:	ldr	w1, [x3, #8]
  401f98:	cmp	w2, w1
  401f9c:	b.eq	401fcc <tigetstr@plt+0x8ac>  // b.none
  401fa0:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401fa4:	strb	wzr, [x0, #704]
  401fa8:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401fac:	ldr	x1, [x0, #648]
  401fb0:	mov	w0, #0xa                   	// #10
  401fb4:	bl	401440 <putc@plt>
  401fb8:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401fbc:	mov	w1, #0x1                   	// #1
  401fc0:	str	w1, [x0, #448]
  401fc4:	ldp	x29, x30, [sp], #16
  401fc8:	ret
  401fcc:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  401fd0:	ldr	x1, [x1, #648]
  401fd4:	bl	401440 <putc@plt>
  401fd8:	b	401fa0 <tigetstr@plt+0x880>
  401fdc:	stp	x29, x30, [sp, #-128]!
  401fe0:	mov	x29, sp
  401fe4:	str	w2, [sp, #112]
  401fe8:	str	w4, [sp, #108]
  401fec:	str	w5, [sp, #120]
  401ff0:	tbnz	w6, #31, 402048 <tigetstr@plt+0x928>
  401ff4:	stp	x19, x20, [sp, #16]
  401ff8:	stp	x21, x22, [sp, #32]
  401ffc:	stp	x23, x24, [sp, #48]
  402000:	stp	x25, x26, [sp, #64]
  402004:	mov	x20, x0
  402008:	mov	w24, w1
  40200c:	mov	w22, w3
  402010:	mov	w26, w6
  402014:	cbz	x0, 40268c <tigetstr@plt+0xf6c>
  402018:	stp	x27, x28, [sp, #80]
  40201c:	cbnz	w3, 4020fc <tigetstr@plt+0x9dc>
  402020:	cmp	w1, #0x0
  402024:	b.le	4020fc <tigetstr@plt+0x9dc>
  402028:	mov	x23, #0x0                   	// #0
  40202c:	adrp	x25, 416000 <memcpy@GLIBC_2.17>
  402030:	add	x25, x25, #0x2a8
  402034:	mov	w21, #0x20                  	// #32
  402038:	sub	w28, w1, #0x1
  40203c:	adrp	x27, 416000 <memcpy@GLIBC_2.17>
  402040:	add	x27, x27, #0x1c0
  402044:	b	4020b8 <tigetstr@plt+0x998>
  402048:	stp	x19, x20, [sp, #16]
  40204c:	stp	x21, x22, [sp, #32]
  402050:	stp	x23, x24, [sp, #48]
  402054:	stp	x25, x26, [sp, #64]
  402058:	stp	x27, x28, [sp, #80]
  40205c:	adrp	x3, 404000 <tigetstr@plt+0x28e0>
  402060:	add	x3, x3, #0x7c0
  402064:	mov	w2, #0x292                 	// #658
  402068:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  40206c:	add	x1, x1, #0x2d8
  402070:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  402074:	add	x0, x0, #0x2e8
  402078:	bl	401690 <__assert_fail@plt>
  40207c:	ldr	w0, [sp, #108]
  402080:	cbz	w0, 402090 <tigetstr@plt+0x970>
  402084:	ldr	x0, [x27, #16]
  402088:	ldr	x0, [x0, #24]
  40208c:	b	4020a4 <tigetstr@plt+0x984>
  402090:	ldr	x0, [x27, #16]
  402094:	ldr	x0, [x0, #8]
  402098:	b	4020a4 <tigetstr@plt+0x984>
  40209c:	ldr	x0, [x27, #16]
  4020a0:	ldr	x0, [x0]
  4020a4:	bl	401dcc <tigetstr@plt+0x6ac>
  4020a8:	add	w22, w22, #0x1
  4020ac:	add	x23, x23, #0x4
  4020b0:	cmp	w24, w22
  4020b4:	b.eq	4020fc <tigetstr@plt+0x9dc>  // b.none
  4020b8:	ldr	x0, [x25, #32]
  4020bc:	ldr	w19, [x0, x23]
  4020c0:	adds	w19, w19, #0x1
  4020c4:	b.eq	4020d8 <tigetstr@plt+0x9b8>  // b.none
  4020c8:	mov	w0, w21
  4020cc:	bl	401cc4 <tigetstr@plt+0x5a4>
  4020d0:	subs	w19, w19, #0x1
  4020d4:	b.ne	4020c8 <tigetstr@plt+0x9a8>  // b.any
  4020d8:	cmp	w28, w22
  4020dc:	b.eq	40207c <tigetstr@plt+0x95c>  // b.none
  4020e0:	ldr	x0, [x25, #40]
  4020e4:	add	x0, x0, x23
  4020e8:	ldr	w0, [x0, #4]
  4020ec:	cbz	w0, 40209c <tigetstr@plt+0x97c>
  4020f0:	ldr	x0, [x27, #16]
  4020f4:	ldr	x0, [x0, #16]
  4020f8:	b	4020a4 <tigetstr@plt+0x984>
  4020fc:	str	wzr, [sp, #116]
  402100:	ldr	w0, [sp, #112]
  402104:	cmp	w0, #0x1
  402108:	b.gt	402168 <tigetstr@plt+0xa48>
  40210c:	ldrb	w0, [x20, #160]
  402110:	tbnz	w0, #0, 402184 <tigetstr@plt+0xa64>
  402114:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402118:	ldr	w23, [x0, #728]
  40211c:	cbz	w23, 4027c0 <tigetstr@plt+0x10a0>
  402120:	ldr	w0, [x20, #80]
  402124:	tbnz	w0, #31, 4021ac <tigetstr@plt+0xa8c>
  402128:	mov	x0, x20
  40212c:	bl	401ea0 <tigetstr@plt+0x780>
  402130:	str	w0, [sp, #112]
  402134:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402138:	ldr	w0, [x0, #448]
  40213c:	str	w0, [sp, #124]
  402140:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402144:	ldr	w0, [x0, #740]
  402148:	cbnz	w0, 4027fc <tigetstr@plt+0x10dc>
  40214c:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402150:	ldr	w0, [x0, #732]
  402154:	mov	w21, w23
  402158:	cbz	w0, 4021f4 <tigetstr@plt+0xad4>
  40215c:	add	w21, w23, #0x1
  402160:	mov	w0, #0x2c                  	// #44
  402164:	b	4021e8 <tigetstr@plt+0xac8>
  402168:	bl	401dfc <tigetstr@plt+0x6dc>
  40216c:	add	w0, w0, #0x2
  402170:	str	w0, [sp, #116]
  402174:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  402178:	add	x0, x0, #0x2f8
  40217c:	bl	401dcc <tigetstr@plt+0x6ac>
  402180:	b	40210c <tigetstr@plt+0x9ec>
  402184:	mov	x1, #0x0                   	// #0
  402188:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  40218c:	add	x0, x0, #0x300
  402190:	bl	401650 <tgetstr@plt>
  402194:	cbz	x0, 402114 <tigetstr@plt+0x9f4>
  402198:	adrp	x2, 401000 <memcpy@plt-0x3d0>
  40219c:	add	x2, x2, #0x6b0
  4021a0:	mov	w1, #0x1                   	// #1
  4021a4:	bl	401420 <tputs@plt>
  4021a8:	b	402114 <tigetstr@plt+0x9f4>
  4021ac:	mov	w0, #0x28                  	// #40
  4021b0:	bl	401cc4 <tigetstr@plt+0x5a4>
  4021b4:	b	402128 <tigetstr@plt+0xa08>
  4021b8:	mov	w21, #0x1                   	// #1
  4021bc:	mov	w0, #0x28                  	// #40
  4021c0:	bl	401cc4 <tigetstr@plt+0x5a4>
  4021c4:	ldr	w0, [x20, #84]
  4021c8:	bl	401dfc <tigetstr@plt+0x6dc>
  4021cc:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4021d0:	ldr	w0, [x0, #732]
  4021d4:	cbz	w0, 4021f4 <tigetstr@plt+0xad4>
  4021d8:	add	w0, w21, #0x1
  4021dc:	cbnz	w21, 402270 <tigetstr@plt+0xb50>
  4021e0:	mov	w21, w0
  4021e4:	mov	w0, #0x28                  	// #40
  4021e8:	bl	401cc4 <tigetstr@plt+0x5a4>
  4021ec:	ldr	w0, [x20, #88]
  4021f0:	bl	401dfc <tigetstr@plt+0x6dc>
  4021f4:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4021f8:	ldr	w0, [x0, #688]
  4021fc:	cbz	w0, 402240 <tigetstr@plt+0xb20>
  402200:	ldr	w0, [x20, #92]
  402204:	ldr	w1, [sp, #120]
  402208:	cmp	w0, w1
  40220c:	b.eq	402240 <tigetstr@plt+0xb20>  // b.none
  402210:	add	w19, w21, #0x1
  402214:	cmp	w21, #0x0
  402218:	mov	w1, #0x2c                  	// #44
  40221c:	mov	w0, #0x28                  	// #40
  402220:	csel	w0, w1, w0, ne  // ne = any
  402224:	bl	401cc4 <tigetstr@plt+0x5a4>
  402228:	ldr	w0, [x20, #92]
  40222c:	bl	4015d0 <getpwuid@plt>
  402230:	cbz	x0, 40227c <tigetstr@plt+0xb5c>
  402234:	ldr	x0, [x0]
  402238:	bl	401dcc <tigetstr@plt+0x6ac>
  40223c:	mov	w21, w19
  402240:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402244:	ldr	w0, [x0, #692]
  402248:	cbz	w0, 4022ec <tigetstr@plt+0xbcc>
  40224c:	ldr	x0, [x20, #176]
  402250:	cbz	x0, 4022ec <tigetstr@plt+0xbcc>
  402254:	mov	x19, #0x0                   	// #0
  402258:	add	x25, x20, #0x68
  40225c:	mov	w27, #0x2c                  	// #44
  402260:	adrp	x28, 404000 <tigetstr@plt+0x28e0>
  402264:	add	x28, x28, #0x7c0
  402268:	add	x28, x28, #0x10
  40226c:	b	4022a4 <tigetstr@plt+0xb84>
  402270:	mov	w21, w0
  402274:	mov	w0, #0x2c                  	// #44
  402278:	b	4021e8 <tigetstr@plt+0xac8>
  40227c:	ldr	w0, [x20, #92]
  402280:	bl	401dfc <tigetstr@plt+0x6dc>
  402284:	mov	w21, w19
  402288:	b	402240 <tigetstr@plt+0xb20>
  40228c:	mov	x0, #0x0                   	// #0
  402290:	bl	401dcc <tigetstr@plt+0x6ac>
  402294:	ldr	w21, [sp, #120]
  402298:	add	x19, x19, #0x1
  40229c:	cmp	x19, #0x7
  4022a0:	b.eq	4022ec <tigetstr@plt+0xbcc>  // b.none
  4022a4:	ldr	x0, [x25, x19, lsl #3]
  4022a8:	cbz	x0, 402298 <tigetstr@plt+0xb78>
  4022ac:	ldr	x1, [x20, #176]
  4022b0:	add	x1, x1, w19, sxtw #3
  4022b4:	ldr	x1, [x1, #104]
  4022b8:	cmp	x1, #0x0
  4022bc:	ccmp	x0, x1, #0x4, ne  // ne = any
  4022c0:	b.eq	402298 <tigetstr@plt+0xb78>  // b.none
  4022c4:	add	w0, w21, #0x1
  4022c8:	str	w0, [sp, #120]
  4022cc:	cmp	w21, #0x0
  4022d0:	mov	w0, #0x28                  	// #40
  4022d4:	csel	w0, w27, w0, ne  // ne = any
  4022d8:	bl	401cc4 <tigetstr@plt+0x5a4>
  4022dc:	cmp	w19, #0x6
  4022e0:	b.hi	40228c <tigetstr@plt+0xb6c>  // b.pmore
  4022e4:	ldr	x0, [x28, x19, lsl #3]
  4022e8:	b	402290 <tigetstr@plt+0xb70>
  4022ec:	cbz	w23, 402334 <tigetstr@plt+0xc14>
  4022f0:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4022f4:	ldr	w0, [x0, #728]
  4022f8:	cbz	w0, 402808 <tigetstr@plt+0x10e8>
  4022fc:	ldr	w0, [x20, #80]
  402300:	tbnz	w0, #31, 402338 <tigetstr@plt+0xc18>
  402304:	ldrb	w0, [x20, #160]
  402308:	tbz	w0, #0, 402354 <tigetstr@plt+0xc34>
  40230c:	mov	x1, #0x0                   	// #0
  402310:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  402314:	add	x0, x0, #0x308
  402318:	bl	401650 <tgetstr@plt>
  40231c:	cbz	x0, 402348 <tigetstr@plt+0xc28>
  402320:	adrp	x2, 401000 <memcpy@plt-0x3d0>
  402324:	add	x2, x2, #0x6b0
  402328:	mov	w1, #0x1                   	// #1
  40232c:	bl	401420 <tputs@plt>
  402330:	b	402348 <tigetstr@plt+0xc28>
  402334:	cbz	w21, 402340 <tigetstr@plt+0xc20>
  402338:	mov	w0, #0x29                  	// #41
  40233c:	bl	401cc4 <tigetstr@plt+0x5a4>
  402340:	ldrb	w0, [x20, #160]
  402344:	tbnz	w0, #0, 40230c <tigetstr@plt+0xbec>
  402348:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  40234c:	ldr	w0, [x0, #728]
  402350:	cbz	w0, 402810 <tigetstr@plt+0x10f0>
  402354:	ldr	w0, [x20, #80]
  402358:	mov	x22, #0x0                   	// #0
  40235c:	cmp	w0, #0x0
  402360:	b.le	402430 <tigetstr@plt+0xd10>
  402364:	mov	w28, #0x20                  	// #32
  402368:	mov	w21, #0x1                   	// #1
  40236c:	mov	w19, #0x4                   	// #4
  402370:	adrp	x25, 416000 <memcpy@GLIBC_2.17>
  402374:	add	x25, x25, #0x1c0
  402378:	b	4023a4 <tigetstr@plt+0xc84>
  40237c:	mov	w0, w28
  402380:	bl	401cc4 <tigetstr@plt+0x5a4>
  402384:	b	4023b4 <tigetstr@plt+0xc94>
  402388:	mov	w2, #0x0                   	// #0
  40238c:	b	4023e8 <tigetstr@plt+0xcc8>
  402390:	bl	401ea0 <tigetstr@plt+0x780>
  402394:	ldr	w0, [x20, #80]
  402398:	add	x22, x22, #0x1
  40239c:	cmp	w0, w22
  4023a0:	b.le	402424 <tigetstr@plt+0xd04>
  4023a4:	mov	w27, w22
  4023a8:	sub	w0, w0, #0x1
  4023ac:	cmp	w22, w0
  4023b0:	b.lt	40237c <tigetstr@plt+0xc5c>  // b.tstop
  4023b4:	ldr	x0, [x20, #72]
  4023b8:	ldr	x0, [x0, x22, lsl #3]
  4023bc:	ldrb	w1, [x0]
  4023c0:	cbz	w1, 402388 <tigetstr@plt+0xc68>
  4023c4:	mov	x3, x0
  4023c8:	mov	w2, #0x0                   	// #0
  4023cc:	sub	w1, w1, #0x20
  4023d0:	and	w1, w1, #0xff
  4023d4:	cmp	w1, #0x5f
  4023d8:	csel	w1, w21, w19, cc  // cc = lo, ul, last
  4023dc:	add	w2, w2, w1
  4023e0:	ldrb	w1, [x3, #1]!
  4023e4:	cbnz	w1, 4023cc <tigetstr@plt+0xcac>
  4023e8:	ldr	w1, [x25]
  4023ec:	add	w2, w2, w1
  4023f0:	ldr	w4, [x25, #8]
  4023f4:	ldr	w3, [x20, #80]
  4023f8:	sub	w3, w3, #0x1
  4023fc:	cmp	w27, w3
  402400:	cset	w1, ne  // ne = any
  402404:	sub	w1, w4, w1, lsl #2
  402408:	cmp	w2, w1
  40240c:	b.le	402390 <tigetstr@plt+0xc70>
  402410:	ldr	w1, [x25, #4]
  402414:	cbz	w1, 402390 <tigetstr@plt+0xc70>
  402418:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  40241c:	add	x0, x0, #0x310
  402420:	bl	401dcc <tigetstr@plt+0x6ac>
  402424:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402428:	ldr	w0, [x0, #728]
  40242c:	cbz	w0, 402810 <tigetstr@plt+0x10f0>
  402430:	sub	w19, w26, #0x1
  402434:	mov	w21, #0x5d                  	// #93
  402438:	cbz	w26, 402450 <tigetstr@plt+0xd30>
  40243c:	mov	w0, w21
  402440:	bl	401cc4 <tigetstr@plt+0x5a4>
  402444:	sub	w19, w19, #0x1
  402448:	cmn	w19, #0x1
  40244c:	b.ne	40243c <tigetstr@plt+0xd1c>  // b.any
  402450:	bl	401f74 <tigetstr@plt+0x854>
  402454:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402458:	ldr	w0, [x0, #736]
  40245c:	cmp	w24, w0
  402460:	b.lt	4024b4 <tigetstr@plt+0xd94>  // b.tstop
  402464:	lsl	w21, w0, #1
  402468:	cmp	w0, #0x0
  40246c:	mov	w0, #0x64                  	// #100
  402470:	csel	w21, w21, w0, ne  // ne = any
  402474:	adrp	x22, 416000 <memcpy@GLIBC_2.17>
  402478:	add	x22, x22, #0x2a8
  40247c:	str	w21, [x22, #56]
  402480:	sbfiz	x21, x21, #2, #32
  402484:	mov	x1, x21
  402488:	ldr	x0, [x22, #32]
  40248c:	bl	401520 <realloc@plt>
  402490:	str	x0, [x22, #32]
  402494:	cbz	x0, 40254c <tigetstr@plt+0xe2c>
  402498:	adrp	x22, 416000 <memcpy@GLIBC_2.17>
  40249c:	add	x22, x22, #0x2a8
  4024a0:	mov	x1, x21
  4024a4:	ldr	x0, [x22, #40]
  4024a8:	bl	401520 <realloc@plt>
  4024ac:	str	x0, [x22, #40]
  4024b0:	cbz	x0, 402560 <tigetstr@plt+0xe40>
  4024b4:	sxtw	x1, w24
  4024b8:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4024bc:	add	x0, x0, #0x2a8
  4024c0:	ldr	x2, [x0, #40]
  4024c4:	ldr	w3, [sp, #108]
  4024c8:	cmp	w3, #0x0
  4024cc:	cset	w3, eq  // eq = none
  4024d0:	str	w3, [x2, x1, lsl #2]
  4024d4:	ldr	w27, [x0, #48]
  4024d8:	cbnz	w27, 402574 <tigetstr@plt+0xe54>
  4024dc:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4024e0:	add	x3, x0, #0x1c0
  4024e4:	ldr	w2, [x0, #448]
  4024e8:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4024ec:	ldr	x4, [x0, #712]
  4024f0:	ldr	w0, [sp, #112]
  4024f4:	add	w0, w2, w0
  4024f8:	ldr	w5, [sp, #124]
  4024fc:	sub	w0, w0, w5
  402500:	ldr	w5, [sp, #116]
  402504:	add	w0, w0, w5
  402508:	str	w0, [x4, x1, lsl #2]
  40250c:	ldr	w0, [x3, #8]
  402510:	cmp	w2, w0
  402514:	b.lt	402524 <tigetstr@plt+0xe04>  // b.tstop
  402518:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  40251c:	ldr	w0, [x0, #452]
  402520:	cbnz	w0, 4026a4 <tigetstr@plt+0xf84>
  402524:	ldr	x22, [x20, #168]
  402528:	cbz	x22, 402828 <tigetstr@plt+0x1108>
  40252c:	mov	w0, #0x1                   	// #1
  402530:	str	w0, [sp, #108]
  402534:	adrp	x26, 416000 <memcpy@GLIBC_2.17>
  402538:	add	x26, x26, #0x1c0
  40253c:	add	w0, w24, w0
  402540:	str	w0, [sp, #112]
  402544:	str	w27, [sp, #116]
  402548:	b	402778 <tigetstr@plt+0x1058>
  40254c:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  402550:	add	x0, x0, #0x318
  402554:	bl	401410 <perror@plt>
  402558:	mov	w0, #0x1                   	// #1
  40255c:	bl	4013f0 <exit@plt>
  402560:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  402564:	add	x0, x0, #0x318
  402568:	bl	401410 <perror@plt>
  40256c:	mov	w0, #0x1                   	// #1
  402570:	bl	4013f0 <exit@plt>
  402574:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402578:	ldr	x2, [x0, #712]
  40257c:	ldr	w0, [sp, #112]
  402580:	cmp	w0, #0x1
  402584:	cset	w0, le
  402588:	sub	w23, w23, w0
  40258c:	str	w23, [x2, x1, lsl #2]
  402590:	ldr	x22, [x20, #168]
  402594:	cbz	x22, 402820 <tigetstr@plt+0x1100>
  402598:	adrp	x26, 416000 <memcpy@GLIBC_2.17>
  40259c:	add	x26, x26, #0x1c0
  4025a0:	add	w0, w24, #0x1
  4025a4:	str	w0, [sp, #108]
  4025a8:	mov	w28, #0x1                   	// #1
  4025ac:	str	w28, [sp, #112]
  4025b0:	b	40265c <tigetstr@plt+0xf3c>
  4025b4:	cmp	x21, x23
  4025b8:	b.eq	4025f0 <tigetstr@plt+0xed0>  // b.none
  4025bc:	add	w25, w25, #0x1
  4025c0:	ldr	x27, [x21, #8]
  4025c4:	mov	x0, x21
  4025c8:	bl	401610 <free@plt>
  4025cc:	str	x27, [x24]
  4025d0:	ldr	x21, [x24]
  4025d4:	cbz	x21, 4025f8 <tigetstr@plt+0xed8>
  4025d8:	ldr	x1, [x21]
  4025dc:	ldr	x0, [x22]
  4025e0:	bl	4018a8 <tigetstr@plt+0x188>
  4025e4:	cbnz	w0, 4025b4 <tigetstr@plt+0xe94>
  4025e8:	add	x24, x21, #0x8
  4025ec:	b	4025d0 <tigetstr@plt+0xeb0>
  4025f0:	ldr	x23, [x21, #8]
  4025f4:	b	4025bc <tigetstr@plt+0xe9c>
  4025f8:	ldr	x0, [x22]
  4025fc:	ldr	w1, [sp, #108]
  402600:	add	w2, w25, #0x1
  402604:	cmp	x23, #0x0
  402608:	cset	w4, eq  // eq = none
  40260c:	ldr	w5, [x20, #92]
  402610:	cmp	w25, #0x0
  402614:	cset	w6, ne  // ne = any
  402618:	add	w6, w6, #0x1
  40261c:	add	w6, w19, w6
  402620:	mov	w3, #0x0                   	// #0
  402624:	bl	401fdc <tigetstr@plt+0x8bc>
  402628:	mov	x22, x23
  40262c:	b	402658 <tigetstr@plt+0xf38>
  402630:	cmp	x23, #0x0
  402634:	mov	w6, #0x0                   	// #0
  402638:	ldr	w5, [x20, #92]
  40263c:	cset	w4, eq  // eq = none
  402640:	mov	w3, #0x0                   	// #0
  402644:	mov	w2, w28
  402648:	ldr	w1, [sp, #108]
  40264c:	ldr	x0, [x22]
  402650:	bl	401fdc <tigetstr@plt+0x8bc>
  402654:	mov	x22, x23
  402658:	cbz	x22, 402688 <tigetstr@plt+0xf68>
  40265c:	ldr	x23, [x22, #8]
  402660:	ldr	w0, [x26, #24]
  402664:	cbz	w0, 402630 <tigetstr@plt+0xf10>
  402668:	ldr	x0, [x22]
  40266c:	ldrb	w1, [x0, #160]
  402670:	tbz	w1, #1, 402630 <tigetstr@plt+0xf10>
  402674:	add	x24, x22, #0x8
  402678:	mov	x21, x23
  40267c:	cbz	x23, 4027a4 <tigetstr@plt+0x1084>
  402680:	mov	w25, #0x0                   	// #0
  402684:	b	4025d8 <tigetstr@plt+0xeb8>
  402688:	ldp	x27, x28, [sp, #80]
  40268c:	ldp	x19, x20, [sp, #16]
  402690:	ldp	x21, x22, [sp, #32]
  402694:	ldp	x23, x24, [sp, #48]
  402698:	ldp	x25, x26, [sp, #64]
  40269c:	ldp	x29, x30, [sp], #128
  4026a0:	ret
  4026a4:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4026a8:	ldr	x0, [x0, #464]
  4026ac:	ldr	x0, [x0, #40]
  4026b0:	bl	401dcc <tigetstr@plt+0x6ac>
  4026b4:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  4026b8:	add	x0, x0, #0x320
  4026bc:	bl	401dcc <tigetstr@plt+0x6ac>
  4026c0:	bl	401f74 <tigetstr@plt+0x854>
  4026c4:	ldp	x27, x28, [sp, #80]
  4026c8:	b	40268c <tigetstr@plt+0xf6c>
  4026cc:	add	x25, x22, #0x8
  4026d0:	mov	x21, x24
  4026d4:	cbz	x24, 402724 <tigetstr@plt+0x1004>
  4026d8:	mov	w23, w27
  4026dc:	b	402704 <tigetstr@plt+0xfe4>
  4026e0:	cmp	x21, x24
  4026e4:	b.eq	40271c <tigetstr@plt+0xffc>  // b.none
  4026e8:	add	w23, w23, #0x1
  4026ec:	ldr	x28, [x21, #8]
  4026f0:	mov	x0, x21
  4026f4:	bl	401610 <free@plt>
  4026f8:	str	x28, [x25]
  4026fc:	ldr	x21, [x25]
  402700:	cbz	x21, 402784 <tigetstr@plt+0x1064>
  402704:	ldr	x1, [x21]
  402708:	ldr	x0, [x22]
  40270c:	bl	4018a8 <tigetstr@plt+0x188>
  402710:	cbnz	w0, 4026e0 <tigetstr@plt+0xfc0>
  402714:	add	x25, x21, #0x8
  402718:	b	4026fc <tigetstr@plt+0xfdc>
  40271c:	ldr	x24, [x21, #8]
  402720:	b	4026e8 <tigetstr@plt+0xfc8>
  402724:	mov	w23, w27
  402728:	b	402784 <tigetstr@plt+0x1064>
  40272c:	ldr	x0, [x26, #16]
  402730:	ldr	x0, [x0, #32]
  402734:	bl	401dcc <tigetstr@plt+0x6ac>
  402738:	cmp	w23, #0x0
  40273c:	cinc	w6, w19, ne  // ne = any
  402740:	cmp	x24, #0x0
  402744:	cset	w4, eq  // eq = none
  402748:	ldr	x0, [x20, #168]
  40274c:	cmp	x0, x22
  402750:	ldr	w5, [x20, #92]
  402754:	cset	w3, eq  // eq = none
  402758:	add	w2, w23, #0x1
  40275c:	ldr	w1, [sp, #112]
  402760:	ldr	x0, [x22]
  402764:	bl	401fdc <tigetstr@plt+0x8bc>
  402768:	cbz	x24, 40279c <tigetstr@plt+0x107c>
  40276c:	ldr	w0, [sp, #116]
  402770:	str	w0, [sp, #108]
  402774:	mov	x22, x24
  402778:	ldr	x24, [x22, #8]
  40277c:	ldr	w23, [x26, #24]
  402780:	cbnz	w23, 4026cc <tigetstr@plt+0xfac>
  402784:	ldr	w0, [sp, #108]
  402788:	cbz	w0, 402738 <tigetstr@plt+0x1018>
  40278c:	cbz	x24, 40272c <tigetstr@plt+0x100c>
  402790:	ldr	x0, [x26, #16]
  402794:	ldr	x0, [x0, #40]
  402798:	b	402734 <tigetstr@plt+0x1014>
  40279c:	ldp	x27, x28, [sp, #80]
  4027a0:	b	40268c <tigetstr@plt+0xf6c>
  4027a4:	ldr	w1, [sp, #108]
  4027a8:	cmp	x23, #0x0
  4027ac:	cset	w4, eq  // eq = none
  4027b0:	ldr	w5, [x20, #92]
  4027b4:	mov	w2, w28
  4027b8:	ldr	w6, [sp, #112]
  4027bc:	b	40261c <tigetstr@plt+0xefc>
  4027c0:	mov	x0, x20
  4027c4:	bl	401ea0 <tigetstr@plt+0x780>
  4027c8:	str	w0, [sp, #112]
  4027cc:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4027d0:	ldr	w0, [x0, #448]
  4027d4:	str	w0, [sp, #124]
  4027d8:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4027dc:	ldr	w0, [x0, #740]
  4027e0:	cbnz	w0, 4021b8 <tigetstr@plt+0xa98>
  4027e4:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4027e8:	ldr	w21, [x0, #732]
  4027ec:	cbz	w21, 4021f4 <tigetstr@plt+0xad4>
  4027f0:	mov	w21, #0x1                   	// #1
  4027f4:	mov	w0, #0x28                  	// #40
  4027f8:	b	4021e8 <tigetstr@plt+0xac8>
  4027fc:	add	w21, w23, #0x1
  402800:	mov	w0, #0x2c                  	// #44
  402804:	b	4021c0 <tigetstr@plt+0xaa0>
  402808:	ldrb	w0, [x20, #160]
  40280c:	tbnz	w0, #0, 40230c <tigetstr@plt+0xbec>
  402810:	ldr	x0, [x20, #168]
  402814:	mov	w19, w26
  402818:	cbnz	x0, 402454 <tigetstr@plt+0xd34>
  40281c:	b	402430 <tigetstr@plt+0xd10>
  402820:	ldp	x27, x28, [sp, #80]
  402824:	b	40268c <tigetstr@plt+0xf6c>
  402828:	ldp	x27, x28, [sp, #80]
  40282c:	b	40268c <tigetstr@plt+0xf6c>
  402830:	cbz	x0, 4028cc <tigetstr@plt+0x11ac>
  402834:	stp	x29, x30, [sp, #-32]!
  402838:	mov	x29, sp
  40283c:	stp	x19, x20, [sp, #16]
  402840:	mov	x19, x0
  402844:	mov	w20, w1
  402848:	ldr	w0, [x0, #92]
  40284c:	cmp	w0, w1
  402850:	b.eq	40287c <tigetstr@plt+0x115c>  // b.none
  402854:	ldr	x19, [x19, #168]
  402858:	cbz	x19, 402870 <tigetstr@plt+0x1150>
  40285c:	mov	w1, w20
  402860:	ldr	x0, [x19]
  402864:	bl	402830 <tigetstr@plt+0x1110>
  402868:	ldr	x19, [x19, #8]
  40286c:	cbnz	x19, 40285c <tigetstr@plt+0x113c>
  402870:	ldp	x19, x20, [sp, #16]
  402874:	ldp	x29, x30, [sp], #32
  402878:	ret
  40287c:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402880:	ldr	w0, [x0, #744]
  402884:	cbnz	w0, 4028b8 <tigetstr@plt+0x1198>
  402888:	mov	w6, #0x0                   	// #0
  40288c:	mov	w5, w20
  402890:	mov	w4, #0x1                   	// #1
  402894:	mov	w3, w4
  402898:	mov	w2, w4
  40289c:	mov	w1, #0x0                   	// #0
  4028a0:	mov	x0, x19
  4028a4:	bl	401fdc <tigetstr@plt+0x8bc>
  4028a8:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4028ac:	mov	w1, #0x1                   	// #1
  4028b0:	str	w1, [x0, #744]
  4028b4:	b	402870 <tigetstr@plt+0x1150>
  4028b8:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4028bc:	ldr	x1, [x0, #648]
  4028c0:	mov	w0, #0xa                   	// #10
  4028c4:	bl	401440 <putc@plt>
  4028c8:	b	402888 <tigetstr@plt+0x1168>
  4028cc:	ret
  4028d0:	stp	x29, x30, [sp, #-256]!
  4028d4:	mov	x29, sp
  4028d8:	stp	x19, x20, [sp, #16]
  4028dc:	stp	x21, x22, [sp, #32]
  4028e0:	stp	x23, x24, [sp, #48]
  4028e4:	mov	x23, x0
  4028e8:	mov	w22, w1
  4028ec:	mov	w21, w2
  4028f0:	mov	x20, x3
  4028f4:	adrp	x0, 415000 <tigetstr@plt+0x138e0>
  4028f8:	ldr	x1, [x0, #3536]
  4028fc:	str	x1, [sp, #248]
  402900:	mov	x1, #0x0                   	// #0
  402904:	mov	x0, #0xc0                  	// #192
  402908:	bl	4014b0 <malloc@plt>
  40290c:	cbz	x0, 402970 <tigetstr@plt+0x1250>
  402910:	mov	x19, x0
  402914:	mov	x2, #0x42                  	// #66
  402918:	mov	x1, x23
  40291c:	bl	401680 <strncpy@plt>
  402920:	strb	wzr, [x19, #65]
  402924:	str	w22, [x19, #84]
  402928:	str	w21, [x19, #92]
  40292c:	strb	wzr, [x19, #160]
  402930:	str	wzr, [x19, #80]
  402934:	str	xzr, [x19, #72]
  402938:	str	x20, [x19, #96]
  40293c:	str	xzr, [x19, #168]
  402940:	str	xzr, [x19, #176]
  402944:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402948:	ldr	x0, [x0, #680]
  40294c:	str	x0, [x19, #184]
  402950:	mov	x20, #0x0                   	// #0
  402954:	mov	x24, #0x0                   	// #0
  402958:	adrp	x21, 404000 <tigetstr@plt+0x28e0>
  40295c:	add	x21, x21, #0x7c0
  402960:	add	x21, x21, #0x10
  402964:	adrp	x23, 404000 <tigetstr@plt+0x28e0>
  402968:	add	x23, x23, #0x328
  40296c:	b	4029cc <tigetstr@plt+0x12ac>
  402970:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  402974:	add	x0, x0, #0x2c0
  402978:	bl	401410 <perror@plt>
  40297c:	mov	w0, #0x1                   	// #1
  402980:	bl	4013f0 <exit@plt>
  402984:	mov	x4, x24
  402988:	mov	w3, w22
  40298c:	mov	x2, x23
  402990:	mov	x1, #0x32                  	// #50
  402994:	add	x0, sp, #0xc0
  402998:	bl	401460 <snprintf@plt>
  40299c:	add	x2, sp, #0x40
  4029a0:	add	x1, sp, #0xc0
  4029a4:	mov	w0, #0x0                   	// #0
  4029a8:	bl	4016c0 <__xstat@plt>
  4029ac:	cmp	w0, #0x0
  4029b0:	ldr	x0, [sp, #72]
  4029b4:	csel	x0, x0, x24, eq  // eq = none
  4029b8:	add	x1, x19, #0x68
  4029bc:	str	x0, [x1, x20, lsl #3]
  4029c0:	add	x20, x20, #0x1
  4029c4:	cmp	x20, #0x7
  4029c8:	b.eq	4029dc <tigetstr@plt+0x12bc>  // b.none
  4029cc:	cmp	w20, #0x6
  4029d0:	b.hi	402984 <tigetstr@plt+0x1264>  // b.pmore
  4029d4:	ldr	x4, [x21, x20, lsl #3]
  4029d8:	b	402988 <tigetstr@plt+0x1268>
  4029dc:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4029e0:	str	x19, [x0, #680]
  4029e4:	adrp	x0, 415000 <tigetstr@plt+0x138e0>
  4029e8:	ldr	x1, [sp, #248]
  4029ec:	ldr	x0, [x0, #3536]
  4029f0:	eor	x0, x1, x0
  4029f4:	cbnz	x0, 402a10 <tigetstr@plt+0x12f0>
  4029f8:	mov	x0, x19
  4029fc:	ldp	x19, x20, [sp, #16]
  402a00:	ldp	x21, x22, [sp, #32]
  402a04:	ldp	x23, x24, [sp, #48]
  402a08:	ldp	x29, x30, [sp], #256
  402a0c:	ret
  402a10:	bl	401550 <__stack_chk_fail@plt>
  402a14:	stp	x29, x30, [sp, #-112]!
  402a18:	mov	x29, sp
  402a1c:	stp	x19, x20, [sp, #16]
  402a20:	stp	x21, x22, [sp, #32]
  402a24:	stp	x23, x24, [sp, #48]
  402a28:	stp	x25, x26, [sp, #64]
  402a2c:	stp	x27, x28, [sp, #80]
  402a30:	mov	x25, x0
  402a34:	mov	w21, w1
  402a38:	mov	w20, w2
  402a3c:	str	w3, [sp, #108]
  402a40:	mov	w23, w4
  402a44:	mov	x22, x5
  402a48:	mov	w24, w6
  402a4c:	and	w28, w7, #0xff
  402a50:	mov	w0, w1
  402a54:	bl	401880 <tigetstr@plt+0x160>
  402a58:	cbz	x0, 402a98 <tigetstr@plt+0x1378>
  402a5c:	mov	x19, x0
  402a60:	mov	x2, #0x42                  	// #66
  402a64:	mov	x1, x25
  402a68:	bl	401680 <strncpy@plt>
  402a6c:	strb	wzr, [x19, #65]
  402a70:	str	w23, [x19, #92]
  402a74:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402a78:	ldr	w0, [x0, #696]
  402a7c:	cbnz	w0, 402ab0 <tigetstr@plt+0x1390>
  402a80:	ldr	x0, [x19, #176]
  402a84:	cbz	x0, 402ab0 <tigetstr@plt+0x1390>
  402a88:	add	x25, x0, #0xa8
  402a8c:	ldr	x23, [x0, #168]
  402a90:	cbnz	x23, 402ae8 <tigetstr@plt+0x13c8>
  402a94:	b	402ab0 <tigetstr@plt+0x1390>
  402a98:	ldr	x3, [sp, #112]
  402a9c:	mov	w2, w23
  402aa0:	mov	w1, w21
  402aa4:	mov	x0, x25
  402aa8:	bl	4028d0 <tigetstr@plt+0x11b0>
  402aac:	mov	x19, x0
  402ab0:	cbz	x22, 402b28 <tigetstr@plt+0x1408>
  402ab4:	cbz	w24, 402b20 <tigetstr@plt+0x1400>
  402ab8:	str	wzr, [x19, #80]
  402abc:	cmp	w24, #0x1
  402ac0:	b.le	402b28 <tigetstr@plt+0x1408>
  402ac4:	mov	x0, x22
  402ac8:	sub	w2, w24, #0x2
  402acc:	add	x1, x22, #0x1
  402ad0:	add	x2, x2, x1
  402ad4:	b	402b84 <tigetstr@plt+0x1464>
  402ad8:	ldr	x0, [x25]
  402adc:	add	x25, x0, #0x8
  402ae0:	ldr	x23, [x0, #8]
  402ae4:	cbz	x23, 402ab0 <tigetstr@plt+0x1390>
  402ae8:	ldr	x0, [x23, #8]
  402aec:	cbz	x0, 402ad8 <tigetstr@plt+0x13b8>
  402af0:	ldr	x26, [x23]
  402af4:	ldr	x27, [x0]
  402af8:	mov	x1, x27
  402afc:	mov	x0, x26
  402b00:	bl	4015c0 <strcmp@plt>
  402b04:	cmp	w0, #0x0
  402b08:	b.le	402ad8 <tigetstr@plt+0x13b8>
  402b0c:	str	x27, [x23]
  402b10:	ldr	x0, [x25]
  402b14:	ldr	x0, [x0, #8]
  402b18:	str	x26, [x0]
  402b1c:	b	402ad8 <tigetstr@plt+0x13b8>
  402b20:	mov	w0, #0xffffffff            	// #-1
  402b24:	str	w0, [x19, #80]
  402b28:	cmp	w21, w20
  402b2c:	csel	w20, w20, wzr, ne  // ne = any
  402b30:	ldr	w0, [sp, #108]
  402b34:	str	w0, [x19, #88]
  402b38:	cbz	w28, 402b48 <tigetstr@plt+0x1428>
  402b3c:	ldrb	w0, [x19, #160]
  402b40:	orr	w0, w0, #0x2
  402b44:	strb	w0, [x19, #160]
  402b48:	mov	w0, w20
  402b4c:	bl	401880 <tigetstr@plt+0x160>
  402b50:	mov	x22, x0
  402b54:	cbz	x0, 402c5c <tigetstr@plt+0x153c>
  402b58:	cbnz	w21, 402c7c <tigetstr@plt+0x155c>
  402b5c:	ldp	x19, x20, [sp, #16]
  402b60:	ldp	x21, x22, [sp, #32]
  402b64:	ldp	x23, x24, [sp, #48]
  402b68:	ldp	x25, x26, [sp, #64]
  402b6c:	ldp	x27, x28, [sp, #80]
  402b70:	ldp	x29, x30, [sp], #112
  402b74:	ret
  402b78:	add	x0, x0, #0x1
  402b7c:	cmp	x2, x0
  402b80:	b.eq	402b9c <tigetstr@plt+0x147c>  // b.none
  402b84:	ldrb	w1, [x0]
  402b88:	cbnz	w1, 402b78 <tigetstr@plt+0x1458>
  402b8c:	ldr	w1, [x19, #80]
  402b90:	add	w1, w1, #0x1
  402b94:	str	w1, [x19, #80]
  402b98:	b	402b78 <tigetstr@plt+0x1458>
  402b9c:	ldr	w0, [x19, #80]
  402ba0:	cbz	w0, 402b28 <tigetstr@plt+0x1408>
  402ba4:	sbfiz	x0, x0, #3, #32
  402ba8:	bl	4014b0 <malloc@plt>
  402bac:	mov	x23, x0
  402bb0:	str	x0, [x19, #72]
  402bb4:	cbz	x0, 402c34 <tigetstr@plt+0x1514>
  402bb8:	mov	x0, x22
  402bbc:	bl	4013e0 <strlen@plt>
  402bc0:	add	x0, x0, #0x1
  402bc4:	add	x22, x22, x0
  402bc8:	sub	w24, w24, w0
  402bcc:	sxtw	x24, w24
  402bd0:	mov	x0, x24
  402bd4:	bl	4014b0 <malloc@plt>
  402bd8:	str	x0, [x23]
  402bdc:	cbz	x0, 402c48 <tigetstr@plt+0x1528>
  402be0:	mov	x2, x24
  402be4:	mov	x1, x22
  402be8:	bl	4013d0 <memcpy@plt>
  402bec:	mov	x22, x0
  402bf0:	ldr	w0, [x19, #80]
  402bf4:	cmp	w0, #0x1
  402bf8:	b.le	402b28 <tigetstr@plt+0x1408>
  402bfc:	mov	x24, #0x8                   	// #8
  402c00:	mov	w23, #0x1                   	// #1
  402c04:	mov	x0, x22
  402c08:	bl	4013e0 <strlen@plt>
  402c0c:	add	x0, x0, #0x1
  402c10:	add	x22, x22, x0
  402c14:	ldr	x0, [x19, #72]
  402c18:	str	x22, [x0, x24]
  402c1c:	add	w23, w23, #0x1
  402c20:	add	x24, x24, #0x8
  402c24:	ldr	w0, [x19, #80]
  402c28:	cmp	w23, w0
  402c2c:	b.lt	402c04 <tigetstr@plt+0x14e4>  // b.tstop
  402c30:	b	402b28 <tigetstr@plt+0x1408>
  402c34:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  402c38:	add	x0, x0, #0x2c0
  402c3c:	bl	401410 <perror@plt>
  402c40:	mov	w0, #0x1                   	// #1
  402c44:	bl	4013f0 <exit@plt>
  402c48:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  402c4c:	add	x0, x0, #0x2c0
  402c50:	bl	401410 <perror@plt>
  402c54:	mov	w0, #0x1                   	// #1
  402c58:	bl	4013f0 <exit@plt>
  402c5c:	ldr	x3, [sp, #112]
  402c60:	mov	w2, #0x0                   	// #0
  402c64:	mov	w1, w20
  402c68:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  402c6c:	add	x0, x0, #0x338
  402c70:	bl	4028d0 <tigetstr@plt+0x11b0>
  402c74:	mov	x22, x0
  402c78:	b	402b58 <tigetstr@plt+0x1438>
  402c7c:	mov	x1, x19
  402c80:	mov	x0, x22
  402c84:	bl	4019c4 <tigetstr@plt+0x2a4>
  402c88:	str	x22, [x19, #176]
  402c8c:	b	402b5c <tigetstr@plt+0x143c>
  402c90:	cmp	w0, #0x6
  402c94:	b.hi	402cac <tigetstr@plt+0x158c>  // b.pmore
  402c98:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  402c9c:	add	x1, x1, #0x7c0
  402ca0:	add	x1, x1, #0x10
  402ca4:	ldr	x0, [x1, w0, uxtw #3]
  402ca8:	ret
  402cac:	mov	x0, #0x0                   	// #0
  402cb0:	b	402ca8 <tigetstr@plt+0x1588>
  402cb4:	stp	x29, x30, [sp, #-32]!
  402cb8:	mov	x29, sp
  402cbc:	stp	x19, x20, [sp, #16]
  402cc0:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  402cc4:	ldr	x20, [x19, #624]
  402cc8:	mov	w2, #0x5                   	// #5
  402ccc:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  402cd0:	add	x1, x1, #0x340
  402cd4:	mov	x0, #0x0                   	// #0
  402cd8:	bl	401660 <dcgettext@plt>
  402cdc:	adrp	x2, 404000 <tigetstr@plt+0x28e0>
  402ce0:	add	x2, x2, #0x358
  402ce4:	mov	x1, x0
  402ce8:	mov	x0, x20
  402cec:	bl	4016d0 <fprintf@plt>
  402cf0:	ldr	x20, [x19, #624]
  402cf4:	mov	w2, #0x5                   	// #5
  402cf8:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  402cfc:	add	x1, x1, #0x360
  402d00:	mov	x0, #0x0                   	// #0
  402d04:	bl	401660 <dcgettext@plt>
  402d08:	mov	x1, x0
  402d0c:	mov	x0, x20
  402d10:	bl	4016d0 <fprintf@plt>
  402d14:	ldr	x19, [x19, #624]
  402d18:	mov	w2, #0x5                   	// #5
  402d1c:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  402d20:	add	x1, x1, #0x3a0
  402d24:	mov	x0, #0x0                   	// #0
  402d28:	bl	401660 <dcgettext@plt>
  402d2c:	mov	x1, x0
  402d30:	mov	x0, x19
  402d34:	bl	4016d0 <fprintf@plt>
  402d38:	ldp	x19, x20, [sp, #16]
  402d3c:	ldp	x29, x30, [sp], #32
  402d40:	ret
  402d44:	mov	x12, #0x47f0                	// #18416
  402d48:	sub	sp, sp, x12
  402d4c:	stp	x29, x30, [sp, #16]
  402d50:	add	x29, sp, #0x10
  402d54:	stp	x19, x20, [sp, #32]
  402d58:	stp	x21, x22, [sp, #48]
  402d5c:	stp	x23, x24, [sp, #64]
  402d60:	stp	x25, x26, [sp, #80]
  402d64:	mov	w19, w0
  402d68:	mov	x20, x1
  402d6c:	adrp	x0, 415000 <tigetstr@plt+0x138e0>
  402d70:	ldr	x1, [x0, #3536]
  402d74:	str	x1, [sp, #18408]
  402d78:	mov	x1, #0x0                   	// #0
  402d7c:	str	xzr, [sp, #224]
  402d80:	mov	x2, #0x260                 	// #608
  402d84:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  402d88:	add	x1, x1, #0x7c0
  402d8c:	add	x1, x1, #0x48
  402d90:	add	x0, sp, #0x178
  402d94:	bl	4013d0 <memcpy@plt>
  402d98:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  402d9c:	add	x0, x0, #0x488
  402da0:	bl	4016a0 <getenv@plt>
  402da4:	cbz	x0, 402db0 <tigetstr@plt+0x1690>
  402da8:	ldrb	w1, [x0]
  402dac:	cbnz	w1, 402e6c <tigetstr@plt+0x174c>
  402db0:	add	x2, sp, #0xf0
  402db4:	mov	x1, #0x5413                	// #21523
  402db8:	mov	w0, #0x1                   	// #1
  402dbc:	bl	4016f0 <ioctl@plt>
  402dc0:	mov	w1, #0x84                  	// #132
  402dc4:	tbnz	w0, #31, 402dd8 <tigetstr@plt+0x16b8>
  402dc8:	ldrh	w1, [sp, #242]
  402dcc:	cmp	w1, #0x0
  402dd0:	mov	w0, #0x84                  	// #132
  402dd4:	csel	w1, w1, w0, ne  // ne = any
  402dd8:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402ddc:	str	w1, [x0, #456]
  402de0:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  402de4:	add	x1, x1, #0x510
  402de8:	mov	w0, #0x6                   	// #6
  402dec:	bl	401700 <setlocale@plt>
  402df0:	adrp	x21, 404000 <tigetstr@plt+0x28e0>
  402df4:	add	x21, x21, #0x4a8
  402df8:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  402dfc:	add	x1, x1, #0x490
  402e00:	mov	x0, x21
  402e04:	bl	4014d0 <bindtextdomain@plt>
  402e08:	mov	x0, x21
  402e0c:	bl	4015a0 <textdomain@plt>
  402e10:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  402e14:	add	x1, x1, #0x4b0
  402e18:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402e1c:	ldr	x0, [x0, #664]
  402e20:	bl	4015c0 <strcmp@plt>
  402e24:	cbnz	w0, 402e34 <tigetstr@plt+0x1714>
  402e28:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402e2c:	mov	w1, #0x1                   	// #1
  402e30:	str	w1, [x0, #748]
  402e34:	mov	w0, #0x1                   	// #1
  402e38:	bl	401640 <isatty@plt>
  402e3c:	cbz	w0, 402e9c <tigetstr@plt+0x177c>
  402e40:	mov	w0, #0xe                   	// #14
  402e44:	bl	401490 <nl_langinfo@plt>
  402e48:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  402e4c:	add	x1, x1, #0x4c0
  402e50:	bl	4015c0 <strcmp@plt>
  402e54:	cbnz	w0, 402e9c <tigetstr@plt+0x177c>
  402e58:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402e5c:	add	x0, x0, #0x1c0
  402e60:	add	x1, x0, #0x20
  402e64:	str	x1, [x0, #16]
  402e68:	b	402eb8 <tigetstr@plt+0x1798>
  402e6c:	mov	w2, #0x0                   	// #0
  402e70:	add	x1, sp, #0xe8
  402e74:	bl	4015f0 <strtol@plt>
  402e78:	ldr	x1, [sp, #232]
  402e7c:	ldrb	w1, [x1]
  402e80:	cbnz	w1, 402db0 <tigetstr@plt+0x1690>
  402e84:	sub	x2, x0, #0x1
  402e88:	mov	x1, #0x7ffffffe            	// #2147483646
  402e8c:	cmp	x2, x1
  402e90:	b.cs	402db0 <tigetstr@plt+0x1690>  // b.hs, b.nlast
  402e94:	mov	w1, w0
  402e98:	b	402dd8 <tigetstr@plt+0x16b8>
  402e9c:	mov	w0, #0x1                   	// #1
  402ea0:	bl	401640 <isatty@plt>
  402ea4:	cbnz	w0, 402f18 <tigetstr@plt+0x17f8>
  402ea8:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402eac:	add	x0, x0, #0x1c0
  402eb0:	add	x1, x0, #0x50
  402eb4:	str	x1, [x0, #16]
  402eb8:	mov	w26, #0x7                   	// #7
  402ebc:	mov	w25, #0x0                   	// #0
  402ec0:	adrp	x21, 404000 <tigetstr@plt+0x28e0>
  402ec4:	add	x21, x21, #0x548
  402ec8:	adrp	x22, 416000 <memcpy@GLIBC_2.17>
  402ecc:	add	x22, x22, #0x1c0
  402ed0:	add	x23, x22, #0x20
  402ed4:	mov	x4, #0x0                   	// #0
  402ed8:	add	x3, sp, #0x178
  402edc:	mov	x2, x21
  402ee0:	mov	x1, x20
  402ee4:	mov	w0, w19
  402ee8:	bl	4015b0 <getopt_long@plt>
  402eec:	cmn	w0, #0x1
  402ef0:	b.eq	403278 <tigetstr@plt+0x1b58>  // b.none
  402ef4:	sub	w0, w0, #0x41
  402ef8:	cmp	w0, #0x34
  402efc:	b.hi	403270 <tigetstr@plt+0x1b50>  // b.pmore
  402f00:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  402f04:	add	x1, x1, #0x750
  402f08:	ldrh	w0, [x1, w0, uxtw #1]
  402f0c:	adr	x1, 402f18 <tigetstr@plt+0x17f8>
  402f10:	add	x0, x1, w0, sxth #2
  402f14:	br	x0
  402f18:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  402f1c:	add	x0, x0, #0x4c8
  402f20:	bl	4016a0 <getenv@plt>
  402f24:	cbz	x0, 402ea8 <tigetstr@plt+0x1788>
  402f28:	ldrb	w0, [x0]
  402f2c:	cbz	w0, 402ea8 <tigetstr@plt+0x1788>
  402f30:	mov	x2, #0x0                   	// #0
  402f34:	mov	w1, #0x1                   	// #1
  402f38:	mov	x0, #0x0                   	// #0
  402f3c:	bl	401400 <setupterm@plt>
  402f40:	cbnz	w0, 402ea8 <tigetstr@plt+0x1788>
  402f44:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  402f48:	add	x0, x0, #0x4d0
  402f4c:	bl	401720 <tigetstr@plt>
  402f50:	cbz	x0, 402ea8 <tigetstr@plt+0x1788>
  402f54:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  402f58:	add	x0, x0, #0x4d0
  402f5c:	bl	401720 <tigetstr@plt>
  402f60:	cmn	x0, #0x1
  402f64:	b.eq	402ea8 <tigetstr@plt+0x1788>  // b.none
  402f68:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402f6c:	add	x0, x0, #0x1c0
  402f70:	add	x1, x0, #0x50
  402f74:	str	x1, [x0, #16]
  402f78:	b	402eb8 <tigetstr@plt+0x1798>
  402f7c:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402f80:	mov	w1, #0x1                   	// #1
  402f84:	str	w1, [x0, #728]
  402f88:	b	402ed4 <tigetstr@plt+0x17b4>
  402f8c:	add	x0, x22, #0x50
  402f90:	str	x0, [x22, #16]
  402f94:	b	402ed4 <tigetstr@plt+0x17b4>
  402f98:	str	wzr, [x22, #24]
  402f9c:	b	402ed4 <tigetstr@plt+0x17b4>
  402fa0:	add	x0, x22, #0x80
  402fa4:	str	x0, [x22, #16]
  402fa8:	b	402ed4 <tigetstr@plt+0x17b4>
  402fac:	cbnz	w25, 402fec <tigetstr@plt+0x18cc>
  402fb0:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  402fb4:	add	x0, x0, #0x4c8
  402fb8:	bl	4016a0 <getenv@plt>
  402fbc:	cbz	x0, 402ed4 <tigetstr@plt+0x17b4>
  402fc0:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  402fc4:	add	x0, x0, #0x4c8
  402fc8:	bl	4016a0 <getenv@plt>
  402fcc:	mov	x1, x0
  402fd0:	add	x0, sp, #0x3d8
  402fd4:	bl	401500 <tgetent@plt>
  402fd8:	cmp	w0, #0x0
  402fdc:	b.le	402ed4 <tigetstr@plt+0x17b4>
  402fe0:	bl	401480 <getpid@plt>
  402fe4:	mov	w25, w0
  402fe8:	b	402ed4 <tigetstr@plt+0x17b4>
  402fec:	stp	x27, x28, [sp, #96]
  402ff0:	bl	401964 <tigetstr@plt+0x244>
  402ff4:	cbnz	w25, 40304c <tigetstr@plt+0x192c>
  402ff8:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  402ffc:	add	x0, x0, #0x4c8
  403000:	bl	4016a0 <getenv@plt>
  403004:	cbz	x0, 403054 <tigetstr@plt+0x1934>
  403008:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  40300c:	add	x0, x0, #0x4c8
  403010:	bl	4016a0 <getenv@plt>
  403014:	mov	x1, x0
  403018:	add	x0, sp, #0x3d8
  40301c:	bl	401500 <tgetent@plt>
  403020:	cmp	w0, #0x0
  403024:	b.le	403084 <tigetstr@plt+0x1964>
  403028:	mov	w2, #0xa                   	// #10
  40302c:	mov	x1, #0x0                   	// #0
  403030:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  403034:	ldr	x0, [x0, #632]
  403038:	bl	4015f0 <strtol@plt>
  40303c:	mov	w25, w0
  403040:	cbnz	w0, 402ed4 <tigetstr@plt+0x17b4>
  403044:	stp	x27, x28, [sp, #96]
  403048:	bl	401964 <tigetstr@plt+0x244>
  40304c:	stp	x27, x28, [sp, #96]
  403050:	bl	401964 <tigetstr@plt+0x244>
  403054:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  403058:	ldr	x19, [x0, #624]
  40305c:	mov	w2, #0x5                   	// #5
  403060:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  403064:	add	x1, x1, #0x4d8
  403068:	mov	x0, #0x0                   	// #0
  40306c:	bl	401660 <dcgettext@plt>
  403070:	mov	x1, x0
  403074:	mov	x0, x19
  403078:	bl	4016d0 <fprintf@plt>
  40307c:	mov	w23, #0x1                   	// #1
  403080:	b	403238 <tigetstr@plt+0x1b18>
  403084:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  403088:	ldr	x19, [x0, #624]
  40308c:	mov	w2, #0x5                   	// #5
  403090:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  403094:	add	x1, x1, #0x4f0
  403098:	mov	x0, #0x0                   	// #0
  40309c:	bl	401660 <dcgettext@plt>
  4030a0:	mov	x1, x0
  4030a4:	mov	x0, x19
  4030a8:	bl	4016d0 <fprintf@plt>
  4030ac:	mov	w23, #0x1                   	// #1
  4030b0:	b	403238 <tigetstr@plt+0x1b18>
  4030b4:	str	wzr, [x22, #4]
  4030b8:	b	402ed4 <tigetstr@plt+0x17b4>
  4030bc:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4030c0:	mov	w1, #0x1                   	// #1
  4030c4:	str	w1, [x0, #696]
  4030c8:	b	402ed4 <tigetstr@plt+0x17b4>
  4030cc:	stp	x27, x28, [sp, #96]
  4030d0:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4030d4:	ldr	x27, [x0, #632]
  4030d8:	mov	x24, #0x0                   	// #0
  4030dc:	adrp	x26, 404000 <tigetstr@plt+0x28e0>
  4030e0:	add	x26, x26, #0x7c0
  4030e4:	add	x26, x26, #0x10
  4030e8:	mov	x1, x27
  4030ec:	ldr	x0, [x26, x24, lsl #3]
  4030f0:	bl	4015c0 <strcmp@plt>
  4030f4:	cbz	w0, 403108 <tigetstr@plt+0x19e8>
  4030f8:	add	x24, x24, #0x1
  4030fc:	cmp	x24, #0x7
  403100:	b.ne	4030e8 <tigetstr@plt+0x19c8>  // b.any
  403104:	bl	401964 <tigetstr@plt+0x244>
  403108:	mov	w26, w24
  40310c:	cmp	w24, #0x7
  403110:	b.eq	403104 <tigetstr@plt+0x19e4>  // b.none
  403114:	bl	401480 <getpid@plt>
  403118:	mov	w3, w0
  40311c:	cmp	w24, #0x6
  403120:	b.hi	40316c <tigetstr@plt+0x1a4c>  // b.pmore
  403124:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  403128:	add	x1, x1, #0x7c0
  40312c:	add	x1, x1, #0x10
  403130:	ldr	x4, [x1, w26, uxtw #3]
  403134:	adrp	x2, 404000 <tigetstr@plt+0x28e0>
  403138:	add	x2, x2, #0x328
  40313c:	mov	x1, #0x32                  	// #50
  403140:	add	x0, sp, #0x2, lsl #12
  403144:	add	x0, x0, #0x7e0
  403148:	bl	401460 <snprintf@plt>
  40314c:	add	x2, sp, #0xf8
  403150:	add	x1, sp, #0x2, lsl #12
  403154:	add	x1, x1, #0x7e0
  403158:	mov	w0, #0x0                   	// #0
  40315c:	bl	4016c0 <__xstat@plt>
  403160:	cbnz	w0, 403174 <tigetstr@plt+0x1a54>
  403164:	ldp	x27, x28, [sp, #96]
  403168:	b	402ed4 <tigetstr@plt+0x17b4>
  40316c:	mov	x4, #0x0                   	// #0
  403170:	b	403134 <tigetstr@plt+0x1a14>
  403174:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  403178:	ldr	x19, [x0, #624]
  40317c:	mov	w2, #0x5                   	// #5
  403180:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  403184:	add	x1, x1, #0x518
  403188:	mov	x0, #0x0                   	// #0
  40318c:	bl	401660 <dcgettext@plt>
  403190:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  403194:	ldr	x2, [x1, #632]
  403198:	mov	x1, x0
  40319c:	mov	x0, x19
  4031a0:	bl	4016d0 <fprintf@plt>
  4031a4:	mov	w23, #0x1                   	// #1
  4031a8:	ldp	x27, x28, [sp, #96]
  4031ac:	b	403238 <tigetstr@plt+0x1b18>
  4031b0:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4031b4:	mov	w1, #0x1                   	// #1
  4031b8:	str	w1, [x0, #740]
  4031bc:	str	wzr, [x22, #24]
  4031c0:	b	402ed4 <tigetstr@plt+0x17b4>
  4031c4:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4031c8:	mov	w1, #0x1                   	// #1
  4031cc:	str	w1, [x0, #732]
  4031d0:	str	wzr, [x22, #24]
  4031d4:	b	402ed4 <tigetstr@plt+0x17b4>
  4031d8:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4031dc:	mov	w1, #0x1                   	// #1
  4031e0:	str	w1, [x0, #752]
  4031e4:	b	402ed4 <tigetstr@plt+0x17b4>
  4031e8:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4031ec:	mov	w1, #0x1                   	// #1
  4031f0:	str	w1, [x0, #692]
  4031f4:	b	402ed4 <tigetstr@plt+0x17b4>
  4031f8:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4031fc:	mov	w1, #0x1                   	// #1
  403200:	str	w1, [x0, #756]
  403204:	b	402ed4 <tigetstr@plt+0x17b4>
  403208:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  40320c:	mov	w1, #0x1                   	// #1
  403210:	str	w1, [x0, #760]
  403214:	b	402ed4 <tigetstr@plt+0x17b4>
  403218:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  40321c:	mov	w1, #0x1                   	// #1
  403220:	str	w1, [x0, #688]
  403224:	b	402ed4 <tigetstr@plt+0x17b4>
  403228:	str	x23, [x22, #16]
  40322c:	b	402ed4 <tigetstr@plt+0x17b4>
  403230:	bl	402cb4 <tigetstr@plt+0x1594>
  403234:	mov	w23, #0x0                   	// #0
  403238:	adrp	x0, 415000 <tigetstr@plt+0x138e0>
  40323c:	ldr	x1, [sp, #18408]
  403240:	ldr	x0, [x0, #3536]
  403244:	eor	x0, x1, x0
  403248:	cbnz	x0, 403bec <tigetstr@plt+0x24cc>
  40324c:	mov	w0, w23
  403250:	ldp	x19, x20, [sp, #32]
  403254:	ldp	x21, x22, [sp, #48]
  403258:	ldp	x23, x24, [sp, #64]
  40325c:	ldp	x25, x26, [sp, #80]
  403260:	ldp	x29, x30, [sp, #16]
  403264:	mov	x12, #0x47f0                	// #18416
  403268:	add	sp, sp, x12
  40326c:	ret
  403270:	stp	x27, x28, [sp, #96]
  403274:	bl	401964 <tigetstr@plt+0x244>
  403278:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  40327c:	ldr	w21, [x0, #640]
  403280:	sub	w0, w19, #0x1
  403284:	cmp	w0, w21
  403288:	b.eq	4032fc <tigetstr@plt+0x1bdc>  // b.none
  40328c:	stp	x27, x28, [sp, #96]
  403290:	mov	w0, #0x1                   	// #1
  403294:	str	w0, [sp, #124]
  403298:	str	xzr, [sp, #112]
  40329c:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4032a0:	ldr	w0, [x0, #640]
  4032a4:	cmp	w0, w19
  4032a8:	b.ne	4033bc <tigetstr@plt+0x1c9c>  // b.any
  4032ac:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4032b0:	ldr	w0, [x0, #452]
  4032b4:	cbz	w0, 4033c0 <tigetstr@plt+0x1ca0>
  4032b8:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4032bc:	ldr	w0, [x0, #456]
  4032c0:	add	w0, w0, #0x1
  4032c4:	sxtw	x0, w0
  4032c8:	str	x0, [sp, #128]
  4032cc:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4032d0:	ldr	w0, [x0, #728]
  4032d4:	cbz	w0, 4033cc <tigetstr@plt+0x1cac>
  4032d8:	ldr	x0, [sp, #128]
  4032dc:	bl	4014b0 <malloc@plt>
  4032e0:	str	x0, [sp, #136]
  4032e4:	cbnz	x0, 4033d0 <tigetstr@plt+0x1cb0>
  4032e8:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  4032ec:	add	x0, x0, #0x2c0
  4032f0:	bl	401410 <perror@plt>
  4032f4:	mov	w0, #0x1                   	// #1
  4032f8:	bl	4013f0 <exit@plt>
  4032fc:	bl	4015e0 <__ctype_b_loc@plt>
  403300:	sbfiz	x3, x21, #3, #32
  403304:	ldr	x1, [x20, x3]
  403308:	ldrb	w1, [x1]
  40330c:	ldr	x0, [x0]
  403310:	ldrh	w0, [x0, x1, lsl #1]
  403314:	tbz	w0, #11, 403350 <tigetstr@plt+0x1c30>
  403318:	stp	x27, x28, [sp, #96]
  40331c:	add	w21, w21, #0x1
  403320:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  403324:	str	w21, [x0, #640]
  403328:	mov	w2, #0xa                   	// #10
  40332c:	add	x1, sp, #0xe8
  403330:	ldr	x0, [x20, x3]
  403334:	bl	4015f0 <strtol@plt>
  403338:	str	w0, [sp, #124]
  40333c:	ldr	x0, [sp, #232]
  403340:	ldrb	w0, [x0]
  403344:	str	xzr, [sp, #112]
  403348:	cbz	w0, 40329c <tigetstr@plt+0x1b7c>
  40334c:	bl	401964 <tigetstr@plt+0x244>
  403350:	add	w21, w21, #0x1
  403354:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  403358:	str	w21, [x0, #640]
  40335c:	ldr	x0, [x20, x3]
  403360:	bl	4014f0 <getpwnam@plt>
  403364:	str	x0, [sp, #112]
  403368:	mov	w1, #0x1                   	// #1
  40336c:	str	w1, [sp, #124]
  403370:	cbz	x0, 40337c <tigetstr@plt+0x1c5c>
  403374:	stp	x27, x28, [sp, #96]
  403378:	b	40329c <tigetstr@plt+0x1b7c>
  40337c:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  403380:	ldr	x19, [x0, #624]
  403384:	mov	w2, #0x5                   	// #5
  403388:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  40338c:	add	x1, x1, #0x560
  403390:	mov	x0, #0x0                   	// #0
  403394:	bl	401660 <dcgettext@plt>
  403398:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  40339c:	ldrsw	x2, [x1, #640]
  4033a0:	add	x20, x20, x2, lsl #3
  4033a4:	ldur	x2, [x20, #-8]
  4033a8:	mov	x1, x0
  4033ac:	mov	x0, x19
  4033b0:	bl	4016d0 <fprintf@plt>
  4033b4:	mov	w23, #0x1                   	// #1
  4033b8:	b	403238 <tigetstr@plt+0x1b18>
  4033bc:	bl	401964 <tigetstr@plt+0x244>
  4033c0:	mov	x0, #0x2001                	// #8193
  4033c4:	str	x0, [sp, #128]
  4033c8:	b	4032cc <tigetstr@plt+0x1bac>
  4033cc:	str	xzr, [sp, #136]
  4033d0:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  4033d4:	add	x0, x0, #0x578
  4033d8:	bl	401450 <opendir@plt>
  4033dc:	mov	x22, x0
  4033e0:	mov	w23, #0x1                   	// #1
  4033e4:	cbz	x0, 4033f4 <tigetstr@plt+0x1cd4>
  4033e8:	adrp	x28, 416000 <memcpy@GLIBC_2.17>
  4033ec:	add	x28, x28, #0x2a8
  4033f0:	b	40373c <tigetstr@plt+0x201c>
  4033f4:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  4033f8:	add	x0, x0, #0x578
  4033fc:	bl	401410 <perror@plt>
  403400:	mov	w0, #0x1                   	// #1
  403404:	bl	4013f0 <exit@plt>
  403408:	mov	w0, #0x2                   	// #2
  40340c:	bl	4013f0 <exit@plt>
  403410:	mov	x0, x20
  403414:	bl	401410 <perror@plt>
  403418:	mov	w0, #0x1                   	// #1
  40341c:	bl	4013f0 <exit@plt>
  403420:	mov	x0, x20
  403424:	bl	4013e0 <strlen@plt>
  403428:	add	x0, x0, #0xa
  40342c:	bl	4014b0 <malloc@plt>
  403430:	str	x0, [sp, #168]
  403434:	cbz	x0, 40346c <tigetstr@plt+0x1d4c>
  403438:	mov	x2, x20
  40343c:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  403440:	add	x1, x1, #0x5b0
  403444:	ldr	x24, [sp, #168]
  403448:	mov	x0, x24
  40344c:	bl	401430 <sprintf@plt>
  403450:	mov	x0, x24
  403454:	bl	401450 <opendir@plt>
  403458:	mov	x24, x0
  40345c:	cbnz	x0, 403474 <tigetstr@plt+0x1d54>
  403460:	ldr	x0, [sp, #168]
  403464:	bl	401610 <free@plt>
  403468:	b	40386c <tigetstr@plt+0x214c>
  40346c:	mov	w0, #0x2                   	// #2
  403470:	bl	4013f0 <exit@plt>
  403474:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  403478:	add	x0, x0, #0x578
  40347c:	str	x0, [sp, #192]
  403480:	b	403518 <tigetstr@plt+0x1df8>
  403484:	mov	w0, #0x2                   	// #2
  403488:	bl	4013f0 <exit@plt>
  40348c:	ldr	x3, [sp, #144]
  403490:	mov	w2, #0x40                  	// #64
  403494:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  403498:	add	x1, x1, #0x5b8
  40349c:	ldr	x0, [sp, #160]
  4034a0:	bl	401430 <sprintf@plt>
  4034a4:	b	4034d8 <tigetstr@plt+0x1db8>
  4034a8:	mov	w0, #0x2                   	// #2
  4034ac:	bl	4013f0 <exit@plt>
  4034b0:	ldr	x0, [sp, #184]
  4034b4:	bl	401470 <fclose@plt>
  4034b8:	ldr	x0, [sp, #176]
  4034bc:	bl	401610 <free@plt>
  4034c0:	ldr	x3, [sp, #144]
  4034c4:	mov	w2, #0x40                  	// #64
  4034c8:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  4034cc:	add	x1, x1, #0x5b8
  4034d0:	ldr	x0, [sp, #160]
  4034d4:	bl	401430 <sprintf@plt>
  4034d8:	ldr	w0, [x28, #48]
  4034dc:	cbz	w0, 403654 <tigetstr@plt+0x1f34>
  4034e0:	ldr	x0, [sp, #160]
  4034e4:	bl	4013e0 <strlen@plt>
  4034e8:	str	xzr, [sp]
  4034ec:	mov	w7, #0x1                   	// #1
  4034f0:	add	w6, w0, #0x1
  4034f4:	ldr	x0, [sp, #160]
  4034f8:	mov	x5, x0
  4034fc:	ldr	w4, [sp, #272]
  403500:	ldr	w3, [sp, #220]
  403504:	mov	w2, w27
  403508:	ldr	w1, [sp, #152]
  40350c:	bl	402a14 <tigetstr@plt+0x12f4>
  403510:	ldr	x0, [sp, #160]
  403514:	bl	401610 <free@plt>
  403518:	mov	x0, x24
  40351c:	bl	401510 <readdir@plt>
  403520:	cbz	x0, 403680 <tigetstr@plt+0x1f60>
  403524:	mov	w2, #0xa                   	// #10
  403528:	mov	x1, #0x0                   	// #0
  40352c:	add	x0, x0, #0x13
  403530:	bl	4015f0 <strtol@plt>
  403534:	str	w0, [sp, #152]
  403538:	cmp	w0, #0x0
  40353c:	ccmp	w27, w0, #0x4, ne  // ne = any
  403540:	b.eq	403518 <tigetstr@plt+0x1df8>  // b.none
  403544:	mov	x0, #0x43                  	// #67
  403548:	bl	4014b0 <malloc@plt>
  40354c:	str	x0, [sp, #160]
  403550:	cbz	x0, 403484 <tigetstr@plt+0x1d64>
  403554:	ldr	w0, [x28, #76]
  403558:	cbz	w0, 40348c <tigetstr@plt+0x1d6c>
  40355c:	ldr	w5, [sp, #152]
  403560:	mov	w4, w27
  403564:	ldr	x3, [sp, #192]
  403568:	adrp	x2, 404000 <tigetstr@plt+0x28e0>
  40356c:	add	x2, x2, #0x5c0
  403570:	mov	x1, #0x0                   	// #0
  403574:	mov	x0, #0x0                   	// #0
  403578:	bl	401460 <snprintf@plt>
  40357c:	sxtw	x0, w0
  403580:	add	x0, x0, #0x1
  403584:	str	x0, [sp, #184]
  403588:	bl	4014b0 <malloc@plt>
  40358c:	str	x0, [sp, #176]
  403590:	cbz	x0, 4034a8 <tigetstr@plt+0x1d88>
  403594:	ldr	w5, [sp, #152]
  403598:	mov	w4, w27
  40359c:	ldr	x3, [sp, #192]
  4035a0:	adrp	x2, 404000 <tigetstr@plt+0x28e0>
  4035a4:	add	x2, x2, #0x5c0
  4035a8:	ldr	x1, [sp, #184]
  4035ac:	ldr	x0, [sp, #176]
  4035b0:	bl	401460 <snprintf@plt>
  4035b4:	ldr	x1, [sp, #184]
  4035b8:	cmp	x1, w0, sxtw
  4035bc:	b.hi	4035cc <tigetstr@plt+0x1eac>  // b.pmore
  4035c0:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  4035c4:	add	x0, x0, #0x5d8
  4035c8:	bl	401410 <perror@plt>
  4035cc:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  4035d0:	add	x1, x1, #0x590
  4035d4:	ldr	x0, [sp, #176]
  4035d8:	bl	4014a0 <fopen@plt>
  4035dc:	str	x0, [sp, #184]
  4035e0:	cbz	x0, 4034b8 <tigetstr@plt+0x1d98>
  4035e4:	mov	x2, x0
  4035e8:	mov	w1, #0x2000                	// #8192
  4035ec:	add	x0, sp, #0x2, lsl #12
  4035f0:	add	x0, x0, #0x7e0
  4035f4:	bl	4016e0 <fgets@plt>
  4035f8:	cbz	x0, 4034b0 <tigetstr@plt+0x1d90>
  4035fc:	mov	w1, #0x28                  	// #40
  403600:	add	x0, sp, #0x2, lsl #12
  403604:	add	x0, x0, #0x7e0
  403608:	bl	401620 <strchr@plt>
  40360c:	str	x0, [sp, #200]
  403610:	cbz	x0, 4034b0 <tigetstr@plt+0x1d90>
  403614:	mov	w1, #0x29                  	// #41
  403618:	bl	401570 <strrchr@plt>
  40361c:	cbz	x0, 4034b0 <tigetstr@plt+0x1d90>
  403620:	strb	wzr, [x0]
  403624:	ldr	x0, [sp, #200]
  403628:	add	x3, x0, #0x1
  40362c:	mov	w2, #0x40                  	// #64
  403630:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  403634:	add	x1, x1, #0x5b8
  403638:	ldr	x0, [sp, #160]
  40363c:	bl	401430 <sprintf@plt>
  403640:	ldr	x0, [sp, #184]
  403644:	bl	401470 <fclose@plt>
  403648:	ldr	x0, [sp, #176]
  40364c:	bl	401610 <free@plt>
  403650:	b	4034d8 <tigetstr@plt+0x1db8>
  403654:	str	xzr, [sp]
  403658:	mov	w7, #0x1                   	// #1
  40365c:	mov	w6, #0x0                   	// #0
  403660:	mov	x5, #0x0                   	// #0
  403664:	ldr	w4, [sp, #272]
  403668:	ldr	w3, [sp, #220]
  40366c:	mov	w2, w27
  403670:	ldr	w1, [sp, #152]
  403674:	ldr	x0, [sp, #160]
  403678:	bl	402a14 <tigetstr@plt+0x12f4>
  40367c:	b	403510 <tigetstr@plt+0x1df0>
  403680:	mov	x0, x24
  403684:	bl	401540 <closedir@plt>
  403688:	b	403460 <tigetstr@plt+0x1d40>
  40368c:	mov	w3, w19
  403690:	adrp	x2, 404000 <tigetstr@plt+0x28e0>
  403694:	add	x2, x2, #0x578
  403698:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  40369c:	add	x1, x1, #0x5f8
  4036a0:	mov	x0, x20
  4036a4:	bl	401430 <sprintf@plt>
  4036a8:	mov	w1, #0x0                   	// #0
  4036ac:	mov	x0, x20
  4036b0:	bl	4014c0 <open@plt>
  4036b4:	mov	w24, w0
  4036b8:	tbnz	w0, #31, 4038a0 <tigetstr@plt+0x2180>
  4036bc:	ldr	x2, [sp, #128]
  4036c0:	ldr	x1, [sp, #136]
  4036c4:	bl	401630 <read@plt>
  4036c8:	str	x0, [sp, #152]
  4036cc:	mov	w27, w0
  4036d0:	tbnz	w0, #31, 4038b4 <tigetstr@plt+0x2194>
  4036d4:	mov	w0, w24
  4036d8:	bl	401560 <close@plt>
  4036dc:	ldr	x0, [sp, #152]
  4036e0:	ldr	w2, [sp, #128]
  4036e4:	cmp	w0, w2
  4036e8:	b.lt	4036f0 <tigetstr@plt+0x1fd0>  // b.tstop
  4036ec:	sub	w27, w0, #0x1
  4036f0:	cbz	w27, 403700 <tigetstr@plt+0x1fe0>
  4036f4:	ldr	x0, [sp, #136]
  4036f8:	strb	wzr, [x0, w27, sxtw]
  4036fc:	add	w27, w27, #0x1
  403700:	str	xzr, [sp]
  403704:	mov	w7, #0x0                   	// #0
  403708:	mov	w6, w27
  40370c:	ldr	x5, [sp, #136]
  403710:	ldr	w4, [sp, #272]
  403714:	ldr	w3, [sp, #220]
  403718:	ldr	w2, [sp, #216]
  40371c:	mov	w1, w19
  403720:	ldr	x0, [sp, #144]
  403724:	bl	402a14 <tigetstr@plt+0x12f4>
  403728:	mov	x0, x21
  40372c:	bl	401470 <fclose@plt>
  403730:	mov	w23, #0x0                   	// #0
  403734:	mov	x0, x20
  403738:	bl	401610 <free@plt>
  40373c:	mov	x0, x22
  403740:	bl	401510 <readdir@plt>
  403744:	cbz	x0, 4038d0 <tigetstr@plt+0x21b0>
  403748:	add	x20, x0, #0x13
  40374c:	mov	w2, #0xa                   	// #10
  403750:	add	x1, sp, #0xf0
  403754:	mov	x0, x20
  403758:	bl	4015f0 <strtol@plt>
  40375c:	mov	x19, x0
  403760:	ldr	x0, [sp, #240]
  403764:	cmp	x20, x0
  403768:	b.eq	40373c <tigetstr@plt+0x201c>  // b.none
  40376c:	ldrb	w0, [x0]
  403770:	cbnz	w0, 40373c <tigetstr@plt+0x201c>
  403774:	mov	x0, x20
  403778:	bl	4013e0 <strlen@plt>
  40377c:	add	x0, x0, #0xf
  403780:	bl	4014b0 <malloc@plt>
  403784:	mov	x20, x0
  403788:	cbz	x0, 403408 <tigetstr@plt+0x1ce8>
  40378c:	mov	w27, w19
  403790:	mov	w3, w19
  403794:	adrp	x2, 404000 <tigetstr@plt+0x28e0>
  403798:	add	x2, x2, #0x578
  40379c:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  4037a0:	add	x1, x1, #0x580
  4037a4:	bl	401430 <sprintf@plt>
  4037a8:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  4037ac:	add	x1, x1, #0x590
  4037b0:	mov	x0, x20
  4037b4:	bl	4014a0 <fopen@plt>
  4037b8:	mov	x21, x0
  4037bc:	cbz	x0, 403734 <tigetstr@plt+0x2014>
  4037c0:	mov	w3, w19
  4037c4:	adrp	x2, 404000 <tigetstr@plt+0x28e0>
  4037c8:	add	x2, x2, #0x578
  4037cc:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  4037d0:	add	x1, x1, #0x598
  4037d4:	mov	x0, x20
  4037d8:	bl	401430 <sprintf@plt>
  4037dc:	add	x2, sp, #0xf8
  4037e0:	mov	x1, x20
  4037e4:	mov	w0, #0x0                   	// #0
  4037e8:	bl	4016c0 <__xstat@plt>
  4037ec:	tbnz	w0, #31, 403410 <tigetstr@plt+0x1cf0>
  4037f0:	mov	x3, x21
  4037f4:	mov	x2, #0x2000                	// #8192
  4037f8:	mov	x1, #0x1                   	// #1
  4037fc:	add	x0, sp, #0x7d8
  403800:	bl	401600 <fread@plt>
  403804:	mov	x24, x0
  403808:	mov	x0, x21
  40380c:	bl	401710 <ferror@plt>
  403810:	mov	w23, w0
  403814:	cbnz	w0, 403728 <tigetstr@plt+0x2008>
  403818:	add	x0, sp, #0x7d8
  40381c:	strb	wzr, [x0, w24, sxtw]
  403820:	mov	w1, #0x28                  	// #40
  403824:	bl	401620 <strchr@plt>
  403828:	mov	x24, x0
  40382c:	cbz	x0, 403728 <tigetstr@plt+0x2008>
  403830:	mov	w1, #0x29                  	// #41
  403834:	bl	401570 <strrchr@plt>
  403838:	cbz	x0, 403728 <tigetstr@plt+0x2008>
  40383c:	strb	wzr, [x0], #2
  403840:	add	x3, sp, #0xdc
  403844:	add	x2, sp, #0xd8
  403848:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  40384c:	add	x1, x1, #0x5a0
  403850:	bl	401670 <__isoc99_sscanf@plt>
  403854:	cmp	w0, #0x2
  403858:	b.ne	403728 <tigetstr@plt+0x2008>  // b.any
  40385c:	add	x0, x24, #0x1
  403860:	str	x0, [sp, #144]
  403864:	ldr	w0, [x28, #80]
  403868:	cbz	w0, 403420 <tigetstr@plt+0x1d00>
  40386c:	ldr	w0, [x28, #48]
  403870:	cbnz	w0, 40368c <tigetstr@plt+0x1f6c>
  403874:	str	xzr, [sp]
  403878:	mov	w7, #0x0                   	// #0
  40387c:	mov	w6, #0x0                   	// #0
  403880:	mov	x5, #0x0                   	// #0
  403884:	ldr	w4, [sp, #272]
  403888:	ldr	w3, [sp, #220]
  40388c:	ldr	w2, [sp, #216]
  403890:	mov	w1, w19
  403894:	ldr	x0, [sp, #144]
  403898:	bl	402a14 <tigetstr@plt+0x12f4>
  40389c:	b	403728 <tigetstr@plt+0x2008>
  4038a0:	mov	x0, x21
  4038a4:	bl	401470 <fclose@plt>
  4038a8:	mov	x0, x20
  4038ac:	bl	401610 <free@plt>
  4038b0:	b	40373c <tigetstr@plt+0x201c>
  4038b4:	mov	w0, w24
  4038b8:	bl	401560 <close@plt>
  4038bc:	mov	x0, x21
  4038c0:	bl	401470 <fclose@plt>
  4038c4:	mov	x0, x20
  4038c8:	bl	401610 <free@plt>
  4038cc:	b	40373c <tigetstr@plt+0x201c>
  4038d0:	mov	x0, x22
  4038d4:	bl	401540 <closedir@plt>
  4038d8:	mov	w0, #0x1                   	// #1
  4038dc:	bl	401880 <tigetstr@plt+0x160>
  4038e0:	mov	x20, x0
  4038e4:	cbz	x0, 403994 <tigetstr@plt+0x2274>
  4038e8:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4038ec:	ldr	x19, [x0, #680]
  4038f0:	cbnz	x19, 4039bc <tigetstr@plt+0x229c>
  4038f4:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4038f8:	ldr	w0, [x0, #728]
  4038fc:	cbnz	w0, 4039e4 <tigetstr@plt+0x22c4>
  403900:	cbnz	w23, 4039f0 <tigetstr@plt+0x22d0>
  403904:	mov	w0, w25
  403908:	bl	401880 <tigetstr@plt+0x160>
  40390c:	cbz	x0, 403924 <tigetstr@plt+0x2204>
  403910:	ldrb	w1, [x0, #160]
  403914:	orr	w1, w1, #0x1
  403918:	strb	w1, [x0, #160]
  40391c:	ldr	x0, [x0, #176]
  403920:	cbnz	x0, 403910 <tigetstr@plt+0x21f0>
  403924:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  403928:	ldr	w0, [x0, #752]
  40392c:	cbnz	w0, 403a28 <tigetstr@plt+0x2308>
  403930:	cmp	w26, #0x7
  403934:	b.ne	403a40 <tigetstr@plt+0x2320>  // b.any
  403938:	ldr	x0, [sp, #112]
  40393c:	cbz	x0, 403b50 <tigetstr@plt+0x2430>
  403940:	mov	w0, #0x1                   	// #1
  403944:	bl	401880 <tigetstr@plt+0x160>
  403948:	ldr	x1, [sp, #112]
  40394c:	ldr	w1, [x1, #16]
  403950:	bl	402830 <tigetstr@plt+0x1110>
  403954:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  403958:	ldr	w0, [x0, #744]
  40395c:	cbnz	w0, 403ac4 <tigetstr@plt+0x23a4>
  403960:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  403964:	ldr	x19, [x0, #624]
  403968:	mov	w2, #0x5                   	// #5
  40396c:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  403970:	add	x1, x1, #0x630
  403974:	mov	x0, #0x0                   	// #0
  403978:	bl	401660 <dcgettext@plt>
  40397c:	mov	x1, x0
  403980:	mov	x0, x19
  403984:	bl	4016d0 <fprintf@plt>
  403988:	mov	w23, #0x1                   	// #1
  40398c:	ldp	x27, x28, [sp, #96]
  403990:	b	403238 <tigetstr@plt+0x1b18>
  403994:	mov	x3, #0x0                   	// #0
  403998:	mov	w2, #0x0                   	// #0
  40399c:	mov	w1, #0x1                   	// #1
  4039a0:	adrp	x0, 404000 <tigetstr@plt+0x28e0>
  4039a4:	add	x0, x0, #0x338
  4039a8:	bl	4028d0 <tigetstr@plt+0x11b0>
  4039ac:	mov	x20, x0
  4039b0:	b	4038e8 <tigetstr@plt+0x21c8>
  4039b4:	ldr	x19, [x19, #184]
  4039b8:	cbz	x19, 4038f4 <tigetstr@plt+0x21d4>
  4039bc:	ldr	w1, [x19, #84]
  4039c0:	cmp	w1, #0x1
  4039c4:	b.ls	4039b4 <tigetstr@plt+0x2294>  // b.plast
  4039c8:	ldr	x1, [x19, #176]
  4039cc:	cbnz	x1, 4039b4 <tigetstr@plt+0x2294>
  4039d0:	mov	x1, x19
  4039d4:	mov	x0, x20
  4039d8:	bl	4019c4 <tigetstr@plt+0x2a4>
  4039dc:	str	x20, [x19, #176]
  4039e0:	b	4039b4 <tigetstr@plt+0x2294>
  4039e4:	ldr	x0, [sp, #136]
  4039e8:	bl	401610 <free@plt>
  4039ec:	b	403900 <tigetstr@plt+0x21e0>
  4039f0:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4039f4:	ldr	x19, [x0, #624]
  4039f8:	mov	w2, #0x5                   	// #5
  4039fc:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  403a00:	add	x1, x1, #0x608
  403a04:	mov	x0, #0x0                   	// #0
  403a08:	bl	401660 <dcgettext@plt>
  403a0c:	adrp	x2, 404000 <tigetstr@plt+0x28e0>
  403a10:	add	x2, x2, #0x578
  403a14:	mov	x1, x0
  403a18:	mov	x0, x19
  403a1c:	bl	4016d0 <fprintf@plt>
  403a20:	mov	w0, #0x1                   	// #1
  403a24:	bl	4013f0 <exit@plt>
  403a28:	ldr	w0, [sp, #124]
  403a2c:	bl	401880 <tigetstr@plt+0x160>
  403a30:	bl	401abc <tigetstr@plt+0x39c>
  403a34:	mov	w0, #0x1                   	// #1
  403a38:	str	w0, [sp, #124]
  403a3c:	b	403930 <tigetstr@plt+0x2210>
  403a40:	add	x2, sp, #0xe0
  403a44:	mov	w1, w26
  403a48:	mov	x0, #0x0                   	// #0
  403a4c:	bl	401b08 <tigetstr@plt+0x3e8>
  403a50:	ldr	x21, [sp, #224]
  403a54:	cbz	x21, 403ac4 <tigetstr@plt+0x23a4>
  403a58:	adrp	x22, 404000 <tigetstr@plt+0x28e0>
  403a5c:	add	x22, x22, #0x628
  403a60:	mov	x24, #0xe                   	// #14
  403a64:	mov	w20, #0x1                   	// #1
  403a68:	ldr	x3, [x21]
  403a6c:	mov	x2, x22
  403a70:	mov	x1, x24
  403a74:	add	x0, sp, #0x2, lsl #12
  403a78:	add	x0, x0, #0x7e0
  403a7c:	bl	401460 <snprintf@plt>
  403a80:	add	x0, sp, #0x2, lsl #12
  403a84:	add	x0, x0, #0x7e0
  403a88:	bl	401dcc <tigetstr@plt+0x6ac>
  403a8c:	ldr	x19, [x21, #8]
  403a90:	cbz	x19, 403abc <tigetstr@plt+0x239c>
  403a94:	mov	w6, #0x0                   	// #0
  403a98:	mov	w5, #0x0                   	// #0
  403a9c:	mov	w4, w20
  403aa0:	mov	w3, w20
  403aa4:	mov	w2, w20
  403aa8:	mov	w1, #0x0                   	// #0
  403aac:	ldr	x0, [x19]
  403ab0:	bl	401fdc <tigetstr@plt+0x8bc>
  403ab4:	ldr	x19, [x19, #8]
  403ab8:	cbnz	x19, 403a94 <tigetstr@plt+0x2374>
  403abc:	ldr	x21, [x21, #16]
  403ac0:	cbnz	x21, 403a68 <tigetstr@plt+0x2348>
  403ac4:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  403ac8:	ldr	x0, [x0, #712]
  403acc:	cbz	x0, 403adc <tigetstr@plt+0x23bc>
  403ad0:	bl	401610 <free@plt>
  403ad4:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  403ad8:	str	xzr, [x0, #712]
  403adc:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  403ae0:	ldr	x0, [x0, #720]
  403ae4:	cbz	x0, 403af4 <tigetstr@plt+0x23d4>
  403ae8:	bl	401610 <free@plt>
  403aec:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  403af0:	str	xzr, [x0, #720]
  403af4:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  403af8:	add	x1, x0, #0x2a8
  403afc:	str	wzr, [x1, #56]
  403b00:	ldr	x20, [x0, #680]
  403b04:	cbnz	x20, 403b94 <tigetstr@plt+0x2474>
  403b08:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  403b0c:	str	xzr, [x0, #680]
  403b10:	ldr	x19, [sp, #224]
  403b14:	cbz	x19, 403b34 <tigetstr@plt+0x2414>
  403b18:	mov	x20, x19
  403b1c:	ldr	x19, [x19, #16]
  403b20:	ldr	x0, [x20, #8]
  403b24:	bl	401a8c <tigetstr@plt+0x36c>
  403b28:	mov	x0, x20
  403b2c:	bl	401610 <free@plt>
  403b30:	cbnz	x19, 403b18 <tigetstr@plt+0x23f8>
  403b34:	str	xzr, [sp, #224]
  403b38:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  403b3c:	ldr	w0, [x0, #748]
  403b40:	cmp	w0, #0x1
  403b44:	b.eq	403bb0 <tigetstr@plt+0x2490>  // b.none
  403b48:	ldp	x27, x28, [sp, #96]
  403b4c:	b	403238 <tigetstr@plt+0x1b18>
  403b50:	ldr	w0, [sp, #124]
  403b54:	bl	401880 <tigetstr@plt+0x160>
  403b58:	mov	w6, #0x0                   	// #0
  403b5c:	mov	w5, #0x0                   	// #0
  403b60:	mov	w4, #0x1                   	// #1
  403b64:	mov	w3, w4
  403b68:	mov	w2, w4
  403b6c:	mov	w1, #0x0                   	// #0
  403b70:	bl	401fdc <tigetstr@plt+0x8bc>
  403b74:	b	403ac4 <tigetstr@plt+0x23a4>
  403b78:	ldr	x0, [x0]
  403b7c:	bl	401610 <free@plt>
  403b80:	ldr	x0, [x19, #72]
  403b84:	bl	401610 <free@plt>
  403b88:	mov	x0, x19
  403b8c:	bl	401610 <free@plt>
  403b90:	cbz	x20, 403b08 <tigetstr@plt+0x23e8>
  403b94:	mov	x19, x20
  403b98:	ldr	x20, [x20, #184]
  403b9c:	ldr	x0, [x19, #168]
  403ba0:	bl	401a8c <tigetstr@plt+0x36c>
  403ba4:	ldr	x0, [x19, #72]
  403ba8:	cbnz	x0, 403b78 <tigetstr@plt+0x2458>
  403bac:	b	403b88 <tigetstr@plt+0x2468>
  403bb0:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  403bb4:	ldr	x19, [x0, #624]
  403bb8:	mov	w2, #0x5                   	// #5
  403bbc:	adrp	x1, 404000 <tigetstr@plt+0x28e0>
  403bc0:	add	x1, x1, #0x648
  403bc4:	mov	x0, #0x0                   	// #0
  403bc8:	bl	401660 <dcgettext@plt>
  403bcc:	mov	x1, x0
  403bd0:	mov	x0, x19
  403bd4:	bl	4016d0 <fprintf@plt>
  403bd8:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  403bdc:	ldr	x0, [x0, #656]
  403be0:	bl	401530 <getc@plt>
  403be4:	ldp	x27, x28, [sp, #96]
  403be8:	b	403238 <tigetstr@plt+0x1b18>
  403bec:	stp	x27, x28, [sp, #96]
  403bf0:	bl	401550 <__stack_chk_fail@plt>
  403bf4:	nop
  403bf8:	stp	x29, x30, [sp, #-64]!
  403bfc:	mov	x29, sp
  403c00:	stp	x19, x20, [sp, #16]
  403c04:	adrp	x20, 415000 <tigetstr@plt+0x138e0>
  403c08:	add	x20, x20, #0xdc8
  403c0c:	stp	x21, x22, [sp, #32]
  403c10:	adrp	x21, 415000 <tigetstr@plt+0x138e0>
  403c14:	add	x21, x21, #0xdc0
  403c18:	sub	x20, x20, x21
  403c1c:	mov	w22, w0
  403c20:	stp	x23, x24, [sp, #48]
  403c24:	mov	x23, x1
  403c28:	mov	x24, x2
  403c2c:	bl	401390 <memcpy@plt-0x40>
  403c30:	cmp	xzr, x20, asr #3
  403c34:	b.eq	403c60 <tigetstr@plt+0x2540>  // b.none
  403c38:	asr	x20, x20, #3
  403c3c:	mov	x19, #0x0                   	// #0
  403c40:	ldr	x3, [x21, x19, lsl #3]
  403c44:	mov	x2, x24
  403c48:	add	x19, x19, #0x1
  403c4c:	mov	x1, x23
  403c50:	mov	w0, w22
  403c54:	blr	x3
  403c58:	cmp	x20, x19
  403c5c:	b.ne	403c40 <tigetstr@plt+0x2520>  // b.any
  403c60:	ldp	x19, x20, [sp, #16]
  403c64:	ldp	x21, x22, [sp, #32]
  403c68:	ldp	x23, x24, [sp, #48]
  403c6c:	ldp	x29, x30, [sp], #64
  403c70:	ret
  403c74:	nop
  403c78:	ret

Disassembly of section .fini:

0000000000403c7c <.fini>:
  403c7c:	stp	x29, x30, [sp, #-16]!
  403c80:	mov	x29, sp
  403c84:	ldp	x29, x30, [sp], #16
  403c88:	ret
