
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.208977                       # Number of seconds simulated
sim_ticks                                208977031571                       # Number of ticks simulated
final_tick                               208977031571                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 222793                       # Simulator instruction rate (inst/s)
host_op_rate                                   247923                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              293242571                       # Simulator tick rate (ticks/s)
host_mem_usage                                1194296                       # Number of bytes of host memory used
host_seconds                                   712.64                       # Real time elapsed on the host
sim_insts                                   158771977                       # Number of instructions simulated
sim_ops                                     176680424                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 208977031571                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           29888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           12032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         6080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              48000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        29888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         29888                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              188                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher           95                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 750                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             143021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data              57576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher         29094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                229690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        143021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           143021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            143021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data             57576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher        29094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               229690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         750                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1500                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  48000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   48000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     327942937                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  1500                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    182.509506                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   134.697334                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   151.426698                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63             1      0.38%      0.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          109     41.44%     41.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           54     20.53%     62.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           29     11.03%     73.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           15      5.70%     79.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           11      4.18%     83.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            8      3.04%     86.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            6      2.28%     88.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           30     11.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          263                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     58497010                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                88497010                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    7500000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     38998.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58998.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1237                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     437257.25                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   469455                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             247430.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 1764000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              1861860                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1554055.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         166464.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    1766829.750000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy          294030                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     639205021.050000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           647329145.700000                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower              3.097609                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            291939691                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2666662                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      10152500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 208742861071                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     81674592                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      27292645                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    112384101                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 208977031571                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                30701441                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15359133                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2203                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10236886                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10235966                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.991013                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                10226400                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                576                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             435                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                208                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              227                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           70                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 208977031571                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 208977031571                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 208977031571                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 208977031571                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls               2555909                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    208977031571                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        250872788                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2567575                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      232917936                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    30701441                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           20462574                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     245711233                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5116464                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   97                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           236                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          305                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 235475966                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   220                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          250837678                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.040720                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.282829                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5133478      2.05%      2.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                230356624     91.83%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 15347576      6.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            250837678                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.122379                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.928430                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 10239640                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              61364944                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 176671120                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  3996                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2557978                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             10235951                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   277                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              186916732                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  4177                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2557978                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 15360258                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    4290                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       61346669                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 171554399                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 14084                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              179244647                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  2089                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   304                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      5                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   4899                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   7034                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           184569577                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             781126236                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        205007348                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             181999896                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2569675                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            2556143                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts        2556142                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5118698                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             25572325                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            12792179                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           5112139                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               18                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  176686008                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             2556373                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 179241530                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               121                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2561954                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         6702                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              5                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     250837678                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.714572                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.742001                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           115067204     45.87%     45.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            92299418     36.80%     82.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            43471056     17.33%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       250837678                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2307      0.09%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2561320     99.91%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                5      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 8      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             135764370     75.74%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              5112760      2.85%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             25572240     14.27%     92.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12792136      7.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              179241530                       # Type of FU issued
system.cpu.iq.rate                           0.714472                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2563632                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014303                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          611884453                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         181804429                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    176683676                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  37                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              181805133                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      21                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          5112447                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          702                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          110                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          230                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2557978                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1163                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2418                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           179242381                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              25572325                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             12792179                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            2556143                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2377                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            110                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1167                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          801                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1968                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             179239753                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              25571915                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1776                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     38363944                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 20475291                       # Number of branches executed
system.cpu.iew.exec_stores                   12792029                       # Number of stores executed
system.cpu.iew.exec_rate                     0.714465                       # Inst execution rate
system.cpu.iew.wb_sent                      179239706                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     176683692                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 115172505                       # num instructions producing a value
system.cpu.iew.wb_consumers                 133107676                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.704276                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.865258                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2560220                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls         2556368                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1955                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    248278587                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.711622                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.811425                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    127857294     51.50%     51.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     64162162     25.84%     77.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     56259131     22.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    248278587                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            158771977                       # Number of instructions committed
system.cpu.commit.committedOps              176680424                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       38363572                       # Number of memory references committed
system.cpu.commit.loads                      25571623                       # Number of loads committed
system.cpu.commit.membars                         230                       # Number of memory barriers committed
system.cpu.commit.branches                   20475042                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 166435721                       # Number of committed integer instructions.
system.cpu.commit.function_calls              5115021                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        133204094     75.39%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         5112758      2.89%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.29% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25571623     14.47%     92.76% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       12791933      7.24%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         176680424                       # Class of committed instruction
system.cpu.commit.bw_lim_events              56259131                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    338033244                       # The number of ROB reads
system.cpu.rob.rob_writes                   361040383                       # The number of ROB writes
system.cpu.timesIdled                             401                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           35110                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   158771977                       # Number of Instructions Simulated
system.cpu.committedOps                     176680424                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.580082                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.580082                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.632878                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.632878                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                217733014                       # number of integer regfile reads
system.cpu.int_regfile_writes               148525542                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 614442232                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 30921484                       # number of cc regfile writes
system.cpu.misc_regfile_reads                40921775                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    917                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 208977031571                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           262.899412                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            33250765                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               263                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          126428.764259                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            218246                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   262.899412                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.256738                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.256738                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          263                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          263                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.256836                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         133005303                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        133005303                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 208977031571                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20458921                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20458921                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     12791387                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12791387                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          228                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          228                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          229                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          229                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      33250308                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33250308                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     33250308                       # number of overall hits
system.cpu.dcache.overall_hits::total        33250308                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          196                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           196                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          298                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          298                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          494                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            494                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          494                       # number of overall misses
system.cpu.dcache.overall_misses::total           494                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     19303109                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19303109                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     19674627                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     19674627                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       124117                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       124117                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     38977736                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     38977736                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     38977736                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     38977736                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20459117                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20459117                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     12791685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12791685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          229                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          229                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     33250802                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33250802                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     33250802                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33250802                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000010                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000023                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000023                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.004367                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004367                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000015                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000015                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 98485.250000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 98485.250000                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 66022.238255                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66022.238255                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data       124117                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       124117                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 78902.299595                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78902.299595                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 78902.299595                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78902.299595                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           67                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          164                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          164                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          231                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          231                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          231                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          231                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          129                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          129                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          134                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          263                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          263                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          263                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          263                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     13646206                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13646206                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      8825635                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8825635                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     22471841                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22471841                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     22471841                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22471841                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000010                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000008                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000008                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 105784.542636                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 105784.542636                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 65862.947761                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65862.947761                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 85444.262357                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85444.262357                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 85444.262357                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85444.262357                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 208977031571                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 208977031571                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 208977031571                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               121                       # number of replacements
system.cpu.icache.tags.tagsinuse           354.929085                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           235475408                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               476                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          494696.235294                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            103292                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   354.929085                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.693221                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.693221                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          355                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         470952406                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        470952406                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 208977031571                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    235475408                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       235475408                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     235475408                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        235475408                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    235475408                       # number of overall hits
system.cpu.icache.overall_hits::total       235475408                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          557                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           557                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          557                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            557                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          557                       # number of overall misses
system.cpu.icache.overall_misses::total           557                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     53342813                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53342813                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     53342813                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53342813                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     53342813                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53342813                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    235475965                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    235475965                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    235475965                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    235475965                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    235475965                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    235475965                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 95768.066427                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95768.066427                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 95768.066427                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95768.066427                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 95768.066427                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95768.066427                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         7770                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               103                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    75.436893                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          121                       # number of writebacks
system.cpu.icache.writebacks::total               121                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           81                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           81                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           81                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           81                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           81                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           81                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          476                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          476                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          476                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          476                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          476                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          476                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     47827522                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47827522                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     47827522                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47827522                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     47827522                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47827522                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 100477.987395                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100477.987395                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 100477.987395                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100477.987395                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 100477.987395                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100477.987395                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 208977031571                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 208977031571                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 208977031571                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              508                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 508                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    36                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 208977031571                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   123.948126                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       124                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   4623000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       97.952734                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    25.995392                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.011957                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.003173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.015130                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.003174                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.011963                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     13721                       # Number of tag accesses
system.l2.tags.data_accesses                    13721                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 208977031571                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks          106                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              106                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 68                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    68                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  7                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 2                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     7                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    70                       # number of demand (read+write) hits
system.l2.demand_hits::total                       77                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    7                       # number of overall hits
system.l2.overall_hits::cpu.data                   70                       # number of overall hits
system.l2.overall_hits::total                      77                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               66                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  66                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           469                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              469                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          127                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             127                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 469                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 193                       # number of demand (read+write) misses
system.l2.demand_misses::total                    662                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                469                       # number of overall misses
system.l2.overall_misses::cpu.data                193                       # number of overall misses
system.l2.overall_misses::total                   662                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data      7754397                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       7754397                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     46944548                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     46944548                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     13293847                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     13293847                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      46944548                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      21048244                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         67992792                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     46944548                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     21048244                       # number of overall miss cycles
system.l2.overall_miss_latency::total        67992792                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks          106                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          106                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            134                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               134                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          476                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            476                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          129                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           129                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               476                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               263                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  739                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              476                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              263                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 739                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.492537                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.492537                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.985294                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985294                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.984496                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.984496                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.985294                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.733840                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.895805                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.985294                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.733840                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.895805                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 117490.863636                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117490.863636                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 100094.985075                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100094.985075                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 104675.960630                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104675.960630                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 100094.985075                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 109058.259067                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102708.145015                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 100094.985075                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 109058.259067                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102708.145015                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data                5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data               5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher          120                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            120                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           66                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             66                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          467                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          467                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          122                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          122                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            467                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            188                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               655                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           467                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           188                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher          120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              775                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     16024188                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     16024188                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      7066271                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7066271                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     41928896                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41928896                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     11589172                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11589172                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     41928896                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     18655443                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     60584339                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     41928896                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     18655443                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     16024188                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     76608527                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.492537                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.492537                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.981092                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.981092                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.945736                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.945736                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.981092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.714829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.886333                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.981092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.714829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.048714                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 133534.900000                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 133534.900000                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 107064.712121                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107064.712121                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 89783.503212                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89783.503212                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 94993.213115                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94993.213115                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 89783.503212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 99231.079787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92495.174046                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 89783.503212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 99231.079787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 133534.900000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98849.712258                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           750                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           37                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 208977031571                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                684                       # Transaction distribution
system.membus.trans_dist::ReadExReq                66                       # Transaction distribution
system.membus.trans_dist::ReadExResp               66                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            684                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        48000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   48000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               750                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     750    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 750                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1096094                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4100995                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          860                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          150                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             25                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           25                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 208977031571                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               605                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          121                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              158                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              134                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             134                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           476                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          129                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1073                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1599                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        38208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        16832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  55040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             158                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              897                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.076923                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.266618                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    828     92.31%     92.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     69      7.69%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                897                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             917966                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1191188                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            661397                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
