Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Oct 11 16:17:00 2024
| Host         : Jaime running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file circuito_timing_summary_routed.rpt -pb circuito_timing_summary_routed.pb -rpx circuito_timing_summary_routed.rpx -warn_on_violation
| Design       : circuito
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                               Violations  
--------  --------  ----------------------------------------  ----------  
SYNTH-10  Warning   Wide multiplier                           3           
XDCH-2    Warning   Same min and max delay values on IO port  45          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.057        0.000                      0                  511        0.183        0.000                      0                  511        0.000        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 0.500}      13.780          72.569          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.057        0.000                      0                  511        0.183        0.000                      0                  511        0.000        0.000                       0                   123  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 inst_memIN/MEM_in0/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Destination:            inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.780ns  (sys_clk_pin rise@13.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.916ns  (logic 9.518ns (73.694%)  route 3.398ns (26.306%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 18.604 - 13.780 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.598     5.119    inst_memIN/MEM_in0/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  inst_memIN/MEM_in0/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     7.573 r  inst_memIN/MEM_in0/ramb_bl.ramb36_sin_bl.ram36_bl/DOADO[15]
                         net (fo=35, routed)          0.691     8.264    inst_control/mult1_res_64__0[15]
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124     8.388 r  inst_control/mult1_res_64__0_i_4/O
                         net (fo=1, routed)           0.554     8.942    inst_datapath/p_0_out[15]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    12.978 r  inst_datapath/mult1_res_64__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.980    inst_datapath/mult1_res_64__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.498 r  inst_datapath/mult1_res_64__1/P[0]
                         net (fo=2, routed)           0.821    15.320    inst_datapath/p_1_in[17]
    SLICE_X11Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.827 r  inst_datapath/mult1_res_64_carry/CO[3]
                         net (fo=1, routed)           0.000    15.827    inst_datapath/mult1_res_64_carry_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.941 r  inst_datapath/mult1_res_64_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.941    inst_datapath/mult1_res_64_carry__0_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.055 r  inst_datapath/mult1_res_64_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.055    inst_datapath/mult1_res_64_carry__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.403 r  inst_datapath/mult1_res_64_carry__2/O[1]
                         net (fo=3, routed)           0.584    16.986    inst_control/C[1]
    SLICE_X10Y28         LUT3 (Prop_lut3_I0_O)        0.303    17.289 r  inst_control/ramb_bl.ramb36_sin_bl.ram36_bl_i_3/O
                         net (fo=2, routed)           0.745    18.034    inst_memOUT/MEM_out/DIADI[29]
    RAMB36_X0Y3          RAMB36E1                                     r  inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     13.780    13.780 r  
    W5                                                0.000    13.780 r  clk (IN)
                         net (fo=0)                   0.000    13.780    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    15.168 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    17.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.121 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.483    18.604    inst_memOUT/MEM_out/CLK
    RAMB36_X0Y3          RAMB36E1                                     r  inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
                         clock pessimism              0.260    18.864    
                         clock uncertainty           -0.035    18.828    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[29])
                                                     -0.737    18.091    inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         18.091    
                         arrival time                         -18.034    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 inst_memIN/MEM_in0/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Destination:            inst_datapath/R4_reg/C[31]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.780ns  (sys_clk_pin rise@13.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.803ns  (logic 9.196ns (77.910%)  route 2.607ns (22.090%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 18.655 - 13.780 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.598     5.119    inst_memIN/MEM_in0/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  inst_memIN/MEM_in0/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     7.573 r  inst_memIN/MEM_in0/ramb_bl.ramb36_sin_bl.ram36_bl/DOADO[15]
                         net (fo=35, routed)          0.691     8.264    inst_control/mult1_res_64__0[15]
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124     8.388 r  inst_control/mult1_res_64__0_i_4/O
                         net (fo=1, routed)           0.554     8.942    inst_datapath/p_0_out[15]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    12.978 r  inst_datapath/mult1_res_64__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.980    inst_datapath/mult1_res_64__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.498 r  inst_datapath/mult1_res_64__1/P[0]
                         net (fo=2, routed)           0.821    15.320    inst_datapath/p_1_in[17]
    SLICE_X11Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.827 r  inst_datapath/mult1_res_64_carry/CO[3]
                         net (fo=1, routed)           0.000    15.827    inst_datapath/mult1_res_64_carry_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.941 r  inst_datapath/mult1_res_64_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.941    inst_datapath/mult1_res_64_carry__0_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.055 r  inst_datapath/mult1_res_64_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.055    inst_datapath/mult1_res_64_carry__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    16.384 r  inst_datapath/mult1_res_64_carry__2/O[3]
                         net (fo=3, routed)           0.538    16.922    inst_datapath/C[3]
    DSP48_X0Y13          DSP48E1                                      r  inst_datapath/R4_reg/C[31]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     13.780    13.780 r  
    W5                                                0.000    13.780 r  clk (IN)
                         net (fo=0)                   0.000    13.780    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    15.168 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    17.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.121 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.534    18.655    inst_datapath/CLK
    DSP48_X0Y13          DSP48E1                                      r  inst_datapath/R4_reg/CLK
                         clock pessimism              0.260    18.915    
                         clock uncertainty           -0.035    18.879    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_C[31])
                                                     -1.883    16.996    inst_datapath/R4_reg
  -------------------------------------------------------------------
                         required time                         16.996    
                         arrival time                         -16.922    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Destination:            dataOUT[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            13.780ns  (sys_clk_pin rise@13.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.533ns  (logic 5.960ns (69.847%)  route 2.573ns (30.153%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.780 - 13.780 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.601     5.122    inst_memOUT/MEM_out/CLK
    RAMB36_X0Y3          RAMB36E1                                     r  inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.576 r  inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/DOADO[0]
                         net (fo=1, routed)           2.573    10.149    dataOUT_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         3.506    13.655 r  dataOUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.655    dataOUT[0]
    U14                                                               r  dataOUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     13.780    13.780 r  
                         clock pessimism              0.000    13.780    
                         clock uncertainty           -0.035    13.745    
                         output delay                -0.000    13.745    
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 inst_memIN/MEM_in0/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Destination:            inst_datapath/R4_reg/C[30]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.780ns  (sys_clk_pin rise@13.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.791ns  (logic 9.123ns (77.373%)  route 2.668ns (22.627%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 18.655 - 13.780 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.598     5.119    inst_memIN/MEM_in0/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  inst_memIN/MEM_in0/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     7.573 r  inst_memIN/MEM_in0/ramb_bl.ramb36_sin_bl.ram36_bl/DOADO[15]
                         net (fo=35, routed)          0.691     8.264    inst_control/mult1_res_64__0[15]
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124     8.388 r  inst_control/mult1_res_64__0_i_4/O
                         net (fo=1, routed)           0.554     8.942    inst_datapath/p_0_out[15]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    12.978 r  inst_datapath/mult1_res_64__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.980    inst_datapath/mult1_res_64__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.498 r  inst_datapath/mult1_res_64__1/P[0]
                         net (fo=2, routed)           0.821    15.320    inst_datapath/p_1_in[17]
    SLICE_X11Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.827 r  inst_datapath/mult1_res_64_carry/CO[3]
                         net (fo=1, routed)           0.000    15.827    inst_datapath/mult1_res_64_carry_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.941 r  inst_datapath/mult1_res_64_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.941    inst_datapath/mult1_res_64_carry__0_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.055 r  inst_datapath/mult1_res_64_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.055    inst_datapath/mult1_res_64_carry__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    16.311 r  inst_datapath/mult1_res_64_carry__2/O[2]
                         net (fo=3, routed)           0.599    16.910    inst_datapath/C[2]
    DSP48_X0Y13          DSP48E1                                      r  inst_datapath/R4_reg/C[30]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     13.780    13.780 r  
    W5                                                0.000    13.780 r  clk (IN)
                         net (fo=0)                   0.000    13.780    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    15.168 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    17.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.121 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.534    18.655    inst_datapath/CLK
    DSP48_X0Y13          DSP48E1                                      r  inst_datapath/R4_reg/CLK
                         clock pessimism              0.260    18.915    
                         clock uncertainty           -0.035    18.879    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_C[30])
                                                     -1.879    17.000    inst_datapath/R4_reg
  -------------------------------------------------------------------
                         required time                         17.000    
                         arrival time                         -16.910    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Destination:            dataOUT[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            13.780ns  (sys_clk_pin rise@13.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.532ns  (logic 5.959ns (69.842%)  route 2.573ns (30.158%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.780 - 13.780 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.601     5.122    inst_memOUT/MEM_out/CLK
    RAMB36_X0Y3          RAMB36E1                                     r  inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.576 r  inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/DOADO[3]
                         net (fo=1, routed)           2.573    10.149    dataOUT_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.654 r  dataOUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.654    dataOUT[3]
    U16                                                               r  dataOUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     13.780    13.780 r  
                         clock pessimism              0.000    13.780    
                         clock uncertainty           -0.035    13.745    
                         output delay                -0.000    13.745    
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                         -13.654    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Destination:            dataOUT[26]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            13.780ns  (sys_clk_pin rise@13.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.517ns  (logic 5.985ns (70.273%)  route 2.532ns (29.727%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.780 - 13.780 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.601     5.122    inst_memOUT/MEM_out/CLK
    RAMB36_X0Y3          RAMB36E1                                     r  inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      2.454     7.576 r  inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/DOADO[26]
                         net (fo=1, routed)           2.532    10.107    dataOUT_OBUF[26]
    L17                  OBUF (Prop_obuf_I_O)         3.531    13.638 r  dataOUT_OBUF[26]_inst/O
                         net (fo=0)                   0.000    13.638    dataOUT[26]
    L17                                                               r  dataOUT[26] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     13.780    13.780 r  
                         clock pessimism              0.000    13.780    
                         clock uncertainty           -0.035    13.745    
                         output delay                -0.000    13.745    
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                         -13.638    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Destination:            dataOUT[30]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            13.780ns  (sys_clk_pin rise@13.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.503ns  (logic 5.951ns (69.981%)  route 2.553ns (30.019%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.780 - 13.780 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.601     5.122    inst_memOUT/MEM_out/CLK
    RAMB36_X0Y3          RAMB36E1                                     r  inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      2.454     7.576 r  inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/DOADO[30]
                         net (fo=1, routed)           2.553    10.128    dataOUT_OBUF[30]
    P19                  OBUF (Prop_obuf_I_O)         3.497    13.625 r  dataOUT_OBUF[30]_inst/O
                         net (fo=0)                   0.000    13.625    dataOUT[30]
    P19                                                               r  dataOUT[30] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     13.780    13.780 r  
                         clock pessimism              0.000    13.780    
                         clock uncertainty           -0.035    13.745    
                         output delay                -0.000    13.745    
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                         -13.625    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 inst_memIN/MEM_in0/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Destination:            inst_datapath/R4_reg/C[27]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.780ns  (sys_clk_pin rise@13.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.750ns  (logic 9.082ns (77.295%)  route 2.668ns (22.705%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 18.655 - 13.780 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.598     5.119    inst_memIN/MEM_in0/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  inst_memIN/MEM_in0/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     7.573 r  inst_memIN/MEM_in0/ramb_bl.ramb36_sin_bl.ram36_bl/DOADO[15]
                         net (fo=35, routed)          0.691     8.264    inst_control/mult1_res_64__0[15]
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124     8.388 r  inst_control/mult1_res_64__0_i_4/O
                         net (fo=1, routed)           0.554     8.942    inst_datapath/p_0_out[15]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    12.978 r  inst_datapath/mult1_res_64__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.980    inst_datapath/mult1_res_64__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.498 r  inst_datapath/mult1_res_64__1/P[0]
                         net (fo=2, routed)           0.821    15.320    inst_datapath/p_1_in[17]
    SLICE_X11Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.827 r  inst_datapath/mult1_res_64_carry/CO[3]
                         net (fo=1, routed)           0.000    15.827    inst_datapath/mult1_res_64_carry_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.941 r  inst_datapath/mult1_res_64_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.941    inst_datapath/mult1_res_64_carry__0_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    16.270 r  inst_datapath/mult1_res_64_carry__1/O[3]
                         net (fo=3, routed)           0.599    16.869    inst_datapath/mult1_res_64__2[27]
    DSP48_X0Y13          DSP48E1                                      r  inst_datapath/R4_reg/C[27]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     13.780    13.780 r  
    W5                                                0.000    13.780 r  clk (IN)
                         net (fo=0)                   0.000    13.780    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    15.168 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    17.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.121 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.534    18.655    inst_datapath/CLK
    DSP48_X0Y13          DSP48E1                                      r  inst_datapath/R4_reg/CLK
                         clock pessimism              0.260    18.915    
                         clock uncertainty           -0.035    18.879    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_C[27])
                                                     -1.883    16.996    inst_datapath/R4_reg
  -------------------------------------------------------------------
                         required time                         16.996    
                         arrival time                         -16.869    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Destination:            dataOUT[29]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            13.780ns  (sys_clk_pin rise@13.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 5.957ns (70.177%)  route 2.532ns (29.823%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.780 - 13.780 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.601     5.122    inst_memOUT/MEM_out/CLK
    RAMB36_X0Y3          RAMB36E1                                     r  inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      2.454     7.576 r  inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/DOADO[29]
                         net (fo=1, routed)           2.532    10.107    dataOUT_OBUF[29]
    R19                  OBUF (Prop_obuf_I_O)         3.503    13.611 r  dataOUT_OBUF[29]_inst/O
                         net (fo=0)                   0.000    13.611    dataOUT[29]
    R19                                                               r  dataOUT[29] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     13.780    13.780 r  
                         clock pessimism              0.000    13.780    
                         clock uncertainty           -0.035    13.745    
                         output delay                -0.000    13.745    
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                         -13.611    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 inst_memIN/MEM_in0/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Destination:            inst_datapath/R4_reg/C[25]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.780ns  (sys_clk_pin rise@13.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.711ns  (logic 9.101ns (77.714%)  route 2.610ns (22.286%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 18.655 - 13.780 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.598     5.119    inst_memIN/MEM_in0/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  inst_memIN/MEM_in0/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     7.573 r  inst_memIN/MEM_in0/ramb_bl.ramb36_sin_bl.ram36_bl/DOADO[15]
                         net (fo=35, routed)          0.691     8.264    inst_control/mult1_res_64__0[15]
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124     8.388 r  inst_control/mult1_res_64__0_i_4/O
                         net (fo=1, routed)           0.554     8.942    inst_datapath/p_0_out[15]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    12.978 r  inst_datapath/mult1_res_64__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.980    inst_datapath/mult1_res_64__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.498 r  inst_datapath/mult1_res_64__1/P[0]
                         net (fo=2, routed)           0.821    15.320    inst_datapath/p_1_in[17]
    SLICE_X11Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.827 r  inst_datapath/mult1_res_64_carry/CO[3]
                         net (fo=1, routed)           0.000    15.827    inst_datapath/mult1_res_64_carry_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.941 r  inst_datapath/mult1_res_64_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.941    inst_datapath/mult1_res_64_carry__0_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.289 r  inst_datapath/mult1_res_64_carry__1/O[1]
                         net (fo=3, routed)           0.541    16.830    inst_datapath/mult1_res_64__2[25]
    DSP48_X0Y13          DSP48E1                                      r  inst_datapath/R4_reg/C[25]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     13.780    13.780 r  
    W5                                                0.000    13.780 r  clk (IN)
                         net (fo=0)                   0.000    13.780    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    15.168 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    17.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.121 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.534    18.655    inst_datapath/CLK
    DSP48_X0Y13          DSP48E1                                      r  inst_datapath/R4_reg/CLK
                         clock pessimism              0.260    18.915    
                         clock uncertainty           -0.035    18.879    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_C[25])
                                                     -1.880    16.999    inst_datapath/R4_reg
  -------------------------------------------------------------------
                         required time                         16.999    
                         arrival time                         -16.830    
  -------------------------------------------------------------------
                         slack                                  0.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 inst_control/counterMEMin_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Destination:            inst_memIN/MEM_in0/ramb_bl.ramb36_sin_bl.ram36_bl/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.731%)  route 0.277ns (66.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.580     1.463    inst_control/CLK
    SLICE_X7Y25          FDRE                                         r  inst_control/counterMEMin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  inst_control/counterMEMin_reg[3]/Q
                         net (fo=7, routed)           0.277     1.881    inst_memIN/MEM_in0/addr[3]
    RAMB36_X0Y5          RAMB36E1                                     r  inst_memIN/MEM_in0/ramb_bl.ramb36_sin_bl.ram36_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.866     1.994    inst_memIN/MEM_in0/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  inst_memIN/MEM_in0/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
                         clock pessimism             -0.478     1.516    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.699    inst_memIN/MEM_in0/ramb_bl.ramb36_sin_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 inst_control/counterMEMin_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Destination:            inst_control/FSM_onehot_currstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.188ns (55.418%)  route 0.151ns (44.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.580     1.463    inst_control/CLK
    SLICE_X7Y25          FDRE                                         r  inst_control/counterMEMin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  inst_control/counterMEMin_reg[2]/Q
                         net (fo=8, routed)           0.151     1.755    inst_control/counterMEMin_reg[3]_0[2]
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.047     1.802 r  inst_control/FSM_onehot_currstate[2]_i_1/O
                         net (fo=1, routed)           0.000     1.802    inst_control/FSM_onehot_currstate[2]_i_1_n_0
    SLICE_X6Y25          FDRE                                         r  inst_control/FSM_onehot_currstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.848     1.975    inst_control/CLK
    SLICE_X6Y25          FDRE                                         r  inst_control/FSM_onehot_currstate_reg[2]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.133     1.609    inst_control/FSM_onehot_currstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 inst_control/counterMEMin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Destination:            inst_control/FSM_onehot_currstate_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.447%)  route 0.144ns (43.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.580     1.463    inst_control/CLK
    SLICE_X7Y25          FDRE                                         r  inst_control/counterMEMin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 f  inst_control/counterMEMin_reg[0]/Q
                         net (fo=11, routed)          0.144     1.748    inst_control/counterMEMin_reg[3]_0[0]
    SLICE_X6Y25          LUT6 (Prop_lut6_I1_O)        0.045     1.793 r  inst_control/FSM_onehot_currstate[8]_i_1/O
                         net (fo=1, routed)           0.000     1.793    inst_control/FSM_onehot_currstate[8]_i_1_n_0
    SLICE_X6Y25          FDRE                                         r  inst_control/FSM_onehot_currstate_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.848     1.975    inst_control/CLK
    SLICE_X6Y25          FDRE                                         r  inst_control/FSM_onehot_currstate_reg[8]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.120     1.596    inst_control/FSM_onehot_currstate_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Destination:            inst_control/FSM_onehot_currstate_reg[6]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.243ns (11.025%)  route 1.957ns (88.975%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    D18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rst_IBUF_inst/O
                         net (fo=113, routed)         1.957     2.200    inst_control/RSTP
    SLICE_X4Y32          FDRE                                         r  inst_control/FSM_onehot_currstate_reg[6]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.856     1.983    inst_control/CLK
    SLICE_X4Y32          FDRE                                         r  inst_control/FSM_onehot_currstate_reg[6]_lopt_replica/C
                         clock pessimism              0.000     1.983    
                         clock uncertainty            0.035     2.019    
    SLICE_X4Y32          FDRE (Hold_fdre_C_R)        -0.018     2.001    inst_control/FSM_onehot_currstate_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Destination:            inst_datapath/R1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.243ns (11.024%)  route 1.957ns (88.976%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    D18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rst_IBUF_inst/O
                         net (fo=113, routed)         1.957     2.200    inst_datapath/RSTP
    SLICE_X7Y29          FDRE                                         r  inst_datapath/R1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.853     1.980    inst_datapath/CLK
    SLICE_X7Y29          FDRE                                         r  inst_datapath/R1_reg[15]/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.035     2.016    
    SLICE_X7Y29          FDRE (Hold_fdre_C_R)        -0.018     1.998    inst_datapath/R1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 inst_datapath/R1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Destination:            inst_datapath/R2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.252ns (60.746%)  route 0.163ns (39.254%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.556     1.439    inst_datapath/CLK
    SLICE_X11Y28         FDRE                                         r  inst_datapath/R1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  inst_datapath/R1_reg[17]/Q
                         net (fo=3, routed)           0.163     1.743    inst_control/mult1_res_64_0[17]
    SLICE_X8Y28          LUT6 (Prop_lut6_I3_O)        0.045     1.788 r  inst_control/mux10_carry__3_i_7/O
                         net (fo=1, routed)           0.000     1.788    inst_datapath/R2_reg[19]_0[1]
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.854 r  inst_datapath/mux10_carry__3/O[1]
                         net (fo=2, routed)           0.000     1.854    inst_datapath/mux10_carry__3_n_6
    SLICE_X8Y28          FDRE                                         r  inst_datapath/R2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.824     1.951    inst_datapath/CLK
    SLICE_X8Y28          FDRE                                         r  inst_datapath/R2_reg[17]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X8Y28          FDRE (Hold_fdre_C_D)         0.130     1.603    inst_datapath/R2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 inst_control/counterMEMin_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Destination:            inst_control/counterMEMin_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.192ns (53.525%)  route 0.167ns (46.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.580     1.463    inst_control/CLK
    SLICE_X7Y25          FDRE                                         r  inst_control/counterMEMin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  inst_control/counterMEMin_reg[3]/Q
                         net (fo=7, routed)           0.167     1.771    inst_control/counterMEMin_reg[3]_0[3]
    SLICE_X7Y25          LUT5 (Prop_lut5_I3_O)        0.051     1.822 r  inst_control/counterMEMin[4]_i_1/O
                         net (fo=1, routed)           0.000     1.822    inst_control/plusOp[4]
    SLICE_X7Y25          FDRE                                         r  inst_control/counterMEMin_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.848     1.975    inst_control/CLK
    SLICE_X7Y25          FDRE                                         r  inst_control/counterMEMin_reg[4]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X7Y25          FDRE (Hold_fdre_C_D)         0.107     1.570    inst_control/counterMEMin_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Destination:            inst_control/FSM_onehot_currstate_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.243ns (10.632%)  route 2.038ns (89.368%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    D18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rst_IBUF_inst/O
                         net (fo=113, routed)         2.038     2.281    inst_control/RSTP
    SLICE_X6Y28          FDRE                                         r  inst_control/FSM_onehot_currstate_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.852     1.979    inst_control/CLK
    SLICE_X6Y28          FDRE                                         r  inst_control/FSM_onehot_currstate_reg[6]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.035     2.015    
    SLICE_X6Y28          FDRE (Hold_fdre_C_R)         0.009     2.024    inst_control/FSM_onehot_currstate_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 inst_datapath/R1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Destination:            inst_datapath/R2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.394%)  route 0.168ns (39.606%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.557     1.440    inst_datapath/CLK
    SLICE_X11Y29         FDRE                                         r  inst_datapath/R1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  inst_datapath/R1_reg[20]/Q
                         net (fo=3, routed)           0.168     1.749    inst_control/mult1_res_64_0[20]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.045     1.794 r  inst_control/mux10_carry__4_i_8/O
                         net (fo=1, routed)           0.000     1.794    inst_datapath/R2_reg[23]_0[0]
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.864 r  inst_datapath/mux10_carry__4/O[0]
                         net (fo=2, routed)           0.000     1.864    inst_datapath/mux10_carry__4_n_7
    SLICE_X8Y29          FDRE                                         r  inst_datapath/R2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.825     1.952    inst_datapath/CLK
    SLICE_X8Y29          FDRE                                         r  inst_datapath/R2_reg[20]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X8Y29          FDRE (Hold_fdre_C_D)         0.130     1.604    inst_datapath/R2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 inst_control/counterMEMin_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Destination:            inst_control/counterMEMin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.734%)  route 0.167ns (47.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.580     1.463    inst_control/CLK
    SLICE_X7Y25          FDRE                                         r  inst_control/counterMEMin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  inst_control/counterMEMin_reg[3]/Q
                         net (fo=7, routed)           0.167     1.771    inst_control/counterMEMin_reg[3]_0[3]
    SLICE_X7Y25          LUT4 (Prop_lut4_I3_O)        0.045     1.816 r  inst_control/counterMEMin[3]_i_1/O
                         net (fo=1, routed)           0.000     1.816    inst_control/plusOp[3]
    SLICE_X7Y25          FDRE                                         r  inst_control/counterMEMin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.848     1.975    inst_control/CLK
    SLICE_X7Y25          FDRE                                         r  inst_control/counterMEMin_reg[3]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X7Y25          FDRE (Hold_fdre_C_D)         0.092     1.555    inst_control/counterMEMin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 0.500 }
Period(ns):         13.780
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.780      11.204     RAMB36_X0Y5    inst_memIN/MEM_in0/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.780      11.204     RAMB36_X0Y4    inst_memIN/MEM_in1/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.780      11.204     RAMB36_X0Y6    inst_memIN/MEM_in2/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.780      11.204     RAMB36_X0Y3    inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.780      11.625     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         13.780      11.626     DSP48_X0Y13    inst_datapath/R4_reg/CLK
Min Period        n/a     FDSE/C              n/a            1.000         13.780      12.780     SLICE_X6Y25    inst_control/FSM_onehot_currstate_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.780      12.780     SLICE_X6Y25    inst_control/FSM_onehot_currstate_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.780      12.780     SLICE_X6Y25    inst_control/FSM_onehot_currstate_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.780      12.780     SLICE_X10Y28   inst_control/FSM_onehot_currstate_reg[4]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         13.280      12.780     SLICE_X6Y25    inst_control/FSM_onehot_currstate_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         13.280      12.780     SLICE_X6Y25    inst_control/FSM_onehot_currstate_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         13.280      12.780     SLICE_X6Y25    inst_control/FSM_onehot_currstate_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.280      12.780     SLICE_X6Y25    inst_control/FSM_onehot_currstate_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         13.280      12.780     SLICE_X6Y25    inst_control/FSM_onehot_currstate_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.280      12.780     SLICE_X6Y25    inst_control/FSM_onehot_currstate_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         13.280      12.780     SLICE_X10Y28   inst_control/FSM_onehot_currstate_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.280      12.780     SLICE_X10Y28   inst_control/FSM_onehot_currstate_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         13.280      12.780     SLICE_X10Y30   inst_control/FSM_onehot_currstate_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.280      12.780     SLICE_X10Y30   inst_control/FSM_onehot_currstate_reg[5]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         0.500       0.000      SLICE_X6Y25    inst_control/FSM_onehot_currstate_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         0.500       0.000      SLICE_X6Y25    inst_control/FSM_onehot_currstate_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         0.500       0.000      SLICE_X6Y25    inst_control/FSM_onehot_currstate_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         0.500       0.000      SLICE_X6Y25    inst_control/FSM_onehot_currstate_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         0.500       0.000      SLICE_X6Y25    inst_control/FSM_onehot_currstate_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         0.500       0.000      SLICE_X6Y25    inst_control/FSM_onehot_currstate_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         0.500       0.000      SLICE_X10Y28   inst_control/FSM_onehot_currstate_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         0.500       0.000      SLICE_X10Y28   inst_control/FSM_onehot_currstate_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         0.500       0.000      SLICE_X10Y30   inst_control/FSM_onehot_currstate_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         0.500       0.000      SLICE_X10Y30   inst_control/FSM_onehot_currstate_reg[5]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_datapath/mult1_res_64__0/ACOUT[16]
                            (internal pin)
  Destination:            inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.177ns  (logic 5.025ns (70.012%)  route 2.152ns (29.988%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  inst_datapath/mult1_res_64__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    inst_datapath/mult1_res_64__0_n_37
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  inst_datapath/mult1_res_64__1/P[0]
                         net (fo=2, routed)           0.821     4.462    inst_datapath/p_1_in[17]
    SLICE_X11Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.969 r  inst_datapath/mult1_res_64_carry/CO[3]
                         net (fo=1, routed)           0.000     4.969    inst_datapath/mult1_res_64_carry_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  inst_datapath/mult1_res_64_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.083    inst_datapath/mult1_res_64_carry__0_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  inst_datapath/mult1_res_64_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.197    inst_datapath/mult1_res_64_carry__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.545 r  inst_datapath/mult1_res_64_carry__2/O[1]
                         net (fo=3, routed)           0.584     6.129    inst_control/C[1]
    SLICE_X10Y28         LUT3 (Prop_lut3_I0_O)        0.303     6.432 r  inst_control/ramb_bl.ramb36_sin_bl.ram36_bl_i_3/O
                         net (fo=2, routed)           0.745     7.177    inst_memOUT/MEM_out/DIADI[29]
    RAMB36_X0Y3          RAMB36E1                                     r  inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.483     4.824    inst_memOUT/MEM_out/CLK
    RAMB36_X0Y3          RAMB36E1                                     r  inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK

Slack:                    inf
  Source:                 inst_datapath/mult1_res_64__0/ACOUT[16]
                            (internal pin)
  Destination:            inst_datapath/R3_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.145ns  (logic 4.797ns (67.140%)  route 2.348ns (32.860%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  inst_datapath/mult1_res_64__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    inst_datapath/mult1_res_64__0_n_37
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  inst_datapath/mult1_res_64__1/P[0]
                         net (fo=2, routed)           0.821     4.462    inst_datapath/p_1_in[17]
    SLICE_X11Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.969 r  inst_datapath/mult1_res_64_carry/CO[3]
                         net (fo=1, routed)           0.000     4.969    inst_datapath/mult1_res_64_carry_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.317 r  inst_datapath/mult1_res_64_carry__0/O[1]
                         net (fo=3, routed)           0.661     5.978    inst_datapath/mult1_res_64__2[21]
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.303     6.281 r  inst_datapath/ramb_bl.ramb36_sin_bl.ram36_bl_i_11/O
                         net (fo=2, routed)           0.863     7.145    inst_datapath/FSM_onehot_currstate_reg[3][21]
    SLICE_X9Y27          FDRE                                         r  inst_datapath/R3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.436     4.777    inst_datapath/CLK
    SLICE_X9Y27          FDRE                                         r  inst_datapath/R3_reg[21]/C

Slack:                    inf
  Source:                 inst_datapath/mult1_res_64__0/ACOUT[16]
                            (internal pin)
  Destination:            inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.060ns  (logic 4.908ns (69.520%)  route 2.152ns (30.480%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  inst_datapath/mult1_res_64__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    inst_datapath/mult1_res_64__0_n_37
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  inst_datapath/mult1_res_64__1/P[0]
                         net (fo=2, routed)           0.821     4.462    inst_datapath/p_1_in[17]
    SLICE_X11Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.969 r  inst_datapath/mult1_res_64_carry/CO[3]
                         net (fo=1, routed)           0.000     4.969    inst_datapath/mult1_res_64_carry_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  inst_datapath/mult1_res_64_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.083    inst_datapath/mult1_res_64_carry__0_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  inst_datapath/mult1_res_64_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.197    inst_datapath/mult1_res_64_carry__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     5.432 r  inst_datapath/mult1_res_64_carry__2/O[0]
                         net (fo=3, routed)           0.829     6.261    inst_control/C[0]
    SLICE_X11Y22         LUT3 (Prop_lut3_I0_O)        0.299     6.560 r  inst_control/ramb_bl.ramb36_sin_bl.ram36_bl_i_4/O
                         net (fo=2, routed)           0.500     7.060    inst_memOUT/MEM_out/DIADI[28]
    RAMB36_X0Y3          RAMB36E1                                     r  inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.483     4.824    inst_memOUT/MEM_out/CLK
    RAMB36_X0Y3          RAMB36E1                                     r  inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK

Slack:                    inf
  Source:                 inst_datapath/mult1_res_64__0/ACOUT[16]
                            (internal pin)
  Destination:            inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.051ns  (logic 4.932ns (69.943%)  route 2.119ns (30.057%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  inst_datapath/mult1_res_64__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    inst_datapath/mult1_res_64__0_n_37
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  inst_datapath/mult1_res_64__1/P[0]
                         net (fo=2, routed)           0.821     4.462    inst_datapath/p_1_in[17]
    SLICE_X11Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.969 r  inst_datapath/mult1_res_64_carry/CO[3]
                         net (fo=1, routed)           0.000     4.969    inst_datapath/mult1_res_64_carry_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  inst_datapath/mult1_res_64_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.083    inst_datapath/mult1_res_64_carry__0_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  inst_datapath/mult1_res_64_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.197    inst_datapath/mult1_res_64_carry__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.453 r  inst_datapath/mult1_res_64_carry__2/O[2]
                         net (fo=3, routed)           0.800     6.254    inst_control/C[2]
    SLICE_X11Y22         LUT3 (Prop_lut3_I0_O)        0.302     6.556 r  inst_control/ramb_bl.ramb36_sin_bl.ram36_bl_i_2/O
                         net (fo=2, routed)           0.495     7.051    inst_memOUT/MEM_out/DIADI[30]
    RAMB36_X0Y3          RAMB36E1                                     r  inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.483     4.824    inst_memOUT/MEM_out/CLK
    RAMB36_X0Y3          RAMB36E1                                     r  inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK

Slack:                    inf
  Source:                 inst_datapath/mult1_res_64__0/ACOUT[16]
                            (internal pin)
  Destination:            inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.023ns  (logic 5.009ns (71.325%)  route 2.014ns (28.675%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  inst_datapath/mult1_res_64__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    inst_datapath/mult1_res_64__0_n_37
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  inst_datapath/mult1_res_64__1/P[0]
                         net (fo=2, routed)           0.821     4.462    inst_datapath/p_1_in[17]
    SLICE_X11Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.969 r  inst_datapath/mult1_res_64_carry/CO[3]
                         net (fo=1, routed)           0.000     4.969    inst_datapath/mult1_res_64_carry_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  inst_datapath/mult1_res_64_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.083    inst_datapath/mult1_res_64_carry__0_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  inst_datapath/mult1_res_64_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.197    inst_datapath/mult1_res_64_carry__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.526 r  inst_datapath/mult1_res_64_carry__2/O[3]
                         net (fo=3, routed)           0.445     5.972    inst_control/C[3]
    SLICE_X10Y31         LUT3 (Prop_lut3_I0_O)        0.306     6.278 r  inst_control/ramb_bl.ramb36_sin_bl.ram36_bl_i_1/O
                         net (fo=2, routed)           0.745     7.023    inst_memOUT/MEM_out/DIADI[31]
    RAMB36_X0Y3          RAMB36E1                                     r  inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.483     4.824    inst_memOUT/MEM_out/CLK
    RAMB36_X0Y3          RAMB36E1                                     r  inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK

Slack:                    inf
  Source:                 inst_datapath/mult1_res_64__0/ACOUT[16]
                            (internal pin)
  Destination:            inst_datapath/R3_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.003ns  (logic 4.704ns (67.170%)  route 2.299ns (32.830%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  inst_datapath/mult1_res_64__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    inst_datapath/mult1_res_64__0_n_37
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  inst_datapath/mult1_res_64__1/P[0]
                         net (fo=2, routed)           0.821     4.462    inst_datapath/p_1_in[17]
    SLICE_X11Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.969 r  inst_datapath/mult1_res_64_carry/CO[3]
                         net (fo=1, routed)           0.000     4.969    inst_datapath/mult1_res_64_carry_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.225 r  inst_datapath/mult1_res_64_carry__0/O[2]
                         net (fo=3, routed)           0.677     5.903    inst_datapath/mult1_res_64__2[22]
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.302     6.205 r  inst_datapath/ramb_bl.ramb36_sin_bl.ram36_bl_i_10/O
                         net (fo=2, routed)           0.798     7.003    inst_datapath/FSM_onehot_currstate_reg[3][22]
    SLICE_X9Y28          FDRE                                         r  inst_datapath/R3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.438     4.779    inst_datapath/CLK
    SLICE_X9Y28          FDRE                                         r  inst_datapath/R3_reg[22]/C

Slack:                    inf
  Source:                 inst_datapath/mult1_res_64__0/ACOUT[16]
                            (internal pin)
  Destination:            inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.950ns  (logic 4.911ns (70.662%)  route 2.039ns (29.338%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  inst_datapath/mult1_res_64__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    inst_datapath/mult1_res_64__0_n_37
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  inst_datapath/mult1_res_64__1/P[0]
                         net (fo=2, routed)           0.821     4.462    inst_datapath/p_1_in[17]
    SLICE_X11Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.969 r  inst_datapath/mult1_res_64_carry/CO[3]
                         net (fo=1, routed)           0.000     4.969    inst_datapath/mult1_res_64_carry_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  inst_datapath/mult1_res_64_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.083    inst_datapath/mult1_res_64_carry__0_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.431 r  inst_datapath/mult1_res_64_carry__1/O[1]
                         net (fo=3, routed)           0.674     6.106    inst_datapath/mult1_res_64__2[25]
    SLICE_X10Y25         LUT3 (Prop_lut3_I0_O)        0.303     6.409 r  inst_datapath/ramb_bl.ramb36_sin_bl.ram36_bl_i_7/O
                         net (fo=2, routed)           0.541     6.950    inst_memOUT/MEM_out/DIADI[25]
    RAMB36_X0Y3          RAMB36E1                                     r  inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.483     4.824    inst_memOUT/MEM_out/CLK
    RAMB36_X0Y3          RAMB36E1                                     r  inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK

Slack:                    inf
  Source:                 inst_datapath/mult1_res_64__0/ACOUT[16]
                            (internal pin)
  Destination:            inst_datapath/R3_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.944ns  (logic 4.781ns (68.852%)  route 2.163ns (31.148%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  inst_datapath/mult1_res_64__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    inst_datapath/mult1_res_64__0_n_37
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  inst_datapath/mult1_res_64__1/P[0]
                         net (fo=2, routed)           0.821     4.462    inst_datapath/p_1_in[17]
    SLICE_X11Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.969 r  inst_datapath/mult1_res_64_carry/CO[3]
                         net (fo=1, routed)           0.000     4.969    inst_datapath/mult1_res_64_carry_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.298 r  inst_datapath/mult1_res_64_carry__0/O[3]
                         net (fo=3, routed)           0.543     5.841    inst_datapath/mult1_res_64__2[23]
    SLICE_X11Y22         LUT3 (Prop_lut3_I0_O)        0.306     6.147 r  inst_datapath/ramb_bl.ramb36_sin_bl.ram36_bl_i_9/O
                         net (fo=2, routed)           0.796     6.944    inst_datapath/FSM_onehot_currstate_reg[3][23]
    SLICE_X7Y28          FDRE                                         r  inst_datapath/R3_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.505     4.846    inst_datapath/CLK
    SLICE_X7Y28          FDRE                                         r  inst_datapath/R3_reg[23]/C

Slack:                    inf
  Source:                 inst_datapath/mult1_res_64__0/ACOUT[16]
                            (internal pin)
  Destination:            inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.874ns  (logic 4.895ns (71.214%)  route 1.979ns (28.786%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  inst_datapath/mult1_res_64__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    inst_datapath/mult1_res_64__0_n_37
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  inst_datapath/mult1_res_64__1/P[0]
                         net (fo=2, routed)           0.821     4.462    inst_datapath/p_1_in[17]
    SLICE_X11Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.969 r  inst_datapath/mult1_res_64_carry/CO[3]
                         net (fo=1, routed)           0.000     4.969    inst_datapath/mult1_res_64_carry_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  inst_datapath/mult1_res_64_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.083    inst_datapath/mult1_res_64_carry__0_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.412 r  inst_datapath/mult1_res_64_carry__1/O[3]
                         net (fo=3, routed)           0.839     6.252    inst_datapath/mult1_res_64__2[27]
    SLICE_X11Y19         LUT3 (Prop_lut3_I0_O)        0.306     6.558 r  inst_datapath/ramb_bl.ramb36_sin_bl.ram36_bl_i_5/O
                         net (fo=2, routed)           0.316     6.874    inst_memOUT/MEM_out/DIADI[27]
    RAMB36_X0Y3          RAMB36E1                                     r  inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.483     4.824    inst_memOUT/MEM_out/CLK
    RAMB36_X0Y3          RAMB36E1                                     r  inst_memOUT/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK

Slack:                    inf
  Source:                 inst_datapath/mult1_res_64__0/ACOUT[16]
                            (internal pin)
  Destination:            inst_datapath/R3_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.854ns  (logic 4.495ns (65.581%)  route 2.359ns (34.419%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  inst_datapath/mult1_res_64__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    inst_datapath/mult1_res_64__0_n_37
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  inst_datapath/mult1_res_64__1/P[0]
                         net (fo=2, routed)           0.821     4.462    inst_datapath/p_1_in[17]
    SLICE_X11Y28         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554     5.016 r  inst_datapath/mult1_res_64_carry/O[2]
                         net (fo=3, routed)           0.661     5.678    inst_datapath/mult1_res_64__2[18]
    SLICE_X11Y20         LUT3 (Prop_lut3_I0_O)        0.302     5.980 r  inst_datapath/ramb_bl.ramb36_sin_bl.ram36_bl_i_14/O
                         net (fo=2, routed)           0.875     6.854    inst_datapath/FSM_onehot_currstate_reg[3][18]
    SLICE_X9Y28          FDRE                                         r  inst_datapath/R3_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.438     4.779    inst_datapath/CLK
    SLICE_X9Y28          FDRE                                         r  inst_datapath/R3_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_datapath/mult1_res_64__0/ACOUT[16]
                            (internal pin)
  Destination:            inst_datapath/R1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.645ns (78.598%)  route 0.176ns (21.402%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  inst_datapath/mult1_res_64__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    inst_datapath/mult1_res_64__0_n_37
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      0.521     0.523 r  inst_datapath/mult1_res_64__1/P[3]
                         net (fo=2, routed)           0.174     0.697    inst_datapath/p_1_in[20]
    SLICE_X11Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.821 r  inst_datapath/mult1_res_64_carry__0/O[1]
                         net (fo=3, routed)           0.000     0.821    inst_datapath/mult1_res_64__2[21]
    SLICE_X11Y29         FDRE                                         r  inst_datapath/R1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.825     1.952    inst_datapath/CLK
    SLICE_X11Y29         FDRE                                         r  inst_datapath/R1_reg[21]/C

Slack:                    inf
  Source:                 inst_datapath/mult1_res_64__0/ACOUT[16]
                            (internal pin)
  Destination:            inst_datapath/R1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.645ns (78.598%)  route 0.176ns (21.402%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  inst_datapath/mult1_res_64__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    inst_datapath/mult1_res_64__0_n_37
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      0.521     0.523 r  inst_datapath/mult1_res_64__1/P[7]
                         net (fo=2, routed)           0.174     0.697    inst_datapath/p_1_in[24]
    SLICE_X11Y30         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.821 r  inst_datapath/mult1_res_64_carry__1/O[1]
                         net (fo=3, routed)           0.000     0.821    inst_datapath/mult1_res_64__2[25]
    SLICE_X11Y30         FDRE                                         r  inst_datapath/R1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.826     1.953    inst_datapath/CLK
    SLICE_X11Y30         FDRE                                         r  inst_datapath/R1_reg[25]/C

Slack:                    inf
  Source:                 inst_datapath/mult1_res_64__0/ACOUT[16]
                            (internal pin)
  Destination:            inst_datapath/R1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.645ns (78.598%)  route 0.176ns (21.402%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  inst_datapath/mult1_res_64__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    inst_datapath/mult1_res_64__0_n_37
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[11])
                                                      0.521     0.523 r  inst_datapath/mult1_res_64__1/P[11]
                         net (fo=2, routed)           0.174     0.697    inst_datapath/p_1_in[28]
    SLICE_X11Y31         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.821 r  inst_datapath/mult1_res_64_carry__2/O[1]
                         net (fo=3, routed)           0.000     0.821    inst_datapath/C[1]
    SLICE_X11Y31         FDRE                                         r  inst_datapath/R1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.827     1.954    inst_datapath/CLK
    SLICE_X11Y31         FDRE                                         r  inst_datapath/R1_reg[29]/C

Slack:                    inf
  Source:                 inst_datapath/mult1_res_64__0/ACOUT[16]
                            (internal pin)
  Destination:            inst_datapath/R1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.636ns (75.929%)  route 0.202ns (24.071%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  inst_datapath/mult1_res_64__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    inst_datapath/mult1_res_64__0_n_37
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      0.521     0.523 r  inst_datapath/mult1_res_64__1/P[3]
                         net (fo=2, routed)           0.200     0.723    inst_datapath/p_1_in[20]
    SLICE_X11Y29         LUT2 (Prop_lut2_I0_O)        0.045     0.768 r  inst_datapath/mult1_res_64_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.768    inst_datapath/mult1_res_64_carry__0_i_4_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.838 r  inst_datapath/mult1_res_64_carry__0/O[0]
                         net (fo=3, routed)           0.000     0.838    inst_datapath/mult1_res_64__2[20]
    SLICE_X11Y29         FDRE                                         r  inst_datapath/R1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.825     1.952    inst_datapath/CLK
    SLICE_X11Y29         FDRE                                         r  inst_datapath/R1_reg[20]/C

Slack:                    inf
  Source:                 inst_datapath/mult1_res_64__0/ACOUT[16]
                            (internal pin)
  Destination:            inst_datapath/R1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.636ns (75.929%)  route 0.202ns (24.071%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  inst_datapath/mult1_res_64__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    inst_datapath/mult1_res_64__0_n_37
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      0.521     0.523 r  inst_datapath/mult1_res_64__1/P[7]
                         net (fo=2, routed)           0.200     0.723    inst_datapath/p_1_in[24]
    SLICE_X11Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.768 r  inst_datapath/mult1_res_64_carry__1_i_4/O
                         net (fo=1, routed)           0.000     0.768    inst_datapath/mult1_res_64_carry__1_i_4_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.838 r  inst_datapath/mult1_res_64_carry__1/O[0]
                         net (fo=3, routed)           0.000     0.838    inst_datapath/mult1_res_64__2[24]
    SLICE_X11Y30         FDRE                                         r  inst_datapath/R1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.826     1.953    inst_datapath/CLK
    SLICE_X11Y30         FDRE                                         r  inst_datapath/R1_reg[24]/C

Slack:                    inf
  Source:                 inst_datapath/mult1_res_64__0/ACOUT[16]
                            (internal pin)
  Destination:            inst_datapath/R1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.636ns (75.929%)  route 0.202ns (24.071%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  inst_datapath/mult1_res_64__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    inst_datapath/mult1_res_64__0_n_37
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[11])
                                                      0.521     0.523 r  inst_datapath/mult1_res_64__1/P[11]
                         net (fo=2, routed)           0.200     0.723    inst_datapath/p_1_in[28]
    SLICE_X11Y31         LUT2 (Prop_lut2_I0_O)        0.045     0.768 r  inst_datapath/mult1_res_64_carry__2_i_4/O
                         net (fo=1, routed)           0.000     0.768    inst_datapath/mult1_res_64_carry__2_i_4_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.838 r  inst_datapath/mult1_res_64_carry__2/O[0]
                         net (fo=3, routed)           0.000     0.838    inst_datapath/C[0]
    SLICE_X11Y31         FDRE                                         r  inst_datapath/R1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.827     1.954    inst_datapath/CLK
    SLICE_X11Y31         FDRE                                         r  inst_datapath/R1_reg[28]/C

Slack:                    inf
  Source:                 inst_datapath/mult1_res_64__0/ACOUT[16]
                            (internal pin)
  Destination:            inst_datapath/R1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.629ns (73.872%)  route 0.222ns (26.128%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  inst_datapath/mult1_res_64__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    inst_datapath/mult1_res_64__0_n_37
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[14])
                                                      0.521     0.523 r  inst_datapath/mult1_res_64__1/P[14]
                         net (fo=1, routed)           0.220     0.743    inst_datapath/p_1_in[31]
    SLICE_X11Y31         LUT2 (Prop_lut2_I0_O)        0.045     0.788 r  inst_datapath/mult1_res_64_carry__2_i_1/O
                         net (fo=1, routed)           0.000     0.788    inst_datapath/mult1_res_64_carry__2_i_1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.851 r  inst_datapath/mult1_res_64_carry__2/O[3]
                         net (fo=3, routed)           0.000     0.851    inst_datapath/C[3]
    SLICE_X11Y31         FDRE                                         r  inst_datapath/R1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.827     1.954    inst_datapath/CLK
    SLICE_X11Y31         FDRE                                         r  inst_datapath/R1_reg[31]/C

Slack:                    inf
  Source:                 inst_datapath/mult1_res_64__0/ACOUT[16]
                            (internal pin)
  Destination:            inst_datapath/R1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.678ns (79.426%)  route 0.176ns (20.574%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  inst_datapath/mult1_res_64__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    inst_datapath/mult1_res_64__0_n_37
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      0.521     0.523 r  inst_datapath/mult1_res_64__1/P[3]
                         net (fo=2, routed)           0.174     0.697    inst_datapath/p_1_in[20]
    SLICE_X11Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     0.854 r  inst_datapath/mult1_res_64_carry__0/O[2]
                         net (fo=3, routed)           0.000     0.854    inst_datapath/mult1_res_64__2[22]
    SLICE_X11Y29         FDRE                                         r  inst_datapath/R1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.825     1.952    inst_datapath/CLK
    SLICE_X11Y29         FDRE                                         r  inst_datapath/R1_reg[22]/C

Slack:                    inf
  Source:                 inst_datapath/mult1_res_64__0/ACOUT[16]
                            (internal pin)
  Destination:            inst_datapath/R1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.678ns (79.426%)  route 0.176ns (20.574%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  inst_datapath/mult1_res_64__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    inst_datapath/mult1_res_64__0_n_37
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      0.521     0.523 r  inst_datapath/mult1_res_64__1/P[7]
                         net (fo=2, routed)           0.174     0.697    inst_datapath/p_1_in[24]
    SLICE_X11Y30         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     0.854 r  inst_datapath/mult1_res_64_carry__1/O[2]
                         net (fo=3, routed)           0.000     0.854    inst_datapath/mult1_res_64__2[26]
    SLICE_X11Y30         FDRE                                         r  inst_datapath/R1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.826     1.953    inst_datapath/CLK
    SLICE_X11Y30         FDRE                                         r  inst_datapath/R1_reg[26]/C

Slack:                    inf
  Source:                 inst_datapath/mult1_res_64__0/ACOUT[16]
                            (internal pin)
  Destination:            inst_datapath/R1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=13.780ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.678ns (79.426%)  route 0.176ns (20.574%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  inst_datapath/mult1_res_64__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    inst_datapath/mult1_res_64__0_n_37
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[11])
                                                      0.521     0.523 r  inst_datapath/mult1_res_64__1/P[11]
                         net (fo=2, routed)           0.174     0.697    inst_datapath/p_1_in[28]
    SLICE_X11Y31         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     0.854 r  inst_datapath/mult1_res_64_carry__2/O[2]
                         net (fo=3, routed)           0.000     0.854    inst_datapath/C[2]
    SLICE_X11Y31         FDRE                                         r  inst_datapath/R1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.827     1.954    inst_datapath/CLK
    SLICE_X11Y31         FDRE                                         r  inst_datapath/R1_reg[30]/C





