// Seed: 3119758405
module module_0 (
    input tri0  id_0
    , id_7,
    input uwire id_1,
    input tri   id_2,
    input wire  id_3,
    input tri1  id_4,
    input uwire id_5
);
  assign id_7[1] = id_5;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output tri1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wire id_5,
    input tri1 id_6,
    input uwire id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_5,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input wor id_0,
    output uwire id_1,
    output tri id_2,
    output tri id_3,
    input wire id_4,
    input wire id_5,
    input supply0 id_6,
    input tri id_7,
    output tri1 id_8
);
  assign id_1 = id_4;
  or primCall (id_3, id_5, id_4, id_6, id_0, id_7);
  module_0 modCall_1 (
      id_0,
      id_5,
      id_4,
      id_0,
      id_5,
      id_5
  );
  assign modCall_1.type_0 = 0;
endmodule
