# MakerLisp COR24 — Assembly Emulator

A browser-based educational emulator for the
[MakerLisp](https://makerlisp.com) COR24 (C-Oriented RISC, 24-bit)
architecture. Written in Rust and compiled to WebAssembly.

**[Live Demo](https://sw-embed.github.io/cor24-rs/)**

### Assembler Tab
![COR24 Assembler Interface](images/assembler-tab-full-2026-03-10T05-48-01-034Z.png?ts=1773121722)

### Rust Tab
![COR24 Rust Pipeline Interface](images/rust-tab-final-2026-03-10T05-51-00-545Z.png?ts=1773121722)

## Features

- **Interactive Assembly Editor** — Write and edit COR24 assembly code
- **Step-by-Step Execution** — Debug your code instruction by instruction
- **Multi-Region Memory Viewer** — Program, Stack, and I/O regions with change heatmaps
- **CLI Debugger** (`cor24-dbg`) — GDB-like command-line debugger with breakpoints, UART, and LED/button I/O
- **LGO File Loader** — Load programs assembled with the reference `as24` toolchain
- **Built-in Examples** — Learn from pre-loaded example programs
- **Challenges** — Test your assembly skills with programming challenges
- **ISA Reference** — Instruction set documentation and memory map

## COR24 Architecture

COR24 is a 24-bit RISC soft CPU for Lattice MachXO FPGAs, designed for
embedded systems education. 32 operations encode into 211 instruction
forms (1, 2, or 4 bytes).

- **3 General-Purpose Registers**: r0, r1, r2 (24-bit)
- **5 Special-Purpose Registers**:
  - r3 = fp (frame pointer)
  - r4 = sp (stack pointer, init 0xFEEC00)
  - r5 = z (always zero; usable only in compare instructions)
  - r6 = iv (interrupt vector)
  - r7 = ir (interrupt return address)
- **Single Condition Flag**: C (set by compare instructions)
- **16 MB Address Space**: 1 MB SRAM + 3 KB EBR (stack) + memory-mapped I/O
- **Variable-Length Instructions**: 1, 2, or 4 bytes

### Supported Instructions

| Category | Instructions |
|----------|-------------|
| Arithmetic | `add`, `sub`, `mul` |
| Logic | `and`, `or`, `xor` |
| Shifts | `shl`, `sra`, `srl` |
| Compare | `ceq`, `cls`, `clu` |
| Branch | `bra`, `brf`, `brt` |
| Jump | `jmp`, `jal` |
| Load | `la`, `lc`, `lcu`, `lb`, `lbu`, `lw` |
| Store | `sb`, `sw` |
| Stack | `push`, `pop` |
| Move | `mov`, `sxt`, `zxt` |

## CLI Demos (Rust → COR24 Pipeline)

12 self-contained Rust programs compile through the full
Rust → MSP430 → COR24 → emulator pipeline. See **[docs/demos.md](docs/demos.md)**
for the full catalog and usage.

```bash
cd rust-to-cor24/demos
./run-demo.sh demo_add              # full pipeline for one demo
./run-demo.sh demo_echo_v2 --uart-input 'hello\x21'
./generate-all.sh                   # build and run all 12 demos
```

## Building

### Prerequisites

- [Rust](https://rustup.rs/) (1.75+)
- [Trunk](https://trunkrs.dev/) (`cargo install trunk`)
- wasm32-unknown-unknown target (`rustup target add wasm32-unknown-unknown`)

### Development

```bash
# Serve locally with hot reload (port 7401)
./serve.sh

# Or directly:
trunk serve --port 7401

# Open http://localhost:7401/cor24-rs/
```

### Production Build

```bash
# Build optimized WASM to pages/
trunk build --release
```

## Project Structure

```
cor24-rs/
├── src/
│   ├── cpu/           # CPU emulator core
│   │   ├── decode_rom.rs  # Instruction decode ROM (from hardware)
│   │   ├── encode.rs      # Instruction encoding tables
│   │   ├── executor.rs    # Instruction execution engine
│   │   ├── instruction.rs # Opcode definitions
│   │   └── state.rs       # CPU state (registers, memory regions, I/O)
│   ├── emulator.rs    # EmulatorCore — shared controller for CLI and Web
│   ├── assembler.rs   # Two-pass assembler
│   ├── loader.rs      # LGO file loader (as24 output format)
│   ├── challenge.rs   # Challenge definitions
│   ├── wasm.rs        # WASM bindings (WasmCpu wraps EmulatorCore)
│   └── app.rs         # Yew web application
├── cli/               # CLI debugger (cor24-dbg)
├── components/        # Reusable Yew UI components
├── tests/programs/    # Assembly test programs (.s files)
├── scripts/           # Demo and build scripts
├── styles/            # CSS stylesheets
└── pages/             # Built WASM output (GitHub Pages)
```

## Testing

```bash
cargo test
```

## License

MIT License - see [LICENSE](LICENSE)

## Acknowledgments

- COR24 architecture by [MakerLisp](https://makerlisp.com) — designed for embedded systems education on Lattice MachXO FPGAs
- Decode ROM extracted from original hardware Verilog
- Reference assembler/linker (`as24`/`longlgo`) by Luther Johnson

## References

- [MakerLisp - COR24 Homepage](https://www.makerlisp.com/)
- [COR24 Soft CPU for FPGA](https://www.makerlisp.com/cor24-soft-cpu-for-fpga)
- [COR24 Test Board](https://www.makerlisp.com/cor24-test-board)
