# VLSI
Full Custom ASIC Design Using Cadence Virtuoso And Implementation Of Verilog Code In Vivado Software
