--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Users\Public\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml topModule.twx topModule.ncd -o topModule.twr
topModule.pcf -ucf nexys4ddr_master(4).ucf

Design file:              topModule.ncd
Physical constraint file: topModule.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX          |    0.743(R)|      FAST  |    0.940(R)|      SLOW  |CLK_W_BUFG        |   0.000|
SWITCH<0>   |    1.559(R)|      SLOW  |    0.200(R)|      SLOW  |CLK_W_BUFG        |   0.000|
SWITCH<1>   |    1.139(R)|      FAST  |    0.895(R)|      SLOW  |CLK_W_BUFG        |   0.000|
SWITCH<2>   |    1.149(R)|      FAST  |    0.897(R)|      SLOW  |CLK_W_BUFG        |   0.000|
SWITCH<3>   |    1.208(R)|      FAST  |    0.688(R)|      SLOW  |CLK_W_BUFG        |   0.000|
SWITCH<4>   |    1.155(R)|      FAST  |    0.677(R)|      SLOW  |CLK_W_BUFG        |   0.000|
SWITCH<5>   |    1.030(R)|      FAST  |    0.890(R)|      SLOW  |CLK_W_BUFG        |   0.000|
SWITCH<6>   |    1.600(R)|      SLOW  |   -0.220(R)|      SLOW  |CLK_W_BUFG        |   0.000|
SWITCH<7>   |    1.835(R)|      SLOW  |    0.015(R)|      SLOW  |CLK_W_BUFG        |   0.000|
reset       |   -0.462(R)|      FAST  |    2.254(R)|      SLOW  |CLK_W_BUFG        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<0>      |         9.631(R)|      SLOW  |         3.574(R)|      FAST  |CLK_W_BUFG        |   0.000|
LED<1>      |         9.308(R)|      SLOW  |         3.398(R)|      FAST  |CLK_W_BUFG        |   0.000|
LED<2>      |         9.610(R)|      SLOW  |         3.581(R)|      FAST  |CLK_W_BUFG        |   0.000|
LED<3>      |         9.254(R)|      SLOW  |         3.396(R)|      FAST  |CLK_W_BUFG        |   0.000|
LED<4>      |         8.955(R)|      SLOW  |         3.224(R)|      FAST  |CLK_W_BUFG        |   0.000|
LED<5>      |         9.604(R)|      SLOW  |         3.588(R)|      FAST  |CLK_W_BUFG        |   0.000|
LED<6>      |         9.466(R)|      SLOW  |         3.510(R)|      FAST  |CLK_W_BUFG        |   0.000|
LED<7>      |         9.607(R)|      SLOW  |         3.594(R)|      FAST  |CLK_W_BUFG        |   0.000|
LED<8>      |         9.086(R)|      SLOW  |         3.296(R)|      FAST  |CLK_W_BUFG        |   0.000|
LED<9>      |         8.968(R)|      SLOW  |         3.248(R)|      FAST  |CLK_W_BUFG        |   0.000|
LED<10>     |         9.408(R)|      SLOW  |         3.476(R)|      FAST  |CLK_W_BUFG        |   0.000|
LED<11>     |         9.110(R)|      SLOW  |         3.306(R)|      FAST  |CLK_W_BUFG        |   0.000|
LED<12>     |         9.103(R)|      SLOW  |         3.312(R)|      FAST  |CLK_W_BUFG        |   0.000|
LED<13>     |         9.503(R)|      SLOW  |         3.515(R)|      FAST  |CLK_W_BUFG        |   0.000|
LED<14>     |         9.417(R)|      SLOW  |         3.522(R)|      FAST  |CLK_W_BUFG        |   0.000|
LED<15>     |         9.881(R)|      SLOW  |         3.793(R)|      FAST  |CLK_W_BUFG        |   0.000|
TX          |        10.648(R)|      SLOW  |         4.168(R)|      FAST  |CLK_W_BUFG        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.045|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Apr 30 13:13:06 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5021 MB



