{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.874809",
   "Default View_TopLeft":"-173,-62",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port port-id_PL_CLK_100MHz -pg 1 -lvl 0 -x 0 -y 40 -defaultsOSRD
preplace port port-id_AD9361_TX_FRAME -pg 1 -lvl 5 -x 1640 -y 340 -defaultsOSRD
preplace port port-id_AD9361_FBCLK -pg 1 -lvl 5 -x 1640 -y 310 -defaultsOSRD
preplace port port-id_AD9361_DATACLK -pg 1 -lvl 0 -x 0 -y 130 -defaultsOSRD
preplace port port-id_AD9361_RX_FRAME -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_GPIO_TH1 -pg 1 -lvl 5 -x 1640 -y 400 -defaultsOSRD
preplace port port-id_GPIO_TH2 -pg 1 -lvl 5 -x 1640 -y 20 -defaultsOSRD
preplace portBus AD9361_P1_D -pg 1 -lvl 5 -x 1640 -y 370 -defaultsOSRD
preplace portBus AD9361_P0_D -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace inst RF_Data_Converter -pg 1 -lvl 3 -x 910 -y 350 -defaultsOSRD
preplace inst Rx -pg 1 -lvl 4 -x 1420 -y 170 -defaultsOSRD
preplace inst Clock_Gen -pg 1 -lvl 1 -x 170 -y 230 -defaultsOSRD
preplace inst Tx -pg 1 -lvl 2 -x 530 -y 510 -defaultsOSRD
preplace inst xlconstant_is_bpsk -pg 1 -lvl 3 -x 910 -y 140 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 4 -x 1420 -y 580 -defaultsOSRD
preplace inst Const_Config -pg 1 -lvl 1 -x 170 -y 560 -defaultsOSRD
preplace netloc AD9361_1RT_FDD_0_AD9361_FBCLK 1 3 2 1120J 310 N
preplace netloc AD9361_1RT_FDD_0_AD9361_P1_D 1 3 2 NJ 360 1620
preplace netloc AD9361_1RT_FDD_0_AD9361_RX_CLK 1 2 2 710 230 1110
preplace netloc AD9361_1RT_FDD_0_AD9361_RX_DAT_I 1 3 1 1150 100n
preplace netloc AD9361_1RT_FDD_0_AD9361_RX_DAT_Q 1 3 1 1160 120n
preplace netloc AD9361_1RT_FDD_0_AD9361_TX_FRAME 1 3 2 1190J 340 N
preplace netloc AD9361_DATACLK_1 1 0 3 30J 40 N 40 700
preplace netloc AD9361_P0_D_1 1 0 3 NJ 70 N 70 680
preplace netloc AD9361_RX_FRAME_1 1 0 3 NJ 100 N 100 660
preplace netloc Clock_Gen_clk1M024 1 1 1 360 220n
preplace netloc Clock_Gen_interconnect_aresetn 1 1 1 340 240n
preplace netloc DELAY_CNT_1 1 1 1 N 530
preplace netloc Div_clk32M768_0_clk16M384 1 1 3 400 80 N 80 N
preplace netloc PL_CLK_100MHz_1 1 0 1 20 40n
preplace netloc PSK_Mod_0_out_I 1 2 2 670 470 N
preplace netloc PSK_Mod_0_out_Q 1 2 2 690 490 N
preplace netloc Rx_BPSK 1 3 2 1270J 370 1610
preplace netloc Rx_I_data 1 3 2 1250J 320 1580
preplace netloc Rx_QPSK 1 3 2 1230J 10 1600
preplace netloc Rx_Q_data 1 3 2 1210J 20 1590
preplace netloc Tx_out_bits 1 2 2 N 530 N
preplace netloc Tx_out_vld 1 2 2 N 510 N
preplace netloc clk_wiz_128M_clk_200M 1 1 2 N 160 670
preplace netloc proc_sys_reset_16M384_mb_reset 1 1 3 320 60 N 60 1200
preplace netloc xlconstant_0_dout 1 3 1 1170 140n
preplace netloc xlconstant_MODE_CTRL_dout 1 1 3 370 90 690 70 1180
preplace netloc FEEDBACK_SHIFT_1 1 1 3 310 50 NJ 50 1190J
preplace netloc Clock_Gen_rst_32M768 1 1 3 350 200 NJ 200 1130J
preplace netloc clk_32M768_1 1 1 3 380 220 NJ 220 1140J
preplace netloc Rx_NCO_cos 1 3 2 1220 350 1600
preplace netloc Rx_I_1M 1 3 2 1240 330 1570
preplace netloc Rx_Q_1M 1 3 2 1260 380 1590
preplace netloc GARDNER_SHIFT_1 1 1 3 390 210 NJ 210 1120J
preplace netloc Tx_Tx_1bit 1 2 3 NJ 550 1110J 390 1600
preplace netloc clk_2M048_1 1 1 1 330 300n
levelinfo -pg 1 0 170 530 910 1420 1640
pagesize -pg 1 -db -bbox -sgen -180 0 1820 770
"
}
0
