<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::Register Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;15.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1Register.html">Register</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="classllvm_1_1Register-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::Register Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Wrapper class representing virtual and physical registers.  
 <a href="#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="Register_8h_source.html">llvm/CodeGen/Register.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a228e680d10a53c933898d03cc834e5a0" id="r_a228e680d10a53c933898d03cc834e5a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">constexpr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a228e680d10a53c933898d03cc834e5a0">Register</a> (<a class="el" href="classunsigned.html">unsigned</a> Val=0)</td></tr>
<tr class="separator:a228e680d10a53c933898d03cc834e5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c98da56d9b14f4dc39ca3b79cf1a6e3" id="r_a8c98da56d9b14f4dc39ca3b79cf1a6e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">constexpr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8c98da56d9b14f4dc39ca3b79cf1a6e3">Register</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> Val)</td></tr>
<tr class="separator:a8c98da56d9b14f4dc39ca3b79cf1a6e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc26d28b4ae2dc237a02c2206ea7d39a" id="r_abc26d28b4ae2dc237a02c2206ea7d39a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abc26d28b4ae2dc237a02c2206ea7d39a">isStack</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abc26d28b4ae2dc237a02c2206ea7d39a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this is a stack slot.  <br /></td></tr>
<tr class="separator:abc26d28b4ae2dc237a02c2206ea7d39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebafd86dde59b5a05b22e8720e808a9d" id="r_aebafd86dde59b5a05b22e8720e808a9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aebafd86dde59b5a05b22e8720e808a9d">isVirtual</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aebafd86dde59b5a05b22e8720e808a9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified register number is in the virtual register namespace.  <br /></td></tr>
<tr class="separator:aebafd86dde59b5a05b22e8720e808a9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13bd3dae94013a7bf38afc9391c8fa8f" id="r_a13bd3dae94013a7bf38afc9391c8fa8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a13bd3dae94013a7bf38afc9391c8fa8f">isPhysical</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a13bd3dae94013a7bf38afc9391c8fa8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified register number is in the physical register namespace.  <br /></td></tr>
<tr class="separator:a13bd3dae94013a7bf38afc9391c8fa8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f34bdaea90f8ee41a43a83a0c0e3b4c" id="r_a5f34bdaea90f8ee41a43a83a0c0e3b4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f34bdaea90f8ee41a43a83a0c0e3b4c">virtRegIndex</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5f34bdaea90f8ee41a43a83a0c0e3b4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a virtual register number to a 0-based index.  <br /></td></tr>
<tr class="separator:a5f34bdaea90f8ee41a43a83a0c0e3b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a523e628055b7c11ff382d96d1c0eb180" id="r_a523e628055b7c11ff382d96d1c0eb180"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">constexpr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a523e628055b7c11ff382d96d1c0eb180">operator unsigned</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a523e628055b7c11ff382d96d1c0eb180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a488b598369bef536fa5ee42d3527ec45" id="r_a488b598369bef536fa5ee42d3527ec45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a488b598369bef536fa5ee42d3527ec45">id</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a488b598369bef536fa5ee42d3527ec45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a978d593d9f5d4ff1e9d1218c06a7c72c" id="r_a978d593d9f5d4ff1e9d1218c06a7c72c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a978d593d9f5d4ff1e9d1218c06a7c72c">operator MCRegister</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a978d593d9f5d4ff1e9d1218c06a7c72c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49effcc0d9e7a321043ade70145d11f6" id="r_a49effcc0d9e7a321043ade70145d11f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a49effcc0d9e7a321043ade70145d11f6">asMCReg</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a49effcc0d9e7a321043ade70145d11f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Utility to check-convert this value to a <a class="el" href="classllvm_1_1MCRegister.html" title="Wrapper class representing physical registers. Should be passed by value.">MCRegister</a>.  <br /></td></tr>
<tr class="separator:a49effcc0d9e7a321043ade70145d11f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a6966b99e305bd6f01fb17c645ae3da" id="r_a4a6966b99e305bd6f01fb17c645ae3da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4a6966b99e305bd6f01fb17c645ae3da">isValid</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4a6966b99e305bd6f01fb17c645ae3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89d084de4b1832ce294e0bd12095f7e7" id="r_a89d084de4b1832ce294e0bd12095f7e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a89d084de4b1832ce294e0bd12095f7e7">operator==</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;<a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a89d084de4b1832ce294e0bd12095f7e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparisons between register objects.  <br /></td></tr>
<tr class="separator:a89d084de4b1832ce294e0bd12095f7e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1abf9edbda985733f11428605b6a6edc" id="r_a1abf9edbda985733f11428605b6a6edc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1abf9edbda985733f11428605b6a6edc">operator!=</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;<a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1abf9edbda985733f11428605b6a6edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b367743d6b4a6239f3a18b1277431ca" id="r_a7b367743d6b4a6239f3a18b1277431ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b367743d6b4a6239f3a18b1277431ca">operator==</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> &amp;<a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7b367743d6b4a6239f3a18b1277431ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98495d337d0ccad2663eb9f5ac566b87" id="r_a98495d337d0ccad2663eb9f5ac566b87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a98495d337d0ccad2663eb9f5ac566b87">operator!=</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> &amp;<a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a98495d337d0ccad2663eb9f5ac566b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a459ea78f9e16567a2178468246d4b5c4" id="r_a459ea78f9e16567a2178468246d4b5c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a459ea78f9e16567a2178468246d4b5c4">operator==</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a459ea78f9e16567a2178468246d4b5c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparisons against register constants.  <br /></td></tr>
<tr class="separator:a459ea78f9e16567a2178468246d4b5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae55fd603c8609d5a2fca97d53f631d3c" id="r_ae55fd603c8609d5a2fca97d53f631d3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae55fd603c8609d5a2fca97d53f631d3c">operator!=</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae55fd603c8609d5a2fca97d53f631d3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6172593944c8b13fffab6cb9892a984e" id="r_a6172593944c8b13fffab6cb9892a984e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6172593944c8b13fffab6cb9892a984e">operator==</a> (int <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6172593944c8b13fffab6cb9892a984e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8443720762957a6c6a25ffab02ff3805" id="r_a8443720762957a6c6a25ffab02ff3805"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8443720762957a6c6a25ffab02ff3805">operator!=</a> (int <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8443720762957a6c6a25ffab02ff3805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ca94b010f1cb9bef67545ef55a11333" id="r_a9ca94b010f1cb9bef67545ef55a11333"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9ca94b010f1cb9bef67545ef55a11333">operator==</a> (<a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9ca94b010f1cb9bef67545ef55a11333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af92e3306cabaf08ed69ccf534e8e3839" id="r_af92e3306cabaf08ed69ccf534e8e3839"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af92e3306cabaf08ed69ccf534e8e3839">operator!=</a> (<a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af92e3306cabaf08ed69ccf534e8e3839"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-methods" name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a1b164a8c57e21c6b879b8bdcc55c5f28" id="r_a1b164a8c57e21c6b879b8bdcc55c5f28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1b164a8c57e21c6b879b8bdcc55c5f28">isStackSlot</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg)</td></tr>
<tr class="memdesc:a1b164a8c57e21c6b879b8bdcc55c5f28"><td class="mdescLeft">&#160;</td><td class="mdescRight">isStackSlot - Sometimes it is useful the be able to store a non-negative frame index in a variable that normally holds a register.  <br /></td></tr>
<tr class="separator:a1b164a8c57e21c6b879b8bdcc55c5f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47caf9a25186eed2215d13171af1f3ca" id="r_a47caf9a25186eed2215d13171af1f3ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a47caf9a25186eed2215d13171af1f3ca">stackSlot2Index</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> Reg)</td></tr>
<tr class="memdesc:a47caf9a25186eed2215d13171af1f3ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute the frame index from a register value representing a stack slot.  <br /></td></tr>
<tr class="separator:a47caf9a25186eed2215d13171af1f3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92cd11abfd541caadc1fc825b78f9903" id="r_a92cd11abfd541caadc1fc825b78f9903"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a92cd11abfd541caadc1fc825b78f9903">index2StackSlot</a> (int FI)</td></tr>
<tr class="memdesc:a92cd11abfd541caadc1fc825b78f9903"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a non-negative frame index to a stack slot register value.  <br /></td></tr>
<tr class="separator:a92cd11abfd541caadc1fc825b78f9903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4aef3aa547629015801993f9d393109" id="r_af4aef3aa547629015801993f9d393109"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af4aef3aa547629015801993f9d393109">isPhysicalRegister</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg)</td></tr>
<tr class="memdesc:af4aef3aa547629015801993f9d393109"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified register number is in the physical register namespace.  <br /></td></tr>
<tr class="separator:af4aef3aa547629015801993f9d393109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab94ac0eb79655589fb116359f862886c" id="r_ab94ac0eb79655589fb116359f862886c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab94ac0eb79655589fb116359f862886c">isVirtualRegister</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg)</td></tr>
<tr class="memdesc:ab94ac0eb79655589fb116359f862886c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified register number is in the virtual register namespace.  <br /></td></tr>
<tr class="separator:ab94ac0eb79655589fb116359f862886c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4df23dddc646b6a4b36ff483063a4ff8" id="r_a4df23dddc646b6a4b36ff483063a4ff8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4df23dddc646b6a4b36ff483063a4ff8">virtReg2Index</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> Reg)</td></tr>
<tr class="memdesc:a4df23dddc646b6a4b36ff483063a4ff8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a virtual register number to a 0-based index.  <br /></td></tr>
<tr class="separator:a4df23dddc646b6a4b36ff483063a4ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1979c563289f871907832e419889f979" id="r_a1979c563289f871907832e419889f979"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1979c563289f871907832e419889f979">index2VirtReg</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>)</td></tr>
<tr class="memdesc:a1979c563289f871907832e419889f979"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a 0-based index to a virtual register number.  <br /></td></tr>
<tr class="separator:a1979c563289f871907832e419889f979"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Wrapper class representing virtual and physical registers. </p>
<p>Should be passed by value. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00019">19</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a228e680d10a53c933898d03cc834e5a0" name="a228e680d10a53c933898d03cc834e5a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a228e680d10a53c933898d03cc834e5a0">&#9670;&#160;</a></span>Register() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">constexpr</a> llvm::Register::Register </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Val</em><span class="paramdefsep"> = </span><span class="paramdefval">0</span></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00023">23</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MCWinEH_8h_source.html#l00030">llvm::WinEH::Instruction::operator==()</a>, <a class="el" href="MIRYamlMapping_8h_source.html#l00216">llvm::yaml::MachineFunctionLiveIn::operator==()</a>, and <a class="el" href="MachineLocation_8h_source.html#l00039">llvm::MachineLocation::operator==()</a>.</p>

</div>
</div>
<a id="a8c98da56d9b14f4dc39ca3b79cf1a6e3" name="a8c98da56d9b14f4dc39ca3b79cf1a6e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c98da56d9b14f4dc39ca3b79cf1a6e3">&#9670;&#160;</a></span>Register() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">constexpr</a> llvm::Register::Register </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>Val</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00024">24</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a49effcc0d9e7a321043ade70145d11f6" name="a49effcc0d9e7a321043ade70145d11f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49effcc0d9e7a321043ade70145d11f6">&#9670;&#160;</a></span>asMCReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> llvm::Register::asMCReg </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Utility to check-convert this value to a <a class="el" href="classllvm_1_1MCRegister.html" title="Wrapper class representing physical registers. Should be passed by value.">MCRegister</a>. </p>
<p>The caller is expected to have already validated that this <a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> is, indeed, physical. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00120">120</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCRegister_8h_source.html#l00058">llvm::MCRegister::isPhysicalRegister()</a>, and <a class="el" href="MCRegister_8h_source.html#l00043">llvm::MCRegister::NoRegister</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00103">llvm::TargetRegisterClass::contains()</a>, and <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00700">updatePhysDepsDownwards()</a>.</p>

</div>
</div>
<a id="a488b598369bef536fa5ee42d3527ec45" name="a488b598369bef536fa5ee42d3527ec45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a488b598369bef536fa5ee42d3527ec45">&#9670;&#160;</a></span>id()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::Register::id </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00111">111</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="Register_8h_source.html#l00155">llvm::DenseMapInfo&lt; Register &gt;::getHashValue()</a>, <a class="el" href="ARMHazardRecognizer_8cpp_source.html#l00184">llvm::ARMBankConflictHazardRecognizer::getHazardType()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00803">llvm::MachineRegisterInfo::getRegAllocationHint()</a>, and <a class="el" href="RegAllocPBQP_8h_source.html#l00148">llvm::PBQP::RegAlloc::GraphMetadata::setNodeIdForVReg()</a>.</p>

</div>
</div>
<a id="a92cd11abfd541caadc1fc825b78f9903" name="a92cd11abfd541caadc1fc825b78f9903"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92cd11abfd541caadc1fc825b78f9903">&#9670;&#160;</a></span>index2StackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a> llvm::Register::index2StackSlot </td>
          <td>(</td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>FI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Convert a non-negative frame index to a stack slot register value. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00058">58</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCRegister_8h_source.html#l00045">llvm::MCRegister::FirstStackSlot</a>, and <a class="el" href="Mem2Reg_8cpp_source.html#l00110">Register</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveStacks_8cpp_source.html#l00054">llvm::LiveStacks::getOrCreateInterval()</a>, and <a class="el" href="RDFRegisters_8h_source.html#l00110">llvm::rdf::PhysicalRegisterInfo::getRegMaskId()</a>.</p>

</div>
</div>
<a id="a1979c563289f871907832e419889f979" name="a1979c563289f871907832e419889f979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1979c563289f871907832e419889f979">&#9670;&#160;</a></span>index2VirtReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a> llvm::Register::index2VirtReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Index</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Convert a 0-based index to a virtual register number. </p>
<p>This is the inverse operation of <a class="el" href="structllvm_1_1VirtReg2IndexFunctor.html">VirtReg2IndexFunctor</a> below. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00084">84</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="MCRegister_8h_source.html#l00046">llvm::MCRegister::VirtualRegFlag</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveIntervals_8cpp_source.html#l00697">llvm::LiveIntervals::addKillFlags()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00832">llvm::LiveVariables::addNewBlock()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00882">llvm::LiveVariables::addNewBlock()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00032">llvm::VirtRegAuxInfo::calculateSpillWeightsAndHints()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00200">llvm::MachineRegisterInfo::clearVirtRegs()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00302">llvm::MIRPrinter::convert()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00144">llvm::MachineRegisterInfo::createIncompleteVirtualRegister()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l12374">llvm::SITargetLowering::finalizeLowering()</a>, <a class="el" href="GCNRegPressure_8h_source.html#l00212">llvm::getLiveRegMap()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00263">llvm::getLiveRegs()</a>, <a class="el" href="SPIRVModuleAnalysis_8h_source.html#l00110">llvm::SPIRV::ModuleAnalysisInfo::getOrCreateMBBRegister()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00331">isSSA()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00148">llvm::LiveIntervals::print()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00145">llvm::VirtRegMap::print()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00486">llvm::GCNRPTracker::printLiveRegs()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00103">llvm::LiveIntervals::releaseMemory()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00082">llvm::InstructionSelect::runOnMachineFunction()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00611">llvm::LiveVariables::runOnMachineFunction()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01011">llvm::MachineBasicBlock::SplitCriticalEdge()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00698">llvm::SIMachineFunctionInfo::usesAGPRs()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00253">llvm::MachineRegisterInfo::verifyUseLists()</a>.</p>

</div>
</div>
<a id="a13bd3dae94013a7bf38afc9391c8fa8f" name="a13bd3dae94013a7bf38afc9391c8fa8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13bd3dae94013a7bf38afc9391c8fa8f">&#9670;&#160;</a></span>isPhysical()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::isPhysical </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the specified register number is in the physical register namespace. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00097">97</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="Register_8h_source.html#l00065">isPhysicalRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00196">llvm::canReplaceReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01067">llvm::X86InstrInfo::classifyLEAReg()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00103">llvm::TargetRegisterClass::contains()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00378">findOnlyInterestingUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02901">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06042">llvm::X86InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SIFormMemoryClauses_8cpp_source.html#l00133">getMopState()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00336">llvm::ARMBaseRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00555">llvm::CoalescerPair::isCoalescable()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00268">isCopyToReg()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00560">isLibCallInTailPosition()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11737">llvm::SITargetLowering::legalizeTargetIndependentNode()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06038">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08314">llvm::SIInstrInfo::optimizeCompareInstr()</a>, and <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00700">updatePhysDepsDownwards()</a>.</p>

</div>
</div>
<a id="af4aef3aa547629015801993f9d393109" name="af4aef3aa547629015801993f9d393109"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4aef3aa547629015801993f9d393109">&#9670;&#160;</a></span>isPhysicalRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> llvm::Register::isPhysicalRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the specified register number is in the physical register namespace. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00065">65</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegister_8h_source.html#l00058">llvm::MCRegister::isPhysicalRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01101">llvm::ARMBaseInstrInfo::AddDReg()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00603">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="DwarfExpression_8cpp_source.html#l00099">llvm::DwarfExpression::addMachineReg()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01901">llvm::MachineInstr::addRegisterDead()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01970">llvm::MachineInstr::addRegisterDefined()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01822">llvm::MachineInstr::addRegisterKilled()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00197">llvm::ScheduleDAGInstrs::addSchedBarrierDeps()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03366">AddSubReg()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00105">llvm::LiveRangeEdit::allUsesAvailableAt()</a>, <a class="el" href="HexagonSubtarget_8cpp_source.html#l00326">llvm::HexagonSubtarget::CallMutation::apply()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00085">llvm::VirtRegMap::assignVirt2Phys()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05379">llvm::ARMBaseInstrInfo::breakPartialRegDependency()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00720">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="DbgEntityHistoryCalculator_8cpp_source.html#l00449">llvm::calculateDbgEntityHistory()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00442">canFoldCopy()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00456">canFoldIntoSelect()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01533">llvm::PPCInstrInfo::canInsertSelect()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01888">llvm::MachineInstr::clearRegisterKills()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00165">llvm::TargetInstrInfo::commuteInstructionImpl()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l10052">llvm::SelectionDAGBuilder::CopyValueToVirtualRegister()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00059">countOperands()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l09021">llvm::X86InstrInfo::describeLoadedValue()</a>, <a class="el" href="InstructionSelectorImpl_8h_source.html#l00050">llvm::InstructionSelector::executeMatchTable()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00261">llvm::HexagonBlockRanges::expandToSubRegs()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l01794">findHoistingInsertPosAndDeps()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00994">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00546">llvm::CoalescerPair::flip()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04412">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00155">llvm::RegScavenger::forward()</a>, <a class="el" href="RDFRegisters_8cpp_source.html#l00106">llvm::rdf::PhysicalRegisterInfo::getAliasSet()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00651">getDataDeps()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00568">llvm::AArch64RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="M68kRegisterInfo_8cpp_source.html#l00085">llvm::M68kRegisterInfo::getMaximalPhysRegClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00212">llvm::TargetRegisterInfo::getMinimalPhysRegClass()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00098">llvm::RegisterBankInfo::getMinimalPhysRegClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00230">llvm::TargetRegisterInfo::getMinimalPhysRegClassLLT()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04288">llvm::HexagonInstrInfo::getOperandLatency()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00074">llvm::SystemZRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00080">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="MIParser_8cpp_source.html#l01337">getRegisterName()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00528">llvm::getRegState()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00490">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05755">llvm::X86InstrInfo::getUndefRegClearance()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00118">llvm::VirtRegMap::hasKnownPreference()</a>, <a class="el" href="DwarfDebug_8cpp_source.html#l00669">interpretValues()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00465">llvm::TargetRegisterInfo::isCalleeSavedPhysReg()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00519">llvm::PPCRegisterInfo::isCallerPreservedPhysReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00509">llvm::MachineRegisterInfo::isConstantPhysReg()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02195">llvm::HexagonInstrInfo::isDependent()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l03879">isLocalCopy()</a>, <a class="el" href="MachineLoopInfo_8cpp_source.html#l00154">llvm::MachineLoop::isLoopInvariant()</a>, <a class="el" href="Register_8h_source.html#l00097">isPhysical()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00116">llvm::MachineOperand::isRenamable()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02779">llvm::SMSchedule::isValidSchedule()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03269">llvm::AMDGPULegalizerInfo::loadInputValue()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01369">llvm::ARMBaseInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="Thumb1InstrInfo_8cpp_source.html#l00107">llvm::Thumb1InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00207">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03911">loadRegPairFromStackSlot()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00454">llvm::ARMCallLowering::lowerCall()</a>, <a class="el" href="RDFGraph_8cpp_source.html#l00964">llvm::rdf::DataFlowGraph::makeRegRef()</a>, <a class="el" href="CodeGenCommonISel_8cpp_source.html#l00050">MIIsInTerminatorSequence()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00745">llvm::MachineOperand::print()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00209">llvm::ARMAsmPrinter::printOperand()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00378">llvm::MachineRegisterInfo::replaceRegWith()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03441">llvm::GenericScheduler::reschedulePhysReg()</a>, <a class="el" href="RDFLiveness_8cpp_source.html#l00910">llvm::rdf::Liveness::resetKills()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00371">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00134">llvm::MachineOperand::setIsRenamable()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00457">llvm::CoalescerPair::setRegisters()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00379">llvm::SystemZRegisterInfo::shouldCoalesce()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01011">llvm::MachineBasicBlock::SplitCriticalEdge()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03759">storeRegPairToStackSlot()</a>, <a class="el" href="Thumb1InstrInfo_8cpp_source.html#l00079">llvm::Thumb1InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01162">llvm::MachineInstr::substituteRegister()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00085">llvm::MachineOperand::substPhysReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01169">UpdateOperandRegClass()</a>, and <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00892">updatePhysDepsUpwards()</a>.</p>

</div>
</div>
<a id="abc26d28b4ae2dc237a02c2206ea7d39a" name="abc26d28b4ae2dc237a02c2206ea7d39a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc26d28b4ae2dc237a02c2206ea7d39a">&#9670;&#160;</a></span>isStack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::isStack </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this is a stack slot. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00049">49</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegister_8h_source.html#l00052">llvm::MCRegister::isStackSlot()</a>.</p>

</div>
</div>
<a id="a1b164a8c57e21c6b879b8bdcc55c5f28" name="a1b164a8c57e21c6b879b8bdcc55c5f28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b164a8c57e21c6b879b8bdcc55c5f28">&#9670;&#160;</a></span>isStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> llvm::Register::isStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isStackSlot - Sometimes it is useful the be able to store a non-negative frame index in a variable that normally holds a register. </p>
<p><a class="el" href="#a1b164a8c57e21c6b879b8bdcc55c5f28" title="isStackSlot - Sometimes it is useful the be able to store a non-negative frame index in a variable th...">isStackSlot()</a> returns true if Reg is in the range used for stack slots.</p>
<p>FIXME: remove in favor of member. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00044">44</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegister_8h_source.html#l00052">llvm::MCRegister::isStackSlot()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RDFRegisters_8h_source.html#l00106">llvm::rdf::PhysicalRegisterInfo::isRegMaskId()</a>, and <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00111">llvm::printReg()</a>.</p>

</div>
</div>
<a id="a4a6966b99e305bd6f01fb17c645ae3da" name="a4a6966b99e305bd6f01fb17c645ae3da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a6966b99e305bd6f01fb17c645ae3da">&#9670;&#160;</a></span>isValid()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::isValid </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00126">126</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegister_8h_source.html#l00043">llvm::MCRegister::NoRegister</a>.</p>

<p class="reference">Referenced by <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00222">llvm::SPIRVGlobalRegistry::buildConstantFP()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00176">llvm::SPIRVGlobalRegistry::buildConstantInt()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00859">copySubReg()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00247">llvm::SPIRVGlobalRegistry::getOrCreateConsIntVector()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00788">llvm::SPIRVGlobalRegistry::getOrCreateUndef()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00109">llvm::VirtRegMap::hasPreferredPhys()</a>, <a class="el" href="SPIRVCallLowering_8cpp_source.html#l00261">llvm::SPIRVCallLowering::lowerCall()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07172">llvm::LegalizerHelper::lowerReadWriteRegister()</a>, and <a class="el" href="CombinerHelper_8cpp_source.html#l03613">llvm::CombinerHelper::matchTruncStoreMerge()</a>.</p>

</div>
</div>
<a id="aebafd86dde59b5a05b22e8720e808a9d" name="aebafd86dde59b5a05b22e8720e808a9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebafd86dde59b5a05b22e8720e808a9d">&#9670;&#160;</a></span>isVirtual()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::isVirtual </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the specified register number is in the virtual register namespace. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00091">91</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="Register_8h_source.html#l00071">isVirtualRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GISelKnownBits_8cpp_source.html#l00136">llvm::GISelKnownBits::computeKnownBitsImpl()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00432">llvm::FunctionLoweringInfo::ComputePHILiveOutRegInfo()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00103">llvm::ThumbRegisterInfo::emitLoadConstPool()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02901">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08179">llvm::SIInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00149">getCopyRegClasses()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00187">getDefRegMask()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00422">getLanesWithProperty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00803">llvm::MachineRegisterInfo::getRegAllocationHint()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00822">llvm::MachineRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00484">getRegSeqInit()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00813">llvm::MachineRegisterInfo::getSimpleHint()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00199">getUsedRegMask()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08018">llvm::getVRegSubRegDef()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00109">llvm::VirtRegMap::hasPreferredPhys()</a>, <a class="el" href="EarlyIfConversion_8cpp_source.html#l00559">hasSameValue()</a>, <a class="el" href="HexagonPeephole_8cpp_source.html#l00106">INITIALIZE_PASS()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00560">isLibCallInTailPosition()</a>, <a class="el" href="RISCVSExtWRemoval_8cpp_source.html#l00293">isSignExtendedW()</a>, <a class="el" href="X86FastPreTileConfig_8cpp_source.html#l00425">isTileRegDef()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l01503">isVirtualRegisterOperand()</a>, <a class="el" href="MVETPAndVPTOptimisationsPass_8cpp_source.html#l00607">IsWritingToVCCR()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03269">llvm::AMDGPULegalizerInfo::loadInputValue()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01684">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04948">MatchingStackOffset()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06038">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00126">llvm::Thumb2InstrInfo::optimizeSelect()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l01209">llvm::PSetIterator::PSetIterator()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00729">regIsPICBase()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00446">removeMapRegEntry()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00134">resultDependsOnExec()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00773">llvm::MachineRegisterInfo::setRegAllocationHint()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00215">llvm::MachineRegisterInfo::shouldTrackSubRegLiveness()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01517">llvm::SIInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00183">tryChangeVGPRtoSGPRinCopy()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03898">llvm::SIInstrInfo::usesConstantBus()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03983">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="ab94ac0eb79655589fb116359f862886c" name="ab94ac0eb79655589fb116359f862886c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab94ac0eb79655589fb116359f862886c">&#9670;&#160;</a></span>isVirtualRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> llvm::Register::isVirtualRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the specified register number is in the virtual register namespace. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00071">71</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegister_8h_source.html#l00046">llvm::MCRegister::VirtualRegFlag</a>.</p>

<p class="reference">Referenced by <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00960">llvm::RegsForValue::AddInlineAsmOperands()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00832">llvm::LiveVariables::addNewBlock()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00782">llvm::MachineRegisterInfo::addRegAllocationHint()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00197">llvm::ScheduleDAGInstrs::addSchedBarrierDeps()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00601">llvm::RegisterOperands::adjustLaneLiveness()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00084">llvm::RegAllocBase::allocatePhysRegs()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00720">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="DbgEntityHistoryCalculator_8cpp_source.html#l00449">llvm::calculateDbgEntityHistory()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04845">canCombine()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00442">canFoldCopy()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00535">canFoldIntoCSel()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00110">CheckForPhysRegDependency()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00947">llvm::ScheduleDAGMILive::collectVRegUses()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03760">llvm::PPCInstrInfo::combineRLWINM()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01334">llvm::ScheduleDAGMILive::computeCyclicCriticalPath()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01595">computeLiveOuts()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00644">llvm::ScheduleDAGSDNodes::computeOperandLatency()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00432">llvm::FunctionLoweringInfo::ComputePHILiveOutRegInfo()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00962">llvm::LiveInterval::computeSubRangeUndefs()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00177">llvm::ARMBaseInstrInfo::convertToThreeAddress()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00046">llvm::VirtRegAuxInfo::copyHint()</a>, <a class="el" href="WebAssemblyInstrInfo_8cpp_source.html#l00057">llvm::WebAssemblyInstrInfo::copyPhysReg()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00790">llvm::ARMBaseRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="WebAssemblyRegisterInfo_8cpp_source.html#l00053">llvm::WebAssemblyRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l11545">llvm::PPCTargetLowering::EmitPartwordAtomicBinary()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00123">emitThumbRegPlusImmInReg()</a>, <a class="el" href="FastISel_8cpp_source.html#l02101">llvm::FastISel::fastEmitInst_extractsubreg()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00357">findSurvivorBackwards()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03380">llvm::PPCInstrInfo::fixupIsDeadOrKill()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04412">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l01004">llvm::SystemZInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05455">genFusedMultiply()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05647">genMaddR()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00817">llvm::RegsForValue::getCopyFromRegs()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00367">llvm::PPCInstrInfo::getFMAPatterns()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05203">getFMULPatterns()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l02014">llvm::MachineInstrExpressionTrait::getHashValue()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00237">getLiveRange()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00489">llvm::MachineRegisterInfo::getMaxLaneMaskForVReg()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00166">llvm::PPCInstrInfo::getOperandLatency()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05318">llvm::ARMBaseInstrInfo::getPartialRegUpdateClearance()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00542">llvm::PPCRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="InlineSpiller_8cpp_source.html#l00271">getVDefInterval()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00118">llvm::VirtRegMap::hasKnownPreference()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00698">llvm::TargetInstrInfo::hasReassociableOperands()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00359">llvm::RegPressureTracker::initLiveThru()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00565">llvm::MachineInstr::isIdenticalTo()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00080">llvm::VirtRegAuxInfo::isRematerializable()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l05248">llvm::PPCInstrInfo::isSignOrZeroExtended()</a>, <a class="el" href="Register_8h_source.html#l00091">isVirtual()</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00320">llvm::Mips16InstrInfo::loadImmediate()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03936">llvm::AArch64InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00207">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="M68kISelLowering_8cpp_source.html#l00246">MatchingStackOffset()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l02912">MatchingStackOffset()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06663">llvm::AArch64InstrInfo::optimizeCondBranch()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02531">llvm::SMSchedule::orderDependence()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00745">llvm::MachineOperand::print()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00111">llvm::printReg()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00165">llvm::printVRegOrUnit()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01855">llvm::ARMBaseInstrInfo::produceSameValue()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00805">llvm::TargetInstrInfo::reassociateOps()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00765">llvm::RegPressureTracker::recede()</a>, <a class="el" href="WebAssemblyAsmPrinter_8cpp_source.html#l00071">llvm::WebAssemblyAsmPrinter::regToString()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00522">removeCopies()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00760">llvm::LiveVariables::removeVirtualRegistersKilled()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00530">llvm::rewriteT2FrameIndex()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00082">llvm::InstructionSelect::runOnMachineFunction()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00371">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00683">scavengeFrameVirtualRegsInBlock()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00518">llvm::RegScavenger::scavengeRegister()</a>, <a class="el" href="AVRISelDAGToDAG_8cpp_source.html#l00198">llvm::AVRDAGToDAGISel::SelectInlineAsmMemoryOperand()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00457">llvm::CoalescerPair::setRegisters()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00449">llvm::LiveIntervals::shrinkToUses()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00556">llvm::LiveIntervals::shrinkToUses()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01011">llvm::MachineBasicBlock::SplitCriticalEdge()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03782">llvm::AArch64InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00164">llvm::Thumb2InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00869">stripValuesNotDefiningMask()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01008">llvm::LiveIntervals::HMEditor::updateAllRanges()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01114">llvm::ScheduleDAGMILive::updatePressureDiffs()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00391">llvm::ARMBaseRegisterInfo::updateRegAllocHint()</a>, and <a class="el" href="Register_8h_source.html#l00077">virtReg2Index()</a>.</p>

</div>
</div>
<a id="a978d593d9f5d4ff1e9d1218c06a7c72c" name="a978d593d9f5d4ff1e9d1218c06a7c72c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a978d593d9f5d4ff1e9d1218c06a7c72c">&#9670;&#160;</a></span>operator MCRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::Register::operator <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00113">113</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

</div>
</div>
<a id="a523e628055b7c11ff382d96d1c0eb180" name="a523e628055b7c11ff382d96d1c0eb180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a523e628055b7c11ff382d96d1c0eb180">&#9670;&#160;</a></span>operator unsigned()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">constexpr</a> llvm::Register::operator <a class="el" href="classunsigned.html">unsigned</a> </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00107">107</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

</div>
</div>
<a id="a98495d337d0ccad2663eb9f5ac566b87" name="a98495d337d0ccad2663eb9f5ac566b87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98495d337d0ccad2663eb9f5ac566b87">&#9670;&#160;</a></span>operator!=() <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::operator!= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Other</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00132">132</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::Other</a>.</p>

</div>
</div>
<a id="a1abf9edbda985733f11428605b6a6edc" name="a1abf9edbda985733f11428605b6a6edc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1abf9edbda985733f11428605b6a6edc">&#9670;&#160;</a></span>operator!=() <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::operator!= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Other</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00130">130</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::Other</a>.</p>

</div>
</div>
<a id="a8443720762957a6c6a25ffab02ff3805" name="a8443720762957a6c6a25ffab02ff3805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8443720762957a6c6a25ffab02ff3805">&#9670;&#160;</a></span>operator!=() <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::operator!= </td>
          <td>(</td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Other</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00141">141</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::Other</a>.</p>

</div>
</div>
<a id="af92e3306cabaf08ed69ccf534e8e3839" name="af92e3306cabaf08ed69ccf534e8e3839"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af92e3306cabaf08ed69ccf534e8e3839">&#9670;&#160;</a></span>operator!=() <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::operator!= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a></td>          <td class="paramname"><span class="paramname"><em>Other</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00144">144</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::Other</a>.</p>

</div>
</div>
<a id="ae55fd603c8609d5a2fca97d53f631d3c" name="ae55fd603c8609d5a2fca97d53f631d3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae55fd603c8609d5a2fca97d53f631d3c">&#9670;&#160;</a></span>operator!=() <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::operator!= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Other</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00139">139</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::Other</a>.</p>

</div>
</div>
<a id="a7b367743d6b4a6239f3a18b1277431ca" name="a7b367743d6b4a6239f3a18b1277431ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b367743d6b4a6239f3a18b1277431ca">&#9670;&#160;</a></span>operator==() <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::operator== </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Other</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00131">131</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::Other</a>.</p>

</div>
</div>
<a id="a89d084de4b1832ce294e0bd12095f7e7" name="a89d084de4b1832ce294e0bd12095f7e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89d084de4b1832ce294e0bd12095f7e7">&#9670;&#160;</a></span>operator==() <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::operator== </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Other</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Comparisons between register objects. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00129">129</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::Other</a>.</p>

</div>
</div>
<a id="a6172593944c8b13fffab6cb9892a984e" name="a6172593944c8b13fffab6cb9892a984e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6172593944c8b13fffab6cb9892a984e">&#9670;&#160;</a></span>operator==() <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::operator== </td>
          <td>(</td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Other</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00140">140</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::Other</a>.</p>

</div>
</div>
<a id="a9ca94b010f1cb9bef67545ef55a11333" name="a9ca94b010f1cb9bef67545ef55a11333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ca94b010f1cb9bef67545ef55a11333">&#9670;&#160;</a></span>operator==() <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::operator== </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a></td>          <td class="paramname"><span class="paramname"><em>Other</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00143">143</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::Other</a>.</p>

</div>
</div>
<a id="a459ea78f9e16567a2178468246d4b5c4" name="a459ea78f9e16567a2178468246d4b5c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a459ea78f9e16567a2178468246d4b5c4">&#9670;&#160;</a></span>operator==() <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::operator== </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Other</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Comparisons against register constants. </p>
<p>E.g.</p><ul>
<li>R == AArch64::WZR</li>
<li>R == 0</li>
<li>R == <a class="el" href="classllvm_1_1VirtRegMap.html#a472fd85e65eda4973c533f43b8226f20aab877a74a89011039705db71e457e4dc">VirtRegMap::NO_PHYS_REG</a> </li>
</ul>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00138">138</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::Other</a>.</p>

</div>
</div>
<a id="a47caf9a25186eed2215d13171af1f3ca" name="a47caf9a25186eed2215d13171af1f3ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47caf9a25186eed2215d13171af1f3ca">&#9670;&#160;</a></span>stackSlot2Index()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int llvm::Register::stackSlot2Index </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Compute the frame index from a register value representing a stack slot. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00052">52</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="MCRegister_8h_source.html#l00045">llvm::MCRegister::FirstStackSlot</a>.</p>

<p class="reference">Referenced by <a class="el" href="RDFRegisters_8h_source.html#l00130">llvm::rdf::PhysicalRegisterInfo::getMaskUnits()</a>, <a class="el" href="RDFRegisters_8h_source.html#l00114">llvm::rdf::PhysicalRegisterInfo::getRegMaskBits()</a>, and <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00111">llvm::printReg()</a>.</p>

</div>
</div>
<a id="a4df23dddc646b6a4b36ff483063a4ff8" name="a4df23dddc646b6a4b36ff483063a4ff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4df23dddc646b6a4b36ff483063a4ff8">&#9670;&#160;</a></span>virtReg2Index()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> llvm::Register::virtReg2Index </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Convert a virtual register number to a 0-based index. </p>
<p>The first virtual register in a function will get the index 0. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00077">77</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="Register_8h_source.html#l00071">isVirtualRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SPIRVDuplicatesTracker_8cpp_source.html#l00033">llvm::SPIRVGeneralDuplicatesTracker::buildDepsGraph()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00060">llvm::VReg2SUnit::getSparseSetIndex()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00155">llvm::WebAssemblyFunctionInfo::getWAReg()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00141">llvm::WebAssemblyFunctionInfo::isVRegStackified()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l01273">llvm::VirtReg2IndexFunctor::operator()()</a>, <a class="el" href="SPIRVInstPrinter_8cpp_source.html#l00248">llvm::SPIRVInstPrinter::printOperand()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00111">llvm::printReg()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00165">llvm::printVRegOrUnit()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00371">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00683">scavengeFrameVirtualRegsInBlock()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00149">llvm::WebAssemblyFunctionInfo::setWAReg()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00129">llvm::WebAssemblyFunctionInfo::stackifyVReg()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00136">llvm::WebAssemblyFunctionInfo::unstackifyVReg()</a>, and <a class="el" href="Register_8h_source.html#l00103">virtRegIndex()</a>.</p>

</div>
</div>
<a id="a5f34bdaea90f8ee41a43a83a0c0e3b4c" name="a5f34bdaea90f8ee41a43a83a0c0e3b4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f34bdaea90f8ee41a43a83a0c0e3b4c">&#9670;&#160;</a></span>virtRegIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::Register::virtRegIndex </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Convert a virtual register number to a 0-based index. </p>
<p>The first virtual register in a function will get the index 0. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00103">103</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="Register_8h_source.html#l00077">virtReg2Index()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>include/llvm/CodeGen/<a class="el" href="Register_8h_source.html">Register.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 22:10:34 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
