%MSG-i configureMessageFacility:  Early 26-Mar-2019 11:38:05 CDT pre-events configureMessageFacility.cc:286
Message Facility Application CorePropertySupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/CorePropertySupervisorBase" pattern:"CorePropertySupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i _TCPConnect:  DAQ 26-Mar-2019 11:38:05 CDT Booted TCPConnect.cc:334
Resolving host 192.168.157.6, on port 30000
%MSG
%MSG-i _TCPConnect:  DAQ 26-Mar-2019 11:38:05 CDT Booted TCPConnect.cc:241
Resolving ip mu2edaq06.fnal.gov
%MSG
%MSG-i configureMessageFacility:  DAQ 26-Mar-2019 11:38:06 CDT Booted configureMessageFacility.cc:286
Message Facility Application RunControlStateMachine configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/RunControlStateMachine" pattern:"RunControlStateMachine-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i configureMessageFacility:  DAQ 26-Mar-2019 11:38:06 CDT Booted configureMessageFacility.cc:286
Message Facility Application CoreSupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/CoreSupervisorBase" pattern:"CoreSupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:39:15 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [130]	DTCFrontEndInterface instantiated with name: DTC1 dtc_location_in_chain_ = 1 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:39:15 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [837]	Step 0: DTC1 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:39:18 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [843]	............. firmware version 19022016
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:39:19 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [892]	Step 1: DTC1 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:39:19 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [911]	Step 2: DTC1 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:39:37 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [975]	Step 4: DTC1 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:39:38 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [985]	Step 5: DTC1 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:39:38 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1004]	Step 5: DTC1 configure ROCs
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:39:43 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1013]	Step 6: DTC1 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:39:43 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1018]	DTC1 links OK 0xc2
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:57:11 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [130]	DTCFrontEndInterface instantiated with name: DTC1 dtc_location_in_chain_ = 1 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:57:11 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [837]	Step 0: DTC1 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:57:14 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [843]	............. firmware version 19022016
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:57:15 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [892]	Step 1: DTC1 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:57:15 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [911]	Step 2: DTC1 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:57:33 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [975]	Step 4: DTC1 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:57:35 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [985]	Step 5: DTC1 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:57:35 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1004]	Step 5: DTC1 configure ROCs
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:57:40 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1013]	Step 6: DTC1 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 26-Mar-2019 11:57:40 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1018]	DTC1 links OK 0xc2
%MSG
