Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Mon Dec 18 10:39:42 2023
| Host         : joey-lab-pc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file riscv_top_control_sets_placed.rpt
| Design       : riscv_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    36 |
|    Minimum number of control sets                        |    36 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    36 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    35 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             163 |           61 |
| Yes          | No                    | No                     |            1002 |          387 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              83 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal     |              Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-----------------------------------------+------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | ctrl/FSM_onehot_curr_state_reg[17]_0[0] |                  |                6 |             10 |         1.67 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/mem_reg_38[0]                   | ID/SR[0]         |                6 |             19 |         3.17 |
|  CLK100MHZ_IBUF_BUFG | ID/imm_o_n_0                            | ID/SR[0]         |               11 |             32 |         2.91 |
|  CLK100MHZ_IBUF_BUFG | ctrl/E[0]                               | ID/SR[0]         |               11 |             32 |         2.91 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/E[0]                            |                  |               10 |             32 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/mem_reg_17[0]                   |                  |               10 |             32 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/mem_reg_14[0]                   |                  |               12 |             32 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/mem_reg_21[0]                   |                  |               10 |             32 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/mem_reg_19[0]                   |                  |               15 |             32 |         2.13 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/mem_reg_16[0]                   |                  |               15 |             32 |         2.13 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/mem_reg_20[0]                   |                  |               13 |             32 |         2.46 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/mem_reg_9[0]                    |                  |                9 |             32 |         3.56 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/mem_reg_1[0]                    |                  |               10 |             32 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/mem_reg_10[0]                   |                  |               15 |             32 |         2.13 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/mem_reg_11[0]                   |                  |               12 |             32 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/mem_reg_24[0]                   |                  |               10 |             32 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/mem_reg_29[0]                   |                  |               12 |             32 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/mem_reg_3[0]                    |                  |               15 |             32 |         2.13 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/mem_reg_30[0]                   |                  |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/mem_reg_12[0]                   |                  |                9 |             32 |         3.56 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/mem_reg_15[0]                   |                  |               12 |             32 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/mem_reg_5[0]                    |                  |               12 |             32 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/mem_reg_6[0]                    |                  |               17 |             32 |         1.88 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/mem_reg_26[0]                   |                  |               10 |             32 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/mem_reg_22[0]                   |                  |               19 |             32 |         1.68 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/mem_reg_28[0]                   |                  |               16 |             32 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/mem_reg_18[0]                   |                  |                9 |             32 |         3.56 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/mem_reg_13[0]                   |                  |               13 |             32 |         2.46 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/mem_reg_2[0]                    |                  |               10 |             32 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/mem_reg_23[0]                   |                  |               14 |             32 |         2.29 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/mem_reg_27[0]                   |                  |               11 |             32 |         2.91 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/mem_reg_4[0]                    |                  |               13 |             32 |         2.46 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/mem_reg_7[0]                    |                  |               16 |             32 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/mem_reg_8[0]                    |                  |               15 |             32 |         2.13 |
|  CLK100MHZ_IBUF_BUFG | IF/imem/mem_reg_25[0]                   |                  |               10 |             32 |         3.20 |
|  CLK100MHZ_IBUF_BUFG |                                         | ID/SR[0]         |               61 |            163 |         2.67 |
+----------------------+-----------------------------------------+------------------+------------------+----------------+--------------+


