‚ö° Digital Integrated Circuits: Schematic to Layout ‚ö° 

Welcome to the repository for ENCS3330: Digital Integrated Circuits. This project showcases the complete design cycle of CMOS logic gates ‚Äî from ideal transistor schematics to physical silicon layouts.

üéØ task Goals 

The mission was to bridge the gap between theory and reality. We designed three fundamental gates and analysed how real-world parasitics (like resistance and capacitance) slow down digital signals.

üèóÔ∏è Logic Gates Designed 

1Ô∏è‚É£ CMOS Inverter

‚Ä¢	Basics: The foundation of all digital logic.
‚Ä¢	Performance: Verified perfect logic inversion (0 ‚Üî VDD).
‚Ä¢	Discovery: Layout version is slightly slower than schematic due to interconnect and routing capacitance.

2Ô∏è‚É£ 2-Input NAND Gate

‚Ä¢	Design: NMOS transistors in series, PMOS in parallel.
‚Ä¢	Weak Path: Series NMOS makes the pull-down weaker ‚Üí slower fall time (t_f) compared to inverter.
‚Ä¢	Truth Table: Fully verified; output goes LOW only when both inputs are HIGH.

3Ô∏è‚É£ 3-Input NOR Gate

‚Ä¢	Design: PMOS transistors in series, NMOS in parallel.
‚Ä¢	Challenge: With 3 PMOS in series, rise time (t_r) is significantly slower due to resistive pull-up path.
‚Ä¢	Realism: Layout simulation gives a more accurate real-world timing response than the ideal schematic.
