###############################################################
#  Generated by:      Cadence Innovus 21.17-s075_1
#  OS:                Linux x86_64(Host ID ECEUBUNTU2)
#  Generated on:      Thu Dec  5 12:38:39 2024
#  Design:            torus_credit_D_W32
#  Command:           report_timing > asic-post-par-timing.$asictop.$datawidth.rpt
###############################################################
Path 1: MET Setup Check with Pin ys[1].xs[2].switch/west_conn_rx/gen_vc_
logic[0].vc_fifo/fifo_data_reg[24][4]/CP 
Endpoint:   ys[1].xs[2].switch/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_
reg[24][4]/E (^) checked with  leading edge of 'ideal_clock'
Beginpoint: ys[1].xs[1].switch/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_tail_
reg[0]/Q     (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {ideal_clock}
Analysis View: view_functional_wcl_slow
Other End Arrival Time          0.012
- Setup                         0.124
+ Phase Shift                   6.000
= Required Time                 5.888
- Arrival Time                  4.669
= Slack Time                    1.219
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
     +------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                                    |              |           |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+---------+----------| 
     | ys[1].xs[1].switch/west_conn_rx/gen_vc_logic[0].vc | CP ^         |           |       |  -0.013 |    1.206 | 
     | _fifo/fifo_tail_reg[0]                             |              |           |       |         |          | 
     | ys[1].xs[1].switch/west_conn_rx/gen_vc_logic[0].vc | CP ^ -> Q ^  | EDFKCNQD1 | 0.165 |   0.152 |    1.371 | 
     | _fifo/fifo_tail_reg[0]                             |              |           |       |         |          | 
     | ys[1].xs[1].switch/west_conn_rx/gen_vc_logic[0].vc | I ^ -> ZN v  | INVD1     | 0.058 |   0.210 |    1.429 | 
     | _fifo/U469                                         |              |           |       |         |          | 
     | ys[1].xs[1].switch/west_conn_rx/gen_vc_logic[0].vc | A2 v -> Z v  | AN2D0     | 0.095 |   0.305 |    1.524 | 
     | _fifo/U485                                         |              |           |       |         |          | 
     | ys[1].xs[1].switch/west_conn_rx/gen_vc_logic[0].vc | A2 v -> Z v  | AN2XD1    | 0.161 |   0.466 |    1.685 | 
     | _fifo/U9                                           |              |           |       |         |          | 
     | ys[1].xs[1].switch/west_conn_rx/gen_vc_logic[0].vc | I v -> Z v   | CKBD1     | 0.279 |   0.745 |    1.964 | 
     | _fifo/FE_OFC5115_n7                                |              |           |       |         |          | 
     | ys[1].xs[1].switch/west_conn_rx/gen_vc_logic[0].vc | I v -> Z v   | CKBD0     | 0.342 |   1.087 |    2.306 | 
     | _fifo/FE_OFC4491_n7                                |              |           |       |         |          | 
     | ys[1].xs[1].switch/west_conn_rx/gen_vc_logic[0].vc | B2 v -> Z v  | AO22D0    | 0.189 |   1.276 |    2.494 | 
     | _fifo/U1150                                        |              |           |       |         |          | 
     | ys[1].xs[1].switch/west_conn_rx/gen_vc_logic[0].vc | C v -> ZN ^  | AOI221D0  | 0.209 |   1.485 |    2.704 | 
     | _fifo/U1151                                        |              |           |       |         |          | 
     | ys[1].xs[1].switch/west_conn_rx/gen_vc_logic[0].vc | A4 ^ -> ZN v | ND4D0     | 0.333 |   1.818 |    3.037 | 
     | _fifo/U1152                                        |              |           |       |         |          | 
     | ys[1].xs[1].switch/west_conn_rx/gen_vc_logic[0].vc | B1 v -> Z v  | AO22D0    | 0.289 |   2.107 |    3.326 | 
     | _fifo/U1153                                        |              |           |       |         |          | 
     | ys[1].xs[1].switch/west_conn_rx/U11                | A1 v -> Z v  | AO222D1   | 0.174 |   2.281 |    3.500 | 
     | ys[1].xs[1].switch/dor_credit/U9                   | I v -> ZN ^  | INVD1     | 0.037 |   2.318 |    3.537 | 
     | ys[1].xs[1].switch/dor_credit/U14                  | B2 ^ -> Z ^  | OA221D0   | 0.124 |   2.443 |    3.661 | 
     | ys[1].xs[1].switch/dor_credit/U8                   | A1 ^ -> ZN v | ND2D1     | 0.056 |   2.499 |    3.717 | 
     | ys[1].xs[1].switch/dor_credit/U4                   | I v -> ZN ^  | INVD2     | 0.309 |   2.808 |    4.027 | 
     | ys[1].xs[1].switch/dor_credit/U24                  | B2 ^ -> Z ^  | AO22D0    | 0.246 |   3.054 |    4.273 | 
     | ys[1].xs[1].switch/east_conn_tx/U17                | A1 ^ -> ZN ^ | INR2D2    | 0.251 |   3.305 |    4.523 | 
     | ys[1].xs[2].switch/west_conn_rx/gen_vc_logic[0].vc | I ^ -> Z ^   | CKBD1     | 0.279 |   3.584 |    4.802 | 
     | _fifo/FE_OFC1661_ys_1__xs_1__conn_if_e_vc_target_0 |              |           |       |         |          | 
     | ys[1].xs[2].switch/west_conn_rx/gen_vc_logic[0].vc | A2 ^ -> ZN v | ND3D1     | 0.374 |   3.957 |    5.176 | 
     | _fifo/U1220                                        |              |           |       |         |          | 
     | ys[1].xs[2].switch/west_conn_rx/gen_vc_logic[0].vc | A2 v -> ZN ^ | NR2D3     | 0.393 |   4.350 |    5.569 | 
     | _fifo/U1219                                        |              |           |       |         |          | 
     | ys[1].xs[2].switch/west_conn_rx/gen_vc_logic[0].vc | I ^ -> Z ^   | CKBD0     | 0.319 |   4.669 |    5.887 | 
     | _fifo/FE_OFC3487_n1221                             |              |           |       |         |          | 
     | ys[1].xs[2].switch/west_conn_rx/gen_vc_logic[0].vc | E ^          | EDFQD1    | 0.000 |   4.669 |    5.888 | 
     | _fifo/fifo_data_reg[24][4]                         |              |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 

