Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/giannis/Downloads/Xilinx/Lab2/Test_DECSTAGE_isim_beh.exe -prj C:/Users/giannis/Downloads/Xilinx/Lab2/Test_DECSTAGE_beh.prj work.Test_DECSTAGE 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/giannis/Downloads/Xilinx/Lab2/Register32bit.vhd" into library work
Parsing VHDL file "C:/Users/giannis/Downloads/Xilinx/Lab2/Mux32to1.vhd" into library work
Parsing VHDL file "C:/Users/giannis/Downloads/Xilinx/Lab2/Mux2to1.vhd" into library work
Parsing VHDL file "C:/Users/giannis/Downloads/Xilinx/Lab2/Dec5to32.vhd" into library work
Parsing VHDL file "C:/Users/giannis/Downloads/Xilinx/Lab2/Compare_Module.vhd" into library work
Parsing VHDL file "C:/Users/giannis/Downloads/Xilinx/Lab2/And_Unit.vhd" into library work
Parsing VHDL file "C:/Users/giannis/Downloads/Xilinx/Lab2/Register_File.vhd" into library work
Parsing VHDL file "C:/Users/giannis/Downloads/Xilinx/Lab2/Mux2to1_5bit.vhd" into library work
Parsing VHDL file "C:/Users/giannis/Downloads/Xilinx/Lab2/Imm16_to_32.vhd" into library work
Parsing VHDL file "C:/Users/giannis/Downloads/Xilinx/Lab2/DECSTAGE.vhd" into library work
Parsing VHDL file "C:/Users/giannis/Downloads/Xilinx/Lab2/Test_DECSTAGE.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity Mux2to1 [mux2to1_default]
Compiling architecture behavioral of entity Mux2to1_5bit [mux2to1_5bit_default]
Compiling architecture behavioral of entity Imm16_to_32 [imm16_to_32_default]
Compiling architecture behavioral of entity Dec5to32 [dec5to32_default]
Compiling architecture behavioral of entity And_Unit [and_unit_default]
Compiling architecture behavioral of entity Register32bit [register32bit_default]
Compiling architecture behavioral of entity Mux32to1 [mux32to1_default]
Compiling architecture behavioral of entity Compare_Module [compare_module_default]
Compiling architecture behavioral of entity Register_File [register_file_default]
Compiling architecture behavioral of entity DECSTAGE [decstage_default]
Compiling architecture behavior of entity test_decstage
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 25 VHDL Units
Built simulation executable C:/Users/giannis/Downloads/Xilinx/Lab2/Test_DECSTAGE_isim_beh.exe
Fuse Memory Usage: 33244 KB
Fuse CPU Usage: 655 ms
