{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652217577444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652217577444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 18:19:37 2022 " "Processing started: Tue May 10 18:19:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652217577444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652217577444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off questao_2_estrutural -c questao_2_estrutural " "Command: quartus_map --read_settings_files=on --write_settings_files=off questao_2_estrutural -c questao_2_estrutural" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652217577444 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652217577818 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652217577818 ""}
{ "Warning" "WSGN_SEARCH_FILE" "questao_2_estrutural.vhd 2 1 " "Using design file questao_2_estrutural.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 questao_2_estrutural-estrutural " "Found design unit 1: questao_2_estrutural-estrutural" {  } { { "questao_2_estrutural.vhd" "" { Text "C:/www/cl/atividade_1_2/questao_2_estrutural/questao_2_estrutural.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652217585783 ""} { "Info" "ISGN_ENTITY_NAME" "1 questao_2_estrutural " "Found entity 1: questao_2_estrutural" {  } { { "questao_2_estrutural.vhd" "" { Text "C:/www/cl/atividade_1_2/questao_2_estrutural/questao_2_estrutural.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652217585783 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1652217585783 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "questao_2_estrutural " "Elaborating entity \"questao_2_estrutural\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652217585783 ""}
{ "Warning" "WSGN_SEARCH_FILE" "c_and.vhd 2 1 " "Using design file c_and.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c_and-arch " "Found design unit 1: c_and-arch" {  } { { "c_and.vhd" "" { Text "C:/www/cl/atividade_1_2/questao_2_estrutural/c_and.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652217585798 ""} { "Info" "ISGN_ENTITY_NAME" "1 c_and " "Found entity 1: c_and" {  } { { "c_and.vhd" "" { Text "C:/www/cl/atividade_1_2/questao_2_estrutural/c_and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652217585798 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1652217585798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_and c_and:instancia_0 " "Elaborating entity \"c_and\" for hierarchy \"c_and:instancia_0\"" {  } { { "questao_2_estrutural.vhd" "instancia_0" { Text "C:/www/cl/atividade_1_2/questao_2_estrutural/questao_2_estrutural.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652217585798 ""}
{ "Warning" "WSGN_SEARCH_FILE" "c_not.vhd 2 1 " "Using design file c_not.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c_not-arch " "Found design unit 1: c_not-arch" {  } { { "c_not.vhd" "" { Text "C:/www/cl/atividade_1_2/questao_2_estrutural/c_not.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652217585814 ""} { "Info" "ISGN_ENTITY_NAME" "1 c_not " "Found entity 1: c_not" {  } { { "c_not.vhd" "" { Text "C:/www/cl/atividade_1_2/questao_2_estrutural/c_not.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652217585814 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1652217585814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_not c_not:instancia_2 " "Elaborating entity \"c_not\" for hierarchy \"c_not:instancia_2\"" {  } { { "questao_2_estrutural.vhd" "instancia_2" { Text "C:/www/cl/atividade_1_2/questao_2_estrutural/questao_2_estrutural.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652217585814 ""}
{ "Warning" "WSGN_SEARCH_FILE" "c_or.vhd 2 1 " "Using design file c_or.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c_or-arch " "Found design unit 1: c_or-arch" {  } { { "c_or.vhd" "" { Text "C:/www/cl/atividade_1_2/questao_2_estrutural/c_or.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652217585831 ""} { "Info" "ISGN_ENTITY_NAME" "1 c_or " "Found entity 1: c_or" {  } { { "c_or.vhd" "" { Text "C:/www/cl/atividade_1_2/questao_2_estrutural/c_or.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652217585831 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1652217585831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_or c_or:instancia_6 " "Elaborating entity \"c_or\" for hierarchy \"c_or:instancia_6\"" {  } { { "questao_2_estrutural.vhd" "instancia_6" { Text "C:/www/cl/atividade_1_2/questao_2_estrutural/questao_2_estrutural.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652217585831 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652217586263 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652217586475 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652217586475 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d " "No output dependent on input pin \"d\"" {  } { { "questao_2_estrutural.vhd" "" { Text "C:/www/cl/atividade_1_2/questao_2_estrutural/questao_2_estrutural.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652217586514 "|questao_2_estrutural|d"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652217586514 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652217586514 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652217586514 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652217586514 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652217586514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652217586515 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 18:19:46 2022 " "Processing ended: Tue May 10 18:19:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652217586515 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652217586515 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652217586515 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652217586515 ""}
