# Sample Programs in Verilog

Welcome to Sample Programs in Verilog! To find documentation related to the Verilog code in this repo, look [here.](https://sampleprograms.io/languages/verilog)

## Sample Programs List - 1/37 :disappointed:

In this section, we feature a list of completed and missing programs in Verilog. See above for the current amount of completed programs in Verilog. If you see a program that is missing and would like to add it, please submit an issue, so we can assign it to you.

### Completed Programs

Below, you'll find a list of completed code snippets in Verilog. Code snippets preceded by :warning: link to a GitHub issue query featuring a possible article request issue. If an article request issue doesn't exist, we encourage you to create one. Meanwhile, code snippets preceded by :white_check_mark: link to an existing article which provides further documentation. To see the list of approved projects, check out the official Sample Programs projects list.

- :warning: [Hello World in Verilog](https://github.com//TheRenegadeCoder/sample-programs-website/issues?utf8=%E2%9C%93&q=is%3Aissue+is%3Aopen+hello+world+verilog) [[Requirements](https://sampleprograms.io/projects/hello-world)]

### Missing Programs

The following list contains all of the approved programs that are not currently implemented in Verilog. Click on the name of the project to easily open an issue in GitHub. Alternatively, click requirements to check out the description of the project.

- :x: [Baklava](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,baklava&template=code-snippet-request.md&title=Add+Baklava+in+Verilog) [[Requirements](https://sampleprograms.io/projects/baklava)]
- :x: [Binary Search](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,binary+search&template=code-snippet-request.md&title=Add+Binary+Search+in+Verilog) [[Requirements](https://sampleprograms.io/projects/binary-search)]
- :x: [Bubble Sort](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,bubble+sort&template=code-snippet-request.md&title=Add+Bubble+Sort+in+Verilog) [[Requirements](https://sampleprograms.io/projects/bubble-sort)]
- :x: [Capitalize](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,capitalize&template=code-snippet-request.md&title=Add+Capitalize+in+Verilog) [[Requirements](https://sampleprograms.io/projects/capitalize)]
- :x: [Convex Hull](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,convex+hull&template=code-snippet-request.md&title=Add+Convex+Hull+in+Verilog) [[Requirements](https://sampleprograms.io/projects/convex-hull)]
- :x: [Depth First Search](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,depth+first+search&template=code-snippet-request.md&title=Add+Depth+First+Search+in+Verilog) [[Requirements](https://sampleprograms.io/projects/depth-first-search)]
- :x: [Dijkstra](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,dijkstra&template=code-snippet-request.md&title=Add+Dijkstra+in+Verilog) [[Requirements](https://sampleprograms.io/projects/dijkstra)]
- :x: [Duplicate Character Counter](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,duplicate+character+counter&template=code-snippet-request.md&title=Add+Duplicate+Character+Counter+in+Verilog) [[Requirements](https://sampleprograms.io/projects/duplicate-character-counter)]
- :x: [Even Odd](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,even+odd&template=code-snippet-request.md&title=Add+Even+Odd+in+Verilog) [[Requirements](https://sampleprograms.io/projects/even-odd)]
- :x: [Factorial](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,factorial&template=code-snippet-request.md&title=Add+Factorial+in+Verilog) [[Requirements](https://sampleprograms.io/projects/factorial)]
- :x: [Fibonacci](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,fibonacci&template=code-snippet-request.md&title=Add+Fibonacci+in+Verilog) [[Requirements](https://sampleprograms.io/projects/fibonacci)]
- :x: [File Input Output](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,file+input+output&template=code-snippet-request.md&title=Add+File+Input+Output+in+Verilog) [[Requirements](https://sampleprograms.io/projects/file-input-output)]
- :x: [Fizz Buzz](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,fizz+buzz&template=code-snippet-request.md&title=Add+Fizz+Buzz+in+Verilog) [[Requirements](https://sampleprograms.io/projects/fizz-buzz)]
- :x: [Fraction Math](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,fraction+math&template=code-snippet-request.md&title=Add+Fraction+Math+in+Verilog) [[Requirements](https://sampleprograms.io/projects/fraction-math)]
- :x: [Insertion Sort](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,insertion+sort&template=code-snippet-request.md&title=Add+Insertion+Sort+in+Verilog) [[Requirements](https://sampleprograms.io/projects/insertion-sort)]
- :x: [Job Sequencing](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,job+sequencing&template=code-snippet-request.md&title=Add+Job+Sequencing+in+Verilog) [[Requirements](https://sampleprograms.io/projects/job-sequencing)]
- :x: [Josephus Problem](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,josephus+problem&template=code-snippet-request.md&title=Add+Josephus+Problem+in+Verilog) [[Requirements](https://sampleprograms.io/projects/josephus-problem)]
- :x: [Linear Search](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,linear+search&template=code-snippet-request.md&title=Add+Linear+Search+in+Verilog) [[Requirements](https://sampleprograms.io/projects/linear-search)]
- :x: [Longest Common Subsequence](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,longest+common+subsequence&template=code-snippet-request.md&title=Add+Longest+Common+Subsequence+in+Verilog) [[Requirements](https://sampleprograms.io/projects/longest-common-subsequence)]
- :x: [Longest Palindromic Substring](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,longest+palindromic+substring&template=code-snippet-request.md&title=Add+Longest+Palindromic+Substring+in+Verilog) [[Requirements](https://sampleprograms.io/projects/longest-palindromic-substring)]
- :x: [Longest Word](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,longest+word&template=code-snippet-request.md&title=Add+Longest+Word+in+Verilog) [[Requirements](https://sampleprograms.io/projects/longest-word)]
- :x: [Maximum Array Rotation](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,maximum+array+rotation&template=code-snippet-request.md&title=Add+Maximum+Array+Rotation+in+Verilog) [[Requirements](https://sampleprograms.io/projects/maximum-array-rotation)]
- :x: [Maximum Subarray](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,maximum+subarray&template=code-snippet-request.md&title=Add+Maximum+Subarray+in+Verilog) [[Requirements](https://sampleprograms.io/projects/maximum-subarray)]
- :x: [Merge Sort](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,merge+sort&template=code-snippet-request.md&title=Add+Merge+Sort+in+Verilog) [[Requirements](https://sampleprograms.io/projects/merge-sort)]
- :x: [Minimum Spanning Tree](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,minimum+spanning+tree&template=code-snippet-request.md&title=Add+Minimum+Spanning+Tree+in+Verilog) [[Requirements](https://sampleprograms.io/projects/minimum-spanning-tree)]
- :x: [Palindromic Number](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,palindromic+number&template=code-snippet-request.md&title=Add+Palindromic+Number+in+Verilog) [[Requirements](https://sampleprograms.io/projects/palindromic-number)]
- :x: [Prime Number](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,prime+number&template=code-snippet-request.md&title=Add+Prime+Number+in+Verilog) [[Requirements](https://sampleprograms.io/projects/prime-number)]
- :x: [Quick Sort](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,quick+sort&template=code-snippet-request.md&title=Add+Quick+Sort+in+Verilog) [[Requirements](https://sampleprograms.io/projects/quick-sort)]
- :x: [Quine](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,quine&template=code-snippet-request.md&title=Add+Quine+in+Verilog) [[Requirements](https://sampleprograms.io/projects/quine)]
- :x: [Remove All Whitespace](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,remove+all+whitespace&template=code-snippet-request.md&title=Add+Remove+All+Whitespace+in+Verilog) [[Requirements](https://sampleprograms.io/projects/remove-all-whitespace)]
- :x: [Reverse String](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,reverse+string&template=code-snippet-request.md&title=Add+Reverse+String+in+Verilog) [[Requirements](https://sampleprograms.io/projects/reverse-string)]
- :x: [Roman Numeral](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,roman+numeral&template=code-snippet-request.md&title=Add+Roman+Numeral+in+Verilog) [[Requirements](https://sampleprograms.io/projects/roman-numeral)]
- :x: [Rot13](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,rot13&template=code-snippet-request.md&title=Add+Rot13+in+Verilog) [[Requirements](https://sampleprograms.io/projects/rot13)]
- :x: [Selection Sort](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,selection+sort&template=code-snippet-request.md&title=Add+Selection+Sort+in+Verilog) [[Requirements](https://sampleprograms.io/projects/selection-sort)]
- :x: [Sleep Sort](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,sleep+sort&template=code-snippet-request.md&title=Add+Sleep+Sort+in+Verilog) [[Requirements](https://sampleprograms.io/projects/sleep-sort)]
- :x: [Transpose Matrix](https://github.com/TheRenegadeCoder/sample-programs/issues/new?assignees=&labels=enhancement,transpose+matrix&template=code-snippet-request.md&title=Add+Transpose+Matrix+in+Verilog) [[Requirements](https://sampleprograms.io/projects/transpose-matrix)]

## Testing

The following list shares details about how we name all Sample Programs in Verilog:

- Extension: .v
- Naming Convention: hyphen

For example, the "Hello World" sample would be named this:

- hello-world.v

The following list shares details about what we're using to test all Sample Programs in Verilog:

- Docker Image: 0x01be/iverilog
- Docker Tag: latest

See the [Glotter2 project](https://github.com/rzuckerm/glotter2) for more information on how to create a testinfo file.

***

This page was generated automatically by the Sample Programs READMEs tool. Find out how to support [this project](https://github.com/TheRenegadeCoder/sample-programs-readmes) on Github.