$comment
	File created using the following command:
		vcd file teste.msim.vcd -direction
$end
$date
	Fri Nov 18 00:35:09 2016
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module teste_vlg_vec_tst $end
$var reg 1 ! Clk $end
$var reg 1 " Clr $end
$var wire 1 # S [7] $end
$var wire 1 $ S [6] $end
$var wire 1 % S [5] $end
$var wire 1 & S [4] $end
$var wire 1 ' S [3] $end
$var wire 1 ( S [2] $end
$var wire 1 ) S [1] $end
$var wire 1 * S [0] $end

$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 Clr~input_o $end
$var wire 1 2 Clk~input_o $end
$var wire 1 3 S[7]~output_o $end
$var wire 1 4 S[6]~output_o $end
$var wire 1 5 S[5]~output_o $end
$var wire 1 6 S[4]~output_o $end
$var wire 1 7 S[3]~output_o $end
$var wire 1 8 S[2]~output_o $end
$var wire 1 9 S[1]~output_o $end
$var wire 1 : S[0]~output_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0*
0)
0(
0'
0&
0%
0$
0#
0+
1,
x-
1.
1/
10
01
02
03
04
05
06
07
08
09
0:
$end
#30000
1!
12
#130000
0!
02
#180000
1!
12
#330000
0!
02
#390000
1!
12
#480000
0!
02
#1000000
