// Seed: 1043948079
module module_0 (
    output wire id_0,
    input  wire id_1,
    input  tri0 id_2
);
  wire id_4;
  assign id_4 = id_4;
endmodule
module module_1 (
    input  tri  id_0,
    input  wor  id_1,
    input  tri1 id_2,
    input  tri0 id_3,
    output tri  id_4
);
  wire id_6;
  module_0(
      id_4, id_0, id_2
  );
endmodule
module module_2 (
    output tri0  id_0,
    output logic id_1,
    input  tri1  id_2
);
  tri1 id_4;
  always if (id_4) $display('b0, 1, "");
  reg  id_5;
  wire id_6;
  always id_1 <= id_5;
  wire id_7, id_8;
  module_0(
      id_0, id_2, id_2
  );
endmodule
