// Seed: 4144504239
module module_0 (
    input tri0 id_0,
    output wand void id_1,
    output tri0 id_2,
    output wor id_3,
    input wire id_4,
    input supply0 id_5
);
  wire id_7;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wor id_3,
    output tri1 id_4,
    input tri id_5
);
  wire id_7, id_8;
  assign id_4 = 1'h0;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_4,
      id_4,
      id_3,
      id_1
  );
  assign modCall_1.id_5 = 0;
endmodule
module module_2 (
    input tri1 id_0
    , id_8,
    output supply1 id_1,
    input tri1 id_2
    , id_9,
    input tri0 id_3,
    input tri1 id_4,
    output tri0 id_5,
    input supply0 id_6
);
  wire id_10;
  wire id_11;
  ;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_1,
      id_1,
      id_6,
      id_2
  );
  assign modCall_1.id_4 = 0;
  assign id_1 = 1;
  wire id_12, id_13, id_14, id_15, id_16;
endmodule
