#summary Proposed memory state machine, MSMProp2
*TODO*

*This proposal is under construction*

DISCLAIMER: this state machine has not (yet) been tested. 

Simplified scheme: 
    http://data-race-test.googlecode.com/svn/trunk/msm/prop2_simp.png
|| *Edge* || *Transition*       || *access type*     || *condition*      ||   *SSW*  || *LSW*    || *SSR*    || *LSR*    || *race if ...* ||
|| E1     || !NoAccess => New   || memory allocation || -                || -        || -        || -        || -        || -  || 
|| E2     || New => Read        || read              || -                || -        || -        || {currS}  || {currL}  || -  || 
|| E2     || New => Read        || write             || -                || {currS}  || {currL}  || -        || -        || -  || 
|| E3     || !WriteRead => !WriteRead|| read         || -                || SSW      || LSW      || UpdateSSR|| UpdateLSR|| -  || 
|| E3     || !WriteRead => !WriteRead||      write   || -                || UpdateSSW|| UpdateLSW|| SSR      || LSR      || -  || 


Scheme optimized for speed (?): 
    http://data-race-test.googlecode.com/svn/trunk/msm/prop2.png

*TODO*

|| *Edge* || *Transition*       || *access type*     || *condition*      ||   *SSW*  || *LSW*    || *SSR*    || *LSR*    || *race if ...* ||
|| E1     || !NoAccess => New   || memory allocation || -                || -        || -        || -        || -        || -  || 
|| E2     || New => Read        || read              || -                || -        ||          || {currS}  || {currL}  || -  || 
|| E3     || New => Write       || write             || -                || {currS}  || {currL}  || -        || -        || -  || 
|| E4     || Read => Read       || read              || -                || -        || -        || TODO     || TODO     || -  ||
|| E5     || Read => Write      || write             || -                || TODO     || TODO     || -        || -        || -  ||
|| E6     || Write => Read      || read              || HB(SSW,currS)    || -        || -        || {currS}  || TODO     || -  ||
|| E7     || Write => !WriteRead|| read              || TODO             ||          ||          ||          ||          || -  || 
|| E8     || Write => Write     || read/write        || -                ||          ||          ||          ||          || -  || 
|| E9     || !WriteRead => Read || read              || HB(SSW,SSR+currS)|| -        || -        || SSR+currS|| TODO     || -  || 
|| E10    || !WriteRead => Write|| write             || HB(SSR,SSW+currS)|| SSW+currS|| TODO     || -        || -        || -  || 
|| E11    || !WriteRead => !WriteRead|| read         || -                || SSW      || LSW      || UpdateSSR|| UpdateLSR|| -  || 
|| E11    || !WriteRead => !WriteRead||      write   || -                || UpdateSSW|| UpdateLSW|| SSR      || LSR      || -  || 






Edges that lead to states !NoAccess and  New are not shown. 

See legend in  MemoryStateMachines. 
