#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000182d8ccacd0 .scope module, "ShiftRegister_tb" "ShiftRegister_tb" 2 3;
 .timescale -9 -12;
v00000182d8d16060_0 .var "clk", 0 0;
v00000182d8d16100_0 .var "data_in", 0 0;
v00000182d8d161a0_0 .net "data_out", 7 0, v00000182d8cc9a30_0;  1 drivers
v00000182d8d134a0_0 .var "reset_n", 0 0;
v00000182d8d13540_0 .var "shift_enable", 0 0;
S_00000182d8d15e30 .scope module, "uut" "ShiftRegister" 2 10, 3 1 0, S_00000182d8ccacd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /INPUT 1 "shift_enable";
    .port_info 4 /OUTPUT 8 "data_out";
v00000182d8cc6b90_0 .net "clk", 0 0, v00000182d8d16060_0;  1 drivers
v00000182d8cc6910_0 .net "data_in", 0 0, v00000182d8d16100_0;  1 drivers
v00000182d8cc9a30_0 .var "data_out", 7 0;
v00000182d8ccae60_0 .net "reset_n", 0 0, v00000182d8d134a0_0;  1 drivers
v00000182d8d15fc0_0 .net "shift_enable", 0 0, v00000182d8d13540_0;  1 drivers
E_00000182d8d04740/0 .event negedge, v00000182d8ccae60_0;
E_00000182d8d04740/1 .event posedge, v00000182d8cc6b90_0;
E_00000182d8d04740 .event/or E_00000182d8d04740/0, E_00000182d8d04740/1;
    .scope S_00000182d8d15e30;
T_0 ;
    %wait E_00000182d8d04740;
    %load/vec4 v00000182d8ccae60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000182d8cc9a30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000182d8d15fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000182d8cc9a30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000182d8cc6910_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000182d8cc9a30_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000182d8ccacd0;
T_1 ;
    %vpi_call 2 19 "$dumpfile", "WaveOutput.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000182d8ccacd0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182d8d16060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182d8d134a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182d8d16100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182d8d13540_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182d8d134a0_0, 0, 1;
    %load/vec4 v00000182d8d161a0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 2 31 "$display", "Test Case 1: Passed" {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %vpi_call 2 33 "$display", "Test Case 1: Failed" {0 0 0};
T_1.1 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182d8d13540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182d8d16100_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182d8d16060_0, 0, 1;
    %load/vec4 v00000182d8d161a0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 41 "$display", "Test Case 2: Passed" {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 43 "$display", "Test Case 2: Failed" {0 0 0};
T_1.3 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182d8d16060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182d8d13540_0, 0, 1;
    %load/vec4 v00000182d8d161a0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_1.4, 4;
    %vpi_call 2 50 "$display", "Test Case 3: Passed" {0 0 0};
    %jmp T_1.5;
T_1.4 ;
    %vpi_call 2 52 "$display", "Test Case 3: Failed" {0 0 0};
T_1.5 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000182d8d134a0_0, 0, 1;
    %load/vec4 v00000182d8d161a0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_1.6, 4;
    %vpi_call 2 58 "$display", "Test Case 4: Passed" {0 0 0};
    %jmp T_1.7;
T_1.6 ;
    %vpi_call 2 60 "$display", "Test Case 4: Failed" {0 0 0};
T_1.7 ;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182d8d134a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182d8d16100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182d8d13540_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000182d8d16060_0, 0, 1;
    %load/vec4 v00000182d8d161a0_0;
    %cmpi/e 128, 0, 8;
    %jmp/0xz  T_1.8, 4;
    %vpi_call 2 69 "$display", "Test Case 5: Passed" {0 0 0};
    %jmp T_1.9;
T_1.8 ;
    %vpi_call 2 71 "$display", "Test Case 5: Failed" {0 0 0};
T_1.9 ;
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000182d8ccacd0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v00000182d8d16060_0;
    %inv;
    %store/vec4 v00000182d8d16060_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\testbench.v";
    ".\shiftregister.v";
