$date
	Wed Mar 21 11:34:36 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ i $end
$var reg 1 % t $end
$scope module tff $end
$var wire 1 # clk $end
$var wire 1 % t $end
$var reg 1 " q $end
$var reg 1 ! qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
1!
$end
#5
1$
1#
#10
0$
0#
1%
#15
0!
1"
1$
1#
#20
0$
0#
0%
#25
1$
1#
#30
0$
0#
1%
#35
1!
0"
1$
1#
#40
0$
0#
