0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.sim/sim_1/synth/func/tb_ALU_func_synth.v,1513102503,verilog,,,,glbl;tb_shifter,,,,,,,,
C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/ALU.vhd,1512413666,vhdl,,,,alu,,,,,,,,
C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/N_bit_adder.v,1512415235,verilog,,,,N_bit_adder;full_adder;half_adder,,,,,,,,
C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/tb_ALU.vhd,1512404749,vhdl,,,,tb_alu,,,,,,,,
