#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x12eee66d0 .scope module, "TB_Pipeline" "TB_Pipeline" 2 15;
 .timescale -9 -9;
v0x11ef3d240_0 .var "clk", 0 0;
v0x11ef3d2d0_0 .var "debug", 0 0;
v0x11ef3d360_0 .var "rst", 0 0;
S_0x12eee5640 .scope module, "riscv_top" "RISCVTop" 2 52, 3 6 0, S_0x12eee66d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
P_0x12eee0080 .param/l "LINE_ADDR_LEN" 0 3 9, +C4<00000000000000000000000000000011>;
v0x11ef3ca90_0 .net "clk", 0 0, v0x11ef3d240_0;  1 drivers
v0x11ef3cb20_0 .net "debug", 0 0, v0x11ef3d2d0_0;  1 drivers
v0x11ef3cc30_0 .net "instr", 31 0, L_0x11ef47830;  1 drivers
v0x11ef3cd40_0 .net "instr_addr", 31 0, L_0x11ef3d4e0;  1 drivers
v0x11ef3cdd0_0 .net "mem_addr", 31 0, L_0x11ef45500;  1 drivers
v0x11ef3ce60_0 .net "mem_read_data", 255 0, L_0x11ef483d0;  1 drivers
v0x11ef3cef0_0 .net "mem_read_request", 0 0, v0x11ef08780_0;  1 drivers
v0x11ef3cf80_0 .net "mem_request_finish", 0 0, v0x12eec8a20_0;  1 drivers
v0x11ef3d010_0 .net "mem_write_data", 255 0, L_0x11ef445d0;  1 drivers
v0x11ef3d120_0 .net "mem_write_request", 0 0, v0x11ef08de0_0;  1 drivers
v0x11ef3d1b0_0 .net "rst", 0 0, v0x11ef3d360_0;  1 drivers
S_0x12eee4540 .scope module, "instr_rom" "ROM" 3 32, 4 3 0, S_0x12eee5640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "data_out";
P_0x12ee804b0 .param/l "LEN" 0 4 8, +C4<00000000000000010000000000000000>;
L_0x11ef47830 .functor BUFZ 32, L_0x11ef475d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12eef31f0_0 .net *"_ivl_0", 31 0, L_0x11ef475d0;  1 drivers
v0x12eee2370_0 .net *"_ivl_2", 31 0, L_0x11ef47790;  1 drivers
v0x12eee2410_0 .net *"_ivl_4", 29 0, L_0x11ef47670;  1 drivers
L_0x1200793c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12ee7f8b0_0 .net *"_ivl_6", 1 0, L_0x1200793c0;  1 drivers
v0x12ee7f940_0 .net "addr", 31 0, L_0x11ef3d4e0;  alias, 1 drivers
v0x12ee7e790_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x12ee7e820_0 .net "data_out", 31 0, L_0x11ef47830;  alias, 1 drivers
v0x12ee80df0_0 .var/i "i", 31 0;
v0x12ee80e80 .array "mem_core", 65535 0, 31 0;
L_0x11ef475d0 .array/port v0x12ee80e80, L_0x11ef47790;
L_0x11ef47670 .part L_0x11ef3d4e0, 2, 30;
L_0x11ef47790 .concat [ 30 2 0 0], L_0x11ef47670, L_0x1200793c0;
S_0x12ee9d2d0 .scope module, "main_memory" "MainMemoryWrapper" 3 38, 5 3 0, S_0x12eee5640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
    .port_info 3 /INPUT 1 "read_request";
    .port_info 4 /INPUT 1 "write_request";
    .port_info 5 /INPUT 256 "write_data";
    .port_info 6 /INPUT 32 "addr";
    .port_info 7 /OUTPUT 1 "request_finish";
    .port_info 8 /OUTPUT 256 "read_data";
P_0x12ee7c7d0 .param/l "ADDR_LEN" 0 5 5, +C4<00000000000000000000000000001101>;
P_0x12ee7c810 .param/l "LINE_ADDR_LEN" 0 5 4, +C4<00000000000000000000000000000011>;
P_0x12ee7c850 .param/l "LINE_SIZE" 1 5 22, +C4<00000000000000000000000000000001000>;
P_0x12ee7c890 .param/l "RD_CYCLE" 1 5 20, +C4<00000000000000000000000000010001>;
P_0x12ee7c8d0 .param/l "READ" 0 5 26, C4<10>;
P_0x12ee7c910 .param/l "READY" 0 5 24, C4<00>;
P_0x12ee7c950 .param/l "WORD_ADDR_LEN" 1 5 14, +C4<00000000000000000000000000000010>;
P_0x12ee7c990 .param/l "WRITE" 0 5 25, C4<01>;
P_0x12ee7c9d0 .param/l "WR_CYCLE" 1 5 21, +C4<00000000000000000000000000010001>;
L_0x120079450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12eeb9470_0 .net/2u *"_ivl_27", 31 0, L_0x120079450;  1 drivers
L_0x120079498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12eebc3e0_0 .net/2u *"_ivl_31", 31 0, L_0x120079498;  1 drivers
v0x12eebc470_0 .net "addr", 31 0, L_0x11ef45500;  alias, 1 drivers
v0x12eebe7e0_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x12eebe870_0 .net "debug", 0 0, v0x11ef3d2d0_0;  alias, 1 drivers
v0x12eebf870_0 .var/i "i", 31 0;
v0x12eebf900_0 .var "mem_state", 1 0;
v0x12eeba1e0_0 .var "ram_addr", 31 0;
v0x12eeba270_0 .net "ram_read_data", 31 0, L_0x11ef48c60;  1 drivers
v0x12eeb83d0_0 .var "ram_write", 0 0;
v0x12eeb8080_0 .var "ram_write_data", 31 0;
v0x12eeb8110_0 .net "read_data", 255 0, L_0x11ef483d0;  alias, 1 drivers
v0x12eecc5e0_0 .var "read_delay", 31 0;
v0x12eecc670_0 .net "read_index", 31 0, L_0x11ef48760;  1 drivers
v0x12eecc250 .array "read_line", 7 0, 31 0;
v0x12eecc2e0_0 .net "read_request", 0 0, v0x11ef08780_0;  alias, 1 drivers
v0x12eec8a20_0 .var "request_finish", 0 0;
v0x12eec8ab0_0 .net "rst", 0 0, v0x11ef3d360_0;  alias, 1 drivers
v0x12eee5910_0 .var "tmp_addr", 31 0;
v0x12eee59a0 .array "tmp_read_data", 7 0, 31 0;
v0x12eee4810 .array "tmp_write_data", 7 0, 31 0;
v0x12eee48a0_0 .net "write_data", 255 0, L_0x11ef445d0;  alias, 1 drivers
v0x12eee1510_0 .var "write_delay", 31 0;
v0x12eee15a0_0 .net "write_index", 31 0, L_0x11ef48860;  1 drivers
v0x12eee3710 .array "write_line", 7 0;
v0x12eee3710_0 .net v0x12eee3710 0, 31 0, L_0x11ef478e0; 1 drivers
v0x12eee3710_1 .net v0x12eee3710 1, 31 0, L_0x11ef479f0; 1 drivers
v0x12eee3710_2 .net v0x12eee3710 2, 31 0, L_0x11ef47b40; 1 drivers
v0x12eee3710_3 .net v0x12eee3710 3, 31 0, L_0x11ef47cd0; 1 drivers
v0x12eee3710_4 .net v0x12eee3710 4, 31 0, L_0x11ef47f00; 1 drivers
v0x12eee3710_5 .net v0x12eee3710 5, 31 0, L_0x11ef48030; 1 drivers
v0x12eee3710_6 .net v0x12eee3710 6, 31 0, L_0x11ef481a0; 1 drivers
v0x12eee3710_7 .net v0x12eee3710 7, 31 0, L_0x11ef48310; 1 drivers
v0x12eee37a0_0 .net "write_request", 0 0, v0x11ef08de0_0;  alias, 1 drivers
L_0x120079408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12eee2610_0 .net "zeros", 31 0, L_0x120079408;  1 drivers
L_0x11ef478e0 .part L_0x11ef445d0, 224, 32;
L_0x11ef479f0 .part L_0x11ef445d0, 192, 32;
L_0x11ef47b40 .part L_0x11ef445d0, 160, 32;
L_0x11ef47cd0 .part L_0x11ef445d0, 128, 32;
L_0x11ef47f00 .part L_0x11ef445d0, 96, 32;
L_0x11ef48030 .part L_0x11ef445d0, 64, 32;
L_0x11ef481a0 .part L_0x11ef445d0, 32, 32;
L_0x11ef48310 .part L_0x11ef445d0, 0, 32;
v0x12eecc250_7 .array/port v0x12eecc250, 7;
v0x12eecc250_6 .array/port v0x12eecc250, 6;
v0x12eecc250_5 .array/port v0x12eecc250, 5;
v0x12eecc250_4 .array/port v0x12eecc250, 4;
LS_0x11ef483d0_0_0 .concat8 [ 32 32 32 32], v0x12eecc250_7, v0x12eecc250_6, v0x12eecc250_5, v0x12eecc250_4;
v0x12eecc250_3 .array/port v0x12eecc250, 3;
v0x12eecc250_2 .array/port v0x12eecc250, 2;
v0x12eecc250_1 .array/port v0x12eecc250, 1;
v0x12eecc250_0 .array/port v0x12eecc250, 0;
LS_0x11ef483d0_0_4 .concat8 [ 32 32 32 32], v0x12eecc250_3, v0x12eecc250_2, v0x12eecc250_1, v0x12eecc250_0;
L_0x11ef483d0 .concat8 [ 128 128 0 0], LS_0x11ef483d0_0_0, LS_0x11ef483d0_0_4;
L_0x11ef48760 .arith/sub 32, v0x12eecc5e0_0, L_0x120079450;
L_0x11ef48860 .arith/sub 32, v0x12eee1510_0, L_0x120079498;
S_0x12ee87120 .scope generate, "memory_interface[0]" "memory_interface[0]" 5 50, 5 50 0, S_0x12ee9d2d0;
 .timescale -9 -9;
P_0x12ee9cb90 .param/l "line" 0 5 50, +C4<00>;
v0x12ee87840_0 .net *"_ivl_4", 31 0, v0x12eecc250_0;  1 drivers
S_0x12eea20a0 .scope generate, "memory_interface[1]" "memory_interface[1]" 5 50, 5 50 0, S_0x12ee9d2d0;
 .timescale -9 -9;
P_0x12ee9ce10 .param/l "line" 0 5 50, +C4<01>;
v0x12eea5310_0 .net *"_ivl_4", 31 0, v0x12eecc250_1;  1 drivers
S_0x12eea0fa0 .scope generate, "memory_interface[2]" "memory_interface[2]" 5 50, 5 50 0, S_0x12ee9d2d0;
 .timescale -9 -9;
P_0x12eea4230 .param/l "line" 0 5 50, +C4<010>;
v0x12eea42b0_0 .net *"_ivl_4", 31 0, v0x12eecc250_2;  1 drivers
S_0x12eeaa8a0 .scope generate, "memory_interface[3]" "memory_interface[3]" 5 50, 5 50 0, S_0x12ee9d2d0;
 .timescale -9 -9;
P_0x12eea87d0 .param/l "line" 0 5 50, +C4<011>;
v0x12eea8850_0 .net *"_ivl_4", 31 0, v0x12eecc250_3;  1 drivers
S_0x12eea31a0 .scope generate, "memory_interface[4]" "memory_interface[4]" 5 50, 5 50 0, S_0x12ee9d2d0;
 .timescale -9 -9;
P_0x12ee9f120 .param/l "line" 0 5 50, +C4<0100>;
v0x12ee9dfd0_0 .net *"_ivl_4", 31 0, v0x12eecc250_4;  1 drivers
S_0x12eea9810 .scope generate, "memory_interface[5]" "memory_interface[5]" 5 50, 5 50 0, S_0x12ee9d2d0;
 .timescale -9 -9;
P_0x12ee9e0b0 .param/l "line" 0 5 50, +C4<0101>;
v0x12eeaeae0_0 .net *"_ivl_4", 31 0, v0x12eecc250_5;  1 drivers
S_0x12eeab930 .scope generate, "memory_interface[6]" "memory_interface[6]" 5 50, 5 50 0, S_0x12ee9d2d0;
 .timescale -9 -9;
P_0x12eeaebe0 .param/l "line" 0 5 50, +C4<0110>;
v0x12eeb0c40_0 .net *"_ivl_4", 31 0, v0x12eecc250_6;  1 drivers
S_0x12eea76f0 .scope generate, "memory_interface[7]" "memory_interface[7]" 5 50, 5 50 0, S_0x12ee9d2d0;
 .timescale -9 -9;
P_0x12ee9fea0 .param/l "line" 0 5 50, +C4<0111>;
v0x12ee9ff20_0 .net *"_ivl_4", 31 0, v0x12eecc250_7;  1 drivers
S_0x12eeada50 .scope module, "ram" "RAM" 5 190, 6 3 0, S_0x12ee9d2d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "debug";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x12eea63f0 .param/l "ADDR_LEN" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x12eea6430 .param/l "LEN" 0 6 14, +C4<000000000000000000000000000000010000000000000000>;
L_0x11ef48c60 .functor BUFZ 32, L_0x11ef489c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12eeeb330_0 .net *"_ivl_0", 31 0, L_0x11ef489c0;  1 drivers
v0x12eeb7810_0 .net *"_ivl_3", 15 0, L_0x11ef48a60;  1 drivers
v0x12eeafbf0_0 .net *"_ivl_4", 17 0, L_0x11ef48b00;  1 drivers
L_0x1200794e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12eeb78a0_0 .net *"_ivl_7", 1 0, L_0x1200794e0;  1 drivers
v0x12eeb3210_0 .net "addr", 31 0, v0x12eeba1e0_0;  1 drivers
v0x12eeb32c0_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x12eebb2e0_0 .net "data_in", 31 0, v0x12eeb8080_0;  1 drivers
v0x12eebb370_0 .net "data_out", 31 0, L_0x11ef48c60;  alias, 1 drivers
v0x12eebd750_0 .net "debug", 0 0, v0x11ef3d2d0_0;  alias, 1 drivers
v0x12eec16b0_0 .var/i "i", 31 0;
v0x12eec1740 .array "mem_core", 65535 0, 31 0;
v0x12eec0900_0 .var/i "out_file", 31 0;
v0x12eec0990_0 .var/i "ram_index", 31 0;
v0x12eeb93e0_0 .net "write_enable", 0 0, v0x12eeb83d0_0;  1 drivers
E_0x12eeafba0 .event posedge, v0x12ee7e790_0;
L_0x11ef489c0 .array/port v0x12eec1740, L_0x11ef48b00;
L_0x11ef48a60 .part v0x12eeba1e0_0, 2, 16;
L_0x11ef48b00 .concat [ 16 2 0 0], L_0x11ef48a60, L_0x1200794e0;
S_0x12ee7fb80 .scope module, "riscv" "RISCVPipeline" 3 19, 7 19 0, S_0x12eee5640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 32 "instr_addr";
    .port_info 5 /OUTPUT 1 "mem_read_request";
    .port_info 6 /OUTPUT 1 "mem_write_request";
    .port_info 7 /OUTPUT 256 "mem_write_data";
    .port_info 8 /OUTPUT 32 "mem_addr";
    .port_info 9 /INPUT 1 "mem_request_finish";
    .port_info 10 /INPUT 256 "mem_read_data";
P_0x12eeb8350 .param/l "LINE_ADDR_LEN" 0 7 20, +C4<00000000000000000000000000000011>;
L_0x11ef3d4e0 .functor BUFZ 32, v0x11ef31450_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11ef3d550 .functor BUFZ 32, L_0x11ef428b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11ef423b0 .functor BUFZ 32, L_0x11ef42490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11ef432b0 .functor BUFZ 3, L_0x11ef42eb0, C4<000>, C4<000>, C4<000>;
L_0x11ef433a0 .functor BUFZ 3, L_0x11ef42eb0, C4<000>, C4<000>, C4<000>;
L_0x11ef48d50 .functor BUFT 32, L_0x11ef47830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x120078dd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11ef38270_0 .net/2u *"_ivl_14", 1 0, L_0x120078dd8;  1 drivers
v0x11ef38310_0 .net *"_ivl_16", 0 0, L_0x11ef43410;  1 drivers
L_0x120078e20 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x11ef383b0_0 .net/2u *"_ivl_18", 1 0, L_0x120078e20;  1 drivers
v0x11ef38440_0 .net *"_ivl_20", 0 0, L_0x11ef43510;  1 drivers
L_0x120078e68 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x11ef384d0_0 .net/2u *"_ivl_22", 1 0, L_0x120078e68;  1 drivers
v0x11ef385c0_0 .net *"_ivl_24", 0 0, L_0x11ef43610;  1 drivers
v0x11ef38660_0 .net *"_ivl_26", 31 0, L_0x11ef437f0;  1 drivers
v0x11ef38710_0 .net *"_ivl_28", 31 0, L_0x11ef43890;  1 drivers
v0x11ef387c0_0 .net "alu_result_ex", 31 0, v0x11ef11bc0_0;  1 drivers
v0x11ef38950_0 .net "alu_result_mem", 31 0, L_0x11ef42490;  1 drivers
v0x11ef38a60_0 .net "alu_result_wb", 31 0, L_0x11ef45dd0;  1 drivers
v0x11ef38af0_0 .net "alu_src1_ex", 0 0, L_0x11ef41520;  1 drivers
v0x11ef38c00_0 .net "alu_src1_id", 0 0, v0x11ef260c0_0;  1 drivers
v0x11ef38d10_0 .net "alu_src2_ex", 0 0, L_0x11ef41a70;  1 drivers
v0x11ef38e20_0 .net "alu_src2_id", 0 0, v0x11ef261b0_0;  1 drivers
v0x11ef38f30_0 .net "alu_type_ex", 3 0, L_0x11ef40cc0;  1 drivers
v0x11ef39040_0 .net "alu_type_id", 3 0, v0x11ef26280_0;  1 drivers
v0x11ef391d0_0 .net "branch_id", 0 0, L_0x11ef3ff00;  1 drivers
v0x11ef39260_0 .net "bubble_ex", 0 0, L_0x11ef2c260;  1 drivers
v0x11ef392f0_0 .net "bubble_id", 0 0, L_0x11ef41650;  1 drivers
L_0x1200792e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11ef39380_0 .net "bubble_if", 0 0, L_0x1200792e8;  1 drivers
L_0x120079330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11ef39410_0 .net "bubble_mem", 0 0, L_0x120079330;  1 drivers
L_0x120079378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11ef394a0_0 .net "bubble_wb", 0 0, L_0x120079378;  1 drivers
v0x11ef39530_0 .net "cache_addr", 31 0, L_0x11ef423b0;  1 drivers
v0x11ef395c0_0 .net "cache_read_data", 31 0, v0x11ef09070_0;  1 drivers
v0x11ef39650_0 .net "cache_read_mem", 0 0, L_0x11ef42d50;  1 drivers
v0x11ef396e0_0 .net "cache_write_data", 31 0, L_0x11ef3d550;  1 drivers
v0x11ef39770_0 .net "cache_write_mem", 0 0, L_0x11ef42a50;  1 drivers
v0x11ef39800_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef39890_0 .net "debug", 0 0, v0x11ef3d2d0_0;  alias, 1 drivers
v0x11ef39920_0 .net "imm_ex", 31 0, L_0x11ef404a0;  1 drivers
v0x11ef399b0_0 .net "imm_id", 31 0, v0x11ef290c0_0;  1 drivers
v0x11ef39a40_0 .net "imm_mem", 31 0, L_0x11ef42750;  1 drivers
v0x11ef390d0_0 .net "imm_wb", 31 0, L_0x11ef45f70;  1 drivers
v0x11ef39cd0_0 .net "instr", 31 0, L_0x11ef47830;  alias, 1 drivers
v0x11ef39d60_0 .net "instr_addr", 31 0, L_0x11ef3d4e0;  alias, 1 drivers
v0x11ef39df0_0 .net "instr_funct3_ex", 2 0, L_0x11ef40e20;  1 drivers
v0x11ef39f00_0 .net "instr_funct3_id", 2 0, L_0x11ef40120;  1 drivers
v0x11ef39f90_0 .net "instr_funct3_mem", 2 0, L_0x11ef42eb0;  1 drivers
v0x11ef3a020_0 .net "instr_id", 31 0, L_0x11ef3d650;  1 drivers
v0x11ef3a0b0_0 .net "instr_if", 31 0, L_0x11ef48d50;  1 drivers
v0x11ef3a140_0 .net "jal_id", 0 0, L_0x11ef3fff0;  1 drivers
v0x11ef3a1d0_0 .net "jalr_id", 0 0, L_0x11ef400b0;  1 drivers
v0x11ef3a260_0 .net "load_type_mem", 2 0, L_0x11ef433a0;  1 drivers
v0x11ef3a2f0_0 .net "mem2reg_data", 31 0, v0x11ef323b0_0;  1 drivers
v0x11ef3a380_0 .net "mem2reg_data_wb", 31 0, L_0x11ef45c30;  1 drivers
v0x11ef3a410_0 .net "mem_addr", 31 0, L_0x11ef45500;  alias, 1 drivers
v0x11ef3a4a0_0 .net "mem_read_data", 255 0, L_0x11ef483d0;  alias, 1 drivers
v0x11ef3a530_0 .net "mem_read_ex", 0 0, L_0x11ef41910;  1 drivers
v0x11ef3a5c0_0 .net "mem_read_id", 0 0, v0x11ef27100_0;  1 drivers
v0x11ef3a6d0_0 .net "mem_read_request", 0 0, v0x11ef08780_0;  alias, 1 drivers
v0x11ef3a760_0 .net "mem_request_finish", 0 0, v0x12eec8a20_0;  alias, 1 drivers
v0x11ef3a830_0 .net "mem_write_data", 255 0, L_0x11ef445d0;  alias, 1 drivers
v0x11ef3a900_0 .net "mem_write_ex", 0 0, L_0x11ef410e0;  1 drivers
v0x11ef3aa10_0 .net "mem_write_id", 0 0, v0x11ef27210_0;  1 drivers
v0x11ef3ab20_0 .net "mem_write_request", 0 0, v0x11ef08de0_0;  alias, 1 drivers
v0x11ef3abb0_0 .net "miss", 0 0, L_0x11ef44dc0;  1 drivers
v0x11ef3ac40_0 .net "new_pc", 31 0, v0x11ef29d70_0;  1 drivers
o0x12004b3e0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11ef3ad50_0 .net "nxpc_wb", 31 0, o0x12004b3e0;  0 drivers
v0x11ef3ade0_0 .net "pc_ex", 31 0, L_0x11ef402e0;  1 drivers
v0x11ef3aef0_0 .net "pc_id", 31 0, L_0x11ef3d790;  1 drivers
v0x11ef3af80_0 .net "pc_if", 31 0, v0x11ef31450_0;  1 drivers
v0x11ef3b010_0 .net "pc_plus4_ex", 31 0, L_0x11ef403c0;  1 drivers
v0x11ef3b120_0 .net "pc_plus4_id", 31 0, L_0x11ef3d910;  1 drivers
v0x11ef3b1b0_0 .net "pc_plus4_if", 31 0, L_0x11ef3d3f0;  1 drivers
v0x11ef39ad0_0 .net "pc_plus4_mem", 31 0, L_0x11ef425f0;  1 drivers
v0x11ef39be0_0 .net "pc_plus4_wb", 31 0, L_0x11ef46110;  1 drivers
v0x11ef3b240_0 .net "pc_src", 0 0, v0x11ef2a090_0;  1 drivers
v0x11ef3b2d0_0 .net "rd_ex", 4 0, L_0x11ef40820;  1 drivers
v0x11ef3b360_0 .net "rd_id", 4 0, L_0x11ef3d9c0;  1 drivers
v0x11ef3b3f0_0 .net "rd_mem", 4 0, L_0x11ef43010;  1 drivers
v0x11ef3b480_0 .net "rd_wb", 4 0, L_0x11ef462b0;  1 drivers
v0x11ef3b510_0 .net "reg_src_ex", 1 0, L_0x11ef40f80;  1 drivers
v0x11ef3b620_0 .net "reg_src_id", 1 0, v0x11ef27370_0;  1 drivers
v0x11ef3b730_0 .net "reg_src_mem", 1 0, L_0x11ef43200;  1 drivers
v0x11ef3b840_0 .net "reg_src_wb", 1 0, L_0x11ef45a90;  1 drivers
v0x11ef3b8d0_0 .net "reg_write_data_mem_tp", 31 0, L_0x11ef43a60;  1 drivers
v0x11ef3b960_0 .net "reg_write_data_wb_tp", 31 0, v0x11ef38160_0;  1 drivers
v0x11ef3b9f0_0 .net "reg_write_ex", 0 0, L_0x11ef41240;  1 drivers
v0x11ef3ba80_0 .net "reg_write_id", 0 0, v0x11ef274d0_0;  1 drivers
v0x11ef3bb90_0 .net "reg_write_mem", 0 0, L_0x11ef42bf0;  1 drivers
v0x11ef3bc20_0 .net "reg_write_wb", 0 0, L_0x11ef46410;  1 drivers
v0x11ef3bd30_0 .net "request_finish", 0 0, v0x11ef09310_0;  1 drivers
v0x11ef3bdc0_0 .net "rs1_data_ex", 31 0, L_0x11ef40580;  1 drivers
v0x11ef3be50_0 .net "rs1_data_id", 31 0, L_0x11ef3fd20;  1 drivers
v0x11ef3bee0_0 .net "rs1_ex", 4 0, L_0x11ef40980;  1 drivers
v0x11ef3bf70_0 .net "rs1_fwd_ex", 1 0, v0x11ef15700_0;  1 drivers
v0x11ef3c080_0 .net "rs1_fwd_id", 1 0, v0x11ef16030_0;  1 drivers
v0x11ef3c110_0 .net "rs1_id", 4 0, L_0x11ef3dab0;  1 drivers
v0x11ef3c1a0_0 .net "rs2_data_ex", 31 0, L_0x11ef406c0;  1 drivers
v0x11ef3c230_0 .net "rs2_data_ex_new", 31 0, L_0x11ef1b5c0;  1 drivers
v0x11ef3c2c0_0 .net "rs2_data_id", 31 0, L_0x11ef3fe10;  1 drivers
v0x11ef3c350_0 .net "rs2_data_mem", 31 0, L_0x11ef428b0;  1 drivers
v0x11ef3c3e0_0 .net "rs2_ex", 4 0, L_0x11ef40b20;  1 drivers
v0x11ef3c470_0 .net "rs2_fwd_ex", 1 0, v0x11ef15840_0;  1 drivers
v0x11ef3c580_0 .net "rs2_fwd_id", 1 0, v0x11ef16190_0;  1 drivers
v0x11ef3c610_0 .net "rs2_id", 4 0, L_0x11ef3db30;  1 drivers
v0x11ef3c6a0_0 .net "rst", 0 0, v0x11ef3d360_0;  alias, 1 drivers
L_0x120079210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11ef3c730_0 .net "stall_ex", 0 0, L_0x120079210;  1 drivers
v0x11ef3c7c0_0 .net "stall_id", 0 0, L_0x11ef47560;  1 drivers
v0x11ef3c850_0 .net "stall_if", 0 0, L_0x11ef47410;  1 drivers
L_0x120079258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11ef3c8e0_0 .net "stall_mem", 0 0, L_0x120079258;  1 drivers
L_0x1200792a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11ef3c970_0 .net "stall_wb", 0 0, L_0x1200792a0;  1 drivers
v0x11ef3ca00_0 .net "write_type", 2 0, L_0x11ef432b0;  1 drivers
L_0x11ef43410 .cmp/eq 2, L_0x11ef43200, L_0x120078dd8;
L_0x11ef43510 .cmp/eq 2, L_0x11ef43200, L_0x120078e20;
L_0x11ef43610 .cmp/eq 2, L_0x11ef43200, L_0x120078e68;
L_0x11ef437f0 .functor MUXZ 32, L_0x11ef425f0, L_0x11ef42750, L_0x11ef43610, C4<>;
L_0x11ef43890 .functor MUXZ 32, L_0x11ef437f0, v0x11ef323b0_0, L_0x11ef43510, C4<>;
L_0x11ef43a60 .functor MUXZ 32, L_0x11ef43890, L_0x11ef42490, L_0x11ef43410, C4<>;
S_0x12ee810e0 .scope module, "data_cache" "DataCache" 7 213, 8 6 0, S_0x12ee7fb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
    .port_info 3 /INPUT 1 "read_request";
    .port_info 4 /INPUT 1 "write_request";
    .port_info 5 /INPUT 3 "write_type";
    .port_info 6 /INPUT 32 "addr";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 1 "miss";
    .port_info 9 /OUTPUT 1 "request_finish";
    .port_info 10 /OUTPUT 32 "read_data";
    .port_info 11 /OUTPUT 1 "mem_read_request";
    .port_info 12 /OUTPUT 1 "mem_write_request";
    .port_info 13 /OUTPUT 256 "mem_write_data";
    .port_info 14 /OUTPUT 32 "mem_addr";
    .port_info 15 /INPUT 1 "mem_request_finish";
    .port_info 16 /INPUT 256 "mem_read_data";
P_0x11ef07680 .param/l "LINE_ADDR_LEN" 0 8 7, +C4<00000000000000000000000000000011>;
P_0x11ef076c0 .param/l "LINE_SIZE" 1 8 31, +C4<00000000000000000000000000000001000>;
P_0x11ef07700 .param/l "MEM_ADDR_LEN" 1 8 29, +C4<000000000000000000000000000001101>;
P_0x11ef07740 .param/l "READY" 0 8 34, C4<00>;
P_0x11ef07780 .param/l "REPLACE_IN" 0 8 36, C4<10>;
P_0x11ef077c0 .param/l "REPLACE_OUT" 0 8 35, C4<01>;
P_0x11ef07800 .param/l "SET_ADDR_LEN" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x11ef07840 .param/l "SET_SIZE" 1 8 32, +C4<00000000000000000000000000000001000>;
P_0x11ef07880 .param/l "TAG_ADDR_LEN" 0 8 9, +C4<00000000000000000000000000001010>;
P_0x11ef078c0 .param/l "UNUSED_ADDR_LEN" 1 8 30, +C4<000000000000000000000000000000001110>;
P_0x11ef07900 .param/l "WAY_CNT" 0 8 10, +C4<00000000000000000000000000000100>;
P_0x11ef07940 .param/l "WORD_ADDR_LEN" 1 8 28, +C4<00000000000000000000000000000010>;
L_0x11ef44e30 .functor OR 1, L_0x11ef42d50, L_0x11ef42a50, C4<0>, C4<0>;
L_0x11ef44f40 .functor AND 1, v0x11ef08010_0, L_0x11ef44ea0, C4<1>, C4<1>;
L_0x11ef44dc0 .functor AND 1, L_0x11ef44e30, L_0x11ef44fb0, C4<1>, C4<1>;
L_0x11ef456c0 .functor BUFZ 10, v0x11ef07d30_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x11ef455a0 .functor BUFZ 32, L_0x11ef45730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12eed07a0_0 .net *"_ivl_34", 0 0, L_0x11ef44e30;  1 drivers
L_0x120078eb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12eecfab0_0 .net/2u *"_ivl_35", 1 0, L_0x120078eb0;  1 drivers
v0x12eecfb40_0 .net *"_ivl_37", 0 0, L_0x11ef44ea0;  1 drivers
v0x12eef8da0_0 .net *"_ivl_40", 0 0, L_0x11ef44f40;  1 drivers
v0x12eef8e30_0 .net *"_ivl_42", 0 0, L_0x11ef44fb0;  1 drivers
v0x12eef7090_0 .net *"_ivl_45", 31 0, L_0x11ef45190;  1 drivers
L_0x120078ef8 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12eef7120_0 .net *"_ivl_48", 18 0, L_0x120078ef8;  1 drivers
v0x12eef71b0_0 .net *"_ivl_49", 31 0, L_0x11ef45270;  1 drivers
L_0x120078f40 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ee7ca60_0 .net *"_ivl_52", 18 0, L_0x120078f40;  1 drivers
L_0x120078f88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ee7cb70_0 .net/2u *"_ivl_53", 31 0, L_0x120078f88;  1 drivers
v0x12ee7cc00_0 .net *"_ivl_55", 31 0, L_0x11ef45420;  1 drivers
v0x11ef07980_0 .net *"_ivl_61", 31 0, L_0x11ef45730;  1 drivers
v0x11ef07a10_0 .net *"_ivl_63", 4 0, L_0x11ef457d0;  1 drivers
L_0x120078fd0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11ef07aa0_0 .net *"_ivl_66", 1 0, L_0x120078fd0;  1 drivers
v0x11ef07b40_0 .net "addr", 31 0, L_0x11ef423b0;  alias, 1 drivers
v0x11ef07bf0 .array "cache_data", 255 0, 31 0;
v0x11ef07c90_0 .var "cache_state", 1 0;
v0x11ef07e20_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef07eb0_0 .net "debug", 0 0, v0x11ef3d2d0_0;  alias, 1 drivers
v0x11ef07f80 .array "dirty", 31 0, 0 0;
v0x11ef08010_0 .var "hit", 0 0;
v0x11ef080a0_0 .var/i "hit_way", 31 0;
v0x11ef08130_0 .var/i "i", 31 0;
v0x11ef081c0_0 .var/i "j", 31 0;
v0x11ef08250_0 .var/i "k", 31 0;
v0x11ef082e0_0 .net "line_addr", 2 0, L_0x11ef44b80;  1 drivers
v0x11ef08380_0 .var/i "line_index", 31 0;
v0x11ef08430_0 .net "mem_addr", 31 0, L_0x11ef45500;  alias, 1 drivers
v0x11ef084d0_0 .var "mem_read_addr", 12 0;
v0x11ef08570_0 .net "mem_read_data", 255 0, L_0x11ef483d0;  alias, 1 drivers
v0x11ef08630 .array "mem_read_line", 7 0;
v0x11ef08630_0 .net v0x11ef08630 0, 31 0, L_0x11ef43bb0; 1 drivers
v0x11ef08630_1 .net v0x11ef08630 1, 31 0, L_0x11ef43d40; 1 drivers
v0x11ef08630_2 .net v0x11ef08630 2, 31 0, L_0x11ef43e50; 1 drivers
v0x11ef08630_3 .net v0x11ef08630 3, 31 0, L_0x11ef43fe0; 1 drivers
v0x11ef08630_4 .net v0x11ef08630 4, 31 0, L_0x11ef44150; 1 drivers
v0x11ef08630_5 .net v0x11ef08630 5, 31 0, L_0x11ef44360; 1 drivers
v0x11ef08630_6 .net v0x11ef08630 6, 31 0, L_0x11ef444d0; 1 drivers
v0x11ef08630_7 .net v0x11ef08630 7, 31 0, L_0x11ef44970; 1 drivers
v0x11ef08780_0 .var "mem_read_request", 0 0;
v0x11ef08830_0 .var "mem_read_set_addr", 2 0;
v0x11ef07d30_0 .var "mem_read_tag_addr", 9 0;
v0x11ef08ac0_0 .net "mem_request_finish", 0 0, v0x12eec8a20_0;  alias, 1 drivers
v0x11ef08b50_0 .var "mem_write_addr", 12 0;
v0x11ef08be0_0 .net "mem_write_data", 255 0, L_0x11ef445d0;  alias, 1 drivers
v0x11ef08c90 .array "mem_write_line", 7 0, 31 0;
v0x11ef08de0_0 .var "mem_write_request", 0 0;
v0x11ef08e90_0 .net "miss", 0 0, L_0x11ef44dc0;  alias, 1 drivers
v0x11ef08f20_0 .var "now_valid", 0 0;
v0x11ef08fc0_0 .var/i "out_file", 31 0;
v0x11ef09070_0 .var "read_data", 31 0;
v0x11ef09120_0 .net "read_request", 0 0, L_0x11ef42d50;  alias, 1 drivers
v0x11ef091c0 .array "replace_way", 7 0, 31 0;
v0x11ef09260_0 .net "replace_way_now", 31 0, L_0x11ef455a0;  1 drivers
v0x11ef09310_0 .var "request_finish", 0 0;
v0x11ef093b0_0 .net "rst", 0 0, v0x11ef3d360_0;  alias, 1 drivers
v0x11ef09460_0 .net "set_addr", 2 0, L_0x11ef44c80;  1 drivers
v0x11ef09500_0 .var/i "set_index", 31 0;
v0x11ef095b0 .array "tag", 31 0, 9 0;
v0x11ef09650_0 .net "tag_addr", 9 0, L_0x11ef44d20;  1 drivers
v0x11ef09700_0 .net "tag_replace_in_now", 9 0, L_0x11ef456c0;  1 drivers
v0x11ef097b0_0 .var "tag_to_compare", 9 0;
v0x11ef09860 .array "valid", 31 0, 0 0;
v0x11ef098f0_0 .var/i "way_index", 31 0;
v0x11ef099a0_0 .net "word_addr", 1 0, L_0x11ef44a60;  1 drivers
v0x11ef09a50_0 .net "write_data", 31 0, L_0x11ef3d550;  alias, 1 drivers
v0x11ef09b00_0 .var "write_data_temp", 31 0;
v0x11ef09bb0_0 .net "write_request", 0 0, L_0x11ef42a50;  alias, 1 drivers
v0x11ef09c50_0 .net "write_type", 2 0, L_0x11ef432b0;  alias, 1 drivers
E_0x12eea35c0/0 .event negedge, v0x12ee7e790_0;
E_0x12eea35c0/1 .event posedge, v0x12ee7e790_0;
E_0x12eea35c0 .event/or E_0x12eea35c0/0, E_0x12eea35c0/1;
L_0x11ef43bb0 .part L_0x11ef483d0, 224, 32;
L_0x11ef43d40 .part L_0x11ef483d0, 192, 32;
L_0x11ef43e50 .part L_0x11ef483d0, 160, 32;
L_0x11ef43fe0 .part L_0x11ef483d0, 128, 32;
L_0x11ef44150 .part L_0x11ef483d0, 96, 32;
L_0x11ef44360 .part L_0x11ef483d0, 64, 32;
L_0x11ef444d0 .part L_0x11ef483d0, 32, 32;
v0x11ef08c90_7 .array/port v0x11ef08c90, 7;
v0x11ef08c90_6 .array/port v0x11ef08c90, 6;
v0x11ef08c90_5 .array/port v0x11ef08c90, 5;
v0x11ef08c90_4 .array/port v0x11ef08c90, 4;
LS_0x11ef445d0_0_0 .concat8 [ 32 32 32 32], v0x11ef08c90_7, v0x11ef08c90_6, v0x11ef08c90_5, v0x11ef08c90_4;
v0x11ef08c90_3 .array/port v0x11ef08c90, 3;
v0x11ef08c90_2 .array/port v0x11ef08c90, 2;
v0x11ef08c90_1 .array/port v0x11ef08c90, 1;
v0x11ef08c90_0 .array/port v0x11ef08c90, 0;
LS_0x11ef445d0_0_4 .concat8 [ 32 32 32 32], v0x11ef08c90_3, v0x11ef08c90_2, v0x11ef08c90_1, v0x11ef08c90_0;
L_0x11ef445d0 .concat8 [ 128 128 0 0], LS_0x11ef445d0_0_0, LS_0x11ef445d0_0_4;
L_0x11ef44970 .part L_0x11ef483d0, 0, 32;
L_0x11ef44a60 .part L_0x11ef423b0, 0, 2;
L_0x11ef44b80 .part L_0x11ef423b0, 2, 3;
L_0x11ef44c80 .part L_0x11ef423b0, 5, 3;
L_0x11ef44d20 .part L_0x11ef423b0, 8, 10;
L_0x11ef44ea0 .cmp/eq 2, v0x11ef07c90_0, L_0x120078eb0;
L_0x11ef44fb0 .reduce/nor L_0x11ef44f40;
L_0x11ef45190 .concat [ 13 19 0 0], v0x11ef084d0_0, L_0x120078ef8;
L_0x11ef45270 .concat [ 13 19 0 0], v0x11ef08b50_0, L_0x120078f40;
L_0x11ef45420 .functor MUXZ 32, L_0x120078f88, L_0x11ef45270, v0x11ef08de0_0, C4<>;
L_0x11ef45500 .functor MUXZ 32, L_0x11ef45420, L_0x11ef45190, v0x11ef08780_0, C4<>;
L_0x11ef45730 .array/port v0x11ef091c0, L_0x11ef457d0;
L_0x11ef457d0 .concat [ 3 2 0 0], v0x11ef08830_0, L_0x120078fd0;
S_0x12eeeab90 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 8 258, 8 258 0, S_0x12ee810e0;
 .timescale -9 -9;
v0x12eea0200_0 .var/i "line", 31 0;
S_0x12eebb5b0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 8 292, 8 292 0, S_0x12ee810e0;
 .timescale -9 -9;
v0x12eebc700_0 .var/i "i", 31 0;
S_0x12eeba4b0 .scope begin, "hitlop" "hitlop" 8 90, 8 90 0, S_0x12ee810e0;
 .timescale -9 -9;
S_0x12eecde30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 92, 8 92 0, S_0x12eeba4b0;
 .timescale -9 -9;
v0x12eef3cf0_0 .var/i "way", 31 0;
S_0x12ee7d1e0 .scope generate, "memory_interface[0]" "memory_interface[0]" 8 63, 8 63 0, S_0x12ee810e0;
 .timescale -9 -9;
P_0x12eef3d80 .param/l "line" 0 8 63, +C4<00>;
v0x12ee7ceb0_0 .net *"_ivl_2", 31 0, v0x11ef08c90_0;  1 drivers
S_0x12eee69a0 .scope generate, "memory_interface[1]" "memory_interface[1]" 8 63, 8 63 0, S_0x12ee810e0;
 .timescale -9 -9;
P_0x12ee7cf80 .param/l "line" 0 8 63, +C4<01>;
v0x12ee7d910_0 .net *"_ivl_2", 31 0, v0x11ef08c90_1;  1 drivers
S_0x12ee7d600 .scope generate, "memory_interface[2]" "memory_interface[2]" 8 63, 8 63 0, S_0x12ee810e0;
 .timescale -9 -9;
P_0x12ee7d000 .param/l "line" 0 8 63, +C4<010>;
v0x12ee874e0_0 .net *"_ivl_2", 31 0, v0x11ef08c90_2;  1 drivers
S_0x12eea55a0 .scope generate, "memory_interface[3]" "memory_interface[3]" 8 63, 8 63 0, S_0x12ee810e0;
 .timescale -9 -9;
P_0x12ee7da60 .param/l "line" 0 8 63, +C4<011>;
v0x12eea4500_0 .net *"_ivl_2", 31 0, v0x11ef08c90_3;  1 drivers
S_0x12eea6640 .scope generate, "memory_interface[4]" "memory_interface[4]" 8 63, 8 63 0, S_0x12ee810e0;
 .timescale -9 -9;
P_0x12ee87630 .param/l "line" 0 8 63, +C4<0100>;
v0x12eeac9c0_0 .net *"_ivl_2", 31 0, v0x11ef08c90_4;  1 drivers
S_0x12eeecb20 .scope generate, "memory_interface[5]" "memory_interface[5]" 8 63, 8 63 0, S_0x12ee810e0;
 .timescale -9 -9;
P_0x12ee7cf40 .param/l "line" 0 8 63, +C4<0101>;
v0x12eeec810_0 .net *"_ivl_2", 31 0, v0x11ef08c90_5;  1 drivers
S_0x12eeeb8c0 .scope generate, "memory_interface[6]" "memory_interface[6]" 8 63, 8 63 0, S_0x12ee810e0;
 .timescale -9 -9;
P_0x12eeec8f0 .param/l "line" 0 8 63, +C4<0110>;
v0x12eeeb5b0_0 .net *"_ivl_2", 31 0, v0x11ef08c90_6;  1 drivers
S_0x12eec1980 .scope generate, "memory_interface[7]" "memory_interface[7]" 8 63, 8 63 0, S_0x12ee810e0;
 .timescale -9 -9;
P_0x12eeeb690 .param/l "line" 0 8 63, +C4<0111>;
v0x12eed0710_0 .net *"_ivl_2", 31 0, v0x11ef08c90_7;  1 drivers
S_0x11ef09ea0 .scope module, "ex_mem" "EX_MEM" 7 164, 9 2 0, S_0x12ee7fb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_ex";
    .port_info 2 /INPUT 32 "imm_ex";
    .port_info 3 /INPUT 32 "rs2_data_ex";
    .port_info 4 /INPUT 32 "alu_result_ex";
    .port_info 5 /INPUT 1 "mem_read_ex";
    .port_info 6 /INPUT 1 "mem_write_ex";
    .port_info 7 /INPUT 1 "reg_write_ex";
    .port_info 8 /INPUT 2 "reg_src_ex";
    .port_info 9 /INPUT 3 "instr_funct3_ex";
    .port_info 10 /INPUT 5 "rd_ex";
    .port_info 11 /INPUT 1 "stall_mem";
    .port_info 12 /INPUT 1 "bubble_mem";
    .port_info 13 /OUTPUT 1 "mem_read_mem";
    .port_info 14 /OUTPUT 1 "mem_write_mem";
    .port_info 15 /OUTPUT 1 "reg_write_mem";
    .port_info 16 /OUTPUT 32 "pc_plus4_mem";
    .port_info 17 /OUTPUT 32 "imm_mem";
    .port_info 18 /OUTPUT 32 "rs2_data_mem";
    .port_info 19 /OUTPUT 32 "alu_result_mem";
    .port_info 20 /OUTPUT 2 "reg_src_mem";
    .port_info 21 /OUTPUT 3 "instr_funct3_mem";
    .port_info 22 /OUTPUT 5 "rd_mem";
    .port_info 23 /OUTPUT 1 "mem_write";
    .port_info 24 /OUTPUT 3 "write_type";
    .port_info 25 /OUTPUT 32 "write_data";
    .port_info 26 /OUTPUT 32 "mem_addr";
v0x11ef0ff90_0 .net "alu_result_ex", 31 0, v0x11ef11bc0_0;  alias, 1 drivers
v0x11ef10040_0 .net "alu_result_mem", 31 0, L_0x11ef42490;  alias, 1 drivers
v0x11ef100d0_0 .net "bubble_mem", 0 0, L_0x120079330;  alias, 1 drivers
v0x11ef10180_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef10210_0 .net "imm_ex", 31 0, L_0x11ef404a0;  alias, 1 drivers
v0x11ef102e0_0 .net "imm_mem", 31 0, L_0x11ef42750;  alias, 1 drivers
v0x11ef10390_0 .net "instr_funct3_ex", 2 0, L_0x11ef40e20;  alias, 1 drivers
v0x11ef10440_0 .net "instr_funct3_mem", 2 0, L_0x11ef42eb0;  alias, 1 drivers
v0x11ef104f0_0 .net "mem_addr", 31 0, L_0x11ef423b0;  alias, 1 drivers
v0x11ef10620_0 .net "mem_read_ex", 0 0, L_0x11ef41910;  alias, 1 drivers
v0x11ef106b0_0 .net "mem_read_mem", 0 0, L_0x11ef42d50;  alias, 1 drivers
o0x120043430 .functor BUFZ 1, C4<z>; HiZ drive
v0x11ef10780_0 .net "mem_write", 0 0, o0x120043430;  0 drivers
v0x11ef10810_0 .net "mem_write_ex", 0 0, L_0x11ef410e0;  alias, 1 drivers
v0x11ef108a0_0 .net "mem_write_mem", 0 0, L_0x11ef42a50;  alias, 1 drivers
v0x11ef10970_0 .net "pc_plus4_ex", 31 0, L_0x11ef403c0;  alias, 1 drivers
v0x11ef10a00_0 .net "pc_plus4_mem", 31 0, L_0x11ef425f0;  alias, 1 drivers
v0x11ef10a90_0 .net "rd_ex", 4 0, L_0x11ef40820;  alias, 1 drivers
v0x11ef10c40_0 .net "rd_mem", 4 0, L_0x11ef43010;  alias, 1 drivers
v0x11ef10cd0_0 .net "reg_src_ex", 1 0, L_0x11ef40f80;  alias, 1 drivers
v0x11ef10d60_0 .net "reg_src_mem", 1 0, L_0x11ef43200;  alias, 1 drivers
v0x11ef10df0_0 .net "reg_write_ex", 0 0, L_0x11ef41240;  alias, 1 drivers
v0x11ef10e80_0 .net "reg_write_mem", 0 0, L_0x11ef42bf0;  alias, 1 drivers
v0x11ef10f30_0 .net "rs2_data_ex", 31 0, L_0x11ef1b5c0;  alias, 1 drivers
v0x11ef10fe0_0 .net "rs2_data_mem", 31 0, L_0x11ef428b0;  alias, 1 drivers
v0x11ef11090_0 .net "stall_mem", 0 0, L_0x120079258;  alias, 1 drivers
v0x11ef11120_0 .net "write_data", 31 0, L_0x11ef3d550;  alias, 1 drivers
v0x11ef111d0_0 .net "write_type", 2 0, L_0x11ef432b0;  alias, 1 drivers
S_0x11ef0a3e0 .scope module, "EX_MEM_alu_result" "PipeDff" 9 23, 10 1 0, S_0x11ef09ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x12eea01c0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x11ef42490 .functor BUFZ 32, v0x11ef0aa50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11ef0a6f0_0 .net "bubble", 0 0, L_0x120079330;  alias, 1 drivers
v0x11ef0a7a0_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef0a840_0 .net "data_in", 31 0, v0x11ef11bc0_0;  alias, 1 drivers
v0x11ef0a8f0_0 .net "data_out", 31 0, L_0x11ef42490;  alias, 1 drivers
v0x11ef0a980_0 .net "data_out_wire", 31 0, v0x11ef0aa50_0;  1 drivers
v0x11ef0aa50_0 .var "data_reg", 31 0;
L_0x120078b08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ef0ab00_0 .net "default_val", 31 0, L_0x120078b08;  1 drivers
v0x11ef0abb0_0 .net "stall", 0 0, L_0x120079258;  alias, 1 drivers
S_0x11ef0ace0 .scope module, "EX_MEM_imm" "PipeDff" 9 25, 10 1 0, S_0x11ef09ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x11ef0aea0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x11ef42750 .functor BUFZ 32, v0x11ef0b350_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11ef0b060_0 .net "bubble", 0 0, L_0x120079330;  alias, 1 drivers
v0x11ef0b110_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef0b1a0_0 .net "data_in", 31 0, L_0x11ef404a0;  alias, 1 drivers
v0x11ef0b230_0 .net "data_out", 31 0, L_0x11ef42750;  alias, 1 drivers
v0x11ef0b2c0_0 .net "data_out_wire", 31 0, v0x11ef0b350_0;  1 drivers
v0x11ef0b350_0 .var "data_reg", 31 0;
L_0x120078b98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ef0b400_0 .net "default_val", 31 0, L_0x120078b98;  1 drivers
v0x11ef0b4b0_0 .net "stall", 0 0, L_0x120079258;  alias, 1 drivers
S_0x11ef0b5c0 .scope module, "EX_MEM_instr_funct3" "PipeDff" 9 32, 10 1 0, S_0x11ef09ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x11ef0b7a0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000011>;
L_0x11ef42eb0 .functor BUFZ 3, v0x11ef0bc70_0, C4<000>, C4<000>, C4<000>;
v0x11ef0b960_0 .net "bubble", 0 0, L_0x120079330;  alias, 1 drivers
v0x11ef0ba30_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef0bac0_0 .net "data_in", 2 0, L_0x11ef40e20;  alias, 1 drivers
v0x11ef0bb50_0 .net "data_out", 2 0, L_0x11ef42eb0;  alias, 1 drivers
v0x11ef0bbe0_0 .net "data_out_wire", 2 0, v0x11ef0bc70_0;  1 drivers
v0x11ef0bc70_0 .var "data_reg", 2 0;
L_0x120078d00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x11ef0bd20_0 .net "default_val", 2 0, L_0x120078d00;  1 drivers
v0x11ef0bdd0_0 .net "stall", 0 0, L_0x120079258;  alias, 1 drivers
S_0x11ef0bf10 .scope module, "EX_MEM_mem_read" "PipeDff" 9 30, 10 1 0, S_0x11ef09ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x11ef0c0d0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x11ef42d50 .functor BUFZ 1, v0x11ef0c590_0, C4<0>, C4<0>, C4<0>;
v0x11ef0c260_0 .net "bubble", 0 0, L_0x120079330;  alias, 1 drivers
v0x11ef0c300_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef0c3a0_0 .net "data_in", 0 0, L_0x11ef41910;  alias, 1 drivers
v0x11ef0c430_0 .net "data_out", 0 0, L_0x11ef42d50;  alias, 1 drivers
v0x11ef0c4c0_0 .net "data_out_wire", 0 0, v0x11ef0c590_0;  1 drivers
v0x11ef0c590_0 .var "data_reg", 0 0;
L_0x120078cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11ef0c620_0 .net "default_val", 0 0, L_0x120078cb8;  1 drivers
v0x11ef0c6d0_0 .net "stall", 0 0, L_0x120079258;  alias, 1 drivers
S_0x11ef0c7f0 .scope module, "EX_MEM_mem_write" "PipeDff" 9 28, 10 1 0, S_0x11ef09ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x11ef0c9f0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x11ef42a50 .functor BUFZ 1, v0x11ef0cf50_0, C4<0>, C4<0>, C4<0>;
v0x11ef0cb80_0 .net "bubble", 0 0, L_0x120079330;  alias, 1 drivers
v0x11ef0cc10_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef0cda0_0 .net "data_in", 0 0, L_0x11ef410e0;  alias, 1 drivers
v0x11ef0ce30_0 .net "data_out", 0 0, L_0x11ef42a50;  alias, 1 drivers
v0x11ef0cec0_0 .net "data_out_wire", 0 0, v0x11ef0cf50_0;  1 drivers
v0x11ef0cf50_0 .var "data_reg", 0 0;
L_0x120078c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11ef0cfe0_0 .net "default_val", 0 0, L_0x120078c28;  1 drivers
v0x11ef0d090_0 .net "stall", 0 0, L_0x120079258;  alias, 1 drivers
S_0x11ef0d210 .scope module, "EX_MEM_pc_plus4" "PipeDff" 9 24, 10 1 0, S_0x11ef09ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x11ef0be60 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x11ef425f0 .functor BUFZ 32, v0x11ef0d850_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11ef0d540_0 .net "bubble", 0 0, L_0x120079330;  alias, 1 drivers
v0x11ef0d5e0_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef0d680_0 .net "data_in", 31 0, L_0x11ef403c0;  alias, 1 drivers
v0x11ef0d710_0 .net "data_out", 31 0, L_0x11ef425f0;  alias, 1 drivers
v0x11ef0d7a0_0 .net "data_out_wire", 31 0, v0x11ef0d850_0;  1 drivers
v0x11ef0d850_0 .var "data_reg", 31 0;
L_0x120078b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ef0d900_0 .net "default_val", 31 0, L_0x120078b50;  1 drivers
v0x11ef0d9b0_0 .net "stall", 0 0, L_0x120079258;  alias, 1 drivers
S_0x11ef0dad0 .scope module, "EX_MEM_rd" "PipeDff" 9 33, 10 1 0, S_0x11ef09ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x11ef0dc90 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x11ef43010 .functor BUFZ 5, v0x11ef0e130_0, C4<00000>, C4<00000>, C4<00000>;
v0x11ef0de20_0 .net "bubble", 0 0, L_0x120079330;  alias, 1 drivers
v0x11ef0dec0_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef0df60_0 .net "data_in", 4 0, L_0x11ef40820;  alias, 1 drivers
v0x11ef0dff0_0 .net "data_out", 4 0, L_0x11ef43010;  alias, 1 drivers
v0x11ef0e080_0 .net "data_out_wire", 4 0, v0x11ef0e130_0;  1 drivers
v0x11ef0e130_0 .var "data_reg", 4 0;
L_0x120078d48 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x11ef0e1e0_0 .net "default_val", 4 0, L_0x120078d48;  1 drivers
v0x11ef0e290_0 .net "stall", 0 0, L_0x120079258;  alias, 1 drivers
S_0x11ef0e3b0 .scope module, "EX_MEM_reg_src" "PipeDff" 9 34, 10 1 0, S_0x11ef09ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x11ef0e570 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000010>;
L_0x11ef43200 .functor BUFZ 2, v0x11ef0ea10_0, C4<00>, C4<00>, C4<00>;
v0x11ef0e700_0 .net "bubble", 0 0, L_0x120079330;  alias, 1 drivers
v0x11ef0e7a0_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef0e840_0 .net "data_in", 1 0, L_0x11ef40f80;  alias, 1 drivers
v0x11ef0e8d0_0 .net "data_out", 1 0, L_0x11ef43200;  alias, 1 drivers
v0x11ef0e960_0 .net "data_out_wire", 1 0, v0x11ef0ea10_0;  1 drivers
v0x11ef0ea10_0 .var "data_reg", 1 0;
L_0x120078d90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11ef0eac0_0 .net "default_val", 1 0, L_0x120078d90;  1 drivers
v0x11ef0eb70_0 .net "stall", 0 0, L_0x120079258;  alias, 1 drivers
S_0x11ef0ec90 .scope module, "EX_MEM_reg_write" "PipeDff" 9 29, 10 1 0, S_0x11ef09ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x11ef0c9b0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x11ef42bf0 .functor BUFZ 1, v0x11ef0f400_0, C4<0>, C4<0>, C4<0>;
v0x11ef0f020_0 .net "bubble", 0 0, L_0x120079330;  alias, 1 drivers
v0x11ef0f1c0_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef0f250_0 .net "data_in", 0 0, L_0x11ef41240;  alias, 1 drivers
v0x11ef0f2e0_0 .net "data_out", 0 0, L_0x11ef42bf0;  alias, 1 drivers
v0x11ef0f370_0 .net "data_out_wire", 0 0, v0x11ef0f400_0;  1 drivers
v0x11ef0f400_0 .var "data_reg", 0 0;
L_0x120078c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11ef0f490_0 .net "default_val", 0 0, L_0x120078c70;  1 drivers
v0x11ef0f520_0 .net "stall", 0 0, L_0x120079258;  alias, 1 drivers
S_0x11ef0f710 .scope module, "EX_MEM_rs2_data" "PipeDff" 9 26, 10 1 0, S_0x11ef09ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x11ef0f880 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x11ef428b0 .functor BUFZ 32, v0x11ef0fd10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11ef0fa10_0 .net "bubble", 0 0, L_0x120079330;  alias, 1 drivers
v0x11ef0faa0_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef0fb40_0 .net "data_in", 31 0, L_0x11ef1b5c0;  alias, 1 drivers
v0x11ef0fbd0_0 .net "data_out", 31 0, L_0x11ef428b0;  alias, 1 drivers
v0x11ef0fc60_0 .net "data_out_wire", 31 0, v0x11ef0fd10_0;  1 drivers
v0x11ef0fd10_0 .var "data_reg", 31 0;
L_0x120078be0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ef0fdc0_0 .net "default_val", 31 0, L_0x120078be0;  1 drivers
v0x11ef0fe70_0 .net "stall", 0 0, L_0x120079258;  alias, 1 drivers
S_0x11ef114b0 .scope module, "ex_module" "EX_MODULE" 7 139, 11 3 0, S_0x12ee7fb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "alu_type";
    .port_info 1 /INPUT 1 "alu_src1";
    .port_info 2 /INPUT 1 "alu_src2";
    .port_info 3 /INPUT 32 "pc";
    .port_info 4 /INPUT 32 "rs1_data";
    .port_info 5 /INPUT 32 "rs2_data";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /INPUT 32 "reg_write_data_mem";
    .port_info 8 /INPUT 32 "reg_write_data_wb";
    .port_info 9 /INPUT 2 "rs1_fwd_ex";
    .port_info 10 /INPUT 2 "rs2_fwd_ex";
    .port_info 11 /OUTPUT 32 "alu_result";
    .port_info 12 /OUTPUT 32 "rs2_data_ex_new";
    .port_info 13 /OUTPUT 1 "pc_src";
L_0x11ef422c0 .functor BUFZ 32, v0x11ef11bc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11ef1b5c0 .functor BUFZ 32, L_0x11ef41db0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11ef14030_0 .net "alu_result", 31 0, v0x11ef11bc0_0;  alias, 1 drivers
v0x11ef140e0_0 .net "alu_result_wire", 31 0, L_0x11ef422c0;  1 drivers
v0x11ef14180_0 .net "alu_src1", 0 0, L_0x11ef41520;  alias, 1 drivers
v0x11ef14210_0 .net "alu_src2", 0 0, L_0x11ef41a70;  alias, 1 drivers
v0x11ef142a0_0 .net "alu_type", 3 0, L_0x11ef40cc0;  alias, 1 drivers
v0x11ef14370_0 .net "imm", 31 0, L_0x11ef404a0;  alias, 1 drivers
v0x11ef14400_0 .net "less_than", 0 0, v0x11ef11d60_0;  1 drivers
v0x11ef144b0_0 .net "op1", 31 0, L_0x11ef41f50;  1 drivers
v0x11ef14580_0 .net "op2", 31 0, L_0x11ef420e0;  1 drivers
v0x11ef14690_0 .net "pc", 31 0, L_0x11ef402e0;  alias, 1 drivers
o0x120044360 .functor BUFZ 1, C4<z>; HiZ drive
v0x11ef14720_0 .net "pc_src", 0 0, o0x120044360;  0 drivers
v0x11ef147b0_0 .net "reg_write_data_mem", 31 0, L_0x11ef43a60;  alias, 1 drivers
v0x11ef14840_0 .net "reg_write_data_wb", 31 0, v0x11ef38160_0;  alias, 1 drivers
v0x11ef148d0_0 .net "rs1_data", 31 0, L_0x11ef40580;  alias, 1 drivers
v0x11ef149b0_0 .net "rs1_data_new", 31 0, L_0x11ef41cc0;  1 drivers
v0x11ef14a50_0 .net "rs1_fwd_ex", 1 0, v0x11ef15700_0;  alias, 1 drivers
v0x11ef14b20_0 .net "rs2_data", 31 0, L_0x11ef406c0;  alias, 1 drivers
v0x11ef14cf0_0 .net "rs2_data_ex_new", 31 0, L_0x11ef1b5c0;  alias, 1 drivers
v0x11ef14d80_0 .net "rs2_data_new", 31 0, L_0x11ef41db0;  1 drivers
v0x11ef14e10_0 .net "rs2_fwd_ex", 1 0, v0x11ef15840_0;  alias, 1 drivers
v0x11ef14ea0_0 .net "zero", 0 0, v0x11ef11e30_0;  1 drivers
S_0x11ef117e0 .scope module, "EX_ALU" "ALU" 11 39, 12 2 0, S_0x11ef114b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "alu_in1";
    .port_info 1 /INPUT 32 "alu_in2";
    .port_info 2 /INPUT 4 "alu_type";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "less_than";
v0x11ef11a60_0 .net "alu_in1", 31 0, L_0x11ef41f50;  alias, 1 drivers
v0x11ef11b10_0 .net "alu_in2", 31 0, L_0x11ef420e0;  alias, 1 drivers
v0x11ef11bc0_0 .var "alu_result", 31 0;
v0x11ef11cb0_0 .net "alu_type", 3 0, L_0x11ef40cc0;  alias, 1 drivers
v0x11ef11d60_0 .var "less_than", 0 0;
v0x11ef11e30_0 .var "zero", 0 0;
E_0x11ef11a10 .event edge, v0x11ef11cb0_0, v0x11ef11a60_0, v0x11ef11b10_0, v0x11ef0a840_0;
S_0x11ef11f50 .scope module, "EX_OP_SELECTOR" "OpSelector" 11 23, 13 3 0, S_0x11ef114b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "alu_src1";
    .port_info 1 /INPUT 1 "alu_src2";
    .port_info 2 /INPUT 32 "rs1_data";
    .port_info 3 /INPUT 32 "rs2_data";
    .port_info 4 /INPUT 32 "reg_write_data_mem";
    .port_info 5 /INPUT 32 "reg_write_data_wb";
    .port_info 6 /INPUT 2 "fwd_ex1";
    .port_info 7 /INPUT 2 "fwd_ex2";
    .port_info 8 /INPUT 32 "pc";
    .port_info 9 /INPUT 32 "imm";
    .port_info 10 /OUTPUT 32 "op1";
    .port_info 11 /OUTPUT 32 "op2";
    .port_info 12 /OUTPUT 32 "rs1_data_new";
    .port_info 13 /OUTPUT 32 "rs2_data_new";
L_0x11ef41cc0 .functor BUFZ 32, v0x11ef12790_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11ef41db0 .functor BUFZ 32, v0x11ef12e80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x120078a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11ef41ea0 .functor XNOR 1, L_0x11ef41520, L_0x120078a78, C4<0>, C4<0>;
L_0x120078ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11ef42030 .functor XNOR 1, L_0x11ef41a70, L_0x120078ac0, C4<0>, C4<0>;
v0x11ef13080_0 .net/2u *"_ivl_10", 0 0, L_0x120078ac0;  1 drivers
v0x11ef13120_0 .net *"_ivl_12", 0 0, L_0x11ef42030;  1 drivers
v0x11ef131c0_0 .net/2u *"_ivl_4", 0 0, L_0x120078a78;  1 drivers
v0x11ef13250_0 .net *"_ivl_6", 0 0, L_0x11ef41ea0;  1 drivers
v0x11ef132f0_0 .net "alu_src1", 0 0, L_0x11ef41520;  alias, 1 drivers
v0x11ef133d0_0 .net "alu_src2", 0 0, L_0x11ef41a70;  alias, 1 drivers
v0x11ef13470_0 .net "data_op1", 31 0, v0x11ef12790_0;  1 drivers
v0x11ef13510_0 .net "data_op2", 31 0, v0x11ef12e80_0;  1 drivers
v0x11ef135c0_0 .net "fwd_ex1", 1 0, v0x11ef15700_0;  alias, 1 drivers
v0x11ef136f0_0 .net "fwd_ex2", 1 0, v0x11ef15840_0;  alias, 1 drivers
v0x11ef13780_0 .net "imm", 31 0, L_0x11ef404a0;  alias, 1 drivers
v0x11ef13850_0 .net "op1", 31 0, L_0x11ef41f50;  alias, 1 drivers
v0x11ef138e0_0 .net "op2", 31 0, L_0x11ef420e0;  alias, 1 drivers
v0x11ef13990_0 .net "pc", 31 0, L_0x11ef402e0;  alias, 1 drivers
v0x11ef13a20_0 .net "reg_write_data_mem", 31 0, L_0x11ef43a60;  alias, 1 drivers
v0x11ef13b00_0 .net "reg_write_data_wb", 31 0, v0x11ef38160_0;  alias, 1 drivers
v0x11ef13be0_0 .net "rs1_data", 31 0, L_0x11ef40580;  alias, 1 drivers
v0x11ef13d70_0 .net "rs1_data_new", 31 0, L_0x11ef41cc0;  alias, 1 drivers
v0x11ef13e00_0 .net "rs2_data", 31 0, L_0x11ef406c0;  alias, 1 drivers
v0x11ef13e90_0 .net "rs2_data_new", 31 0, L_0x11ef41db0;  alias, 1 drivers
L_0x11ef41f50 .functor MUXZ 32, L_0x11ef402e0, v0x11ef12790_0, L_0x11ef41ea0, C4<>;
L_0x11ef420e0 .functor MUXZ 32, L_0x11ef404a0, v0x11ef12e80_0, L_0x11ef42030, C4<>;
S_0x11ef122d0 .scope module, "FWD_MUX_1" "FWD_MUX" 13 13, 14 2 0, S_0x11ef11f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x11ef12560_0 .net "Data_EX", 31 0, L_0x11ef40580;  alias, 1 drivers
v0x11ef12620_0 .net "Data_MEM", 31 0, L_0x11ef43a60;  alias, 1 drivers
v0x11ef126d0_0 .net "Data_WB", 31 0, v0x11ef38160_0;  alias, 1 drivers
v0x11ef12790_0 .var "Data_out", 31 0;
v0x11ef12840_0 .net "fwd_ex", 1 0, v0x11ef15700_0;  alias, 1 drivers
E_0x11ef12510 .event edge, v0x11ef12840_0, v0x11ef12560_0, v0x11ef12620_0, v0x11ef126d0_0;
S_0x11ef129b0 .scope module, "FWD_MUX_2" "FWD_MUX" 13 14, 14 2 0, S_0x11ef11f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x11ef12c40_0 .net "Data_EX", 31 0, L_0x11ef406c0;  alias, 1 drivers
v0x11ef12cf0_0 .net "Data_MEM", 31 0, L_0x11ef43a60;  alias, 1 drivers
v0x11ef12db0_0 .net "Data_WB", 31 0, v0x11ef38160_0;  alias, 1 drivers
v0x11ef12e80_0 .var "Data_out", 31 0;
v0x11ef12f10_0 .net "fwd_ex", 1 0, v0x11ef15840_0;  alias, 1 drivers
E_0x11ef12bf0 .event edge, v0x11ef12f10_0, v0x11ef12c40_0, v0x11ef12620_0, v0x11ef126d0_0;
S_0x11ef15060 .scope module, "forward_unit_ex" "Forward_Unit_Ex" 7 287, 15 2 0, S_0x12ee7fb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_ex";
    .port_info 2 /INPUT 5 "rs2_ex";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 5 "rd_wb";
    .port_info 5 /INPUT 1 "reg_write_wb";
    .port_info 6 /OUTPUT 2 "rs1_fwd_ex";
    .port_info 7 /OUTPUT 2 "rs2_fwd_ex";
v0x11ef15390_0 .net "rd_mem", 4 0, L_0x11ef43010;  alias, 1 drivers
v0x11ef15480_0 .net "rd_wb", 4 0, L_0x11ef462b0;  alias, 1 drivers
v0x11ef15510_0 .net "reg_write_mem", 0 0, L_0x11ef42bf0;  alias, 1 drivers
v0x11ef155a0_0 .net "reg_write_wb", 0 0, L_0x11ef46410;  alias, 1 drivers
v0x11ef15630_0 .net "rs1_ex", 4 0, L_0x11ef40980;  alias, 1 drivers
v0x11ef15700_0 .var "rs1_fwd_ex", 1 0;
v0x11ef15790_0 .net "rs2_ex", 4 0, L_0x11ef40b20;  alias, 1 drivers
v0x11ef15840_0 .var "rs2_fwd_ex", 1 0;
E_0x11ef15320/0 .event edge, v0x11ef0f2e0_0, v0x11ef0dff0_0, v0x11ef15630_0, v0x11ef155a0_0;
E_0x11ef15320/1 .event edge, v0x11ef15480_0, v0x11ef15790_0;
E_0x11ef15320 .event/or E_0x11ef15320/0, E_0x11ef15320/1;
S_0x11ef159a0 .scope module, "forward_unit_id" "Forward_Unit_Id" 7 278, 16 2 0, S_0x12ee7fb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_id";
    .port_info 2 /INPUT 5 "rs2_id";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 1 "jal_id";
    .port_info 6 /INPUT 1 "jalr_id";
    .port_info 7 /OUTPUT 2 "rs1_fwd_id";
    .port_info 8 /OUTPUT 2 "rs2_fwd_id";
v0x11ef15cf0_0 .net "branch_id", 0 0, L_0x11ef3ff00;  alias, 1 drivers
v0x11ef15d90_0 .net "jal_id", 0 0, L_0x11ef3fff0;  alias, 1 drivers
v0x11ef15e30_0 .net "jalr_id", 0 0, L_0x11ef400b0;  alias, 1 drivers
v0x11ef15ec0_0 .net "rd_mem", 4 0, L_0x11ef43010;  alias, 1 drivers
v0x11ef15f60_0 .net "reg_write_mem", 0 0, L_0x11ef42bf0;  alias, 1 drivers
v0x11ef16030_0 .var "rs1_fwd_id", 1 0;
v0x11ef160e0_0 .net "rs1_id", 4 0, L_0x11ef3dab0;  alias, 1 drivers
v0x11ef16190_0 .var "rs2_fwd_id", 1 0;
v0x11ef16240_0 .net "rs2_id", 4 0, L_0x11ef3db30;  alias, 1 drivers
E_0x11ef15c90/0 .event edge, v0x11ef0f2e0_0, v0x11ef15cf0_0, v0x11ef0dff0_0, v0x11ef160e0_0;
E_0x11ef15c90/1 .event edge, v0x11ef15e30_0, v0x11ef16240_0;
E_0x11ef15c90 .event/or E_0x11ef15c90/0, E_0x11ef15c90/1;
S_0x11ef16430 .scope module, "hazard_detect_unit" "Hazard_Detect_Unit" 7 261, 17 2 0, S_0x12ee7fb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "pc_src_id";
    .port_info 2 /INPUT 1 "jal_id";
    .port_info 3 /INPUT 1 "jalr_id";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 5 "rs1_id";
    .port_info 6 /INPUT 5 "rs2_id";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 5 "rd_ex";
    .port_info 9 /INPUT 1 "mem_read_ex";
    .port_info 10 /INPUT 1 "mem_read_mem";
    .port_info 11 /INPUT 1 "reg_write_ex";
    .port_info 12 /INPUT 1 "miss";
    .port_info 13 /OUTPUT 1 "stall_if";
    .port_info 14 /OUTPUT 1 "bubble_if";
    .port_info 15 /OUTPUT 1 "stall_id";
    .port_info 16 /OUTPUT 1 "bubble_id";
    .port_info 17 /OUTPUT 1 "stall_ex";
    .port_info 18 /OUTPUT 1 "bubble_ex";
    .port_info 19 /OUTPUT 1 "stall_mem";
    .port_info 20 /OUTPUT 1 "bubble_mem";
    .port_info 21 /OUTPUT 1 "stall_wb";
    .port_info 22 /OUTPUT 1 "bubble_wb";
L_0x11ef464c0 .functor OR 1, L_0x11ef3ff00, L_0x11ef400b0, C4<0>, C4<0>;
L_0x11ef467f0 .functor OR 1, L_0x11ef46570, L_0x11ef46630, C4<0>, C4<0>;
L_0x11ef468a0 .functor AND 1, L_0x11ef41240, L_0x11ef467f0, C4<1>, C4<1>;
L_0x11ef46cb0 .functor OR 1, L_0x11ef46950, L_0x11ef46b10, C4<0>, C4<0>;
L_0x11ef46d20 .functor AND 1, L_0x11ef42d50, L_0x11ef46cb0, C4<1>, C4<1>;
L_0x11ef46ed0 .functor OR 1, L_0x11ef468a0, L_0x11ef46d20, C4<0>, C4<0>;
L_0x11ef46f40 .functor AND 1, L_0x11ef464c0, L_0x11ef46ed0, C4<1>, C4<1>;
L_0x11ef47070 .functor OR 1, L_0x11ef46f40, L_0x11ef44dc0, C4<0>, C4<0>;
L_0x11ef471a0 .functor OR 1, L_0x11ef3ff00, L_0x11ef400b0, C4<0>, C4<0>;
L_0x11ef2c9c0 .functor OR 1, L_0x11ef471a0, L_0x11ef3fff0, C4<0>, C4<0>;
L_0x11ef47410 .functor BUFZ 1, L_0x11ef47070, C4<0>, C4<0>, C4<0>;
L_0x11ef47560 .functor BUFZ 1, L_0x11ef47070, C4<0>, C4<0>, C4<0>;
L_0x11ef41650 .functor BUFZ 1, L_0x11ef2c9c0, C4<0>, C4<0>, C4<0>;
L_0x11ef2c260 .functor BUFZ 1, L_0x11ef47070, C4<0>, C4<0>, C4<0>;
v0x11ef16890_0 .net *"_ivl_1", 0 0, L_0x11ef464c0;  1 drivers
v0x11ef16920_0 .net *"_ivl_10", 0 0, L_0x11ef46950;  1 drivers
v0x11ef169b0_0 .net *"_ivl_12", 0 0, L_0x11ef46b10;  1 drivers
v0x11ef16a60_0 .net *"_ivl_15", 0 0, L_0x11ef46cb0;  1 drivers
v0x11ef16af0_0 .net *"_ivl_17", 0 0, L_0x11ef46d20;  1 drivers
v0x11ef16bd0_0 .net *"_ivl_19", 0 0, L_0x11ef46ed0;  1 drivers
v0x11ef16c70_0 .net *"_ivl_2", 0 0, L_0x11ef46570;  1 drivers
v0x11ef16d10_0 .net *"_ivl_21", 0 0, L_0x11ef46f40;  1 drivers
v0x11ef16db0_0 .net *"_ivl_25", 0 0, L_0x11ef471a0;  1 drivers
v0x11ef16ec0_0 .net *"_ivl_4", 0 0, L_0x11ef46630;  1 drivers
v0x11ef16f50_0 .net *"_ivl_7", 0 0, L_0x11ef467f0;  1 drivers
v0x11ef16ff0_0 .net *"_ivl_9", 0 0, L_0x11ef468a0;  1 drivers
v0x11ef17090_0 .net "branch_id", 0 0, L_0x11ef3ff00;  alias, 1 drivers
v0x11ef17140_0 .net "bubble", 0 0, L_0x11ef2c9c0;  1 drivers
v0x11ef171d0_0 .net "bubble_ex", 0 0, L_0x11ef2c260;  alias, 1 drivers
v0x11ef17260_0 .net "bubble_id", 0 0, L_0x11ef41650;  alias, 1 drivers
v0x11ef172f0_0 .net "bubble_if", 0 0, L_0x1200792e8;  alias, 1 drivers
v0x11ef17480_0 .net "bubble_mem", 0 0, L_0x120079330;  alias, 1 drivers
v0x11ef17510_0 .net "bubble_wb", 0 0, L_0x120079378;  alias, 1 drivers
v0x11ef175a0_0 .net "jal_id", 0 0, L_0x11ef3fff0;  alias, 1 drivers
v0x11ef17650_0 .net "jalr_id", 0 0, L_0x11ef400b0;  alias, 1 drivers
v0x11ef176e0_0 .net "mem_read_ex", 0 0, L_0x11ef41910;  alias, 1 drivers
v0x11ef17770_0 .net "mem_read_mem", 0 0, L_0x11ef42d50;  alias, 1 drivers
v0x11ef17800_0 .net "miss", 0 0, L_0x11ef44dc0;  alias, 1 drivers
v0x11ef17890_0 .net "pc_src_id", 0 0, v0x11ef2a090_0;  alias, 1 drivers
v0x11ef17920_0 .net "rd_ex", 4 0, L_0x11ef40820;  alias, 1 drivers
v0x11ef179f0_0 .net "rd_mem", 4 0, L_0x11ef43010;  alias, 1 drivers
v0x11ef17b00_0 .net "reg_write_ex", 0 0, L_0x11ef41240;  alias, 1 drivers
v0x11ef17b90_0 .net "rs1_id", 4 0, L_0x11ef3dab0;  alias, 1 drivers
v0x11ef17c20_0 .net "rs2_id", 4 0, L_0x11ef3db30;  alias, 1 drivers
v0x11ef17cb0_0 .net "rst", 0 0, v0x11ef3d360_0;  alias, 1 drivers
v0x11ef17d80_0 .net "stall", 0 0, L_0x11ef47070;  1 drivers
v0x11ef17e10_0 .net "stall_ex", 0 0, L_0x120079210;  alias, 1 drivers
v0x11ef17380_0 .net "stall_id", 0 0, L_0x11ef47560;  alias, 1 drivers
v0x11ef180a0_0 .net "stall_if", 0 0, L_0x11ef47410;  alias, 1 drivers
v0x11ef18130_0 .net "stall_mem", 0 0, L_0x120079258;  alias, 1 drivers
v0x11ef181c0_0 .net "stall_wb", 0 0, L_0x1200792a0;  alias, 1 drivers
L_0x11ef46570 .cmp/eq 5, L_0x11ef40820, L_0x11ef3dab0;
L_0x11ef46630 .cmp/eq 5, L_0x11ef40820, L_0x11ef3db30;
L_0x11ef46950 .cmp/eq 5, L_0x11ef43010, L_0x11ef3dab0;
L_0x11ef46b10 .cmp/eq 5, L_0x11ef43010, L_0x11ef3db30;
S_0x11ef18440 .scope module, "id_ex" "ID_EX" 7 114, 18 2 0, S_0x12ee7fb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_id";
    .port_info 2 /INPUT 32 "pc_plus4_id";
    .port_info 3 /INPUT 32 "imm_id";
    .port_info 4 /INPUT 32 "rs1_data_id";
    .port_info 5 /INPUT 32 "rs2_data_id";
    .port_info 6 /INPUT 1 "branch_id";
    .port_info 7 /INPUT 1 "jal_id";
    .port_info 8 /INPUT 1 "jalr_id";
    .port_info 9 /INPUT 1 "mem_read_id";
    .port_info 10 /INPUT 1 "mem_write_id";
    .port_info 11 /INPUT 1 "reg_write_id";
    .port_info 12 /INPUT 2 "reg_src_id";
    .port_info 13 /INPUT 1 "alu_src1_id";
    .port_info 14 /INPUT 1 "alu_src2_id";
    .port_info 15 /INPUT 3 "instr_funct3_id";
    .port_info 16 /INPUT 4 "alu_type_id";
    .port_info 17 /INPUT 5 "rd_id";
    .port_info 18 /INPUT 5 "rs1_id";
    .port_info 19 /INPUT 5 "rs2_id";
    .port_info 20 /INPUT 1 "stall_ex";
    .port_info 21 /INPUT 1 "bubble_ex";
    .port_info 22 /OUTPUT 1 "mem_read_ex";
    .port_info 23 /OUTPUT 1 "mem_write_ex";
    .port_info 24 /OUTPUT 1 "reg_write_ex";
    .port_info 25 /OUTPUT 1 "alu_src1_ex";
    .port_info 26 /OUTPUT 1 "alu_src2_ex";
    .port_info 27 /OUTPUT 32 "pc_plus4_ex";
    .port_info 28 /OUTPUT 32 "pc_ex";
    .port_info 29 /OUTPUT 32 "imm_ex";
    .port_info 30 /OUTPUT 32 "rs1_data_ex";
    .port_info 31 /OUTPUT 32 "rs2_data_ex";
    .port_info 32 /OUTPUT 2 "reg_src_ex";
    .port_info 33 /OUTPUT 3 "instr_funct3_ex";
    .port_info 34 /OUTPUT 4 "alu_type_ex";
    .port_info 35 /OUTPUT 5 "rd_ex";
    .port_info 36 /OUTPUT 5 "rs1_ex";
    .port_info 37 /OUTPUT 5 "rs2_ex";
v0x11ef23760_0 .net "alu_src1_ex", 0 0, L_0x11ef41520;  alias, 1 drivers
v0x11ef237f0_0 .net "alu_src1_id", 0 0, v0x11ef260c0_0;  alias, 1 drivers
v0x11ef23880_0 .net "alu_src2_ex", 0 0, L_0x11ef41a70;  alias, 1 drivers
v0x11ef23930_0 .net "alu_src2_id", 0 0, v0x11ef261b0_0;  alias, 1 drivers
v0x11ef239e0_0 .net "alu_type_ex", 3 0, L_0x11ef40cc0;  alias, 1 drivers
v0x11ef23ab0_0 .net "alu_type_id", 3 0, v0x11ef26280_0;  alias, 1 drivers
v0x11ef23b40_0 .net "branch_ex", 0 0, L_0x11ef417d0;  1 drivers
v0x11ef23bd0_0 .net "branch_id", 0 0, L_0x11ef3ff00;  alias, 1 drivers
v0x11ef23c60_0 .net "bubble_ex", 0 0, L_0x11ef2c260;  alias, 1 drivers
v0x11ef23d70_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef23e00_0 .net "imm_ex", 31 0, L_0x11ef404a0;  alias, 1 drivers
v0x11ef23e90_0 .net "imm_id", 31 0, v0x11ef290c0_0;  alias, 1 drivers
v0x11ef23f40_0 .net "instr_funct3_ex", 2 0, L_0x11ef40e20;  alias, 1 drivers
v0x11ef23fd0_0 .net "instr_funct3_id", 2 0, L_0x11ef40120;  alias, 1 drivers
v0x11ef24060_0 .net "jal_ex", 0 0, L_0x11ef41bd0;  1 drivers
v0x11ef240f0_0 .net "jal_id", 0 0, L_0x11ef3fff0;  alias, 1 drivers
v0x11ef24180_0 .net "jalr_ex", 0 0, L_0x11ef413a0;  1 drivers
v0x11ef24330_0 .net "jalr_id", 0 0, L_0x11ef400b0;  alias, 1 drivers
v0x11ef243c0_0 .net "mem_read_ex", 0 0, L_0x11ef41910;  alias, 1 drivers
v0x11ef24450_0 .net "mem_read_id", 0 0, v0x11ef27100_0;  alias, 1 drivers
v0x11ef24500_0 .net "mem_write_ex", 0 0, L_0x11ef410e0;  alias, 1 drivers
v0x11ef24590_0 .net "mem_write_id", 0 0, v0x11ef27210_0;  alias, 1 drivers
v0x11ef24620_0 .net "pc_ex", 31 0, L_0x11ef402e0;  alias, 1 drivers
v0x11ef246b0_0 .net "pc_id", 31 0, L_0x11ef3d790;  alias, 1 drivers
v0x11ef24740_0 .net "pc_plus4_ex", 31 0, L_0x11ef403c0;  alias, 1 drivers
v0x11ef247d0_0 .net "pc_plus4_id", 31 0, L_0x11ef3d910;  alias, 1 drivers
v0x11ef24880_0 .net "rd_ex", 4 0, L_0x11ef40820;  alias, 1 drivers
v0x11ef24990_0 .net "rd_id", 4 0, L_0x11ef3d9c0;  alias, 1 drivers
v0x11ef24a40_0 .net "reg_src_ex", 1 0, L_0x11ef40f80;  alias, 1 drivers
v0x11ef24ad0_0 .net "reg_src_id", 1 0, v0x11ef27370_0;  alias, 1 drivers
v0x11ef24b60_0 .net "reg_write_ex", 0 0, L_0x11ef41240;  alias, 1 drivers
v0x11ef24c70_0 .net "reg_write_id", 0 0, v0x11ef274d0_0;  alias, 1 drivers
v0x11ef24d00_0 .net "rs1_data_ex", 31 0, L_0x11ef40580;  alias, 1 drivers
v0x11ef24f90_0 .net "rs1_data_id", 31 0, L_0x11ef3fd20;  alias, 1 drivers
v0x11ef25020_0 .net "rs1_ex", 4 0, L_0x11ef40980;  alias, 1 drivers
v0x11ef250b0_0 .net "rs1_id", 4 0, L_0x11ef3dab0;  alias, 1 drivers
v0x11ef25140_0 .net "rs2_data_ex", 31 0, L_0x11ef406c0;  alias, 1 drivers
v0x11ef251d0_0 .net "rs2_data_id", 31 0, L_0x11ef3fe10;  alias, 1 drivers
v0x11ef25280_0 .net "rs2_ex", 4 0, L_0x11ef40b20;  alias, 1 drivers
v0x11ef25310_0 .net "rs2_id", 4 0, L_0x11ef3db30;  alias, 1 drivers
v0x11ef253a0_0 .net "stall_ex", 0 0, L_0x120079210;  alias, 1 drivers
S_0x11ef18ac0 .scope module, "ID_EX_alu_src1" "PipeDff" 18 41, 10 1 0, S_0x11ef18440;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x11ef18c80 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x11ef41520 .functor BUFZ 1, v0x11ef190d0_0, C4<0>, C4<0>, C4<0>;
v0x11ef18da0_0 .net "bubble", 0 0, L_0x11ef2c260;  alias, 1 drivers
v0x11ef18e50_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef18ee0_0 .net "data_in", 0 0, v0x11ef260c0_0;  alias, 1 drivers
v0x11ef18f70_0 .net "data_out", 0 0, L_0x11ef41520;  alias, 1 drivers
v0x11ef19000_0 .net "data_out_wire", 0 0, v0x11ef190d0_0;  1 drivers
v0x11ef190d0_0 .var "data_reg", 0 0;
L_0x120078910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11ef19170_0 .net "default_val", 0 0, L_0x120078910;  1 drivers
v0x11ef19220_0 .net "stall", 0 0, L_0x120079210;  alias, 1 drivers
S_0x11ef19330 .scope module, "ID_EX_alu_src2" "PipeDff" 18 44, 10 1 0, S_0x11ef18440;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x11ef19500 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x11ef41a70 .functor BUFZ 1, v0x11ef19b40_0, C4<0>, C4<0>, C4<0>;
v0x11ef196c0_0 .net "bubble", 0 0, L_0x11ef2c260;  alias, 1 drivers
v0x11ef19790_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef0cca0_0 .net "data_in", 0 0, v0x11ef261b0_0;  alias, 1 drivers
v0x11ef19a20_0 .net "data_out", 0 0, L_0x11ef41a70;  alias, 1 drivers
v0x11ef19ab0_0 .net "data_out_wire", 0 0, v0x11ef19b40_0;  1 drivers
v0x11ef19b40_0 .var "data_reg", 0 0;
L_0x1200789e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11ef19bd0_0 .net "default_val", 0 0, L_0x1200789e8;  1 drivers
v0x11ef19c60_0 .net "stall", 0 0, L_0x120079210;  alias, 1 drivers
S_0x11ef19d80 .scope module, "ID_EX_alu_type" "PipeDff" 18 33, 10 1 0, S_0x11ef18440;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 4 "default_val";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /OUTPUT 4 "data_out";
P_0x11ef19f40 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000100>;
L_0x11ef40cc0 .functor BUFZ 4, v0x11ef1a410_0, C4<0000>, C4<0000>, C4<0000>;
v0x11ef1a100_0 .net "bubble", 0 0, L_0x11ef2c260;  alias, 1 drivers
v0x11ef1a190_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef1a220_0 .net "data_in", 3 0, v0x11ef26280_0;  alias, 1 drivers
v0x11ef1a2b0_0 .net "data_out", 3 0, L_0x11ef40cc0;  alias, 1 drivers
v0x11ef1a340_0 .net "data_out_wire", 3 0, v0x11ef1a410_0;  1 drivers
v0x11ef1a410_0 .var "data_reg", 3 0;
L_0x120078760 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x11ef1a4b0_0 .net "default_val", 3 0, L_0x120078760;  1 drivers
v0x11ef1a560_0 .net "stall", 0 0, L_0x120079210;  alias, 1 drivers
S_0x11ef1a680 .scope module, "ID_EX_branch" "PipeDff" 18 42, 10 1 0, S_0x11ef18440;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x11ef1a840 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x11ef417d0 .functor BUFZ 1, v0x11ef1ad40_0, C4<0>, C4<0>, C4<0>;
v0x11ef1a9d0_0 .net "bubble", 0 0, L_0x11ef2c260;  alias, 1 drivers
v0x11ef1aa70_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef1ab10_0 .net "data_in", 0 0, L_0x11ef3ff00;  alias, 1 drivers
v0x11ef1abe0_0 .net "data_out", 0 0, L_0x11ef417d0;  alias, 1 drivers
v0x11ef1ac70_0 .net "data_out_wire", 0 0, v0x11ef1ad40_0;  1 drivers
v0x11ef1ad40_0 .var "data_reg", 0 0;
L_0x120078958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11ef1ade0_0 .net "default_val", 0 0, L_0x120078958;  1 drivers
v0x11ef1ae90_0 .net "stall", 0 0, L_0x120079210;  alias, 1 drivers
S_0x11ef1b010 .scope module, "ID_EX_imm" "PipeDff" 18 25, 10 1 0, S_0x11ef18440;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x11ef1b1d0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x11ef404a0 .functor BUFZ 32, v0x11ef1b6d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11ef1b360_0 .net "bubble", 0 0, L_0x11ef2c260;  alias, 1 drivers
v0x11ef1b400_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef1b4a0_0 .net "data_in", 31 0, v0x11ef290c0_0;  alias, 1 drivers
v0x11ef1b530_0 .net "data_out", 31 0, L_0x11ef404a0;  alias, 1 drivers
v0x11ef1b640_0 .net "data_out_wire", 31 0, v0x11ef1b6d0_0;  1 drivers
v0x11ef1b6d0_0 .var "data_reg", 31 0;
L_0x1200785b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ef1b760_0 .net "default_val", 31 0, L_0x1200785b0;  1 drivers
v0x11ef1b800_0 .net "stall", 0 0, L_0x120079210;  alias, 1 drivers
S_0x11ef1b920 .scope module, "ID_EX_instr_funct3" "PipeDff" 18 34, 10 1 0, S_0x11ef18440;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x11ef1bae0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000011>;
L_0x11ef40e20 .functor BUFZ 3, v0x11ef1bfa0_0, C4<000>, C4<000>, C4<000>;
v0x11ef1bc70_0 .net "bubble", 0 0, L_0x11ef2c260;  alias, 1 drivers
v0x11ef1bd10_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef1bdb0_0 .net "data_in", 2 0, L_0x11ef40120;  alias, 1 drivers
v0x11ef1be40_0 .net "data_out", 2 0, L_0x11ef40e20;  alias, 1 drivers
v0x11ef1bed0_0 .net "data_out_wire", 2 0, v0x11ef1bfa0_0;  1 drivers
v0x11ef1bfa0_0 .var "data_reg", 2 0;
L_0x1200787a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x11ef1c040_0 .net "default_val", 2 0, L_0x1200787a8;  1 drivers
v0x11ef1c0f0_0 .net "stall", 0 0, L_0x120079210;  alias, 1 drivers
S_0x11ef1c210 .scope module, "ID_EX_jal" "PipeDff" 18 45, 10 1 0, S_0x11ef18440;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x11ef1c3d0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x11ef41bd0 .functor BUFZ 1, v0x11ef1c890_0, C4<0>, C4<0>, C4<0>;
v0x11ef1c560_0 .net "bubble", 0 0, L_0x11ef2c260;  alias, 1 drivers
v0x11ef1c600_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef1c6a0_0 .net "data_in", 0 0, L_0x11ef3fff0;  alias, 1 drivers
v0x11ef1c730_0 .net "data_out", 0 0, L_0x11ef41bd0;  alias, 1 drivers
v0x11ef1c7c0_0 .net "data_out_wire", 0 0, v0x11ef1c890_0;  1 drivers
v0x11ef1c890_0 .var "data_reg", 0 0;
L_0x120078a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11ef1c930_0 .net "default_val", 0 0, L_0x120078a30;  1 drivers
v0x11ef1c9e0_0 .net "stall", 0 0, L_0x120079210;  alias, 1 drivers
S_0x11ef1cb00 .scope module, "ID_EX_jalr" "PipeDff" 18 40, 10 1 0, S_0x11ef18440;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x11ef1ccc0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x11ef413a0 .functor BUFZ 1, v0x11ef1d230_0, C4<0>, C4<0>, C4<0>;
v0x11ef1ce50_0 .net "bubble", 0 0, L_0x11ef2c260;  alias, 1 drivers
v0x11ef1cff0_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef1d080_0 .net "data_in", 0 0, L_0x11ef400b0;  alias, 1 drivers
v0x11ef1d110_0 .net "data_out", 0 0, L_0x11ef413a0;  alias, 1 drivers
v0x11ef1d1a0_0 .net "data_out_wire", 0 0, v0x11ef1d230_0;  1 drivers
v0x11ef1d230_0 .var "data_reg", 0 0;
L_0x1200788c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11ef1d2c0_0 .net "default_val", 0 0, L_0x1200788c8;  1 drivers
v0x11ef1d350_0 .net "stall", 0 0, L_0x120079210;  alias, 1 drivers
S_0x11ef1d550 .scope module, "ID_EX_mem_read" "PipeDff" 18 43, 10 1 0, S_0x11ef18440;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x11ef19cf0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x11ef41910 .functor BUFZ 1, v0x11ef1db80_0, C4<0>, C4<0>, C4<0>;
v0x11ef1d890_0 .net "bubble", 0 0, L_0x11ef2c260;  alias, 1 drivers
v0x11ef1d920_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef1d9c0_0 .net "data_in", 0 0, v0x11ef27100_0;  alias, 1 drivers
v0x11ef1da50_0 .net "data_out", 0 0, L_0x11ef41910;  alias, 1 drivers
v0x11ef1dae0_0 .net "data_out_wire", 0 0, v0x11ef1db80_0;  1 drivers
v0x11ef1db80_0 .var "data_reg", 0 0;
L_0x1200789a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11ef1dc30_0 .net "default_val", 0 0, L_0x1200789a0;  1 drivers
v0x11ef1dce0_0 .net "stall", 0 0, L_0x120079210;  alias, 1 drivers
S_0x11ef1de00 .scope module, "ID_EX_mem_write" "PipeDff" 18 38, 10 1 0, S_0x11ef18440;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x11ef1dfc0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x11ef410e0 .functor BUFZ 1, v0x11ef1e480_0, C4<0>, C4<0>, C4<0>;
v0x11ef1e150_0 .net "bubble", 0 0, L_0x11ef2c260;  alias, 1 drivers
v0x11ef1e1f0_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef1e290_0 .net "data_in", 0 0, v0x11ef27210_0;  alias, 1 drivers
v0x11ef1e320_0 .net "data_out", 0 0, L_0x11ef410e0;  alias, 1 drivers
v0x11ef1e3b0_0 .net "data_out_wire", 0 0, v0x11ef1e480_0;  1 drivers
v0x11ef1e480_0 .var "data_reg", 0 0;
L_0x120078838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11ef1e520_0 .net "default_val", 0 0, L_0x120078838;  1 drivers
v0x11ef1e5d0_0 .net "stall", 0 0, L_0x120079210;  alias, 1 drivers
S_0x11ef1e6f0 .scope module, "ID_EX_pc" "PipeDff" 18 23, 10 1 0, S_0x11ef18440;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x11ef1e8b0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x11ef402e0 .functor BUFZ 32, v0x11ef1ed70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11ef1ea40_0 .net "bubble", 0 0, L_0x11ef2c260;  alias, 1 drivers
v0x11ef1eae0_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef1eb80_0 .net "data_in", 31 0, L_0x11ef3d790;  alias, 1 drivers
v0x11ef1ec10_0 .net "data_out", 31 0, L_0x11ef402e0;  alias, 1 drivers
v0x11ef1eca0_0 .net "data_out_wire", 31 0, v0x11ef1ed70_0;  1 drivers
v0x11ef1ed70_0 .var "data_reg", 31 0;
L_0x120078520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ef1ee10_0 .net "default_val", 31 0, L_0x120078520;  1 drivers
v0x11ef1eec0_0 .net "stall", 0 0, L_0x120079210;  alias, 1 drivers
S_0x11ef1efe0 .scope module, "ID_EX_pc_plus4" "PipeDff" 18 24, 10 1 0, S_0x11ef18440;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x11ef1f1a0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x11ef403c0 .functor BUFZ 32, v0x11ef1f660_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11ef1f330_0 .net "bubble", 0 0, L_0x11ef2c260;  alias, 1 drivers
v0x11ef1f3d0_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef1f470_0 .net "data_in", 31 0, L_0x11ef3d910;  alias, 1 drivers
v0x11ef1f500_0 .net "data_out", 31 0, L_0x11ef403c0;  alias, 1 drivers
v0x11ef1f590_0 .net "data_out_wire", 31 0, v0x11ef1f660_0;  1 drivers
v0x11ef1f660_0 .var "data_reg", 31 0;
L_0x120078568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ef1f700_0 .net "default_val", 31 0, L_0x120078568;  1 drivers
v0x11ef1f7b0_0 .net "stall", 0 0, L_0x120079210;  alias, 1 drivers
S_0x11ef1f8d0 .scope module, "ID_EX_rd" "PipeDff" 18 29, 10 1 0, S_0x11ef18440;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x11ef1fa90 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x11ef40820 .functor BUFZ 5, v0x11ef1ff20_0, C4<00000>, C4<00000>, C4<00000>;
v0x11ef1fc20_0 .net "bubble", 0 0, L_0x11ef2c260;  alias, 1 drivers
v0x11ef1fcc0_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef1fd60_0 .net "data_in", 4 0, L_0x11ef3d9c0;  alias, 1 drivers
v0x11ef1fdf0_0 .net "data_out", 4 0, L_0x11ef40820;  alias, 1 drivers
v0x11ef1fe80_0 .net "data_out_wire", 4 0, v0x11ef1ff20_0;  1 drivers
v0x11ef1ff20_0 .var "data_reg", 4 0;
L_0x120078688 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x11ef1ffd0_0 .net "default_val", 4 0, L_0x120078688;  1 drivers
v0x11ef20080_0 .net "stall", 0 0, L_0x120079210;  alias, 1 drivers
S_0x11ef201a0 .scope module, "ID_EX_reg_src" "PipeDff" 18 35, 10 1 0, S_0x11ef18440;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x11ef20360 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000010>;
L_0x11ef40f80 .functor BUFZ 2, v0x11ef20820_0, C4<00>, C4<00>, C4<00>;
v0x11ef204f0_0 .net "bubble", 0 0, L_0x11ef2c260;  alias, 1 drivers
v0x11ef20590_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef20630_0 .net "data_in", 1 0, v0x11ef27370_0;  alias, 1 drivers
v0x11ef206c0_0 .net "data_out", 1 0, L_0x11ef40f80;  alias, 1 drivers
v0x11ef20750_0 .net "data_out_wire", 1 0, v0x11ef20820_0;  1 drivers
v0x11ef20820_0 .var "data_reg", 1 0;
L_0x1200787f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11ef208c0_0 .net "default_val", 1 0, L_0x1200787f0;  1 drivers
v0x11ef20970_0 .net "stall", 0 0, L_0x120079210;  alias, 1 drivers
S_0x11ef20a90 .scope module, "ID_EX_reg_write" "PipeDff" 18 39, 10 1 0, S_0x11ef18440;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x11ef20c50 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x11ef41240 .functor BUFZ 1, v0x11ef210e0_0, C4<0>, C4<0>, C4<0>;
v0x11ef20de0_0 .net "bubble", 0 0, L_0x11ef2c260;  alias, 1 drivers
v0x11ef20e80_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef20f20_0 .net "data_in", 0 0, v0x11ef274d0_0;  alias, 1 drivers
v0x11ef20fb0_0 .net "data_out", 0 0, L_0x11ef41240;  alias, 1 drivers
v0x11ef21040_0 .net "data_out_wire", 0 0, v0x11ef210e0_0;  1 drivers
v0x11ef210e0_0 .var "data_reg", 0 0;
L_0x120078880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11ef21190_0 .net "default_val", 0 0, L_0x120078880;  1 drivers
v0x11ef21240_0 .net "stall", 0 0, L_0x120079210;  alias, 1 drivers
S_0x11ef21360 .scope module, "ID_EX_rs1" "PipeDff" 18 30, 10 1 0, S_0x11ef18440;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x11ef21520 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x11ef40980 .functor BUFZ 5, v0x11ef21b00_0, C4<00000>, C4<00000>, C4<00000>;
v0x11ef216b0_0 .net "bubble", 0 0, L_0x11ef2c260;  alias, 1 drivers
v0x11ef1cef0_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef21950_0 .net "data_in", 4 0, L_0x11ef3dab0;  alias, 1 drivers
v0x11ef219e0_0 .net "data_out", 4 0, L_0x11ef40980;  alias, 1 drivers
v0x11ef21a70_0 .net "data_out_wire", 4 0, v0x11ef21b00_0;  1 drivers
v0x11ef21b00_0 .var "data_reg", 4 0;
L_0x1200786d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x11ef21b90_0 .net "default_val", 4 0, L_0x1200786d0;  1 drivers
v0x11ef21c30_0 .net "stall", 0 0, L_0x120079210;  alias, 1 drivers
S_0x11ef21ec0 .scope module, "ID_EX_rs1_data" "PipeDff" 18 26, 10 1 0, S_0x11ef18440;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x11ef22130 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x11ef40580 .functor BUFZ 32, v0x11ef22520_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11ef22240_0 .net "bubble", 0 0, L_0x11ef2c260;  alias, 1 drivers
v0x11ef222d0_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef22360_0 .net "data_in", 31 0, L_0x11ef3fd20;  alias, 1 drivers
v0x11ef223f0_0 .net "data_out", 31 0, L_0x11ef40580;  alias, 1 drivers
v0x11ef22480_0 .net "data_out_wire", 31 0, v0x11ef22520_0;  1 drivers
v0x11ef22520_0 .var "data_reg", 31 0;
L_0x1200785f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ef225d0_0 .net "default_val", 31 0, L_0x1200785f8;  1 drivers
v0x11ef22680_0 .net "stall", 0 0, L_0x120079210;  alias, 1 drivers
S_0x11ef227a0 .scope module, "ID_EX_rs2" "PipeDff" 18 31, 10 1 0, S_0x11ef18440;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x11ef22960 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x11ef40b20 .functor BUFZ 5, v0x11ef22c30_0, C4<00000>, C4<00000>, C4<00000>;
v0x11ef22af0_0 .net "bubble", 0 0, L_0x11ef2c260;  alias, 1 drivers
v0x11ef22b90_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef19820_0 .net "data_in", 4 0, L_0x11ef3db30;  alias, 1 drivers
v0x11ef198b0_0 .net "data_out", 4 0, L_0x11ef40b20;  alias, 1 drivers
v0x11ef19940_0 .net "data_out_wire", 4 0, v0x11ef22c30_0;  1 drivers
v0x11ef22c30_0 .var "data_reg", 4 0;
L_0x120078718 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x11ef22cc0_0 .net "default_val", 4 0, L_0x120078718;  1 drivers
v0x11ef22d70_0 .net "stall", 0 0, L_0x120079210;  alias, 1 drivers
S_0x11ef22e90 .scope module, "ID_EX_rs2_data" "PipeDff" 18 27, 10 1 0, S_0x11ef18440;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x11ef23050 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x11ef406c0 .functor BUFZ 32, v0x11ef234e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11ef231e0_0 .net "bubble", 0 0, L_0x11ef2c260;  alias, 1 drivers
v0x11ef23280_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef23320_0 .net "data_in", 31 0, L_0x11ef3fe10;  alias, 1 drivers
v0x11ef233b0_0 .net "data_out", 31 0, L_0x11ef406c0;  alias, 1 drivers
v0x11ef23440_0 .net "data_out_wire", 31 0, v0x11ef234e0_0;  1 drivers
v0x11ef234e0_0 .var "data_reg", 31 0;
L_0x120078640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ef23590_0 .net "default_val", 31 0, L_0x120078640;  1 drivers
v0x11ef23640_0 .net "stall", 0 0, L_0x120079210;  alias, 1 drivers
S_0x11ef257c0 .scope module, "id_module" "ID_MODULE" 7 74, 19 7 0, S_0x12ee7fb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reg_write_in";
    .port_info 5 /INPUT 32 "reg_write_data_mem";
    .port_info 6 /INPUT 32 "reg_write_data_wb";
    .port_info 7 /INPUT 2 "rs1_fwd_id";
    .port_info 8 /INPUT 2 "rs2_fwd_id";
    .port_info 9 /INPUT 5 "rd_wb";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 2 "reg_src";
    .port_info 12 /OUTPUT 1 "alu_src1";
    .port_info 13 /OUTPUT 1 "alu_src2";
    .port_info 14 /OUTPUT 1 "mem_read";
    .port_info 15 /OUTPUT 1 "mem_write";
    .port_info 16 /OUTPUT 1 "reg_write_out";
    .port_info 17 /OUTPUT 32 "rs1_data";
    .port_info 18 /OUTPUT 32 "rs2_data";
    .port_info 19 /OUTPUT 32 "imm";
    .port_info 20 /OUTPUT 32 "new_pc";
    .port_info 21 /OUTPUT 3 "branch_type";
    .port_info 22 /OUTPUT 3 "load_type";
    .port_info 23 /OUTPUT 3 "store_type";
    .port_info 24 /OUTPUT 3 "instr_funct3";
    .port_info 25 /OUTPUT 4 "alu_type";
    .port_info 26 /OUTPUT 5 "rd";
    .port_info 27 /OUTPUT 5 "rs1";
    .port_info 28 /OUTPUT 5 "rs2";
    .port_info 29 /OUTPUT 1 "branch";
    .port_info 30 /OUTPUT 1 "jal";
    .port_info 31 /OUTPUT 1 "jalr";
L_0x11ef3d9c0 .functor BUFZ 5, v0x11ef27440_0, C4<00000>, C4<00000>, C4<00000>;
L_0x11ef3dab0 .functor BUFZ 5, v0x11ef275a0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x11ef3db30 .functor BUFZ 5, v0x11ef27630_0, C4<00000>, C4<00000>, C4<00000>;
L_0x11ef3dd30 .functor OR 1, L_0x11ef46410, L_0x11ef3dc10, C4<0>, C4<0>;
L_0x11ef3df40 .functor OR 1, L_0x11ef3dd30, L_0x11ef3de00, C4<0>, C4<0>;
L_0x11ef3fd20 .functor BUFZ 32, L_0x11ef3ea30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11ef3fe10 .functor BUFZ 32, L_0x11ef3efc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11ef3ff00 .functor BUFZ 1, v0x11ef26b60_0, C4<0>, C4<0>, C4<0>;
L_0x11ef3fff0 .functor BUFZ 1, v0x11ef26f10_0, C4<0>, C4<0>, C4<0>;
L_0x11ef400b0 .functor BUFZ 1, v0x11ef26fb0_0, C4<0>, C4<0>, C4<0>;
L_0x11ef40120 .functor BUFZ 3, v0x11ef26e30_0, C4<000>, C4<000>, C4<000>;
v0x11ef2b990_0 .net "R_Addr1", 4 0, v0x11ef275a0_0;  1 drivers
v0x11ef2ba40_0 .net "R_Addr2", 4 0, v0x11ef27630_0;  1 drivers
v0x11ef2bb20_0 .net "W_Addr", 4 0, v0x11ef27440_0;  1 drivers
v0x11ef2bbb0_0 .net *"_ivl_11", 0 0, L_0x11ef3dd30;  1 drivers
L_0x120078178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11ef2bc40_0 .net/2u *"_ivl_12", 1 0, L_0x120078178;  1 drivers
v0x11ef2bd30_0 .net *"_ivl_14", 0 0, L_0x11ef3de00;  1 drivers
L_0x120078130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11ef2bdd0_0 .net/2u *"_ivl_6", 1 0, L_0x120078130;  1 drivers
v0x11ef2be80_0 .net *"_ivl_8", 0 0, L_0x11ef3dc10;  1 drivers
v0x11ef2bf20_0 .net "alu_src1", 0 0, v0x11ef260c0_0;  alias, 1 drivers
v0x11ef2c030_0 .net "alu_src2", 0 0, v0x11ef261b0_0;  alias, 1 drivers
v0x11ef2c0c0_0 .net "alu_type", 3 0, v0x11ef26280_0;  alias, 1 drivers
v0x11ef2c1d0_0 .net "branch", 0 0, L_0x11ef3ff00;  alias, 1 drivers
v0x11ef2c2e0_0 .net "branch_inn", 0 0, v0x11ef26b60_0;  1 drivers
v0x11ef2c370_0 .net "branch_type", 2 0, L_0x11ef3e0a0;  1 drivers
v0x11ef2c400_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef2c490_0 .net "funct3_inn", 2 0, v0x11ef26e30_0;  1 drivers
v0x11ef2c520_0 .net "imm", 31 0, v0x11ef290c0_0;  alias, 1 drivers
v0x11ef2c6b0_0 .net "instr", 31 0, L_0x11ef3d650;  alias, 1 drivers
v0x11ef2c740_0 .net "instr_funct3", 2 0, L_0x11ef40120;  alias, 1 drivers
v0x11ef2c810_0 .net "jal", 0 0, L_0x11ef3fff0;  alias, 1 drivers
v0x11ef2c8a0_0 .net "jal_inn", 0 0, v0x11ef26f10_0;  1 drivers
v0x11ef2c930_0 .net "jalr", 0 0, L_0x11ef400b0;  alias, 1 drivers
v0x11ef2ca40_0 .net "jalr_inn", 0 0, v0x11ef26fb0_0;  1 drivers
v0x11ef2cad0_0 .net "less_than", 0 0, L_0x11ef3fc00;  1 drivers
v0x11ef2cba0_0 .net "load_type", 2 0, L_0x11ef3e110;  1 drivers
v0x11ef2cc30_0 .net "mem_read", 0 0, v0x11ef27100_0;  alias, 1 drivers
v0x11ef2ccc0_0 .net "mem_write", 0 0, v0x11ef27210_0;  alias, 1 drivers
v0x11ef2cd50_0 .net "new_pc", 31 0, v0x11ef29d70_0;  alias, 1 drivers
v0x11ef2cde0_0 .net "pc", 31 0, L_0x11ef3d790;  alias, 1 drivers
v0x11ef2ce70_0 .net "pc_plus4", 31 0, L_0x11ef3d910;  alias, 1 drivers
v0x11ef2cf00_0 .net "pc_src", 0 0, v0x11ef2a090_0;  alias, 1 drivers
v0x11ef2cfd0_0 .net "rd", 4 0, L_0x11ef3d9c0;  alias, 1 drivers
v0x11ef2d0a0_0 .net "rd_wb", 4 0, L_0x11ef462b0;  alias, 1 drivers
v0x11ef2c5f0_0 .net "reg_src", 1 0, v0x11ef27370_0;  alias, 1 drivers
v0x11ef2d330_0 .net "reg_write_data_mem", 31 0, L_0x11ef43a60;  alias, 1 drivers
v0x11ef2d3c0_0 .net "reg_write_data_wb", 31 0, v0x11ef38160_0;  alias, 1 drivers
v0x11ef2d450_0 .net "reg_write_enable", 0 0, L_0x11ef3df40;  1 drivers
v0x11ef2d4e0_0 .net "reg_write_in", 0 0, L_0x11ef46410;  alias, 1 drivers
v0x11ef2d570_0 .net "reg_write_out", 0 0, v0x11ef274d0_0;  alias, 1 drivers
v0x11ef2d600_0 .net "rs1", 4 0, L_0x11ef3dab0;  alias, 1 drivers
v0x11ef2d710_0 .net "rs1_data", 31 0, L_0x11ef3fd20;  alias, 1 drivers
v0x11ef2d7a0_0 .net "rs1_data_new", 31 0, L_0x11ef3f200;  1 drivers
v0x11ef2d830_0 .net "rs1_data_old", 31 0, L_0x11ef3ea30;  1 drivers
v0x11ef2d900_0 .net "rs1_fwd_id", 1 0, v0x11ef16030_0;  alias, 1 drivers
v0x11ef2d9d0_0 .net "rs2", 4 0, L_0x11ef3db30;  alias, 1 drivers
v0x11ef2dae0_0 .net "rs2_data", 31 0, L_0x11ef3fe10;  alias, 1 drivers
v0x11ef2db70_0 .net "rs2_data_new", 31 0, L_0x11ef3f440;  1 drivers
v0x11ef2dc40_0 .net "rs2_data_old", 31 0, L_0x11ef3efc0;  1 drivers
v0x11ef2dd10_0 .net "rs2_fwd_id", 1 0, v0x11ef16190_0;  alias, 1 drivers
v0x11ef2dde0_0 .net "store_type", 2 0, L_0x11ef3e200;  1 drivers
v0x11ef2de70_0 .net "zero", 0 0, L_0x11ef3f6a0;  1 drivers
L_0x11ef3dc10 .cmp/ne 2, v0x11ef16030_0, L_0x120078130;
L_0x11ef3de00 .cmp/ne 2, v0x11ef16190_0, L_0x120078178;
S_0x11ef25d30 .scope module, "ID_ALU_Control" "ALUControl" 19 65, 20 3 0, S_0x11ef257c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "R_Data1";
    .port_info 2 /INPUT 32 "R_Data2";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /OUTPUT 1 "alu_src1";
    .port_info 5 /OUTPUT 1 "alu_src2";
    .port_info 6 /OUTPUT 4 "alu_type";
v0x11ef25f50_0 .net "R_Data1", 31 0, L_0x11ef3f200;  alias, 1 drivers
v0x11ef26010_0 .net "R_Data2", 31 0, L_0x11ef3f440;  alias, 1 drivers
v0x11ef260c0_0 .var "alu_src1", 0 0;
v0x11ef261b0_0 .var "alu_src2", 0 0;
v0x11ef26280_0 .var "alu_type", 3 0;
v0x11ef26390_0 .net "funct3", 2 0, L_0x11ef3e450;  1 drivers
v0x11ef26420_0 .net "funct7", 6 0, L_0x11ef3e4f0;  1 drivers
v0x11ef264b0_0 .net "imm", 31 0, v0x11ef290c0_0;  alias, 1 drivers
v0x11ef26580_0 .net "instr", 31 0, L_0x11ef3d650;  alias, 1 drivers
v0x11ef26690_0 .net "opcode", 6 0, L_0x11ef3e2b0;  1 drivers
E_0x11ef186f0 .event edge, v0x11ef26690_0, v0x11ef26390_0, v0x11ef26420_0;
L_0x11ef3e2b0 .part L_0x11ef3d650, 0, 7;
L_0x11ef3e450 .part L_0x11ef3d650, 12, 3;
L_0x11ef3e4f0 .part L_0x11ef3d650, 25, 7;
S_0x11ef26780 .scope module, "ID_Control_Unit" "ControlUnit" 19 45, 21 3 0, S_0x11ef257c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 5 "rs1_read_addr";
    .port_info 2 /OUTPUT 5 "rs2_read_addr";
    .port_info 3 /OUTPUT 5 "reg_write_addr";
    .port_info 4 /OUTPUT 3 "instr_funct3";
    .port_info 5 /OUTPUT 3 "store_type";
    .port_info 6 /OUTPUT 2 "reg_src";
    .port_info 7 /OUTPUT 3 "branch_type";
    .port_info 8 /OUTPUT 3 "load_type";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "jal";
    .port_info 11 /OUTPUT 1 "jalr";
    .port_info 12 /OUTPUT 1 "mem_read";
    .port_info 13 /OUTPUT 1 "mem_write";
    .port_info 14 /OUTPUT 1 "reg_write_enable";
L_0x11ef3e0a0 .functor BUFZ 3, v0x11ef26cb0_0, C4<000>, C4<000>, C4<000>;
L_0x11ef3e110 .functor BUFZ 3, v0x11ef26cb0_0, C4<000>, C4<000>, C4<000>;
L_0x11ef3e200 .functor BUFZ 3, v0x11ef26cb0_0, C4<000>, C4<000>, C4<000>;
v0x11ef26b60_0 .var "branch", 0 0;
v0x11ef26c00_0 .net "branch_type", 2 0, L_0x11ef3e0a0;  alias, 1 drivers
v0x11ef26cb0_0 .var "funct3", 2 0;
v0x11ef26d70_0 .net "instr", 31 0, L_0x11ef3d650;  alias, 1 drivers
v0x11ef26e30_0 .var "instr_funct3", 2 0;
v0x11ef26f10_0 .var "jal", 0 0;
v0x11ef26fb0_0 .var "jalr", 0 0;
v0x11ef27050_0 .net "load_type", 2 0, L_0x11ef3e110;  alias, 1 drivers
v0x11ef27100_0 .var "mem_read", 0 0;
v0x11ef27210_0 .var "mem_write", 0 0;
v0x11ef272e0_0 .var "opcode", 6 0;
v0x11ef27370_0 .var "reg_src", 1 0;
v0x11ef27440_0 .var "reg_write_addr", 4 0;
v0x11ef274d0_0 .var "reg_write_enable", 0 0;
v0x11ef275a0_0 .var "rs1_read_addr", 4 0;
v0x11ef27630_0 .var "rs2_read_addr", 4 0;
v0x11ef276d0_0 .net "store_type", 2 0, L_0x11ef3e200;  alias, 1 drivers
E_0x11ef186b0 .event edge, v0x11ef26580_0, v0x11ef26cb0_0, v0x11ef272e0_0;
S_0x11ef27950 .scope module, "ID_ID_Control" "ID_Control" 19 87, 22 2 0, S_0x11ef257c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "reg_write_data_mem";
    .port_info 3 /INPUT 2 "rs1_fwd_id";
    .port_info 4 /INPUT 2 "rs2_fwd_id";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 4 "alu_type";
    .port_info 7 /INPUT 1 "branch";
    .port_info 8 /OUTPUT 32 "rs1_data_update";
    .port_info 9 /OUTPUT 32 "rs2_data_update";
    .port_info 10 /OUTPUT 1 "zero";
    .port_info 11 /OUTPUT 1 "less_than";
L_0x11ef3f980 .functor OR 1, L_0x11ef3f840, L_0x11ef3f8e0, C4<0>, C4<0>;
L_0x120078400 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x11ef27c50_0 .net/2u *"_ivl_0", 1 0, L_0x120078400;  1 drivers
L_0x120078490 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x11ef27ce0_0 .net/2u *"_ivl_14", 2 0, L_0x120078490;  1 drivers
v0x11ef27d90_0 .net *"_ivl_16", 0 0, L_0x11ef3f840;  1 drivers
L_0x1200784d8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x11ef27e40_0 .net/2u *"_ivl_18", 2 0, L_0x1200784d8;  1 drivers
v0x11ef27ef0_0 .net *"_ivl_2", 0 0, L_0x11ef3f120;  1 drivers
v0x11ef27fd0_0 .net *"_ivl_20", 0 0, L_0x11ef3f8e0;  1 drivers
v0x11ef28070_0 .net *"_ivl_23", 0 0, L_0x11ef3f980;  1 drivers
v0x11ef28110_0 .net *"_ivl_24", 0 0, L_0x11ef3fa70;  1 drivers
v0x11ef281b0_0 .net *"_ivl_26", 0 0, L_0x11ef3fb10;  1 drivers
L_0x120078448 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x11ef282c0_0 .net/2u *"_ivl_6", 1 0, L_0x120078448;  1 drivers
v0x11ef28360_0 .net *"_ivl_8", 0 0, L_0x11ef3f3a0;  1 drivers
v0x11ef28400_0 .net "alu_type", 3 0, v0x11ef26280_0;  alias, 1 drivers
v0x11ef284a0_0 .net "branch", 0 0, v0x11ef26b60_0;  alias, 1 drivers
v0x11ef28550_0 .net "funct3", 2 0, v0x11ef26e30_0;  alias, 1 drivers
v0x11ef285e0_0 .net "less_than", 0 0, L_0x11ef3fc00;  alias, 1 drivers
v0x11ef28670_0 .net "reg_write_data_mem", 31 0, L_0x11ef43a60;  alias, 1 drivers
v0x11ef28780_0 .net "rs1_data", 31 0, L_0x11ef3ea30;  alias, 1 drivers
v0x11ef28910_0 .net "rs1_data_update", 31 0, L_0x11ef3f200;  alias, 1 drivers
v0x11ef289a0_0 .net "rs1_fwd_id", 1 0, v0x11ef16030_0;  alias, 1 drivers
v0x11ef28a30_0 .net "rs2_data", 31 0, L_0x11ef3efc0;  alias, 1 drivers
v0x11ef28ac0_0 .net "rs2_data_update", 31 0, L_0x11ef3f440;  alias, 1 drivers
v0x11ef28b50_0 .net "rs2_fwd_id", 1 0, v0x11ef16190_0;  alias, 1 drivers
v0x11ef28be0_0 .net "zero", 0 0, L_0x11ef3f6a0;  alias, 1 drivers
L_0x11ef3f120 .cmp/eq 2, v0x11ef16030_0, L_0x120078400;
L_0x11ef3f200 .functor MUXZ 32, L_0x11ef3ea30, L_0x11ef43a60, L_0x11ef3f120, C4<>;
L_0x11ef3f3a0 .cmp/eq 2, v0x11ef16190_0, L_0x120078448;
L_0x11ef3f440 .functor MUXZ 32, L_0x11ef3efc0, L_0x11ef43a60, L_0x11ef3f3a0, C4<>;
L_0x11ef3f6a0 .cmp/eq 32, L_0x11ef3f200, L_0x11ef3f440;
L_0x11ef3f840 .cmp/eq 3, v0x11ef26e30_0, L_0x120078490;
L_0x11ef3f8e0 .cmp/eq 3, v0x11ef26e30_0, L_0x1200784d8;
L_0x11ef3fa70 .cmp/gt 32, L_0x11ef3f440, L_0x11ef3f200;
L_0x11ef3fb10 .cmp/gt.s 32, L_0x11ef3f440, L_0x11ef3f200;
L_0x11ef3fc00 .functor MUXZ 1, L_0x11ef3fb10, L_0x11ef3fa70, L_0x11ef3f980, C4<>;
S_0x11ef28d90 .scope module, "ID_Imm_Gen" "ImmGen" 19 37, 23 3 0, S_0x11ef257c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
v0x11ef29000_0 .var "funct3", 2 0;
v0x11ef290c0_0 .var "imm", 31 0;
v0x11ef29160_0 .var "imm12", 11 0;
v0x11ef291f0_0 .var "imm20", 20 0;
v0x11ef29280_0 .var "immtemp", 31 0;
v0x11ef29360_0 .net "instr", 31 0, L_0x11ef3d650;  alias, 1 drivers
v0x11ef29440_0 .var "opcode", 6 0;
E_0x11ef28f90/0 .event edge, v0x11ef26580_0, v0x11ef29440_0, v0x11ef29000_0, v0x11ef29280_0;
E_0x11ef28f90/1 .event edge, v0x11ef29160_0, v0x11ef291f0_0;
E_0x11ef28f90 .event/or E_0x11ef28f90/0, E_0x11ef28f90/1;
S_0x11ef29500 .scope module, "ID_PC_EX" "PC_EX" 19 98, 24 2 0, S_0x11ef257c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "jal";
    .port_info 2 /INPUT 1 "jalr";
    .port_info 3 /INPUT 3 "branch_type";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 32 "pc_plus4";
    .port_info 6 /INPUT 32 "rs1_data";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 1 "zero";
    .port_info 9 /INPUT 1 "less_than";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 32 "new_pc";
v0x11ef29910_0 .net "branch", 0 0, v0x11ef26b60_0;  alias, 1 drivers
v0x11ef299e0_0 .net "branch_type", 2 0, L_0x11ef3e0a0;  alias, 1 drivers
v0x11ef29a70_0 .net "imm", 31 0, v0x11ef290c0_0;  alias, 1 drivers
v0x11ef29b80_0 .net "jal", 0 0, v0x11ef26f10_0;  alias, 1 drivers
v0x11ef29c30_0 .net "jalr", 0 0, v0x11ef26fb0_0;  alias, 1 drivers
v0x11ef29cc0_0 .net "less_than", 0 0, L_0x11ef3fc00;  alias, 1 drivers
v0x11ef29d70_0 .var "new_pc", 31 0;
v0x11ef29e00_0 .var "new_pc_temp", 31 0;
v0x11ef29e90_0 .net "pc", 31 0, L_0x11ef3d790;  alias, 1 drivers
v0x11ef29fb0_0 .net "pc_plus4", 31 0, L_0x11ef3d910;  alias, 1 drivers
v0x11ef2a090_0 .var "pc_src", 0 0;
v0x11ef2a120_0 .net "rs1_data", 31 0, L_0x11ef3f200;  alias, 1 drivers
v0x11ef2a1f0_0 .net "zero", 0 0, L_0x11ef3f6a0;  alias, 1 drivers
E_0x11ef29880/0 .event edge, v0x11ef26f10_0, v0x11ef1eb80_0, v0x11ef1b4a0_0, v0x11ef26fb0_0;
E_0x11ef29880/1 .event edge, v0x11ef25f50_0, v0x11ef26b60_0, v0x11ef26c00_0, v0x11ef28be0_0;
E_0x11ef29880/2 .event edge, v0x11ef29e00_0, v0x11ef1f470_0, v0x11ef285e0_0;
E_0x11ef29880 .event/or E_0x11ef29880/0, E_0x11ef29880/1, E_0x11ef29880/2;
S_0x11ef2a370 .scope module, "ID_RegFile" "RegFile" 19 76, 25 2 0, S_0x11ef257c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_enable";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /INPUT 5 "read_addr2";
    .port_info 4 /INPUT 5 "reg_write_addr";
    .port_info 5 /INPUT 32 "reg_write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
v0x11ef2a680_0 .net *"_ivl_0", 31 0, L_0x11ef3e590;  1 drivers
v0x11ef2a740_0 .net *"_ivl_10", 6 0, L_0x11ef3e870;  1 drivers
L_0x120078250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11ef2a7e0_0 .net *"_ivl_13", 1 0, L_0x120078250;  1 drivers
L_0x120078298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ef2a870_0 .net/2u *"_ivl_14", 31 0, L_0x120078298;  1 drivers
v0x11ef2a900_0 .net *"_ivl_18", 31 0, L_0x11ef3eb50;  1 drivers
L_0x1200782e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ef2a9f0_0 .net *"_ivl_21", 26 0, L_0x1200782e0;  1 drivers
L_0x120078328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ef2aaa0_0 .net/2u *"_ivl_22", 31 0, L_0x120078328;  1 drivers
v0x11ef2ab50_0 .net *"_ivl_24", 0 0, L_0x11ef3ec90;  1 drivers
v0x11ef2abf0_0 .net *"_ivl_26", 31 0, L_0x11ef3edd0;  1 drivers
v0x11ef2ad00_0 .net *"_ivl_28", 6 0, L_0x11ef3ee70;  1 drivers
L_0x1200781c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ef2adb0_0 .net *"_ivl_3", 26 0, L_0x1200781c0;  1 drivers
L_0x120078370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11ef2ae60_0 .net *"_ivl_31", 1 0, L_0x120078370;  1 drivers
L_0x1200783b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ef2af10_0 .net/2u *"_ivl_32", 31 0, L_0x1200783b8;  1 drivers
L_0x120078208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ef2afc0_0 .net/2u *"_ivl_4", 31 0, L_0x120078208;  1 drivers
v0x11ef2b070_0 .net *"_ivl_6", 0 0, L_0x11ef3e6b0;  1 drivers
v0x11ef2b110_0 .net *"_ivl_8", 31 0, L_0x11ef3e7d0;  1 drivers
v0x11ef2b1c0_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef2b350_0 .var/i "i", 31 0;
v0x11ef2b3e0_0 .net "read_addr1", 4 0, v0x11ef275a0_0;  alias, 1 drivers
v0x11ef2b490_0 .net "read_addr2", 4 0, v0x11ef27630_0;  alias, 1 drivers
v0x11ef2b520_0 .net "read_data1", 31 0, L_0x11ef3ea30;  alias, 1 drivers
v0x11ef2b5b0_0 .net "read_data2", 31 0, L_0x11ef3efc0;  alias, 1 drivers
v0x11ef2b640_0 .net "reg_write_addr", 4 0, L_0x11ef462b0;  alias, 1 drivers
v0x11ef2b6d0_0 .net "reg_write_data", 31 0, v0x11ef38160_0;  alias, 1 drivers
v0x11ef2b7e0_0 .net "reg_write_enable", 0 0, L_0x11ef3df40;  alias, 1 drivers
v0x11ef2b870 .array "register_file", 31 0, 31 0;
E_0x11ef2a630 .event negedge, v0x12ee7e790_0;
L_0x11ef3e590 .concat [ 5 27 0 0], v0x11ef275a0_0, L_0x1200781c0;
L_0x11ef3e6b0 .cmp/ne 32, L_0x11ef3e590, L_0x120078208;
L_0x11ef3e7d0 .array/port v0x11ef2b870, L_0x11ef3e870;
L_0x11ef3e870 .concat [ 5 2 0 0], v0x11ef275a0_0, L_0x120078250;
L_0x11ef3ea30 .functor MUXZ 32, L_0x120078298, L_0x11ef3e7d0, L_0x11ef3e6b0, C4<>;
L_0x11ef3eb50 .concat [ 5 27 0 0], v0x11ef27630_0, L_0x1200782e0;
L_0x11ef3ec90 .cmp/ne 32, L_0x11ef3eb50, L_0x120078328;
L_0x11ef3edd0 .array/port v0x11ef2b870, L_0x11ef3ee70;
L_0x11ef3ee70 .concat [ 5 2 0 0], v0x11ef27630_0, L_0x120078370;
L_0x11ef3efc0 .functor MUXZ 32, L_0x1200783b8, L_0x11ef3edd0, L_0x11ef3ec90, C4<>;
S_0x11ef2e1a0 .scope module, "if_id" "IF_ID" 7 65, 26 2 0, S_0x12ee7fb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instr_if";
    .port_info 2 /INPUT 32 "pc_if";
    .port_info 3 /INPUT 32 "pc_plus4_if";
    .port_info 4 /INPUT 1 "stall_id";
    .port_info 5 /INPUT 1 "bubble_id";
    .port_info 6 /OUTPUT 32 "instr_id";
    .port_info 7 /OUTPUT 32 "pc_id";
    .port_info 8 /OUTPUT 32 "pc_plus4_id";
v0x11ef2ffb0_0 .net "bubble_id", 0 0, L_0x11ef41650;  alias, 1 drivers
v0x11ef300c0_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef30150_0 .net "instr_id", 31 0, L_0x11ef3d650;  alias, 1 drivers
v0x11ef301e0_0 .net "instr_if", 31 0, L_0x11ef47830;  alias, 1 drivers
v0x11ef30270_0 .net "pc_id", 31 0, L_0x11ef3d790;  alias, 1 drivers
v0x11ef30340_0 .net "pc_if", 31 0, v0x11ef31450_0;  alias, 1 drivers
v0x11ef303d0_0 .net "pc_plus4_id", 31 0, L_0x11ef3d910;  alias, 1 drivers
v0x11ef30460_0 .net "pc_plus4_if", 31 0, L_0x11ef3d3f0;  alias, 1 drivers
v0x11ef30510_0 .net "stall_id", 0 0, L_0x11ef47560;  alias, 1 drivers
S_0x11ef2e440 .scope module, "IF_ID_instr" "PipeDff" 26 8, 10 1 0, S_0x11ef2e1a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x11ef15220 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x11ef3d650 .functor BUFZ 32, v0x11ef2eaf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11ef2e780_0 .net "bubble", 0 0, L_0x11ef41650;  alias, 1 drivers
v0x11ef2e830_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef2e8c0_0 .net "data_in", 31 0, L_0x11ef47830;  alias, 1 drivers
v0x11ef2e950_0 .net "data_out", 31 0, L_0x11ef3d650;  alias, 1 drivers
v0x11ef2ea60_0 .net "data_out_wire", 31 0, v0x11ef2eaf0_0;  1 drivers
v0x11ef2eaf0_0 .var "data_reg", 31 0;
L_0x120078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ef2eb80_0 .net "default_val", 31 0, L_0x120078058;  1 drivers
v0x11ef2ec10_0 .net "stall", 0 0, L_0x11ef47560;  alias, 1 drivers
S_0x11ef2ed20 .scope module, "IF_ID_pc" "PipeDff" 26 9, 10 1 0, S_0x11ef2e1a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x11ef2eef0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x11ef3d790 .functor BUFZ 32, v0x11ef2f440_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11ef2f0b0_0 .net "bubble", 0 0, L_0x11ef41650;  alias, 1 drivers
v0x11ef2f180_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef2f210_0 .net "data_in", 31 0, v0x11ef31450_0;  alias, 1 drivers
v0x11ef2f2a0_0 .net "data_out", 31 0, L_0x11ef3d790;  alias, 1 drivers
v0x11ef2f3b0_0 .net "data_out_wire", 31 0, v0x11ef2f440_0;  1 drivers
v0x11ef2f440_0 .var "data_reg", 31 0;
L_0x1200780a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ef2f4d0_0 .net "default_val", 31 0, L_0x1200780a0;  1 drivers
v0x11ef2f560_0 .net "stall", 0 0, L_0x11ef47560;  alias, 1 drivers
S_0x11ef2f690 .scope module, "IF_ID_pc_plus4" "PipeDff" 26 10, 10 1 0, S_0x11ef2e1a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x11ef2f850 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x11ef3d910 .functor BUFZ 32, v0x11ef2fd60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11ef2fa10_0 .net "bubble", 0 0, L_0x11ef41650;  alias, 1 drivers
v0x11ef2faa0_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef2fb30_0 .net "data_in", 31 0, L_0x11ef3d3f0;  alias, 1 drivers
v0x11ef2fbc0_0 .net "data_out", 31 0, L_0x11ef3d910;  alias, 1 drivers
v0x11ef2fcd0_0 .net "data_out_wire", 31 0, v0x11ef2fd60_0;  1 drivers
v0x11ef2fd60_0 .var "data_reg", 31 0;
L_0x1200780e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ef2fdf0_0 .net "default_val", 31 0, L_0x1200780e8;  1 drivers
v0x11ef2fe90_0 .net "stall", 0 0, L_0x11ef47560;  alias, 1 drivers
S_0x11ef30730 .scope module, "if_module" "IF_MODULE" 7 42, 27 5 0, S_0x12ee7fb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pc_src";
    .port_info 3 /INPUT 32 "new_pc";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /OUTPUT 32 "pc_plus4";
    .port_info 7 /OUTPUT 32 "pc";
L_0x11ef3d3f0 .functor BUFZ 32, v0x11ef30e90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11ef31810_0 .net "bubble_if", 0 0, L_0x1200792e8;  alias, 1 drivers
v0x11ef318b0_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef31950_0 .net "new_pc", 31 0, v0x11ef29d70_0;  alias, 1 drivers
v0x11ef319e0_0 .net "pc", 31 0, v0x11ef31450_0;  alias, 1 drivers
L_0x120078010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x11ef31af0_0 .net "pc_incre", 31 0, L_0x120078010;  1 drivers
v0x11ef31b90_0 .net "pc_plus4", 31 0, L_0x11ef3d3f0;  alias, 1 drivers
v0x11ef31c60_0 .net "pc_plus4_inn", 31 0, v0x11ef30e90_0;  1 drivers
v0x11ef31d40_0 .net "pc_src", 0 0, v0x11ef2a090_0;  alias, 1 drivers
v0x11ef31e50_0 .net "rst", 0 0, v0x11ef3d360_0;  alias, 1 drivers
v0x11ef31fe0_0 .net "stall_if", 0 0, L_0x11ef47410;  alias, 1 drivers
S_0x11ef30960 .scope module, "IF_ADD" "Adder" 27 27, 28 1 0, S_0x11ef30730;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "op_num1";
    .port_info 1 /INPUT 32 "op_num2";
    .port_info 2 /OUTPUT 32 "res";
P_0x11ef30b30 .param/l "WIDTH" 0 28 1, +C4<00000000000000000000000000100000>;
v0x11ef30d10_0 .net "op_num1", 31 0, v0x11ef31450_0;  alias, 1 drivers
v0x11ef30e00_0 .net "op_num2", 31 0, L_0x120078010;  alias, 1 drivers
v0x11ef30e90_0 .var "res", 31 0;
E_0x11ef30cc0 .event edge, v0x11ef2f210_0, v0x11ef30e00_0;
S_0x11ef30f20 .scope module, "IF_PC" "PC" 27 17, 29 1 0, S_0x11ef30730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /INPUT 32 "new_pc";
    .port_info 7 /OUTPUT 32 "pc";
v0x11ef31220_0 .net "bubble_if", 0 0, L_0x1200792e8;  alias, 1 drivers
v0x11ef312d0_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef31360_0 .net "new_pc", 31 0, v0x11ef29d70_0;  alias, 1 drivers
v0x11ef31450_0 .var "pc", 31 0;
v0x11ef314e0_0 .net "pc_plus4", 31 0, v0x11ef30e90_0;  alias, 1 drivers
v0x11ef315b0_0 .net "pc_src", 0 0, v0x11ef2a090_0;  alias, 1 drivers
v0x11ef31640_0 .net "rst", 0 0, v0x11ef3d360_0;  alias, 1 drivers
v0x11ef316d0_0 .net "stall_if", 0 0, L_0x11ef47410;  alias, 1 drivers
E_0x11ef311f0 .event posedge, v0x12eec8ab0_0, v0x12ee7e790_0;
S_0x11ef32070 .scope module, "mem_module" "MEM_MODULE" 7 200, 30 2 0, S_0x12ee7fb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_read";
    .port_info 1 /INPUT 3 "load_type";
    .port_info 2 /INPUT 32 "mem_read_data";
    .port_info 3 /OUTPUT 32 "mem2reg_data";
v0x11ef322f0_0 .net "load_type", 2 0, L_0x11ef433a0;  alias, 1 drivers
v0x11ef323b0_0 .var "mem2reg_data", 31 0;
v0x11ef32450_0 .net "mem_read", 0 0, L_0x11ef42d50;  alias, 1 drivers
v0x11ef32560_0 .net "mem_read_data", 31 0, v0x11ef09070_0;  alias, 1 drivers
v0x11ef32610_0 .var "temp", 31 0;
E_0x11ef32290 .event edge, v0x11ef09120_0, v0x11ef322f0_0, v0x11ef09070_0, v0x11ef32610_0;
S_0x11ef326e0 .scope module, "mem_wb" "MEM_WB" 7 234, 31 2 0, S_0x12ee7fb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_mem";
    .port_info 2 /INPUT 32 "imm_mem";
    .port_info 3 /INPUT 32 "alu_result_mem";
    .port_info 4 /INPUT 32 "mem2reg_data_mem";
    .port_info 5 /INPUT 1 "reg_write_mem";
    .port_info 6 /INPUT 2 "reg_src_mem";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 1 "stall_wb";
    .port_info 9 /INPUT 1 "bubble_wb";
    .port_info 10 /OUTPUT 1 "reg_write_wb";
    .port_info 11 /OUTPUT 32 "nxpc_wb";
    .port_info 12 /OUTPUT 32 "pc_plus4_wb";
    .port_info 13 /OUTPUT 32 "imm_wb";
    .port_info 14 /OUTPUT 32 "alu_result_wb";
    .port_info 15 /OUTPUT 32 "mem2reg_data_wb";
    .port_info 16 /OUTPUT 5 "rd_wb";
    .port_info 17 /OUTPUT 2 "reg_src_wb";
v0x11ef36ab0_0 .net "alu_result_mem", 31 0, L_0x11ef42490;  alias, 1 drivers
v0x11ef36b40_0 .net "alu_result_wb", 31 0, L_0x11ef45dd0;  alias, 1 drivers
v0x11ef36be0_0 .net "bubble_wb", 0 0, L_0x120079378;  alias, 1 drivers
v0x11ef36d90_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef36e20_0 .net "imm_mem", 31 0, L_0x11ef42750;  alias, 1 drivers
v0x11ef36ef0_0 .net "imm_wb", 31 0, L_0x11ef45f70;  alias, 1 drivers
v0x11ef36f80_0 .net "mem2reg_data_mem", 31 0, v0x11ef323b0_0;  alias, 1 drivers
v0x11ef37010_0 .net "mem2reg_data_wb", 31 0, L_0x11ef45c30;  alias, 1 drivers
v0x11ef370a0_0 .net "nxpc_wb", 31 0, o0x12004b3e0;  alias, 0 drivers
v0x11ef371b0_0 .net "pc_plus4_mem", 31 0, L_0x11ef425f0;  alias, 1 drivers
v0x11ef37240_0 .net "pc_plus4_wb", 31 0, L_0x11ef46110;  alias, 1 drivers
v0x11ef372f0_0 .net "rd_mem", 4 0, L_0x11ef43010;  alias, 1 drivers
v0x11ef37380_0 .net "rd_wb", 4 0, L_0x11ef462b0;  alias, 1 drivers
v0x11ef37490_0 .net "reg_src_mem", 1 0, L_0x11ef43200;  alias, 1 drivers
v0x11ef37520_0 .net "reg_src_wb", 1 0, L_0x11ef45a90;  alias, 1 drivers
v0x11ef375b0_0 .net "reg_write_mem", 0 0, L_0x11ef42bf0;  alias, 1 drivers
v0x11ef37640_0 .net "reg_write_wb", 0 0, L_0x11ef46410;  alias, 1 drivers
v0x11ef377d0_0 .net "stall_wb", 0 0, L_0x1200792a0;  alias, 1 drivers
S_0x11ef32ae0 .scope module, "MEM_WB_alu_result" "PipeDff" 31 20, 10 1 0, S_0x11ef326e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x11ef32cb0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x11ef45dd0 .functor BUFZ 32, v0x11ef331b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11ef32e70_0 .net "bubble", 0 0, L_0x120079378;  alias, 1 drivers
v0x11ef32f30_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef32fc0_0 .net "data_in", 31 0, L_0x11ef42490;  alias, 1 drivers
v0x11ef33050_0 .net "data_out", 31 0, L_0x11ef45dd0;  alias, 1 drivers
v0x11ef330e0_0 .net "data_out_wire", 31 0, v0x11ef331b0_0;  1 drivers
v0x11ef331b0_0 .var "data_reg", 31 0;
L_0x1200790a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ef33250_0 .net "default_val", 31 0, L_0x1200790a8;  1 drivers
v0x11ef33300_0 .net "stall", 0 0, L_0x1200792a0;  alias, 1 drivers
S_0x11ef33410 .scope module, "MEM_WB_imm" "PipeDff" 31 21, 10 1 0, S_0x11ef326e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x11ef335e0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x11ef45f70 .functor BUFZ 32, v0x11ef33af0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11ef337a0_0 .net "bubble", 0 0, L_0x120079378;  alias, 1 drivers
v0x11ef33870_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef33900_0 .net "data_in", 31 0, L_0x11ef42750;  alias, 1 drivers
v0x11ef33990_0 .net "data_out", 31 0, L_0x11ef45f70;  alias, 1 drivers
v0x11ef33a20_0 .net "data_out_wire", 31 0, v0x11ef33af0_0;  1 drivers
v0x11ef33af0_0 .var "data_reg", 31 0;
L_0x1200790f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ef33b80_0 .net "default_val", 31 0, L_0x1200790f0;  1 drivers
v0x11ef33c20_0 .net "stall", 0 0, L_0x1200792a0;  alias, 1 drivers
S_0x11ef33d60 .scope module, "MEM_WB_mem2reg_data" "PipeDff" 31 19, 10 1 0, S_0x11ef326e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x11ef33f20 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x11ef45c30 .functor BUFZ 32, v0x11ef343d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11ef340e0_0 .net "bubble", 0 0, L_0x120079378;  alias, 1 drivers
v0x11ef34170_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef34200_0 .net "data_in", 31 0, v0x11ef323b0_0;  alias, 1 drivers
v0x11ef34290_0 .net "data_out", 31 0, L_0x11ef45c30;  alias, 1 drivers
v0x11ef34320_0 .net "data_out_wire", 31 0, v0x11ef343d0_0;  1 drivers
v0x11ef343d0_0 .var "data_reg", 31 0;
L_0x120079060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ef34480_0 .net "default_val", 31 0, L_0x120079060;  1 drivers
v0x11ef34530_0 .net "stall", 0 0, L_0x1200792a0;  alias, 1 drivers
S_0x11ef34650 .scope module, "MEM_WB_pc_plus4" "PipeDff" 31 22, 10 1 0, S_0x11ef326e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x11ef34810 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x11ef46110 .functor BUFZ 32, v0x11ef34d10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11ef349a0_0 .net "bubble", 0 0, L_0x120079378;  alias, 1 drivers
v0x11ef34a40_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef34ae0_0 .net "data_in", 31 0, L_0x11ef425f0;  alias, 1 drivers
v0x11ef34bb0_0 .net "data_out", 31 0, L_0x11ef46110;  alias, 1 drivers
v0x11ef34c40_0 .net "data_out_wire", 31 0, v0x11ef34d10_0;  1 drivers
v0x11ef34d10_0 .var "data_reg", 31 0;
L_0x120079138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11ef34db0_0 .net "default_val", 31 0, L_0x120079138;  1 drivers
v0x11ef34e60_0 .net "stall", 0 0, L_0x1200792a0;  alias, 1 drivers
S_0x11ef34fe0 .scope module, "MEM_WB_rd" "PipeDff" 31 24, 10 1 0, S_0x11ef326e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x11ef351a0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x11ef462b0 .functor BUFZ 5, v0x11ef35620_0, C4<00000>, C4<00000>, C4<00000>;
v0x11ef35330_0 .net "bubble", 0 0, L_0x120079378;  alias, 1 drivers
v0x11ef353d0_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef35470_0 .net "data_in", 4 0, L_0x11ef43010;  alias, 1 drivers
v0x11ef35500_0 .net "data_out", 4 0, L_0x11ef462b0;  alias, 1 drivers
v0x11ef35590_0 .net "data_out_wire", 4 0, v0x11ef35620_0;  1 drivers
v0x11ef35620_0 .var "data_reg", 4 0;
L_0x120079180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x11ef356d0_0 .net "default_val", 4 0, L_0x120079180;  1 drivers
v0x11ef35780_0 .net "stall", 0 0, L_0x1200792a0;  alias, 1 drivers
S_0x11ef358a0 .scope module, "MEM_WB_reg_src" "PipeDff" 31 17, 10 1 0, S_0x11ef326e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x11ef35a60 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000010>;
L_0x11ef45a90 .functor BUFZ 2, v0x11ef35f20_0, C4<00>, C4<00>, C4<00>;
v0x11ef35bf0_0 .net "bubble", 0 0, L_0x120079378;  alias, 1 drivers
v0x11ef35c90_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef35d30_0 .net "data_in", 1 0, L_0x11ef43200;  alias, 1 drivers
v0x11ef35dc0_0 .net "data_out", 1 0, L_0x11ef45a90;  alias, 1 drivers
v0x11ef35e50_0 .net "data_out_wire", 1 0, v0x11ef35f20_0;  1 drivers
v0x11ef35f20_0 .var "data_reg", 1 0;
L_0x120079018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11ef35fc0_0 .net "default_val", 1 0, L_0x120079018;  1 drivers
v0x11ef36070_0 .net "stall", 0 0, L_0x1200792a0;  alias, 1 drivers
S_0x11ef36190 .scope module, "MEM_WB_reg_write_mem" "PipeDff" 31 25, 10 1 0, S_0x11ef326e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x11ef36350 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x11ef46410 .functor BUFZ 1, v0x11ef36850_0, C4<0>, C4<0>, C4<0>;
v0x11ef364e0_0 .net "bubble", 0 0, L_0x120079378;  alias, 1 drivers
v0x11ef36580_0 .net "clk", 0 0, v0x11ef3d240_0;  alias, 1 drivers
v0x11ef36620_0 .net "data_in", 0 0, L_0x11ef42bf0;  alias, 1 drivers
v0x11ef36730_0 .net "data_out", 0 0, L_0x11ef46410;  alias, 1 drivers
v0x11ef367c0_0 .net "data_out_wire", 0 0, v0x11ef36850_0;  1 drivers
v0x11ef36850_0 .var "data_reg", 0 0;
L_0x1200791c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11ef368e0_0 .net "default_val", 0 0, L_0x1200791c8;  1 drivers
v0x11ef36990_0 .net "stall", 0 0, L_0x1200792a0;  alias, 1 drivers
S_0x11ef37a40 .scope module, "wb_module" "WB_MODULE" 7 252, 32 2 0, S_0x12ee7fb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "reg_src";
    .port_info 1 /INPUT 32 "pc_plus4";
    .port_info 2 /INPUT 32 "nxpc";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /INPUT 32 "alu_result";
    .port_info 5 /INPUT 32 "mem2reg_data";
    .port_info 6 /OUTPUT 32 "reg_write_data";
v0x11ef328a0_0 .net "alu_result", 31 0, L_0x11ef45dd0;  alias, 1 drivers
v0x11ef37d40_0 .net "imm", 31 0, L_0x11ef45f70;  alias, 1 drivers
v0x11ef37e20_0 .net "mem2reg_data", 31 0, L_0x11ef45c30;  alias, 1 drivers
v0x11ef37ef0_0 .net "nxpc", 31 0, o0x12004b3e0;  alias, 0 drivers
v0x11ef37f80_0 .net "pc_plus4", 31 0, L_0x11ef46110;  alias, 1 drivers
v0x11ef38090_0 .net "reg_src", 1 0, L_0x11ef45a90;  alias, 1 drivers
v0x11ef38160_0 .var "reg_write_data", 31 0;
E_0x11ef34f40/0 .event edge, v0x11ef35dc0_0, v0x11ef33050_0, v0x11ef34290_0, v0x11ef33990_0;
E_0x11ef34f40/1 .event edge, v0x11ef34bb0_0;
E_0x11ef34f40 .event/or E_0x11ef34f40/0, E_0x11ef34f40/1;
    .scope S_0x11ef30f20;
T_0 ;
    %wait E_0x11ef311f0;
    %load/vec4 v0x11ef31640_0;
    %flag_set/vec4 8;
    %load/vec4 v0x11ef31220_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11ef31450_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x11ef316d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x11ef31450_0;
    %assign/vec4 v0x11ef31450_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x11ef315b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x11ef31360_0;
    %assign/vec4 v0x11ef31450_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x11ef314e0_0;
    %assign/vec4 v0x11ef31450_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x11ef30960;
T_1 ;
    %wait E_0x11ef30cc0;
    %load/vec4 v0x11ef30d10_0;
    %load/vec4 v0x11ef30e00_0;
    %add;
    %store/vec4 v0x11ef30e90_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x11ef2e440;
T_2 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef2ec10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x11ef2ea60_0;
    %assign/vec4 v0x11ef2eaf0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x11ef2e780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x11ef2eb80_0;
    %assign/vec4 v0x11ef2eaf0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x11ef2e8c0_0;
    %assign/vec4 v0x11ef2eaf0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x11ef2ed20;
T_3 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef2f560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x11ef2f3b0_0;
    %assign/vec4 v0x11ef2f440_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x11ef2f0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x11ef2f4d0_0;
    %assign/vec4 v0x11ef2f440_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x11ef2f210_0;
    %assign/vec4 v0x11ef2f440_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x11ef2f690;
T_4 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef2fe90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x11ef2fcd0_0;
    %assign/vec4 v0x11ef2fd60_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x11ef2fa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x11ef2fdf0_0;
    %assign/vec4 v0x11ef2fd60_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x11ef2fb30_0;
    %assign/vec4 v0x11ef2fd60_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x11ef28d90;
T_5 ;
    %wait E_0x11ef28f90;
    %load/vec4 v0x11ef29360_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x11ef29000_0, 0, 3;
    %load/vec4 v0x11ef29360_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x11ef29440_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11ef29280_0, 0, 32;
    %load/vec4 v0x11ef29440_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11ef290c0_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11ef290c0_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v0x11ef29000_0;
    %pushi/vec4 1, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x11ef29000_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x11ef29360_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ef29280_0, 4, 12;
    %load/vec4 v0x11ef29280_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x11ef290c0_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x11ef29360_0;
    %parti/s 5, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ef29280_0, 4, 5;
    %load/vec4 v0x11ef29280_0;
    %store/vec4 v0x11ef290c0_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v0x11ef29360_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ef29280_0, 4, 7;
    %load/vec4 v0x11ef29360_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ef29280_0, 4, 5;
    %load/vec4 v0x11ef29280_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x11ef290c0_0, 0, 32;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0x11ef29360_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ef29280_0, 4, 12;
    %load/vec4 v0x11ef29280_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x11ef290c0_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v0x11ef29360_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ef29160_0, 4, 1;
    %load/vec4 v0x11ef29360_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ef29160_0, 4, 6;
    %load/vec4 v0x11ef29360_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ef29160_0, 4, 1;
    %load/vec4 v0x11ef29360_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ef29160_0, 4, 4;
    %load/vec4 v0x11ef29160_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ef29280_0, 4, 12;
    %load/vec4 v0x11ef29280_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x11ef290c0_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0x11ef29360_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ef29280_0, 4, 20;
    %load/vec4 v0x11ef29280_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x11ef290c0_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x11ef29360_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ef29280_0, 4, 20;
    %load/vec4 v0x11ef29280_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x11ef290c0_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x11ef29360_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ef291f0_0, 4, 1;
    %load/vec4 v0x11ef29360_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ef291f0_0, 4, 8;
    %load/vec4 v0x11ef29360_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ef291f0_0, 4, 1;
    %load/vec4 v0x11ef29360_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ef291f0_0, 4, 10;
    %load/vec4 v0x11ef291f0_0;
    %pad/u 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ef29280_0, 4, 20;
    %load/vec4 v0x11ef29280_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x11ef290c0_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x11ef29360_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ef29280_0, 4, 12;
    %load/vec4 v0x11ef29280_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x11ef290c0_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x11ef26780;
T_6 ;
    %wait E_0x11ef186b0;
    %load/vec4 v0x11ef26d70_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x11ef272e0_0, 0, 7;
    %load/vec4 v0x11ef26d70_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x11ef26cb0_0, 0, 3;
    %load/vec4 v0x11ef26d70_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x11ef275a0_0, 0, 5;
    %load/vec4 v0x11ef26d70_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x11ef27630_0, 0, 5;
    %load/vec4 v0x11ef26d70_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x11ef27440_0, 0, 5;
    %load/vec4 v0x11ef26cb0_0;
    %store/vec4 v0x11ef26e30_0, 0, 3;
    %load/vec4 v0x11ef272e0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef26b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef26f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef26fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef27100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef27210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef274d0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x11ef27370_0, 0, 2;
    %jmp T_6.10;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef26b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef26f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef26fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef27100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef27210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ef274d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11ef27370_0, 0, 2;
    %jmp T_6.10;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef26b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef26f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef26fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef27100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef27210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ef274d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11ef27370_0, 0, 2;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef26b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef26f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef26fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef27100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ef27210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef274d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x11ef27370_0, 0, 2;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ef27100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef26b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef26f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef26fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ef27100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef27210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ef274d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x11ef27370_0, 0, 2;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ef26b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef26f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef26fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef27100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef27210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef274d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11ef27370_0, 0, 2;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef26b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef26f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef26fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef27100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef27210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ef274d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11ef27370_0, 0, 2;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef26b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef26f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef26fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef27100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef27210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ef274d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11ef27370_0, 0, 2;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef26b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ef26f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef26fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef27100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef27210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ef274d0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x11ef27370_0, 0, 2;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef26b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef26f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ef26fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef27100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef27210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ef274d0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x11ef27370_0, 0, 2;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x11ef25d30;
T_7 ;
    %wait E_0x11ef186f0;
    %load/vec4 v0x11ef26690_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef260c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef261b0_0, 0, 1;
    %load/vec4 v0x11ef26390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11ef26280_0, 0, 4;
    %jmp T_7.19;
T_7.10 ;
    %load/vec4 v0x11ef26420_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %store/vec4 v0x11ef26280_0, 0, 4;
    %jmp T_7.19;
T_7.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x11ef26280_0, 0, 4;
    %jmp T_7.19;
T_7.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x11ef26280_0, 0, 4;
    %jmp T_7.19;
T_7.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x11ef26280_0, 0, 4;
    %jmp T_7.19;
T_7.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x11ef26280_0, 0, 4;
    %jmp T_7.19;
T_7.15 ;
    %load/vec4 v0x11ef26420_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.22, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x11ef26280_0, 0, 4;
    %jmp T_7.19;
T_7.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x11ef26280_0, 0, 4;
    %jmp T_7.19;
T_7.17 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x11ef26280_0, 0, 4;
    %jmp T_7.19;
T_7.19 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef260c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ef261b0_0, 0, 1;
    %load/vec4 v0x11ef26390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11ef26280_0, 0, 4;
    %jmp T_7.33;
T_7.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11ef26280_0, 0, 4;
    %jmp T_7.33;
T_7.25 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x11ef26280_0, 0, 4;
    %jmp T_7.33;
T_7.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x11ef26280_0, 0, 4;
    %jmp T_7.33;
T_7.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x11ef26280_0, 0, 4;
    %jmp T_7.33;
T_7.28 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x11ef26280_0, 0, 4;
    %jmp T_7.33;
T_7.29 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x11ef26280_0, 0, 4;
    %jmp T_7.33;
T_7.30 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x11ef26280_0, 0, 4;
    %jmp T_7.33;
T_7.31 ;
    %load/vec4 v0x11ef26420_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.34, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.35, 8;
T_7.34 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.35, 8;
 ; End of false expr.
    %blend;
T_7.35;
    %store/vec4 v0x11ef26280_0, 0, 4;
    %jmp T_7.33;
T_7.33 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef260c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ef261b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11ef26280_0, 0, 4;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef260c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ef261b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11ef26280_0, 0, 4;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef260c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef261b0_0, 0, 1;
    %load/vec4 v0x11ef26390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.39, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.40, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.41, 6;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x11ef26280_0, 0, 4;
    %jmp T_7.43;
T_7.36 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x11ef26280_0, 0, 4;
    %jmp T_7.43;
T_7.37 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x11ef26280_0, 0, 4;
    %jmp T_7.43;
T_7.38 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x11ef26280_0, 0, 4;
    %jmp T_7.43;
T_7.39 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x11ef26280_0, 0, 4;
    %jmp T_7.43;
T_7.40 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x11ef26280_0, 0, 4;
    %jmp T_7.43;
T_7.41 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x11ef26280_0, 0, 4;
    %jmp T_7.43;
T_7.43 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef260c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ef261b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11ef26280_0, 0, 4;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ef260c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ef261b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11ef26280_0, 0, 4;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ef260c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ef261b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11ef26280_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef260c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ef261b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11ef26280_0, 0, 4;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x11ef2a370;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x11ef2b350_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x11ef2b350_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x11ef2b350_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x11ef2b870, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x11ef2b350_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x11ef2b350_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x11ef2a370;
T_9 ;
    %wait E_0x11ef2a630;
    %load/vec4 v0x11ef2b7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x11ef2b6d0_0;
    %load/vec4 v0x11ef2b640_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ef2b870, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x11ef29500;
T_10 ;
    %wait E_0x11ef29880;
    %load/vec4 v0x11ef29b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x11ef29e90_0;
    %load/vec4 v0x11ef29a70_0;
    %add;
    %store/vec4 v0x11ef29d70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ef2a090_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x11ef29c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x11ef2a120_0;
    %load/vec4 v0x11ef29a70_0;
    %add;
    %store/vec4 v0x11ef29d70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ef2a090_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x11ef29910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x11ef29e90_0;
    %load/vec4 v0x11ef29a70_0;
    %add;
    %store/vec4 v0x11ef29e00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ef2a090_0, 0, 1;
    %load/vec4 v0x11ef299e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %load/vec4 v0x11ef29fb0_0;
    %store/vec4 v0x11ef29d70_0, 0, 32;
    %jmp T_10.13;
T_10.6 ;
    %load/vec4 v0x11ef2a1f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.14, 8;
    %load/vec4 v0x11ef29e00_0;
    %jmp/1 T_10.15, 8;
T_10.14 ; End of true expr.
    %load/vec4 v0x11ef29fb0_0;
    %jmp/0 T_10.15, 8;
 ; End of false expr.
    %blend;
T_10.15;
    %store/vec4 v0x11ef29d70_0, 0, 32;
    %jmp T_10.13;
T_10.7 ;
    %load/vec4 v0x11ef2a1f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.16, 8;
    %load/vec4 v0x11ef29e00_0;
    %jmp/1 T_10.17, 8;
T_10.16 ; End of true expr.
    %load/vec4 v0x11ef29fb0_0;
    %jmp/0 T_10.17, 8;
 ; End of false expr.
    %blend;
T_10.17;
    %store/vec4 v0x11ef29d70_0, 0, 32;
    %jmp T_10.13;
T_10.8 ;
    %load/vec4 v0x11ef29cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.18, 8;
    %load/vec4 v0x11ef29e00_0;
    %jmp/1 T_10.19, 8;
T_10.18 ; End of true expr.
    %load/vec4 v0x11ef29fb0_0;
    %jmp/0 T_10.19, 8;
 ; End of false expr.
    %blend;
T_10.19;
    %store/vec4 v0x11ef29d70_0, 0, 32;
    %jmp T_10.13;
T_10.9 ;
    %load/vec4 v0x11ef29cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.20, 8;
    %load/vec4 v0x11ef29e00_0;
    %jmp/1 T_10.21, 8;
T_10.20 ; End of true expr.
    %load/vec4 v0x11ef29fb0_0;
    %jmp/0 T_10.21, 8;
 ; End of false expr.
    %blend;
T_10.21;
    %store/vec4 v0x11ef29d70_0, 0, 32;
    %jmp T_10.13;
T_10.10 ;
    %load/vec4 v0x11ef29cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.22, 8;
    %load/vec4 v0x11ef29e00_0;
    %jmp/1 T_10.23, 8;
T_10.22 ; End of true expr.
    %load/vec4 v0x11ef29fb0_0;
    %jmp/0 T_10.23, 8;
 ; End of false expr.
    %blend;
T_10.23;
    %store/vec4 v0x11ef29d70_0, 0, 32;
    %jmp T_10.13;
T_10.11 ;
    %load/vec4 v0x11ef29cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.24, 8;
    %load/vec4 v0x11ef29e00_0;
    %jmp/1 T_10.25, 8;
T_10.24 ; End of true expr.
    %load/vec4 v0x11ef29fb0_0;
    %jmp/0 T_10.25, 8;
 ; End of false expr.
    %blend;
T_10.25;
    %store/vec4 v0x11ef29d70_0, 0, 32;
    %jmp T_10.13;
T_10.13 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef2a090_0, 0, 1;
    %load/vec4 v0x11ef29fb0_0;
    %store/vec4 v0x11ef29d70_0, 0, 32;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x11ef1e6f0;
T_11 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef1eec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x11ef1eca0_0;
    %assign/vec4 v0x11ef1ed70_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x11ef1ea40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x11ef1ee10_0;
    %assign/vec4 v0x11ef1ed70_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x11ef1eb80_0;
    %assign/vec4 v0x11ef1ed70_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x11ef1efe0;
T_12 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef1f7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x11ef1f590_0;
    %assign/vec4 v0x11ef1f660_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x11ef1f330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x11ef1f700_0;
    %assign/vec4 v0x11ef1f660_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x11ef1f470_0;
    %assign/vec4 v0x11ef1f660_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x11ef1b010;
T_13 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef1b800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x11ef1b640_0;
    %assign/vec4 v0x11ef1b6d0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x11ef1b360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x11ef1b760_0;
    %assign/vec4 v0x11ef1b6d0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x11ef1b4a0_0;
    %assign/vec4 v0x11ef1b6d0_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x11ef21ec0;
T_14 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef22680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x11ef22480_0;
    %assign/vec4 v0x11ef22520_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x11ef22240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x11ef225d0_0;
    %assign/vec4 v0x11ef22520_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x11ef22360_0;
    %assign/vec4 v0x11ef22520_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x11ef22e90;
T_15 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef23640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x11ef23440_0;
    %assign/vec4 v0x11ef234e0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x11ef231e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x11ef23590_0;
    %assign/vec4 v0x11ef234e0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x11ef23320_0;
    %assign/vec4 v0x11ef234e0_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x11ef1f8d0;
T_16 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef20080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x11ef1fe80_0;
    %assign/vec4 v0x11ef1ff20_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x11ef1fc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x11ef1ffd0_0;
    %assign/vec4 v0x11ef1ff20_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x11ef1fd60_0;
    %assign/vec4 v0x11ef1ff20_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x11ef21360;
T_17 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef21c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x11ef21a70_0;
    %assign/vec4 v0x11ef21b00_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x11ef216b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x11ef21b90_0;
    %assign/vec4 v0x11ef21b00_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x11ef21950_0;
    %assign/vec4 v0x11ef21b00_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x11ef227a0;
T_18 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef22d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x11ef19940_0;
    %assign/vec4 v0x11ef22c30_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x11ef22af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x11ef22cc0_0;
    %assign/vec4 v0x11ef22c30_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x11ef19820_0;
    %assign/vec4 v0x11ef22c30_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x11ef19d80;
T_19 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef1a560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x11ef1a340_0;
    %assign/vec4 v0x11ef1a410_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x11ef1a100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x11ef1a4b0_0;
    %assign/vec4 v0x11ef1a410_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x11ef1a220_0;
    %assign/vec4 v0x11ef1a410_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x11ef1b920;
T_20 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef1c0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x11ef1bed0_0;
    %assign/vec4 v0x11ef1bfa0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x11ef1bc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x11ef1c040_0;
    %assign/vec4 v0x11ef1bfa0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x11ef1bdb0_0;
    %assign/vec4 v0x11ef1bfa0_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x11ef201a0;
T_21 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef20970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x11ef20750_0;
    %assign/vec4 v0x11ef20820_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x11ef204f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x11ef208c0_0;
    %assign/vec4 v0x11ef20820_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x11ef20630_0;
    %assign/vec4 v0x11ef20820_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x11ef1de00;
T_22 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef1e5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x11ef1e3b0_0;
    %assign/vec4 v0x11ef1e480_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x11ef1e150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x11ef1e520_0;
    %assign/vec4 v0x11ef1e480_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x11ef1e290_0;
    %assign/vec4 v0x11ef1e480_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x11ef20a90;
T_23 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef21240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x11ef21040_0;
    %assign/vec4 v0x11ef210e0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x11ef20de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x11ef21190_0;
    %assign/vec4 v0x11ef210e0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x11ef20f20_0;
    %assign/vec4 v0x11ef210e0_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x11ef1cb00;
T_24 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef1d350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x11ef1d1a0_0;
    %assign/vec4 v0x11ef1d230_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x11ef1ce50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x11ef1d2c0_0;
    %assign/vec4 v0x11ef1d230_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x11ef1d080_0;
    %assign/vec4 v0x11ef1d230_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x11ef18ac0;
T_25 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef19220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x11ef19000_0;
    %assign/vec4 v0x11ef190d0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x11ef18da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x11ef19170_0;
    %assign/vec4 v0x11ef190d0_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x11ef18ee0_0;
    %assign/vec4 v0x11ef190d0_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x11ef1a680;
T_26 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef1ae90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x11ef1ac70_0;
    %assign/vec4 v0x11ef1ad40_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x11ef1a9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x11ef1ade0_0;
    %assign/vec4 v0x11ef1ad40_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x11ef1ab10_0;
    %assign/vec4 v0x11ef1ad40_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x11ef1d550;
T_27 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef1dce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x11ef1dae0_0;
    %assign/vec4 v0x11ef1db80_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x11ef1d890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x11ef1dc30_0;
    %assign/vec4 v0x11ef1db80_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x11ef1d9c0_0;
    %assign/vec4 v0x11ef1db80_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x11ef19330;
T_28 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef19c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x11ef19ab0_0;
    %assign/vec4 v0x11ef19b40_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x11ef196c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x11ef19bd0_0;
    %assign/vec4 v0x11ef19b40_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x11ef0cca0_0;
    %assign/vec4 v0x11ef19b40_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x11ef1c210;
T_29 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef1c9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x11ef1c7c0_0;
    %assign/vec4 v0x11ef1c890_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x11ef1c560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x11ef1c930_0;
    %assign/vec4 v0x11ef1c890_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x11ef1c6a0_0;
    %assign/vec4 v0x11ef1c890_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x11ef122d0;
T_30 ;
    %wait E_0x11ef12510;
    %load/vec4 v0x11ef12840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %load/vec4 v0x11ef12560_0;
    %store/vec4 v0x11ef12790_0, 0, 32;
    %jmp T_30.4;
T_30.0 ;
    %load/vec4 v0x11ef12560_0;
    %store/vec4 v0x11ef12790_0, 0, 32;
    %jmp T_30.4;
T_30.1 ;
    %load/vec4 v0x11ef12620_0;
    %store/vec4 v0x11ef12790_0, 0, 32;
    %jmp T_30.4;
T_30.2 ;
    %load/vec4 v0x11ef126d0_0;
    %store/vec4 v0x11ef12790_0, 0, 32;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x11ef129b0;
T_31 ;
    %wait E_0x11ef12bf0;
    %load/vec4 v0x11ef12f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %load/vec4 v0x11ef12c40_0;
    %store/vec4 v0x11ef12e80_0, 0, 32;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0x11ef12c40_0;
    %store/vec4 v0x11ef12e80_0, 0, 32;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0x11ef12cf0_0;
    %store/vec4 v0x11ef12e80_0, 0, 32;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x11ef12db0_0;
    %store/vec4 v0x11ef12e80_0, 0, 32;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x11ef117e0;
T_32 ;
    %wait E_0x11ef11a10;
    %load/vec4 v0x11ef11cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11ef11bc0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ef11e30_0, 0, 1;
    %jmp T_32.11;
T_32.0 ;
    %load/vec4 v0x11ef11a60_0;
    %load/vec4 v0x11ef11b10_0;
    %add;
    %store/vec4 v0x11ef11bc0_0, 0, 32;
    %load/vec4 v0x11ef11bc0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x11ef11e30_0, 0, 1;
    %jmp T_32.11;
T_32.1 ;
    %load/vec4 v0x11ef11a60_0;
    %ix/getv 4, v0x11ef11b10_0;
    %shiftl 4;
    %store/vec4 v0x11ef11bc0_0, 0, 32;
    %load/vec4 v0x11ef11bc0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x11ef11e30_0, 0, 1;
    %jmp T_32.11;
T_32.2 ;
    %load/vec4 v0x11ef11a60_0;
    %load/vec4 v0x11ef11b10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x11ef11bc0_0, 0, 32;
    %load/vec4 v0x11ef11bc0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x11ef11e30_0, 0, 1;
    %jmp T_32.11;
T_32.3 ;
    %load/vec4 v0x11ef11a60_0;
    %load/vec4 v0x11ef11b10_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x11ef11bc0_0, 0, 32;
    %load/vec4 v0x11ef11bc0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x11ef11e30_0, 0, 1;
    %jmp T_32.11;
T_32.4 ;
    %load/vec4 v0x11ef11a60_0;
    %load/vec4 v0x11ef11b10_0;
    %xor;
    %store/vec4 v0x11ef11bc0_0, 0, 32;
    %load/vec4 v0x11ef11bc0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x11ef11e30_0, 0, 1;
    %jmp T_32.11;
T_32.5 ;
    %load/vec4 v0x11ef11a60_0;
    %ix/getv 4, v0x11ef11b10_0;
    %shiftr 4;
    %store/vec4 v0x11ef11bc0_0, 0, 32;
    %load/vec4 v0x11ef11bc0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x11ef11e30_0, 0, 1;
    %jmp T_32.11;
T_32.6 ;
    %load/vec4 v0x11ef11a60_0;
    %load/vec4 v0x11ef11b10_0;
    %or;
    %store/vec4 v0x11ef11bc0_0, 0, 32;
    %load/vec4 v0x11ef11bc0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x11ef11e30_0, 0, 1;
    %jmp T_32.11;
T_32.7 ;
    %load/vec4 v0x11ef11a60_0;
    %load/vec4 v0x11ef11b10_0;
    %and;
    %store/vec4 v0x11ef11bc0_0, 0, 32;
    %load/vec4 v0x11ef11bc0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x11ef11e30_0, 0, 1;
    %jmp T_32.11;
T_32.8 ;
    %load/vec4 v0x11ef11a60_0;
    %load/vec4 v0x11ef11b10_0;
    %sub;
    %store/vec4 v0x11ef11bc0_0, 0, 32;
    %load/vec4 v0x11ef11bc0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x11ef11e30_0, 0, 1;
    %jmp T_32.11;
T_32.9 ;
    %load/vec4 v0x11ef11a60_0;
    %ix/getv 4, v0x11ef11b10_0;
    %shiftr/s 4;
    %store/vec4 v0x11ef11bc0_0, 0, 32;
    %load/vec4 v0x11ef11bc0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x11ef11e30_0, 0, 1;
    %jmp T_32.11;
T_32.11 ;
    %pop/vec4 1;
    %load/vec4 v0x11ef11a60_0;
    %load/vec4 v0x11ef11b10_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x11ef11d60_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x11ef0a3e0;
T_33 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef0abb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x11ef0a980_0;
    %assign/vec4 v0x11ef0aa50_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x11ef0a6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x11ef0ab00_0;
    %assign/vec4 v0x11ef0aa50_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x11ef0a840_0;
    %assign/vec4 v0x11ef0aa50_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x11ef0d210;
T_34 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef0d9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x11ef0d7a0_0;
    %assign/vec4 v0x11ef0d850_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x11ef0d540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x11ef0d900_0;
    %assign/vec4 v0x11ef0d850_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x11ef0d680_0;
    %assign/vec4 v0x11ef0d850_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x11ef0ace0;
T_35 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef0b4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x11ef0b2c0_0;
    %assign/vec4 v0x11ef0b350_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x11ef0b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x11ef0b400_0;
    %assign/vec4 v0x11ef0b350_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x11ef0b1a0_0;
    %assign/vec4 v0x11ef0b350_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x11ef0f710;
T_36 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef0fe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x11ef0fc60_0;
    %assign/vec4 v0x11ef0fd10_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x11ef0fa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x11ef0fdc0_0;
    %assign/vec4 v0x11ef0fd10_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x11ef0fb40_0;
    %assign/vec4 v0x11ef0fd10_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x11ef0c7f0;
T_37 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef0d090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x11ef0cec0_0;
    %assign/vec4 v0x11ef0cf50_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x11ef0cb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x11ef0cfe0_0;
    %assign/vec4 v0x11ef0cf50_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x11ef0cda0_0;
    %assign/vec4 v0x11ef0cf50_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x11ef0ec90;
T_38 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef0f520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x11ef0f370_0;
    %assign/vec4 v0x11ef0f400_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x11ef0f020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x11ef0f490_0;
    %assign/vec4 v0x11ef0f400_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x11ef0f250_0;
    %assign/vec4 v0x11ef0f400_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x11ef0bf10;
T_39 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef0c6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x11ef0c4c0_0;
    %assign/vec4 v0x11ef0c590_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x11ef0c260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x11ef0c620_0;
    %assign/vec4 v0x11ef0c590_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x11ef0c3a0_0;
    %assign/vec4 v0x11ef0c590_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x11ef0b5c0;
T_40 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef0bdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x11ef0bbe0_0;
    %assign/vec4 v0x11ef0bc70_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x11ef0b960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x11ef0bd20_0;
    %assign/vec4 v0x11ef0bc70_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x11ef0bac0_0;
    %assign/vec4 v0x11ef0bc70_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x11ef0dad0;
T_41 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef0e290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x11ef0e080_0;
    %assign/vec4 v0x11ef0e130_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x11ef0de20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x11ef0e1e0_0;
    %assign/vec4 v0x11ef0e130_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x11ef0df60_0;
    %assign/vec4 v0x11ef0e130_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x11ef0e3b0;
T_42 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef0eb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x11ef0e960_0;
    %assign/vec4 v0x11ef0ea10_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x11ef0e700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x11ef0eac0_0;
    %assign/vec4 v0x11ef0ea10_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x11ef0e840_0;
    %assign/vec4 v0x11ef0ea10_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x11ef32070;
T_43 ;
    %wait E_0x11ef32290;
    %load/vec4 v0x11ef32450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11ef323b0_0, 0, 32;
    %load/vec4 v0x11ef322f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11ef323b0_0, 0, 32;
    %jmp T_43.8;
T_43.2 ;
    %load/vec4 v0x11ef32560_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ef32610_0, 4, 8;
    %load/vec4 v0x11ef32610_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x11ef323b0_0, 0, 32;
    %jmp T_43.8;
T_43.3 ;
    %load/vec4 v0x11ef32560_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ef32610_0, 4, 8;
    %load/vec4 v0x11ef32610_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11ef323b0_0, 0, 32;
    %jmp T_43.8;
T_43.4 ;
    %load/vec4 v0x11ef32560_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ef32610_0, 4, 16;
    %load/vec4 v0x11ef32610_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x11ef323b0_0, 0, 32;
    %jmp T_43.8;
T_43.5 ;
    %load/vec4 v0x11ef32560_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11ef32610_0, 4, 16;
    %load/vec4 v0x11ef32610_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11ef323b0_0, 0, 32;
    %jmp T_43.8;
T_43.6 ;
    %load/vec4 v0x11ef32560_0;
    %store/vec4 v0x11ef323b0_0, 0, 32;
    %jmp T_43.8;
T_43.8 ;
    %pop/vec4 1;
T_43.0 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x12ee810e0;
T_44 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x11ef080a0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x11ef08830_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x11ef07d30_0, 0, 10;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x11ef084d0_0, 0, 13;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x11ef08b50_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef08f20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11ef09b00_0, 0, 32;
    %end;
    .thread T_44;
    .scope S_0x12ee810e0;
T_45 ;
    %wait E_0x12eea35c0;
    %fork t_1, S_0x12eeba4b0;
    %jmp t_0;
    .scope S_0x12eeba4b0;
t_1 ;
    %fork t_3, S_0x12eecde30;
    %jmp t_2;
    .scope S_0x12eecde30;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12eef3cf0_0, 0, 32;
T_45.0 ;
    %load/vec4 v0x12eef3cf0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_45.1, 5;
    %load/vec4 v0x11ef09460_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x12eef3cf0_0;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x11ef09860, 4;
    %load/vec4 v0x11ef09460_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x12eef3cf0_0;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x11ef095b0, 4;
    %load/vec4 v0x11ef09650_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x11ef09460_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x12eef3cf0_0;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x11ef095b0, 4;
    %store/vec4 v0x11ef097b0_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11ef08010_0, 0;
    %load/vec4 v0x12eef3cf0_0;
    %assign/vec4 v0x11ef080a0_0, 0;
    %disable S_0x12eeba4b0;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x11ef09460_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x12eef3cf0_0;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x11ef095b0, 4;
    %assign/vec4 v0x11ef097b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ef08010_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x11ef080a0_0, 0;
T_45.3 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12eef3cf0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12eef3cf0_0, 0, 32;
    %jmp T_45.0;
T_45.1 ;
    %end;
    .scope S_0x12eeba4b0;
t_2 %join;
    %end;
    .scope S_0x12ee810e0;
t_0 %join;
    %jmp T_45;
    .thread T_45;
    .scope S_0x12ee810e0;
T_46 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef093b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ef09310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11ef09070_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x11ef07c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11ef08130_0, 0, 32;
T_46.2 ;
    %load/vec4 v0x11ef08130_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_46.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x11ef08130_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ef091c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11ef081c0_0, 0, 32;
T_46.4 ;
    %load/vec4 v0x11ef081c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_46.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x11ef08130_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x11ef081c0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ef09860, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x11ef08130_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x11ef081c0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ef07f80, 0, 4;
    %load/vec4 v0x11ef081c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11ef081c0_0, 0, 32;
    %jmp T_46.4;
T_46.5 ;
    %load/vec4 v0x11ef08130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11ef08130_0, 0, 32;
    %jmp T_46.2;
T_46.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11ef08250_0, 0, 32;
T_46.6 ;
    %load/vec4 v0x11ef08250_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_46.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x11ef08250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ef08c90, 0, 4;
    %load/vec4 v0x11ef08250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11ef08250_0, 0, 32;
    %jmp T_46.6;
T_46.7 ;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x11ef07c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_46.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.10, 6;
    %jmp T_46.11;
T_46.8 ;
    %load/vec4 v0x11ef08010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.12, 8;
    %load/vec4 v0x11ef09120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.14, 8;
    %load/vec4 v0x11ef09460_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x11ef080a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x11ef082e0_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x11ef07bf0, 4;
    %assign/vec4 v0x11ef09070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11ef09310_0, 0;
    %jmp T_46.15;
T_46.14 ;
    %load/vec4 v0x11ef09bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.16, 8;
    %load/vec4 v0x11ef09c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_46.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_46.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_46.20, 6;
    %jmp T_46.21;
T_46.18 ;
    %load/vec4 v0x11ef099a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_46.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_46.25, 6;
    %jmp T_46.26;
T_46.22 ;
    %load/vec4 v0x11ef09a50_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x11ef09460_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x11ef080a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x11ef082e0_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ef07bf0, 4, 5;
    %jmp T_46.26;
T_46.23 ;
    %load/vec4 v0x11ef09a50_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x11ef09460_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x11ef080a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x11ef082e0_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ef07bf0, 4, 5;
    %jmp T_46.26;
T_46.24 ;
    %load/vec4 v0x11ef09a50_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x11ef09460_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x11ef080a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x11ef082e0_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ef07bf0, 4, 5;
    %jmp T_46.26;
T_46.25 ;
    %load/vec4 v0x11ef09a50_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x11ef09460_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x11ef080a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x11ef082e0_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ef07bf0, 0, 4;
    %jmp T_46.26;
T_46.26 ;
    %pop/vec4 1;
    %jmp T_46.21;
T_46.19 ;
    %load/vec4 v0x11ef099a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_46.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.28, 6;
    %jmp T_46.29;
T_46.27 ;
    %load/vec4 v0x11ef09a50_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x11ef09460_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x11ef080a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x11ef082e0_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ef07bf0, 4, 5;
    %jmp T_46.29;
T_46.28 ;
    %load/vec4 v0x11ef09a50_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x11ef09460_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x11ef080a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x11ef082e0_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ef07bf0, 0, 4;
    %jmp T_46.29;
T_46.29 ;
    %pop/vec4 1;
    %jmp T_46.21;
T_46.20 ;
    %load/vec4 v0x11ef09a50_0;
    %load/vec4 v0x11ef09460_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x11ef080a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x11ef082e0_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ef07bf0, 0, 4;
    %jmp T_46.21;
T_46.21 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x11ef09460_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x11ef080a0_0;
    %pad/s 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ef07f80, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11ef09310_0, 0;
    %jmp T_46.17;
T_46.16 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11ef09070_0, 0;
T_46.17 ;
T_46.15 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x11ef07c90_0, 0;
    %jmp T_46.13;
T_46.12 ;
    %load/vec4 v0x11ef09bb0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x11ef09120_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_46.30, 9;
    %load/vec4 v0x11ef09120_0;
    %assign/vec4 v0x11ef08780_0, 0;
    %load/vec4 v0x11ef09bb0_0;
    %assign/vec4 v0x11ef08de0_0, 0;
    %load/vec4 v0x11ef09460_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x11ef09460_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x11ef091c0, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x11ef09860, 4;
    %load/vec4 v0x11ef09460_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x11ef09460_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x11ef091c0, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x11ef07f80, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.32, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x11ef07c90_0, 0;
    %load/vec4 v0x11ef09460_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x11ef09460_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x11ef091c0, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x11ef095b0, 4;
    %load/vec4 v0x11ef09460_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x11ef08b50_0, 0;
    %fork t_5, S_0x12eeeab90;
    %jmp t_4;
    .scope S_0x12eeeab90;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12eea0200_0, 0, 32;
T_46.34 ;
    %load/vec4 v0x12eea0200_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_46.35, 5;
    %load/vec4 v0x11ef09460_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x11ef09460_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x11ef091c0, 5;
    %pad/u 36;
    %pad/u 39;
    %muli 8, 0, 39;
    %pad/u 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x12eea0200_0;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x11ef07bf0, 4;
    %ix/getv/s 3, v0x12eea0200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ef08c90, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12eea0200_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12eea0200_0, 0, 32;
    %jmp T_46.34;
T_46.35 ;
    %end;
    .scope S_0x12ee810e0;
t_4 %join;
    %jmp T_46.33;
T_46.32 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x11ef07c90_0, 0;
T_46.33 ;
    %load/vec4 v0x11ef09650_0;
    %assign/vec4 v0x11ef07d30_0, 0;
    %load/vec4 v0x11ef09460_0;
    %assign/vec4 v0x11ef08830_0, 0;
    %load/vec4 v0x11ef07d30_0;
    %load/vec4 v0x11ef08830_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x11ef084d0_0, 0;
T_46.30 ;
T_46.13 ;
    %jmp T_46.11;
T_46.9 ;
    %load/vec4 v0x11ef08ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.36, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x11ef07c90_0, 0;
T_46.36 ;
    %jmp T_46.11;
T_46.10 ;
    %load/vec4 v0x11ef08ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.38, 8;
    %fork t_7, S_0x12eebb5b0;
    %jmp t_6;
    .scope S_0x12eebb5b0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12eebc700_0, 0, 32;
T_46.40 ;
    %load/vec4 v0x12eebc700_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_46.41, 5;
    %ix/getv/s 4, v0x12eebc700_0;
    %load/vec4a v0x11ef08630, 4;
    %load/vec4 v0x11ef08830_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x11ef08830_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x11ef091c0, 4;
    %pad/u 36;
    %pad/u 39;
    %muli 8, 0, 39;
    %pad/u 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x12eebc700_0;
    %pad/s 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ef07bf0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12eebc700_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12eebc700_0, 0, 32;
    %jmp T_46.40;
T_46.41 ;
    %end;
    .scope S_0x12ee810e0;
t_6 %join;
    %load/vec4 v0x11ef07d30_0;
    %load/vec4 v0x11ef08830_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x11ef08830_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x11ef091c0, 4;
    %pad/u 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ef095b0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x11ef08830_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x11ef08830_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x11ef091c0, 4;
    %pad/u 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ef09860, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11ef08f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x11ef08830_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x11ef08830_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x11ef091c0, 4;
    %pad/u 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ef07f80, 0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x11ef07c90_0, 0;
    %load/vec4 v0x11ef08830_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x11ef091c0, 4;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_46.42, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x11ef08830_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ef091c0, 0, 4;
    %jmp T_46.43;
T_46.42 ;
    %load/vec4 v0x11ef08830_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x11ef091c0, 4;
    %addi 1, 0, 32;
    %load/vec4 v0x11ef08830_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11ef091c0, 0, 4;
T_46.43 ;
T_46.38 ;
    %jmp T_46.11;
T_46.11 ;
    %pop/vec4 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x12ee810e0;
T_47 ;
    %vpi_func 8 364 "$fopen" 32, "cache_else1.txt", "w" {0 0 0};
    %store/vec4 v0x11ef08fc0_0, 0, 32;
    %end;
    .thread T_47;
    .scope S_0x12ee810e0;
T_48 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef07eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11ef09500_0, 0, 32;
T_48.2 ;
    %load/vec4 v0x11ef09500_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_48.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11ef098f0_0, 0, 32;
T_48.4 ;
    %load/vec4 v0x11ef098f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_48.5, 5;
    %load/vec4 v0x11ef09500_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x11ef098f0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x11ef09860, 4;
    %load/vec4 v0x11ef09500_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x11ef098f0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x11ef07f80, 4;
    %load/vec4 v0x11ef09500_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x11ef098f0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x11ef095b0, 4;
    %vpi_call 8 378 "$fwrite", v0x11ef08fc0_0, "%d %d %8h ", S<2,vec4,u1>, S<1,vec4,u1>, S<0,vec4,u10> {3 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11ef08380_0, 0, 32;
T_48.6 ;
    %load/vec4 v0x11ef08380_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_48.7, 5;
    %load/vec4 v0x11ef09500_0;
    %pad/s 38;
    %pad/s 43;
    %muli 32, 0, 43;
    %pad/s 44;
    %load/vec4 v0x11ef098f0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 44;
    %add;
    %pad/s 45;
    %load/vec4 v0x11ef08380_0;
    %pad/s 45;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x11ef07bf0, 4;
    %vpi_call 8 384 "$fwrite", v0x11ef08fc0_0, "%8h ", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x11ef08380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11ef08380_0, 0, 32;
    %jmp T_48.6;
T_48.7 ;
    %vpi_call 8 386 "$fwrite", v0x11ef08fc0_0, "\012" {0 0 0};
    %load/vec4 v0x11ef098f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11ef098f0_0, 0, 32;
    %jmp T_48.4;
T_48.5 ;
    %vpi_call 8 388 "$fwrite", v0x11ef08fc0_0, "\012" {0 0 0};
    %load/vec4 v0x11ef09500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11ef09500_0, 0, 32;
    %jmp T_48.2;
T_48.3 ;
T_48.0 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x11ef358a0;
T_49 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef36070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x11ef35e50_0;
    %assign/vec4 v0x11ef35f20_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x11ef35bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x11ef35fc0_0;
    %assign/vec4 v0x11ef35f20_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x11ef35d30_0;
    %assign/vec4 v0x11ef35f20_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x11ef33d60;
T_50 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef34530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x11ef34320_0;
    %assign/vec4 v0x11ef343d0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x11ef340e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x11ef34480_0;
    %assign/vec4 v0x11ef343d0_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x11ef34200_0;
    %assign/vec4 v0x11ef343d0_0, 0;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x11ef32ae0;
T_51 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef33300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0x11ef330e0_0;
    %assign/vec4 v0x11ef331b0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x11ef32e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0x11ef33250_0;
    %assign/vec4 v0x11ef331b0_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0x11ef32fc0_0;
    %assign/vec4 v0x11ef331b0_0, 0;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x11ef33410;
T_52 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef33c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x11ef33a20_0;
    %assign/vec4 v0x11ef33af0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x11ef337a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x11ef33b80_0;
    %assign/vec4 v0x11ef33af0_0, 0;
    %jmp T_52.3;
T_52.2 ;
    %load/vec4 v0x11ef33900_0;
    %assign/vec4 v0x11ef33af0_0, 0;
T_52.3 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x11ef34650;
T_53 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef34e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x11ef34c40_0;
    %assign/vec4 v0x11ef34d10_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x11ef349a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x11ef34db0_0;
    %assign/vec4 v0x11ef34d10_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v0x11ef34ae0_0;
    %assign/vec4 v0x11ef34d10_0, 0;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x11ef34fe0;
T_54 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef35780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x11ef35590_0;
    %assign/vec4 v0x11ef35620_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x11ef35330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x11ef356d0_0;
    %assign/vec4 v0x11ef35620_0, 0;
    %jmp T_54.3;
T_54.2 ;
    %load/vec4 v0x11ef35470_0;
    %assign/vec4 v0x11ef35620_0, 0;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x11ef36190;
T_55 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x11ef36990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x11ef367c0_0;
    %assign/vec4 v0x11ef36850_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x11ef364e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x11ef368e0_0;
    %assign/vec4 v0x11ef36850_0, 0;
    %jmp T_55.3;
T_55.2 ;
    %load/vec4 v0x11ef36620_0;
    %assign/vec4 v0x11ef36850_0, 0;
T_55.3 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x11ef37a40;
T_56 ;
    %wait E_0x11ef34f40;
    %load/vec4 v0x11ef38090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11ef38160_0, 0, 32;
    %jmp T_56.5;
T_56.0 ;
    %load/vec4 v0x11ef328a0_0;
    %store/vec4 v0x11ef38160_0, 0, 32;
    %jmp T_56.5;
T_56.1 ;
    %load/vec4 v0x11ef37e20_0;
    %store/vec4 v0x11ef38160_0, 0, 32;
    %jmp T_56.5;
T_56.2 ;
    %load/vec4 v0x11ef37d40_0;
    %store/vec4 v0x11ef38160_0, 0, 32;
    %jmp T_56.5;
T_56.3 ;
    %load/vec4 v0x11ef37f80_0;
    %store/vec4 v0x11ef38160_0, 0, 32;
    %jmp T_56.5;
T_56.5 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x11ef159a0;
T_57 ;
    %wait E_0x11ef15c90;
    %load/vec4 v0x11ef15f60_0;
    %load/vec4 v0x11ef15cf0_0;
    %and;
    %load/vec4 v0x11ef15ec0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x11ef15ec0_0;
    %load/vec4 v0x11ef160e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x11ef16030_0, 0, 2;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x11ef15f60_0;
    %load/vec4 v0x11ef15e30_0;
    %and;
    %load/vec4 v0x11ef15ec0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x11ef15ec0_0;
    %load/vec4 v0x11ef160e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x11ef16030_0, 0, 2;
    %jmp T_57.3;
T_57.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11ef16030_0, 0, 2;
T_57.3 ;
T_57.1 ;
    %load/vec4 v0x11ef15f60_0;
    %load/vec4 v0x11ef15cf0_0;
    %and;
    %load/vec4 v0x11ef15ec0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x11ef15ec0_0;
    %load/vec4 v0x11ef16240_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x11ef16190_0, 0, 2;
    %jmp T_57.5;
T_57.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11ef16190_0, 0, 2;
T_57.5 ;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x11ef15060;
T_58 ;
    %wait E_0x11ef15320;
    %load/vec4 v0x11ef15510_0;
    %load/vec4 v0x11ef15390_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x11ef15390_0;
    %load/vec4 v0x11ef15630_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x11ef15700_0, 0, 2;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x11ef155a0_0;
    %load/vec4 v0x11ef15390_0;
    %load/vec4 v0x11ef15630_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x11ef15480_0;
    %load/vec4 v0x11ef15630_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x11ef15700_0, 0, 2;
    %jmp T_58.3;
T_58.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11ef15700_0, 0, 2;
T_58.3 ;
T_58.1 ;
    %load/vec4 v0x11ef15510_0;
    %load/vec4 v0x11ef15390_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x11ef15390_0;
    %load/vec4 v0x11ef15790_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x11ef15840_0, 0, 2;
    %jmp T_58.5;
T_58.4 ;
    %load/vec4 v0x11ef155a0_0;
    %load/vec4 v0x11ef15390_0;
    %load/vec4 v0x11ef15790_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x11ef15480_0;
    %load/vec4 v0x11ef15790_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x11ef15840_0, 0, 2;
    %jmp T_58.7;
T_58.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11ef15840_0, 0, 2;
T_58.7 ;
T_58.5 ;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x12eee4540;
T_59 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x12ee80df0_0, 0, 32;
T_59.0 ;
    %load/vec4 v0x12ee80df0_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_59.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x12ee80df0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x12ee80e80, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12ee80df0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12ee80df0_0, 0, 32;
    %jmp T_59.0;
T_59.1 ;
    %vpi_call 4 37 "$readmemh", "test_codes/4_naive_test/inst_data.hex", v0x12ee80e80 {0 0 0};
    %end;
    .thread T_59;
    .scope S_0x12eeada50;
T_60 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12eec0990_0, 0, 32;
    %end;
    .thread T_60;
    .scope S_0x12eeada50;
T_61 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x12eec16b0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x12eec16b0_0;
    %pad/s 48;
    %cmpi/s 65536, 0, 48;
    %flag_or 5, 4;
    %jmp/0xz T_61.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x12eec16b0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x12eec1740, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12eec16b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12eec16b0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %vpi_call 6 73 "$readmemh", "test_codes/4_naive_test/mem_data.hex", v0x12eec1740 {0 0 0};
    %vpi_func 6 74 "$fopen" 32, "mem_else1.txt", "w" {0 0 0};
    %store/vec4 v0x12eec0900_0, 0, 32;
    %end;
    .thread T_61;
    .scope S_0x12eeada50;
T_62 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x12eebd750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12eec16b0_0, 0, 32;
T_62.2 ;
    %load/vec4 v0x12eec16b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_62.3, 5;
    %vpi_call 6 127 "$fwrite", v0x12eec0900_0, "%8h\012", &A<v0x12eec1740, v0x12eec16b0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12eec16b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12eec16b0_0, 0, 32;
    %jmp T_62.2;
T_62.3 ;
T_62.0 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x12eeada50;
T_63 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x12eeb93e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %load/vec4 v0x12eebb2e0_0;
    %load/vec4 v0x12eeb3210_0;
    %parti/s 16, 2, 3;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12eec1740, 0, 4;
T_63.0 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x12ee9d2d0;
T_64 ;
    %wait E_0x12eeafba0;
    %load/vec4 v0x12eec8ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12eebf900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12eecc5e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12eee1510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12eec8a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12eee5910_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12eebf870_0, 0, 32;
T_64.2 ;
    %load/vec4 v0x12eebf870_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12eebf870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12eecc250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12eebf870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12eee59a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12eebf870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12eee4810, 0, 4;
    %load/vec4 v0x12eebf870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12eebf870_0, 0, 32;
    %jmp T_64.2;
T_64.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12eeb83d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12eeba1e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12eeb8080_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x12eebf900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_64.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_64.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_64.6, 6;
    %jmp T_64.7;
T_64.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12eeb83d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12eec8a20_0, 0;
    %load/vec4 v0x12eebc470_0;
    %assign/vec4 v0x12eee5910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12eecc5e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12eee1510_0, 0;
    %load/vec4 v0x12eecc2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x12eebf900_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12eebf870_0, 0, 32;
T_64.10 ;
    %load/vec4 v0x12eebf870_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.11, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12eebf870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12eee59a0, 0, 4;
    %load/vec4 v0x12eebf870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12eebf870_0, 0, 32;
    %jmp T_64.10;
T_64.11 ;
    %jmp T_64.9;
T_64.8 ;
    %load/vec4 v0x12eee37a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.12, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x12eebf900_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12eebf870_0, 0, 32;
T_64.14 ;
    %load/vec4 v0x12eebf870_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.15, 5;
    %ix/getv/s 4, v0x12eebf870_0;
    %load/vec4a v0x12eee3710, 4;
    %ix/getv/s 3, v0x12eebf870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12eee4810, 0, 4;
    %load/vec4 v0x12eebf870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12eebf870_0, 0, 32;
    %jmp T_64.14;
T_64.15 ;
T_64.12 ;
T_64.9 ;
    %jmp T_64.7;
T_64.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12eecc5e0_0, 0;
    %load/vec4 v0x12eee1510_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x12eee1510_0, 0;
    %load/vec4 v0x12eee1510_0;
    %cmpi/u 17, 0, 32;
    %jmp/0xz  T_64.16, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12eec8a20_0, 0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x12eee1510_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x12eee1510_0;
    %pad/u 35;
    %cmpi/u 8, 0, 35;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12eeb83d0_0, 0;
    %load/vec4 v0x12eee2610_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x12eee5910_0;
    %parti/s 28, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12eee2610_0;
    %parti/s 27, 5, 4;
    %load/vec4 v0x12eee15a0_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %assign/vec4 v0x12eeba1e0_0, 0;
    %load/vec4 v0x12eee15a0_0;
    %parti/s 3, 0, 2;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12eee4810, 4;
    %assign/vec4 v0x12eeb8080_0, 0;
    %jmp T_64.19;
T_64.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12eeb83d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12eeba1e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12eeb8080_0, 0;
T_64.19 ;
    %jmp T_64.17;
T_64.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12eeb83d0_0, 0;
    %load/vec4 v0x12eee1510_0;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_64.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12eec8a20_0, 0;
    %jmp T_64.21;
T_64.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12eec8a20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12eebf900_0, 0;
T_64.21 ;
T_64.17 ;
    %jmp T_64.7;
T_64.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12eeb83d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12eee1510_0, 0;
    %load/vec4 v0x12eecc5e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x12eecc5e0_0, 0;
    %load/vec4 v0x12eecc5e0_0;
    %cmpi/u 17, 0, 32;
    %jmp/0xz  T_64.22, 5;
    %load/vec4 v0x12eecc5e0_0;
    %pad/u 35;
    %cmpi/u 8, 0, 35;
    %flag_or 5, 4;
    %jmp/0xz  T_64.24, 5;
    %load/vec4 v0x12eee2610_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x12eee5910_0;
    %parti/s 28, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12eee2610_0;
    %parti/s 27, 5, 4;
    %load/vec4 v0x12eecc670_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %assign/vec4 v0x12eeba1e0_0, 0;
T_64.24 ;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x12eecc5e0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x12eecc5e0_0;
    %pad/u 35;
    %cmpi/u 9, 0, 35;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.26, 8;
    %load/vec4 v0x12eeba270_0;
    %load/vec4 v0x12eecc5e0_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12eee59a0, 0, 4;
T_64.26 ;
    %jmp T_64.23;
T_64.22 ;
    %load/vec4 v0x12eecc5e0_0;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_64.28, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12eebf870_0, 0, 32;
T_64.30 ;
    %load/vec4 v0x12eebf870_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.31, 5;
    %ix/getv/s 4, v0x12eebf870_0;
    %load/vec4a v0x12eee59a0, 4;
    %ix/getv/s 3, v0x12eebf870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12eecc250, 0, 4;
    %load/vec4 v0x12eebf870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12eebf870_0, 0, 32;
    %jmp T_64.30;
T_64.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12eec8a20_0, 0;
    %jmp T_64.29;
T_64.28 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12eec8a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12eebf870_0, 0, 32;
T_64.32 ;
    %load/vec4 v0x12eebf870_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.33, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12eebf870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12eecc250, 0, 4;
    %load/vec4 v0x12eebf870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12eebf870_0, 0, 32;
    %jmp T_64.32;
T_64.33 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12eebf900_0, 0;
T_64.29 ;
T_64.23 ;
    %jmp T_64.7;
T_64.7 ;
    %pop/vec4 1;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x12eee66d0;
T_65 ;
    %vpi_call 2 17 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12eee66d0 {0 0 0};
    %end;
    .thread T_65;
    .scope S_0x12eee66d0;
T_66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef3d240_0, 0, 1;
    %end;
    .thread T_66;
    .scope S_0x12eee66d0;
T_67 ;
    %delay 1, 0;
    %load/vec4 v0x11ef3d240_0;
    %inv;
    %store/vec4 v0x11ef3d240_0, 0, 1;
    %jmp T_67;
    .thread T_67;
    .scope S_0x12eee66d0;
T_68 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ef3d360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef3d2d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef3d360_0, 0, 1;
    %delay 1024, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ef3d2d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ef3d2d0_0, 0, 1;
    %vpi_call 2 48 "$stop" {0 0 0};
    %end;
    .thread T_68;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "tb/tb_cache.v";
    "./src/riscv_top.v";
    "./src/inst_mem.v";
    "./src/main_memory_wrapper.v";
    "./src/mem.v";
    "./src/riscv.v";
    "./src/dp_components/data_cache.v";
    "./src/pipe_regs/ex_mem.v";
    "./src/templates/pipe_dff.v";
    "./src/five_stages/ex.v";
    "./src/dp_components/alu.v";
    "./src/dp_components/op_selector.v";
    "./src/dp_components/forward_mux.v";
    "./src/hazard_unit/forward_unit_ex.v";
    "./src/hazard_unit/forward_unit_id.v";
    "./src/hazard_unit/hazard_detect_unit.v";
    "./src/pipe_regs/id_ex.v";
    "./src/five_stages/id.v";
    "./src/cp_components/alu_control.v";
    "./src/cp_components/control_unit.v";
    "./src/dp_components/id_control.v";
    "./src/dp_components/imm_gen.v";
    "./src/dp_components/pc_ex.v";
    "./src/dp_components/regfile.v";
    "./src/pipe_regs/if_id.v";
    "./src/five_stages/if.v";
    "./src/templates/adder.v";
    "./src/dp_components/pc.v";
    "./src/five_stages/mem.v";
    "./src/pipe_regs/mem_wb.v";
    "./src/five_stages/wb.v";
