Release 9.2i - xst J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.08 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.08 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: principal.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "principal.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "principal"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : principal
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : principal.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/alain/Desktop/ECE/ING2/Electronique/vhdl/git/principal.vhd" in Library work.
Entity <principal> compiled.
Entity <principal> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <principal> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <principal> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/alain/Desktop/ECE/ING2/Electronique/vhdl/git/principal.vhd" line 224: The following signals are missing in the process sensitivity list:
   switch.
Entity <principal> analyzed. Unit <principal> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <principal>.
    Related source file is "C:/Users/alain/Desktop/ECE/ING2/Electronique/vhdl/git/principal.vhd".
WARNING:Xst:1780 - Signal <test_led> is never used or assigned.
WARNING:Xst:1780 - Signal <chrono_dmin3> is never used or assigned.
WARNING:Xst:1780 - Signal <chrono_umin3> is never used or assigned.
WARNING:Xst:1780 - Signal <chrono_dsec3> is never used or assigned.
WARNING:Xst:653 - Signal <chrono_usec3> is used but never assigned. Tied to value 0000.
WARNING:Xst:737 - Found 1-bit latch for signal <chrono_toggle>.
    Found 16x7-bit ROM for signal <led>.
WARNING:Xst:737 - Found 4-bit latch for signal <an>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 4-bit latch for signal <value>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 3-bit up counter for signal <cadran>.
    Found 4-bit up counter for signal <chrono_dmin2>.
    Found 4-bit up counter for signal <chrono_dsec2>.
    Found 4-bit up counter for signal <chrono_umin2>.
    Found 4-bit up counter for signal <chrono_usec2>.
    Found 1-bit register for signal <clk>.
    Found 26-bit up counter for signal <count>.
    Found 3-bit up counter for signal <dhour>.
    Found 3-bit up counter for signal <dmin>.
    Found 3-bit up counter for signal <dsec>.
    Found 1-bit register for signal <Hour>.
    Found 1-bit register for signal <Minute>.
    Found 4-bit up counter for signal <uhour>.
    Found 4-bit up counter for signal <umin>.
    Found 4-bit up counter for signal <usec>.
    Summary:
	inferred   1 ROM(s).
	inferred  12 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <principal> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 12
 26-bit up counter                                     : 1
 3-bit up counter                                      : 4
 4-bit up counter                                      : 7
# Registers                                            : 3
 1-bit register                                        : 3
# Latches                                              : 3
 1-bit latch                                           : 1
 4-bit latch                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s100e.nph' in environment C:\Xilinx92i.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 9
 26-bit up counter                                     : 1
 3-bit up counter                                      : 4
 4-bit up counter                                      : 4
# Registers                                            : 3
 Flip-Flops                                            : 3
# Latches                                              : 3
 1-bit latch                                           : 1
 4-bit latch                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <principal> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block principal, actual ratio is 8.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 57
 Flip-Flops                                            : 57

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : principal.ngr
Top Level Output File Name         : principal
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 192
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 25
#      LUT2                        : 10
#      LUT3                        : 22
#      LUT4                        : 61
#      MUXCY                       : 32
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 66
#      FDE                         : 1
#      FDR                         : 44
#      FDRE                        : 11
#      FDS                         : 1
#      LD                          : 8
#      LDPE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 12
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      69  out of    960     7%  
 Number of Slice Flip Flops:            62  out of   1920     3%  
 Number of 4 input LUTs:               128  out of   1920     6%  
 Number of IOs:                         32
 Number of bonded IOBs:                 32  out of     83    38%  
    IOB Flip Flops:                      4
 Number of GCLKs:                        2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk1                               | BUFGP                  | 27    |
min_clk(min_clk:O)                 | NONE(*)(dmin_2)        | 8     |
sec_clk(sec_clk:O)                 | NONE(*)(dsec_1)        | 8     |
switch<1>                          | IBUF+BUFG              | 1     |
value_not0001(value_not00011:O)    | NONE(*)(value_3)       | 4     |
an_not0001(an_not00011:O)          | NONE(*)(an_3)          | 4     |
hour_clk(hour_clk:O)               | NONE(*)(uhour_3)       | 7     |
chrono_sec_clk(chrono_sec_clk1:O)  | NONE(*)(chrono_usec2_2)| 4     |
count_15                           | NONE(cadran_2)         | 3     |
-----------------------------------+------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------+------------------------+-------+
Control Signal                                 | Buffer(FF name)        | Load  |
-----------------------------------------------+------------------------+-------+
chrono_toggle_and0000(chrono_toggle_and00001:O)| NONE(chrono_toggle)    | 1     |
-----------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.179ns (Maximum Frequency: 193.101MHz)
   Minimum input arrival time before clock: 7.040ns
   Maximum output required time after clock: 5.955ns
   Maximum combinational path delay: 5.524ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1'
  Clock period: 5.179ns (frequency: 193.101MHz)
  Total number of paths / destination ports: 1054 / 54
-------------------------------------------------------------------------
Delay:               5.179ns (Levels of Logic = 8)
  Source:            count_5 (FF)
  Destination:       count_0 (FF)
  Source Clock:      clk1 rising
  Destination Clock: clk1 rising

  Data Path: count_5 to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  count_5 (count_5)
     LUT2:I0->O            1   0.704   0.000  count_cmp_eq0000_wg_lut<0> (N55)
     MUXCY:S->O            1   0.464   0.000  count_cmp_eq0000_wg_cy<0> (count_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  count_cmp_eq0000_wg_cy<1> (count_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  count_cmp_eq0000_wg_cy<2> (count_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  count_cmp_eq0000_wg_cy<3> (count_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  count_cmp_eq0000_wg_cy<4> (count_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  count_cmp_eq0000_wg_cy<5> (count_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O          27   0.331   1.261  count_cmp_eq0000_wg_cy<6> (count_cmp_eq0000)
     FDR:R                     0.911          count_0
    ----------------------------------------
    Total                      5.179ns (3.296ns logic, 1.883ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'min_clk'
  Clock period: 4.700ns (frequency: 212.766MHz)
  Total number of paths / destination ports: 72 / 19
-------------------------------------------------------------------------
Delay:               4.700ns (Levels of Logic = 2)
  Source:            umin_3 (FF)
  Destination:       dmin_0 (FF)
  Source Clock:      min_clk rising
  Destination Clock: min_clk rising

  Data Path: umin_3 to dmin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.591   0.808  umin_3 (umin_3)
     LUT4:I0->O            2   0.704   0.451  Hour_not00011 (Hour_not0001)
     LUT4:I3->O            3   0.704   0.531  dmin_and00002 (dmin_and0000)
     FDRE:R                    0.911          dmin_0
    ----------------------------------------
    Total                      4.700ns (2.910ns logic, 1.790ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sec_clk'
  Clock period: 4.654ns (frequency: 214.869MHz)
  Total number of paths / destination ports: 72 / 19
-------------------------------------------------------------------------
Delay:               4.654ns (Levels of Logic = 2)
  Source:            usec_3 (FF)
  Destination:       dsec_0 (FF)
  Source Clock:      sec_clk rising
  Destination Clock: sec_clk rising

  Data Path: usec_3 to dsec_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.591   0.762  usec_3 (usec_3)
     LUT4:I0->O            2   0.704   0.451  Minute_not00011 (Minute_not0001)
     LUT4:I3->O            3   0.704   0.531  dsec_and00002 (dsec_and0000)
     FDRE:R                    0.911          dsec_0
    ----------------------------------------
    Total                      4.654ns (2.910ns logic, 1.744ns route)
                                       (62.5% logic, 37.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hour_clk'
  Clock period: 4.740ns (frequency: 210.970MHz)
  Total number of paths / destination ports: 97 / 17
-------------------------------------------------------------------------
Delay:               4.740ns (Levels of Logic = 2)
  Source:            uhour_1 (FF)
  Destination:       uhour_0 (FF)
  Source Clock:      hour_clk rising
  Destination Clock: hour_clk rising

  Data Path: uhour_1 to uhour_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.591   0.761  uhour_1 (uhour_1)
     LUT4:I3->O            2   0.704   0.447  uhour_or00001_SW0 (N384)
     MUXF5:S->O            4   0.739   0.587  uhour_or00002 (uhour_or0000)
     FDR:R                     0.911          uhour_0
    ----------------------------------------
    Total                      4.740ns (2.945ns logic, 1.795ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'chrono_sec_clk'
  Clock period: 3.601ns (frequency: 277.701MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               3.601ns (Levels of Logic = 1)
  Source:            chrono_usec2_1 (FF)
  Destination:       chrono_usec2_0 (FF)
  Source Clock:      chrono_sec_clk rising
  Destination Clock: chrono_sec_clk rising

  Data Path: chrono_usec2_1 to chrono_usec2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.591   0.808  chrono_usec2_1 (chrono_usec2_1)
     LUT4:I0->O            4   0.704   0.587  chrono_dsec2_cmp_eq00001 (chrono_dsec2_cmp_eq0000)
     FDR:R                     0.911          chrono_usec2_0
    ----------------------------------------
    Total                      3.601ns (2.206ns logic, 1.395ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'count_15'
  Clock period: 3.951ns (frequency: 253.100MHz)
  Total number of paths / destination ports: 15 / 6
-------------------------------------------------------------------------
Delay:               3.951ns (Levels of Logic = 1)
  Source:            cadran_2 (FF)
  Destination:       cadran_0 (FF)
  Source Clock:      count_15 rising
  Destination Clock: count_15 rising

  Data Path: cadran_2 to cadran_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.591   1.158  cadran_2 (cadran_2)
     LUT3:I0->O            4   0.704   0.587  value_mux0000<0>41 (cadran_cmp_eq0000)
     FDS:S                     0.911          cadran_0
    ----------------------------------------
    Total                      3.951ns (2.206ns logic, 1.745ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'switch<1>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.406ns (Levels of Logic = 1)
  Source:            button<3> (PAD)
  Destination:       chrono_toggle (LATCH)
  Destination Clock: switch<1> falling

  Data Path: button<3> to chrono_toggle
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.633  button_3_IBUF (button_3_IBUF)
     LDPE:GE                   0.555          chrono_toggle
    ----------------------------------------
    Total                      2.406ns (1.773ns logic, 0.633ns route)
                                       (73.7% logic, 26.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'value_not0001'
  Total number of paths / destination ports: 32 / 4
-------------------------------------------------------------------------
Offset:              7.040ns (Levels of Logic = 5)
  Source:            switch<0> (PAD)
  Destination:       value_0 (LATCH)
  Destination Clock: value_not0001 falling

  Data Path: switch<0> to value_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.218   1.038  switch_0_IBUF (bin_0_OBUF)
     LUT4:I3->O            3   0.704   0.706  value_mux0000<0>821 (N54)
     LUT4:I0->O            1   0.704   0.455  value_mux0000<2>65 (value_mux0000<2>_map19)
     LUT4:I2->O            1   0.704   0.499  value_mux0000<2>69 (value_mux0000<2>_map20)
     LUT3:I1->O            1   0.704   0.000  value_mux0000<2>112 (value_mux0000<2>)
     LD:D                      0.308          value_2
    ----------------------------------------
    Total                      7.040ns (4.342ns logic, 2.698ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'an_not0001'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.625ns (Levels of Logic = 3)
  Source:            switch<1> (PAD)
  Destination:       an_0 (LATCH)
  Destination Clock: an_not0001 falling

  Data Path: switch<1> to an_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.218   1.069  switch_1_IBUF (bin_1_OBUF1)
     LUT4:I2->O            4   0.704   0.622  an_mux0000<2>11 (N111)
     LUT3:I2->O            1   0.704   0.000  an_mux0000<1>1 (an_mux0000<1>)
     LD:D                      0.308          an_1
    ----------------------------------------
    Total                      4.625ns (2.934ns logic, 1.691ns route)
                                       (63.4% logic, 36.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'an_not0001'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            an_3 (LATCH)
  Destination:       an<3> (PAD)
  Source Clock:      an_not0001 falling

  Data Path: an_3 to an<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  an_3 (an_3)
     OBUF:I->O                 3.272          an_3_OBUF (an<3>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'value_not0001'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              5.955ns (Levels of Logic = 2)
  Source:            value_2 (LATCH)
  Destination:       led<6> (PAD)
  Source Clock:      value_not0001 falling

  Data Path: value_2 to led<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               7   0.676   0.883  value_2 (value_2)
     LUT4:I0->O            1   0.704   0.420  Mrom_led71 (Mrom_led6)
     OBUF:I->O                 3.272          led_6_OBUF (led<6>)
    ----------------------------------------
    Total                      5.955ns (4.652ns logic, 1.303ns route)
                                       (78.1% logic, 21.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               5.524ns (Levels of Logic = 2)
  Source:            switch<1> (PAD)
  Destination:       bin<1> (PAD)

  Data Path: switch<1> to bin<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.218   1.034  switch_1_IBUF (bin_1_OBUF1)
     OBUF:I->O                 3.272          bin_1_OBUF (bin<1>)
    ----------------------------------------
    Total                      5.524ns (4.490ns logic, 1.034ns route)
                                       (81.3% logic, 18.7% route)

=========================================================================
CPU : 4.66 / 4.75 s | Elapsed : 5.00 / 5.00 s
 
--> 

Total memory usage is 170620 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    3 (   0 filtered)

