;redcode
;assert 1
	SPL 0, <332
	CMP -232, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SUB #207, <-120
	SUB #207, <-120
	MOV @-127, 100
	SUB 10, <0
	SUB 10, <0
	SUB 501, 808
	JMN 1, -0
	SUB 50, @80
	SUB 50, @80
	SUB 50, @80
	MOV @121, 106
	ADD -7, <-126
	SPL 12, <10
	SPL 201, #7
	SUB 50, @80
	SUB -307, <-130
	SUB @121, 103
	SUB -7, <-126
	MOV -7, <-620
	SUB 800, -500
	SUB -7, <-126
	SUB @121, 103
	JMN 1, -0
	MOV -87, <-620
	SUB @127, <106
	SUB 501, 808
	DJN -1, @-20
	MOV @-127, 100
	SUB -100, 800
	SUB @127, 106
	MOV @-127, 100
	SUB <-527, -100
	SUB <-527, -100
	JMN 1, -0
	SUB -7, <-126
	MOV -87, <-620
	SPL 0, <332
	SUB @0, @2
	MOV -1, <-30
	SUB #0, -33
	SPL 12, <10
	DJN -1, @-20
	SUB -7, <-126
	SUB -7, <-126
	SPL 0, <332
	CMP -232, <-120
	MOV -1, <-30
