{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 22:32:51 2024 " "Info: Processing started: Sat May 18 22:32:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off port_io -c port_io " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off port_io -c port_io" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "port_io EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"port_io\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 89 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 90 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "28 28 " "Critical Warning: No exact pin location assignment(s) for 28 pins of 28 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus\[0\] " "Info: Pin dbus\[0\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus[0] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 13 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 13 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus\[1\] " "Info: Pin dbus\[1\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus[1] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 13 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 14 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus\[2\] " "Info: Pin dbus\[2\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus[2] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 13 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 15 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus\[3\] " "Info: Pin dbus\[3\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus[3] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 13 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 16 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus\[4\] " "Info: Pin dbus\[4\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus[4] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 13 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 17 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus\[5\] " "Info: Pin dbus\[5\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus[5] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 13 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 8 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus\[6\] " "Info: Pin dbus\[6\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus[6] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 13 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 18 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus\[7\] " "Info: Pin dbus\[7\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus[7] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 13 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 19 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_io\[0\] " "Info: Pin port_io\[0\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { port_io[0] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 51 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_io\[1\] " "Info: Pin port_io\[1\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { port_io[1] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 51 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 45 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_io\[2\] " "Info: Pin port_io\[2\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { port_io[2] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 51 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_io\[3\] " "Info: Pin port_io\[3\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { port_io[3] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 51 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_io\[4\] " "Info: Pin port_io\[4\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { port_io[4] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 51 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 9 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_io\[5\] " "Info: Pin port_io\[5\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { port_io[5] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 51 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 10 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_io\[6\] " "Info: Pin port_io\[6\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { port_io[6] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 51 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 11 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_io\[7\] " "Info: Pin port_io\[7\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { port_io[7] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 51 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 12 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus\[1\] " "Info: Pin abus\[1\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { abus[1] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 12 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 49 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus\[2\] " "Info: Pin abus\[2\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { abus[2] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 12 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus\[3\] " "Info: Pin abus\[3\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { abus[3] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 12 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus\[4\] " "Info: Pin abus\[4\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { abus[4] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 12 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus\[5\] " "Info: Pin abus\[5\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { abus[5] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 12 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 53 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus\[6\] " "Info: Pin abus\[6\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { abus[6] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 12 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus\[7\] " "Info: Pin abus\[7\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { abus[7] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 12 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 55 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_en " "Info: Pin rd_en not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { rd_en } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 15 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 60 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus\[0\] " "Info: Pin abus\[0\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { abus[0] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 12 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 48 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_in " "Info: Pin clk_in not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { clk_in } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 10 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 57 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nrst " "Info: Pin nrst not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { nrst } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 11 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nrst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_en " "Info: Pin wr_en not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { wr_en } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 14 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 59 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk_in (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dir_reg\[0\] " "Info: Destination node dir_reg\[0\]" {  } { { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dir_reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 27 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dir_reg\[1\] " "Info: Destination node dir_reg\[1\]" {  } { { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dir_reg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 26 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dir_reg\[2\] " "Info: Destination node dir_reg\[2\]" {  } { { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dir_reg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 25 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dir_reg\[3\] " "Info: Destination node dir_reg\[3\]" {  } { { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dir_reg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 24 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dir_reg\[4\] " "Info: Destination node dir_reg\[4\]" {  } { { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dir_reg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 23 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dir_reg\[5\] " "Info: Destination node dir_reg\[5\]" {  } { { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dir_reg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 22 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dir_reg\[6\] " "Info: Destination node dir_reg\[6\]" {  } { { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dir_reg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 21 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dir_reg\[7\] " "Info: Destination node dir_reg\[7\]" {  } { { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dir_reg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 20 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { clk_in } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 10 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 57 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nrst (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node nrst (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { nrst } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 11 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nrst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 3.3V 10 0 16 " "Info: Number of I/O pins in group: 26 (unused VREF, 3.3V VCCIO, 10 input, 0 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.622 ns register register " "Info: Estimated most critical path is register to register delay of 0.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns port_reg\[5\] 1 REG LAB_X1_Y18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X1_Y18; Fanout = 2; REG Node = 'port_reg\[5\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_reg[5] } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.419 ns) 0.622 ns port_io\[5\]\$latch 2 REG LAB_X1_Y18 1 " "Info: 2: + IC(0.203 ns) + CELL(0.419 ns) = 0.622 ns; Loc. = LAB_X1_Y18; Fanout = 1; REG Node = 'port_io\[5\]\$latch'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { port_reg[5] port_io[5]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 51 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.419 ns ( 67.36 % ) " "Info: Total cell delay = 0.419 ns ( 67.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.203 ns ( 32.64 % ) " "Info: Total interconnect delay = 0.203 ns ( 32.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { port_reg[5] port_io[5]$latch } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y12 X10_Y23 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus\[0\] 0 " "Info: Pin \"dbus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus\[1\] 0 " "Info: Pin \"dbus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus\[2\] 0 " "Info: Pin \"dbus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus\[3\] 0 " "Info: Pin \"dbus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus\[4\] 0 " "Info: Pin \"dbus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus\[5\] 0 " "Info: Pin \"dbus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus\[6\] 0 " "Info: Pin \"dbus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus\[7\] 0 " "Info: Pin \"dbus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "port_io\[0\] 0 " "Info: Pin \"port_io\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "port_io\[1\] 0 " "Info: Pin \"port_io\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "port_io\[2\] 0 " "Info: Pin \"port_io\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "port_io\[3\] 0 " "Info: Pin \"port_io\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "port_io\[4\] 0 " "Info: Pin \"port_io\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "port_io\[5\] 0 " "Info: Pin \"port_io\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "port_io\[6\] 0 " "Info: Pin \"port_io\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "port_io\[7\] 0 " "Info: Pin \"port_io\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Warning: Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port_io\[0\] a permanently enabled " "Info: Pin port_io\[0\] has a permanently enabled output enable" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { port_io[0] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 51 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port_io\[1\] a permanently enabled " "Info: Pin port_io\[1\] has a permanently enabled output enable" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { port_io[1] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 51 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 45 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port_io\[2\] a permanently enabled " "Info: Pin port_io\[2\] has a permanently enabled output enable" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { port_io[2] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 51 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port_io\[3\] a permanently enabled " "Info: Pin port_io\[3\] has a permanently enabled output enable" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { port_io[3] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 51 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port_io\[4\] a permanently enabled " "Info: Pin port_io\[4\] has a permanently enabled output enable" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { port_io[4] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 51 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 9 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port_io\[5\] a permanently enabled " "Info: Pin port_io\[5\] has a permanently enabled output enable" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { port_io[5] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 51 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 10 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port_io\[6\] a permanently enabled " "Info: Pin port_io\[6\] has a permanently enabled output enable" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { port_io[6] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 51 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 11 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port_io\[7\] a permanently enabled " "Info: Pin port_io\[7\] has a permanently enabled output enable" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { port_io[7] } } } { "port_io.vhd" "" { Text "D:/git/VHDL_TP3/port_io/port_io.vhd" 51 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP3/port_io/" 0 { } { { 0 { 0 ""} 0 12 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "283 " "Info: Peak virtual memory: 283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 22:32:54 2024 " "Info: Processing ended: Sat May 18 22:32:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
