 command line:
   E:\Programs\VHDL\SR_LATCH\SR_LATCH_TBW_tbxr.exe
     -intstyle  ise
     -tclbatch  genExpectedResults.cmd

Fri Mar 21 09:40:10 2014

Total Line Count = 755

 Elaboration time 0 sec.

 Estimate current memory usage 60.416 Meg. 

 Total signals 10
 Total nets 6
 Total signal drivers 6
 Total blocks 7
 Total primitive blocks 1
 Total processes 3
isim batch on 
run all 
Simulator is doing circuit initialization process.
Finished circuit initialization process.
quit 

 Simulation time 0.046875 sec.

 Estimate current memory usage 68.6285 Meg. 

Fri Mar 21 09:40:10 2014

