INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Vivado/2019.2/bin/3016_MiniProj/3016_MiniProj.sim/sim_1/impl/timing/xsim/test_sys_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_1min
INFO: [VRFC 10-311] analyzing module count_8sec
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module frequency_divider
INFO: [VRFC 10-311] analyzing module main_controller_unit
INFO: [VRFC 10-311] analyzing module glbl
