#-----------------------------------------------------------
# Webtalk v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Aug  3 15:54:36 2018
# Process ID: 14765
# Current directory: /home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.sim/sim_1/behav/xsim
# Command line: wbtcv -mode batch -source /home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.sim/sim_1/behav/xsim/xsim.dir/led_top_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: /home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.sim/sim_1/behav/xsim/webtalk.log
# Journal file: /home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.sim/sim_1/behav/xsim/webtalk.jou
#-----------------------------------------------------------
source /home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.sim/sim_1/behav/xsim/xsim.dir/led_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/alois/Music/esp32_spi_trials/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.sim/sim_1/behav/xsim/xsim.dir/led_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Aug  3 15:54:42 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:05 . Memory (MB): peak = 289.809 ; gain = 0.000 ; free physical = 904 ; free virtual = 5763
INFO: [Common 17-206] Exiting Webtalk at Fri Aug  3 15:54:42 2018...
