 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 k4_n4_v7_bidir.xml	  styr.blif	  common	  1.86	  vpr	  61.17 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  69	  10	  -1	  -1	  success	  v8.0.0-12163-g0dba7016b-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-19T17:54:19	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  62636	  10	  10	  253	  263	  1	  165	  89	  11	  11	  121	  clb	  auto	  21.5 MiB	  0.05	  1288	  4445	  682	  3619	  144	  61.2 MiB	  0.05	  0.00	  5.46014	  -72.9505	  -5.46014	  5.46014	  0.08	  0.000682102	  0.000589331	  0.0191204	  0.0168271	  -1	  -1	  -1	  -1	  14	  2036	  29	  2.43e+06	  2.07e+06	  -1	  -1	  0.92	  0.219017	  0.188624	  3402	  27531	  -1	  1911	  15	  1185	  4098	  215222	  27160	  6.9309	  6.9309	  -92.2142	  -6.9309	  0	  0	  -1	  -1	  0.01	  0.09	  0.03	  -1	  -1	  0.01	  0.0322472	  0.0293972	 
 k4_n4_v7_longline_bidir.xml	  styr.blif	  common	  1.71	  vpr	  60.48 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  69	  10	  -1	  -1	  success	  v8.0.0-12163-g0dba7016b-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-19T17:54:19	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  61932	  10	  10	  253	  263	  1	  165	  89	  11	  11	  121	  clb	  auto	  21.2 MiB	  0.08	  1219	  4247	  600	  3483	  164	  60.5 MiB	  0.06	  0.00	  4.42494	  -53.3169	  -4.42494	  4.42494	  0.10	  0.000822212	  0.000745517	  0.0200899	  0.0175819	  -1	  -1	  -1	  -1	  18	  2215	  40	  2.43e+06	  2.07e+06	  -1	  -1	  0.71	  0.217702	  0.191181	  3282	  34431	  -1	  2139	  18	  1151	  3756	  254207	  31830	  9.07319	  9.07319	  -108.035	  -9.07319	  0	  0	  -1	  -1	  0.02	  0.11	  0.03	  -1	  -1	  0.02	  0.0360271	  0.0325274	 
 k4_n4_v7_l1_bidir.xml	  styr.blif	  common	  2.28	  vpr	  61.04 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  69	  10	  -1	  -1	  success	  v8.0.0-12163-g0dba7016b-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-19T17:54:19	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  62500	  10	  10	  253	  263	  1	  165	  89	  11	  11	  121	  clb	  auto	  21.5 MiB	  0.06	  1285	  7613	  1616	  5547	  450	  61.0 MiB	  0.11	  0.00	  6.9252	  -85.9419	  -6.9252	  6.9252	  0.14	  0.00083663	  0.000735935	  0.0404209	  0.0365528	  -1	  -1	  -1	  -1	  10	  1481	  31	  2.43e+06	  2.07e+06	  -1	  -1	  1.11	  0.183783	  0.164876	  4482	  22551	  -1	  1268	  22	  1168	  4312	  263452	  47622	  7.30329	  7.30329	  -93.8299	  -7.30329	  0	  0	  -1	  -1	  0.01	  0.12	  0.02	  -1	  -1	  0.01	  0.0404434	  0.0363816	 
 k4_n4_v7_bidir_pass_gate.xml	  styr.blif	  common	  3.36	  vpr	  60.46 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  69	  10	  -1	  -1	  success	  v8.0.0-12163-g0dba7016b-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-19T17:54:19	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  61916	  10	  10	  253	  263	  1	  165	  89	  11	  11	  121	  clb	  auto	  21.3 MiB	  0.09	  1234	  4643	  666	  3821	  156	  60.5 MiB	  0.06	  0.00	  3.51175	  -43.7413	  -3.51175	  3.51175	  0.10	  0.000796689	  0.00069941	  0.0254117	  0.0229956	  -1	  -1	  -1	  -1	  16	  1911	  27	  2.43e+06	  2.07e+06	  -1	  -1	  2.14	  0.308921	  0.270668	  3522	  30407	  -1	  1965	  30	  1263	  4698	  759011	  126866	  28.7744	  28.7744	  -241.883	  -28.7744	  0	  0	  -1	  -1	  0.01	  0.28	  0.03	  -1	  -1	  0.01	  0.0527885	  0.0460513	 
