// license:BSD-3-Clause
// copyright-holders:Juergen Buchmueller
#ifndef MAME_CPU_S2650_S2650_H
#define MAME_CPU_S2650_S2650_H

#pragma once

#include "2650dasm.h"

#define S2650_SENSE_LINE INPUT_LINE_IRQ1

enum
{
	S2650_PC=1, S2650_PS, S2650_R0, S2650_R1, S2650_R2, S2650_R3,
	S2650_R1A, S2650_R2A, S2650_R3A,
	S2650_HALT, S2650_SI, S2650_FO
};

// D/~C (A14) single-bit addresses for non-extended I/O ports
enum
{
	S2650_CTRL_PORT = 0,
	S2650_DATA_PORT = 1
};

DECLARE_DEVICE_TYPE(S2650, s2650_device)

class s2650_device : public cpu_device, public s2650_disassembler::config
{
public:
	// construction/destruction
	s2650_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock);

	// configuration helpers
	auto sense_handler() { return m_sense_handler.bind(); }
	auto flag_handler() { return m_flag_handler.bind(); }
	auto intack_handler() { return m_intack_handler.bind(); }

protected:
	// device-level overrides
	virtual void device_start() override ATTR_COLD;
	virtual void device_reset() override ATTR_COLD;

	// device_execute_interface overrides
	virtual uint32_t execute_min_cycles() const noexcept override { return 6; }
	virtual uint32_t execute_max_cycles() const noexcept override { return 18+15; } // includes interrupt
	virtual uint32_t execute_default_irq_vector(int inputnum) const noexcept override { return 0; }
	virtual void execute_run() override;
	virtual void execute_set_input(int inputnum, int state) override;

	// device_memory_interface overrides
	virtual space_config_vector memory_space_config() const override;

	// device_state_interface overrides
	virtual void state_import(const device_state_entry &entry) override;
	virtual void state_export(const device_state_entry &entry) override;
	virtual void state_string_export(const device_state_entry &entry, std::string &str) const override;

	// device_disasm_interface overrides
	virtual std::unique_ptr<util::disasm_interface> create_disassembler() override;
	virtual bool get_z80_mnemonics_mode() const override;

private:
	address_space_config m_program_config;
	address_space_config m_io_config;
	address_space_config m_data_config;

	devcb_read_line m_sense_handler;
	devcb_write_line m_flag_handler;
	devcb_read8 m_intack_handler;

	uint16_t  m_ppc;    // previous program counter (page + iar)
	uint16_t  m_page;   // 8K page select register (A14..A13)
	uint16_t  m_iar;    // instruction address register (A12..A0)
	uint16_t  m_ea;     // effective address (A14..A0)
	uint8_t   m_psl;    // processor status lower
	uint8_t   m_psu;    // processor status upper
	uint8_t   m_r;      // absolute addressing dst/src register
	uint8_t   m_reg[7]; // 7 general purpose registers
	uint8_t   m_halt;   // 1 if cpu is halted
	uint8_t   m_ir;     // instruction register
	uint16_t  m_ras[8]; // 8 return address stack entries
	uint8_t   m_irq_state;

	int     m_icount;
	memory_access<15, 0, 0, ENDIANNESS_BIG>::cache m_cprogram;
	memory_access<15, 0, 0, ENDIANNESS_BIG>::specific m_program;
	memory_access< 1, 0, 0, ENDIANNESS_BIG>::specific m_data;
	memory_access< 8, 0, 0, ENDIANNESS_BIG>::specific m_io;

	// For debugger
	uint16_t  m_debugger_temp;

	inline void set_psu(uint8_t new_val);
	inline uint8_t get_psu();
	inline uint8_t get_sp();
	inline void set_sp(uint8_t new_sp);
	inline int check_irq_line();
	inline uint8_t ROP();
	inline uint8_t ARG();
	void s2650_set_flag(int state);
	int s2650_get_flag();
	void s2650_set_sense(int state);
};


#endif // MAME_CPU_S2650_S2650_H
