
---------- Begin Simulation Statistics ----------
final_tick                               1541760090000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 335093                       # Simulator instruction rate (inst/s)
host_mem_usage                                8535060                       # Number of bytes of host memory used
host_op_rate                                   335093                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   298.42                       # Real time elapsed on the host
host_tick_rate                               74557759                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000021                       # Number of instructions simulated
sim_ops                                     100000021                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022250                       # Number of seconds simulated
sim_ticks                                 22249856000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     14911099                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     14911099                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 13389.961795                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13389.961795                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 12520.266889                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12520.266889                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     14172969                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        14172969                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   9883532500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9883532500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.049502                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.049502                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       738130                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        738130                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        24725                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        24725                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   8932021000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8932021000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.047844                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047844                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       713405                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       713405                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1488591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1488594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 46833.097695                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46829.787234                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 45619.356217                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45619.356217                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1474445                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1474447                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    662501000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    662501000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.333333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.009503                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009504                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        14146                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14147                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          104                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          104                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    640587000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    640587000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.009433                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009433                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        14042                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14042                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.096304                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              1028                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        14491                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     16399690                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     16399693                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 14018.835507                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14018.816872                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 13159.182731                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13159.182731                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     15647414                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15647416                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  10546033500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10546033500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.333333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.045871                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045871                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       752276                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         752277                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        24829                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24829                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   9572608000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9572608000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.044357                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.044357                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       727447                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       727447                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     16399690                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     16399693                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 14018.835507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14018.816872                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 13159.182731                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13159.182731                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     15647414                       # number of overall hits
system.cpu.dcache.overall_hits::total        15647416                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  10546033500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10546033500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.333333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.045871                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045871                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       752276                       # number of overall misses
system.cpu.dcache.overall_misses::total        752277                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        24829                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24829                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   9572608000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9572608000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.044357                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.044357                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       727447                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       727447                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1541760090000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 726935                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0          385                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             22.510043                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        131924991                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.036592                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   504.806384                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000071                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.985950                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986021                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1541760090000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            727447                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         131924991                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse           504.842976                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            16374863                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1519510236000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       517402                       # number of writebacks
system.cpu.dcache.writebacks::total            517402                       # number of writebacks
system.cpu.dtb.data_accesses                        3                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            3                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 1541760090000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       3                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           3                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     14599122                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14599142                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 106612.244898                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100461.538462                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 125986.111111                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 125986.111111                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst           17                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     14599073                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14599090                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5224000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5224000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.150000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           49                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            52                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4535500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4535500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           36                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     14599122                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14599142                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 106612.244898                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100461.538462                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 125986.111111                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 125986.111111                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst           17                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     14599073                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14599090                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5224000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5224000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.150000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           49                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             52                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4535500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4535500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           36                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     14599122                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14599142                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 106612.244898                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100461.538462                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 125986.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 125986.111111                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst           17                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     14599073                       # number of overall hits
system.cpu.icache.overall_hits::total        14599090                       # number of overall hits
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5224000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5224000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.150000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           49                       # number of overall misses
system.cpu.icache.overall_misses::total            52                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           13                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4535500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4535500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           36                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1541760090000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          374336.641026                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses        116793175                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst     3.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    34.360469                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.067110                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.072970                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           39                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.076172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1541760090000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs                39                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses         116793175                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse            37.360469                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14599129                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1519510234500                       # Cycle when the warmup percentage was hit.
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                      20                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                          20                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 1541760090000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     12                       # Number of float alu accesses
system.cpu.num_fp_insts                            12                       # number of float instructions
system.cpu.num_fp_register_reads                   10                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   7                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    11                       # Number of integer alu accesses
system.cpu.num_int_insts                           11                       # number of integer instructions
system.cpu.num_int_register_reads                  11                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  6                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          3                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     3     15.00%     15.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         5     25.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       5     25.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       3     15.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       1      5.00%     85.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%     85.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  3     15.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    22249846000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           36                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 124486.111111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 114910.256410                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 114486.111111                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 114486.111111                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4481500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4481500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4121500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4121500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           36                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           36                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        14042                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             14043                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 86289.943685                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86276.061776                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 76289.943685                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76289.943685                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         7827                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7827                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.switch_cpus.data    536292000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     536292000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.442601                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.442640                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         6215                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6216                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    474142000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    474142000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.442601                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.442569                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         6215                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6215                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.switch_cpus.data       713405                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        713405                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 120689.237668                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 120689.237668                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 110689.237668                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 110689.237668                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       710060                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            710060                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    403705500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    403705500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.004689                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.004689                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.switch_cpus.data         3345                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3345                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    370255500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    370255500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.004689                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.004689                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         3345                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3345                       # number of ReadSharedReq MSHR misses
system.l2.WritebackDirty_accesses::.writebacks       517402                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       517402                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       517402                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           517402                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       727447                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               727487                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 124486.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 98326.098326                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98383.229167                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 114486.111111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 88326.098326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88424.239266                       # average overall mshr miss latency
system.l2.demand_hits::.switch_cpus.data       717887                       # number of demand (read+write) hits
system.l2.demand_hits::total                   717887                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.switch_cpus.inst      4481500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    939997500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        944479000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.013142                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.013196                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         9560                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9600                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4121500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    844397500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    848519000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.013142                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.013191                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.switch_cpus.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         9560                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9596                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       727447                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              727487                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.switch_cpus.inst 124486.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 98326.098326                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98383.229167                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 114486.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 88326.098326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88424.239266                       # average overall mshr miss latency
system.l2.overall_hits::.switch_cpus.data       717887                       # number of overall hits
system.l2.overall_hits::total                  717887                       # number of overall hits
system.l2.overall_miss_latency::.switch_cpus.inst      4481500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    939997500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       944479000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.013142                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.013196                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           36                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         9560                       # number of overall misses
system.l2.overall_misses::total                  9600                       # number of overall misses
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4121500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    844397500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    848519000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.013142                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.013191                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.switch_cpus.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         9560                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9596                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 1541760090000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                              0                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2008                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7102                       # Occupied blocks per task id
system.l2.tags.avg_refs                    151.502292                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 23280352                       # Number of data accesses
system.l2.tags.occ_blocks::.cpu.inst         3.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    34.360486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  6412.244844                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.195686                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.196857                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9600                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.292969                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1541760090000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                      9600                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  23280352                       # Number of tag accesses
system.l2.tags.tagsinuse                  6450.605330                       # Cycle average of tags in use
system.l2.tags.total_refs                     1454422                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle              1519510234500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                    2318448.78                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                47285.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      9560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     28535.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        27.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     27.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst         8629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       103551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           112181                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst              8629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              2876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       103551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     27498605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              27613662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             8629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             2876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       103551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     27498605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             27613662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         3659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    167.809784                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   127.752158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   139.624236                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127         1778     48.59%     48.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191          139      3.80%     52.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255          458     12.52%     64.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319         1116     30.50%     95.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           13      0.36%     95.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           10      0.27%     96.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            6      0.16%     96.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           22      0.60%     96.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-639            8      0.22%     97.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-703            1      0.03%     97.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-767           41      1.12%     98.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-831           52      1.42%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-895           10      0.27%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-959            5      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3659                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 614144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  614144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       611840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             614400                       # Number of bytes read from this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         9560                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     73347.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     47187.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       611840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 103551.231972018169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 27498604.934791490436                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      2640500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    451108250                       # Per-master read total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               21015                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         9560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9600                       # Number of read requests responded to by this memory
system.mem_ctrls.pageHitRate                    61.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0               551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1541760090000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdQLenPdf::0                    7942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                      9596                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9596                       # Read request sizes (log2)
system.mem_ctrls.readReqs                        9596                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 61.86                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                     5936                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                   47980000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   22247834500                       # Total gap between requests
system.mem_ctrls.totMemAccLat               453748750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    273823750                       # Total ticks spent queuing
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            176484540                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 13380360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2933494740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            346.359265                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     23259500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     266760000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  14235973250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1141189500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     150173250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   6432490500                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             20160480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                  7111830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       438197760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                35014560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         630620640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3451978860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             7706443770                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          20618524750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            148843530                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 12752040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2355932550                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            327.267259                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     22359500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     217880000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  15702711000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1009455750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     131316000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   5166123750                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             17098080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                  6774075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       387687360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                33500880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         515068320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       3803992560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             7281649395                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          21876385250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        19200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  19200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       614400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  614400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 1541760090000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            12314500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           51259250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9600                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9600    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9600                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9600                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               3384                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6216                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6216                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3384                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED 1541760090000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.527813                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits         6965871                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      6998919                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        51285                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      7261415                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         8353964                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          542254                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        51360                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            8235774                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       6934105                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts       744596                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    101480881                       # Number of instructions committed
system.switch_cpus.commit.committedOps      101480881                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     44399493                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.285632                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.148437                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     25480771     57.39%     57.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2439694      5.49%     62.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1825926      4.11%     67.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1487816      3.35%     70.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       856131      1.93%     72.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       415793      0.94%     73.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      4765241     10.73%     83.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       194016      0.44%     84.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      6934105     15.62%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     44399493                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           30454191                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       538958                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          84225605                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              14862406                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      2020904      1.99%      1.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     66690144     65.72%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       340538      0.34%     68.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     68.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      8235057      8.11%     76.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp        98755      0.10%     76.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt       844728      0.83%     77.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult      6629478      6.53%     83.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     83.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv       270280      0.27%     83.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     83.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     83.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     83.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     83.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     83.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     83.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     83.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     83.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     83.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     83.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     83.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     83.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     83.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     83.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     83.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     83.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     83.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     83.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     83.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     83.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     83.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     83.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     83.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     83.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     83.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     83.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1504438      1.48%     85.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       470666      0.46%     85.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     13357968     13.16%     99.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1017925      1.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    101480881                       # Class of committed instruction
system.switch_cpus.commit.refs               16350997                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           100000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps             100000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.444997                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.444997                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      15894749                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred            18                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved      6959310                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      102936721                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         13425594                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          14285547                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          51499                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts            47                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles        837755                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.data_accesses         16438323                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits             16437515                       # DTB hits
system.switch_cpus.dtb.data_misses                808                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 1541760090000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.read_accesses         14912160                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits             14911406                       # DTB read hits
system.switch_cpus.dtb.read_misses                754                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1526163                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1526109                       # DTB write hits
system.switch_cpus.dtb.write_misses                54                       # DTB write misses
system.switch_cpus.fetch.Branches             8353964                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          14599122                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              29841629                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3465                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts              103068340                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           98                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          775                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          103034                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.187731                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     14601126                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      7508125                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.316159                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     44495145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.316395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.260423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         28445389     63.93%     63.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           276950      0.62%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           286729      0.64%     65.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           876585      1.97%     67.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1051154      2.36%     69.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           416752      0.94%     70.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          5813843     13.07%     83.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           205201      0.46%     83.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7122542     16.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     44495145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          30070346                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         28828692                       # number of floating regfile writes
system.switch_cpus.idleCycles                    4547                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        53864                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8265992                       # Number of branches executed
system.switch_cpus.iew.exec_nop               1488028                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.259736                       # Inst execution rate
system.switch_cpus.iew.exec_refs             16446076                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1526163                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           44317                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      14916609                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           50                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1528876                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    102229870                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      14919913                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       141522                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     100557539                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              6                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          51499                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            15                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          839                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          265                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads        54189                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        40285                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           18                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         4671                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        49193                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          78155158                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             100541256                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.958007                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          74873191                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.259370                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              100543679                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        116634873                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        61657682                       # number of integer regfile writes
system.switch_cpus.ipc                       2.247207                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.247207                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       540133      0.54%      0.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      67257652     66.79%     67.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       349972      0.35%     67.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     67.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      8251632      8.19%     75.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp       106722      0.11%     75.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt       844785      0.84%     76.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult      6629848      6.58%     83.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     83.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       270315      0.27%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1537076      1.53%     85.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       484528      0.48%     85.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     13384090     13.29%     98.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      1042312      1.04%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      100699065                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        30534249                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     61063980                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     30513180                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     30669813                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              143334                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.001423                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           67263     46.93%     46.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     46.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     46.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd          2860      2.00%     48.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp            10      0.01%     48.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     48.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult           17      0.01%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     48.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          67243     46.91%     95.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          4283      2.99%     98.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         1658      1.16%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       69768017                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    184972810                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     70028076                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     70813788                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          100741842                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         100699065                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       741741                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          185                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        90177                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     44495145                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.263147                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.972894                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     13917963     31.28%     31.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      5484922     12.33%     43.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4702769     10.57%     54.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4099611      9.21%     63.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      9267336     20.83%     84.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      6258601     14.07%     98.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       360115      0.81%     99.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       243891      0.55%     99.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       159937      0.36%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     44495145                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.262916                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        14599240                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            14599122                       # ITB hits
system.switch_cpus.itb.fetch_misses               118                       # ITB misses
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 1541760090000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads          255                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          254                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     14916609                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1528876                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          540024                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         270012                       # number of misc regfile writes
system.switch_cpus.numCycles                 44499692                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pwrStateResidencyTicks::OFF  22249856000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.BlockCycles          397506                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      90274563                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents           8959                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         13818814                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents            404                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         11210                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     147724541                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      102528094                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     91182538                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          14793649                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles          51499                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       1311168                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           907870                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     30320465                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    117134064                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles     14122508                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts      1083582                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4645544                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            139689279                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           204546739                       # The number of ROB writes
system.switch_cpus.timesIdled                      23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           78                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2181830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2181908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         2496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     79670336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               79672832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1541760090000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1244611000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             54000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1091169000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           727487                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 727487    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             727487                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       726935                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1454422                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            713443                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       517402                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          209533                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            14043                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           14043                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            39                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       713405                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
