{
    "PDK": "gf180mcuD",
    "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
    "DESIGN_NAME": "caravel_if",
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl/params.v",
        "dir::../../verilog/rtl/caravel_if/caravel_if.v"
    ],
    "DESIGN_IS_CORE": 0,
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_NET": "wb_clk_i",
    "CLOCK_PERIOD": "24.0",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 400 400",
    "PL_BASIC_PLACEMENT": 0,
    "PL_TARGET_DENSITY": 0.7,
    "FP_CORE_UTIL": 40,
    "MAX_FANOUT_CONSTRAINT": 4,
    "RT_MAX_LAYER": "Metal4",
    "VDD_NETS": [
        "vdd"
    ],
    "GND_NETS": [
        "vss"
    ],
    "BASE_SDC_FILE": "dir::base_caravel_if.sdc",
    "RUN_HEURISTIC_DIODE_INSERTION": 1,
    "RUN_CVC": 1,
    "QUIT_ON_LINTER_ERRORS": 0
}
