# Autogenerated CACTI config file
-size (bytes) 4194304
-block size (bytes) 512
-associativity 1
-UCA bank count 16
-read-write port 1
-exclusive read port 0
-exclusive write port 0
-single ended read ports 0
-technology (u) 0.032
-page size (bits) 65536
-burst length 8
-internal prefetch width 8
-Data array cell type - "comm-dram"
-Data array peripheral type - "itrs-hp"
-Tag array cell type - "itrs-lop"
-Tag array peripheral type - "itrs-hp"
-output/input bus width 256
-operating temperature (K) 340
-cache type "main-memory"
-tag size (b) 25
-access mode - "normal"
-design objective 38:0:53:0:92
-deviate 60:866386:684606:170557:1000000
-NUCAdesign objective 100:100:14:58:100
-NUCAdeviate 8:10000:9774:10000:9736
-Optimize "NONE"
-Cache model - "UCA"
-NUCA bank count 0
-Wire signalling - "Global_10"
-Wire inside mat - "global"
-Wire outside mat - "semi-global"
-Interconnect projection - "conservative"
-Core count 8
-Cache level - "L2"
