// Seed: 382369971
module module_0 (
    input  tri0  id_0,
    output tri0  id_1,
    input  tri0  id_2,
    output wand  id_3,
    input  uwire id_4
);
endmodule
module module_1 (
    input  tri   id_0,
    input  wire  id_1,
    output wor   id_2,
    input  tri1  id_3,
    output logic id_4
);
  generate
    for (id_6 = -1; id_3 || id_3 || 1; id_4 = 1 / 1) begin : LABEL_0
      assign id_4 = id_6;
    end
  endgenerate
  module_0 modCall_1 (
      id_3,
      id_2,
      id_0,
      id_2,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    output tri1 id_0
    , id_8,
    inout tri id_1,
    output wor id_2,
    output tri1 id_3,
    output supply1 id_4,
    input tri1 id_5
    , id_9,
    input supply0 id_6
);
  logic [1 : -1] id_10 = id_1;
  assign id_9[1] = -1'b0 ? id_8 : -1;
  logic
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31;
  assign id_30 = -1;
  wire id_32;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_5,
      id_4,
      id_6
  );
endmodule
