DECL|CAN0DMABA|member|uint32_t CAN0DMABA:16; /**< bit: 16..31 CAN0 DMA Base Address */
DECL|CAN1DMABA|member|uint32_t CAN1DMABA:16; /**< bit: 16..31 CAN1 DMA Base Address */
DECL|CCFG_CAN0_CAN0DMABA_Msk|macro|CCFG_CAN0_CAN0DMABA_Msk
DECL|CCFG_CAN0_CAN0DMABA_Pos|macro|CCFG_CAN0_CAN0DMABA_Pos
DECL|CCFG_CAN0_CAN0DMABA|macro|CCFG_CAN0_CAN0DMABA
DECL|CCFG_CAN0_MASK|macro|CCFG_CAN0_MASK
DECL|CCFG_CAN0_Msk|macro|CCFG_CAN0_Msk
DECL|CCFG_CAN0_OFFSET|macro|CCFG_CAN0_OFFSET
DECL|CCFG_CAN0_Type|typedef|} CCFG_CAN0_Type;
DECL|CCFG_CAN0|member|__IO CCFG_CAN0_Type CCFG_CAN0; /**< Offset: 0x110 (R/W 32) CAN0 Configuration Register */
DECL|CCFG_CAN0|member|__IO uint32_t CCFG_CAN0; /**< (MATRIX Offset: 0x110) CAN0 Configuration Register */
DECL|CCFG_SMCNFCS_MASK|macro|CCFG_SMCNFCS_MASK
DECL|CCFG_SMCNFCS_Msk|macro|CCFG_SMCNFCS_Msk
DECL|CCFG_SMCNFCS_OFFSET|macro|CCFG_SMCNFCS_OFFSET
DECL|CCFG_SMCNFCS_SDRAMEN_Msk|macro|CCFG_SMCNFCS_SDRAMEN_Msk
DECL|CCFG_SMCNFCS_SDRAMEN_Pos|macro|CCFG_SMCNFCS_SDRAMEN_Pos
DECL|CCFG_SMCNFCS_SDRAMEN|macro|CCFG_SMCNFCS_SDRAMEN
DECL|CCFG_SMCNFCS_SMC_NFCS0_Msk|macro|CCFG_SMCNFCS_SMC_NFCS0_Msk
DECL|CCFG_SMCNFCS_SMC_NFCS0_Pos|macro|CCFG_SMCNFCS_SMC_NFCS0_Pos
DECL|CCFG_SMCNFCS_SMC_NFCS0|macro|CCFG_SMCNFCS_SMC_NFCS0
DECL|CCFG_SMCNFCS_SMC_NFCS1_Msk|macro|CCFG_SMCNFCS_SMC_NFCS1_Msk
DECL|CCFG_SMCNFCS_SMC_NFCS1_Pos|macro|CCFG_SMCNFCS_SMC_NFCS1_Pos
DECL|CCFG_SMCNFCS_SMC_NFCS1|macro|CCFG_SMCNFCS_SMC_NFCS1
DECL|CCFG_SMCNFCS_SMC_NFCS2_Msk|macro|CCFG_SMCNFCS_SMC_NFCS2_Msk
DECL|CCFG_SMCNFCS_SMC_NFCS2_Pos|macro|CCFG_SMCNFCS_SMC_NFCS2_Pos
DECL|CCFG_SMCNFCS_SMC_NFCS2|macro|CCFG_SMCNFCS_SMC_NFCS2
DECL|CCFG_SMCNFCS_SMC_NFCS3_Msk|macro|CCFG_SMCNFCS_SMC_NFCS3_Msk
DECL|CCFG_SMCNFCS_SMC_NFCS3_Pos|macro|CCFG_SMCNFCS_SMC_NFCS3_Pos
DECL|CCFG_SMCNFCS_SMC_NFCS3|macro|CCFG_SMCNFCS_SMC_NFCS3
DECL|CCFG_SMCNFCS_Type|typedef|} CCFG_SMCNFCS_Type;
DECL|CCFG_SMCNFCS|member|__IO CCFG_SMCNFCS_Type CCFG_SMCNFCS; /**< Offset: 0x124 (R/W 32) SMC NAND Flash Chip Select Configuration Register */
DECL|CCFG_SMCNFCS|member|__IO uint32_t CCFG_SMCNFCS; /**< (MATRIX Offset: 0x124) SMC NAND Flash Chip Select Configuration Register */
DECL|CCFG_SYSIO_CAN1DMABA_Msk|macro|CCFG_SYSIO_CAN1DMABA_Msk
DECL|CCFG_SYSIO_CAN1DMABA_Pos|macro|CCFG_SYSIO_CAN1DMABA_Pos
DECL|CCFG_SYSIO_CAN1DMABA|macro|CCFG_SYSIO_CAN1DMABA
DECL|CCFG_SYSIO_MASK|macro|CCFG_SYSIO_MASK
DECL|CCFG_SYSIO_Msk|macro|CCFG_SYSIO_Msk
DECL|CCFG_SYSIO_OFFSET|macro|CCFG_SYSIO_OFFSET
DECL|CCFG_SYSIO_SYSIO12_Msk|macro|CCFG_SYSIO_SYSIO12_Msk
DECL|CCFG_SYSIO_SYSIO12_Pos|macro|CCFG_SYSIO_SYSIO12_Pos
DECL|CCFG_SYSIO_SYSIO12|macro|CCFG_SYSIO_SYSIO12
DECL|CCFG_SYSIO_SYSIO4_Msk|macro|CCFG_SYSIO_SYSIO4_Msk
DECL|CCFG_SYSIO_SYSIO4_Pos|macro|CCFG_SYSIO_SYSIO4_Pos
DECL|CCFG_SYSIO_SYSIO4|macro|CCFG_SYSIO_SYSIO4
DECL|CCFG_SYSIO_SYSIO5_Msk|macro|CCFG_SYSIO_SYSIO5_Msk
DECL|CCFG_SYSIO_SYSIO5_Pos|macro|CCFG_SYSIO_SYSIO5_Pos
DECL|CCFG_SYSIO_SYSIO5|macro|CCFG_SYSIO_SYSIO5
DECL|CCFG_SYSIO_SYSIO6_Msk|macro|CCFG_SYSIO_SYSIO6_Msk
DECL|CCFG_SYSIO_SYSIO6_Pos|macro|CCFG_SYSIO_SYSIO6_Pos
DECL|CCFG_SYSIO_SYSIO6|macro|CCFG_SYSIO_SYSIO6
DECL|CCFG_SYSIO_SYSIO7_Msk|macro|CCFG_SYSIO_SYSIO7_Msk
DECL|CCFG_SYSIO_SYSIO7_Pos|macro|CCFG_SYSIO_SYSIO7_Pos
DECL|CCFG_SYSIO_SYSIO7|macro|CCFG_SYSIO_SYSIO7
DECL|CCFG_SYSIO_Type|typedef|} CCFG_SYSIO_Type;
DECL|CCFG_SYSIO|member|__IO CCFG_SYSIO_Type CCFG_SYSIO; /**< Offset: 0x114 (R/W 32) System I/O and CAN1 Configuration Register */
DECL|CCFG_SYSIO|member|__IO uint32_t CCFG_SYSIO; /**< (MATRIX Offset: 0x114) System I/O and CAN1 Configuration Register */
DECL|COMPONENT_TYPEDEF_STYLE|macro|COMPONENT_TYPEDEF_STYLE
DECL|DEFMSTR_TYPE|member|uint32_t DEFMSTR_TYPE:2; /**< bit: 16..17 Default Master Type */
DECL|FIXED_DEFMSTR|member|uint32_t FIXED_DEFMSTR:4; /**< bit: 18..21 Fixed Default Master */
DECL|M0PR|member|uint32_t M0PR:2; /**< bit: 0..1 Master 0 Priority */
DECL|M10PR|member|uint32_t M10PR:2; /**< bit: 8..9 Master 10 Priority */
DECL|M11PR|member|uint32_t M11PR:2; /**< bit: 12..13 Master 11 Priority */
DECL|M1PR|member|uint32_t M1PR:2; /**< bit: 4..5 Master 1 Priority */
DECL|M2PR|member|uint32_t M2PR:2; /**< bit: 8..9 Master 2 Priority */
DECL|M3PR|member|uint32_t M3PR:2; /**< bit: 12..13 Master 3 Priority */
DECL|M4PR|member|uint32_t M4PR:2; /**< bit: 16..17 Master 4 Priority */
DECL|M5PR|member|uint32_t M5PR:2; /**< bit: 20..21 Master 5 Priority */
DECL|M6PR|member|uint32_t M6PR:2; /**< bit: 24..25 Master 6 Priority */
DECL|M8PR|member|uint32_t M8PR:2; /**< bit: 0..1 Master 8 Priority */
DECL|M9PR|member|uint32_t M9PR:2; /**< bit: 4..5 Master 9 Priority */
DECL|MATRIXPR_NUMBER|macro|MATRIXPR_NUMBER
DECL|MATRIX_11282|macro|MATRIX_11282
DECL|MATRIX_MCFG_MASK|macro|MATRIX_MCFG_MASK
DECL|MATRIX_MCFG_Msk|macro|MATRIX_MCFG_Msk
DECL|MATRIX_MCFG_OFFSET|macro|MATRIX_MCFG_OFFSET
DECL|MATRIX_MCFG_Type|typedef|} MATRIX_MCFG_Type;
DECL|MATRIX_MCFG_ULBT_128BEAT_BURST_Val|macro|MATRIX_MCFG_ULBT_128BEAT_BURST_Val
DECL|MATRIX_MCFG_ULBT_128BEAT_BURST|macro|MATRIX_MCFG_ULBT_128BEAT_BURST
DECL|MATRIX_MCFG_ULBT_16BEAT_BURST_Val|macro|MATRIX_MCFG_ULBT_16BEAT_BURST_Val
DECL|MATRIX_MCFG_ULBT_16BEAT_BURST|macro|MATRIX_MCFG_ULBT_16BEAT_BURST
DECL|MATRIX_MCFG_ULBT_32BEAT_BURST_Val|macro|MATRIX_MCFG_ULBT_32BEAT_BURST_Val
DECL|MATRIX_MCFG_ULBT_32BEAT_BURST|macro|MATRIX_MCFG_ULBT_32BEAT_BURST
DECL|MATRIX_MCFG_ULBT_4BEAT_BURST_Val|macro|MATRIX_MCFG_ULBT_4BEAT_BURST_Val
DECL|MATRIX_MCFG_ULBT_4BEAT_BURST|macro|MATRIX_MCFG_ULBT_4BEAT_BURST
DECL|MATRIX_MCFG_ULBT_64BEAT_BURST_Val|macro|MATRIX_MCFG_ULBT_64BEAT_BURST_Val
DECL|MATRIX_MCFG_ULBT_64BEAT_BURST|macro|MATRIX_MCFG_ULBT_64BEAT_BURST
DECL|MATRIX_MCFG_ULBT_8BEAT_BURST_Val|macro|MATRIX_MCFG_ULBT_8BEAT_BURST_Val
DECL|MATRIX_MCFG_ULBT_8BEAT_BURST|macro|MATRIX_MCFG_ULBT_8BEAT_BURST
DECL|MATRIX_MCFG_ULBT_Msk|macro|MATRIX_MCFG_ULBT_Msk
DECL|MATRIX_MCFG_ULBT_Pos|macro|MATRIX_MCFG_ULBT_Pos
DECL|MATRIX_MCFG_ULBT_SINGLE_ACCESS_Val|macro|MATRIX_MCFG_ULBT_SINGLE_ACCESS_Val
DECL|MATRIX_MCFG_ULBT_SINGLE_ACCESS|macro|MATRIX_MCFG_ULBT_SINGLE_ACCESS
DECL|MATRIX_MCFG_ULBT_UNLTD_LENGTH_Val|macro|MATRIX_MCFG_ULBT_UNLTD_LENGTH_Val
DECL|MATRIX_MCFG_ULBT_UNLTD_LENGTH|macro|MATRIX_MCFG_ULBT_UNLTD_LENGTH
DECL|MATRIX_MCFG_ULBT|macro|MATRIX_MCFG_ULBT
DECL|MATRIX_MCFG|member|__IO MATRIX_MCFG_Type MATRIX_MCFG[12]; /**< Offset: 0x00 (R/W 32) Master Configuration Register 0 */
DECL|MATRIX_MCFG|member|__IO uint32_t MATRIX_MCFG[12]; /**< (MATRIX Offset: 0x00) Master Configuration Register 0 */
DECL|MATRIX_MRCR_MASK|macro|MATRIX_MRCR_MASK
DECL|MATRIX_MRCR_Msk|macro|MATRIX_MRCR_Msk
DECL|MATRIX_MRCR_OFFSET|macro|MATRIX_MRCR_OFFSET
DECL|MATRIX_MRCR_RCB0_Msk|macro|MATRIX_MRCR_RCB0_Msk
DECL|MATRIX_MRCR_RCB0_Pos|macro|MATRIX_MRCR_RCB0_Pos
DECL|MATRIX_MRCR_RCB0|macro|MATRIX_MRCR_RCB0
DECL|MATRIX_MRCR_RCB10_Msk|macro|MATRIX_MRCR_RCB10_Msk
DECL|MATRIX_MRCR_RCB10_Pos|macro|MATRIX_MRCR_RCB10_Pos
DECL|MATRIX_MRCR_RCB10|macro|MATRIX_MRCR_RCB10
DECL|MATRIX_MRCR_RCB11_Msk|macro|MATRIX_MRCR_RCB11_Msk
DECL|MATRIX_MRCR_RCB11_Pos|macro|MATRIX_MRCR_RCB11_Pos
DECL|MATRIX_MRCR_RCB11|macro|MATRIX_MRCR_RCB11
DECL|MATRIX_MRCR_RCB1_Msk|macro|MATRIX_MRCR_RCB1_Msk
DECL|MATRIX_MRCR_RCB1_Pos|macro|MATRIX_MRCR_RCB1_Pos
DECL|MATRIX_MRCR_RCB1|macro|MATRIX_MRCR_RCB1
DECL|MATRIX_MRCR_RCB2_Msk|macro|MATRIX_MRCR_RCB2_Msk
DECL|MATRIX_MRCR_RCB2_Pos|macro|MATRIX_MRCR_RCB2_Pos
DECL|MATRIX_MRCR_RCB2|macro|MATRIX_MRCR_RCB2
DECL|MATRIX_MRCR_RCB3_Msk|macro|MATRIX_MRCR_RCB3_Msk
DECL|MATRIX_MRCR_RCB3_Pos|macro|MATRIX_MRCR_RCB3_Pos
DECL|MATRIX_MRCR_RCB3|macro|MATRIX_MRCR_RCB3
DECL|MATRIX_MRCR_RCB4_Msk|macro|MATRIX_MRCR_RCB4_Msk
DECL|MATRIX_MRCR_RCB4_Pos|macro|MATRIX_MRCR_RCB4_Pos
DECL|MATRIX_MRCR_RCB4|macro|MATRIX_MRCR_RCB4
DECL|MATRIX_MRCR_RCB5_Msk|macro|MATRIX_MRCR_RCB5_Msk
DECL|MATRIX_MRCR_RCB5_Pos|macro|MATRIX_MRCR_RCB5_Pos
DECL|MATRIX_MRCR_RCB5|macro|MATRIX_MRCR_RCB5
DECL|MATRIX_MRCR_RCB6_Msk|macro|MATRIX_MRCR_RCB6_Msk
DECL|MATRIX_MRCR_RCB6_Pos|macro|MATRIX_MRCR_RCB6_Pos
DECL|MATRIX_MRCR_RCB6|macro|MATRIX_MRCR_RCB6
DECL|MATRIX_MRCR_RCB8_Msk|macro|MATRIX_MRCR_RCB8_Msk
DECL|MATRIX_MRCR_RCB8_Pos|macro|MATRIX_MRCR_RCB8_Pos
DECL|MATRIX_MRCR_RCB8|macro|MATRIX_MRCR_RCB8
DECL|MATRIX_MRCR_RCB9_Msk|macro|MATRIX_MRCR_RCB9_Msk
DECL|MATRIX_MRCR_RCB9_Pos|macro|MATRIX_MRCR_RCB9_Pos
DECL|MATRIX_MRCR_RCB9|macro|MATRIX_MRCR_RCB9
DECL|MATRIX_MRCR_RCB_Msk|macro|MATRIX_MRCR_RCB_Msk
DECL|MATRIX_MRCR_RCB_Pos|macro|MATRIX_MRCR_RCB_Pos
DECL|MATRIX_MRCR_RCB|macro|MATRIX_MRCR_RCB
DECL|MATRIX_MRCR_Type|typedef|} MATRIX_MRCR_Type;
DECL|MATRIX_MRCR|member|__IO MATRIX_MRCR_Type MATRIX_MRCR; /**< Offset: 0x100 (R/W 32) Master Remap Control Register */
DECL|MATRIX_MRCR|member|__IO uint32_t MATRIX_MRCR; /**< (MATRIX Offset: 0x100) Master Remap Control Register */
DECL|MATRIX_PRAS_M0PR_Msk|macro|MATRIX_PRAS_M0PR_Msk
DECL|MATRIX_PRAS_M0PR_Pos|macro|MATRIX_PRAS_M0PR_Pos
DECL|MATRIX_PRAS_M0PR|macro|MATRIX_PRAS_M0PR
DECL|MATRIX_PRAS_M1PR_Msk|macro|MATRIX_PRAS_M1PR_Msk
DECL|MATRIX_PRAS_M1PR_Pos|macro|MATRIX_PRAS_M1PR_Pos
DECL|MATRIX_PRAS_M1PR|macro|MATRIX_PRAS_M1PR
DECL|MATRIX_PRAS_M2PR_Msk|macro|MATRIX_PRAS_M2PR_Msk
DECL|MATRIX_PRAS_M2PR_Pos|macro|MATRIX_PRAS_M2PR_Pos
DECL|MATRIX_PRAS_M2PR|macro|MATRIX_PRAS_M2PR
DECL|MATRIX_PRAS_M3PR_Msk|macro|MATRIX_PRAS_M3PR_Msk
DECL|MATRIX_PRAS_M3PR_Pos|macro|MATRIX_PRAS_M3PR_Pos
DECL|MATRIX_PRAS_M3PR|macro|MATRIX_PRAS_M3PR
DECL|MATRIX_PRAS_M4PR_Msk|macro|MATRIX_PRAS_M4PR_Msk
DECL|MATRIX_PRAS_M4PR_Pos|macro|MATRIX_PRAS_M4PR_Pos
DECL|MATRIX_PRAS_M4PR|macro|MATRIX_PRAS_M4PR
DECL|MATRIX_PRAS_M5PR_Msk|macro|MATRIX_PRAS_M5PR_Msk
DECL|MATRIX_PRAS_M5PR_Pos|macro|MATRIX_PRAS_M5PR_Pos
DECL|MATRIX_PRAS_M5PR|macro|MATRIX_PRAS_M5PR
DECL|MATRIX_PRAS_M6PR_Msk|macro|MATRIX_PRAS_M6PR_Msk
DECL|MATRIX_PRAS_M6PR_Pos|macro|MATRIX_PRAS_M6PR_Pos
DECL|MATRIX_PRAS_M6PR|macro|MATRIX_PRAS_M6PR
DECL|MATRIX_PRAS_MASK|macro|MATRIX_PRAS_MASK
DECL|MATRIX_PRAS_Msk|macro|MATRIX_PRAS_Msk
DECL|MATRIX_PRAS_OFFSET|macro|MATRIX_PRAS_OFFSET
DECL|MATRIX_PRAS_Type|typedef|} MATRIX_PRAS_Type;
DECL|MATRIX_PRAS|member|__IO MATRIX_PRAS_Type MATRIX_PRAS; /**< Offset: 0x00 (R/W 32) Priority Register A for Slave 0 */
DECL|MATRIX_PRAS|member|__IO uint32_t MATRIX_PRAS; /**< (MATRIX_PR Offset: 0x00) Priority Register A for Slave 0 */
DECL|MATRIX_PRBS_M10PR_Msk|macro|MATRIX_PRBS_M10PR_Msk
DECL|MATRIX_PRBS_M10PR_Pos|macro|MATRIX_PRBS_M10PR_Pos
DECL|MATRIX_PRBS_M10PR|macro|MATRIX_PRBS_M10PR
DECL|MATRIX_PRBS_M11PR_Msk|macro|MATRIX_PRBS_M11PR_Msk
DECL|MATRIX_PRBS_M11PR_Pos|macro|MATRIX_PRBS_M11PR_Pos
DECL|MATRIX_PRBS_M11PR|macro|MATRIX_PRBS_M11PR
DECL|MATRIX_PRBS_M8PR_Msk|macro|MATRIX_PRBS_M8PR_Msk
DECL|MATRIX_PRBS_M8PR_Pos|macro|MATRIX_PRBS_M8PR_Pos
DECL|MATRIX_PRBS_M8PR|macro|MATRIX_PRBS_M8PR
DECL|MATRIX_PRBS_M9PR_Msk|macro|MATRIX_PRBS_M9PR_Msk
DECL|MATRIX_PRBS_M9PR_Pos|macro|MATRIX_PRBS_M9PR_Pos
DECL|MATRIX_PRBS_M9PR|macro|MATRIX_PRBS_M9PR
DECL|MATRIX_PRBS_MASK|macro|MATRIX_PRBS_MASK
DECL|MATRIX_PRBS_Msk|macro|MATRIX_PRBS_Msk
DECL|MATRIX_PRBS_OFFSET|macro|MATRIX_PRBS_OFFSET
DECL|MATRIX_PRBS_Type|typedef|} MATRIX_PRBS_Type;
DECL|MATRIX_PRBS|member|__IO MATRIX_PRBS_Type MATRIX_PRBS; /**< Offset: 0x04 (R/W 32) Priority Register B for Slave 0 */
DECL|MATRIX_PRBS|member|__IO uint32_t MATRIX_PRBS; /**< (MATRIX_PR Offset: 0x04) Priority Register B for Slave 0 */
DECL|MATRIX_PR|member|MatrixPr MATRIX_PR[9]; /**< Offset: 0x80 Priority Register A for Slave 0 */
DECL|MATRIX_PR|member|MatrixPr MATRIX_PR[MATRIXPR_NUMBER]; /**< Offset: 0x80 Priority Register A for Slave 0 */
DECL|MATRIX_SCFG_DEFMSTR_TYPE_FIXED_Val|macro|MATRIX_SCFG_DEFMSTR_TYPE_FIXED_Val
DECL|MATRIX_SCFG_DEFMSTR_TYPE_FIXED|macro|MATRIX_SCFG_DEFMSTR_TYPE_FIXED
DECL|MATRIX_SCFG_DEFMSTR_TYPE_LAST_Val|macro|MATRIX_SCFG_DEFMSTR_TYPE_LAST_Val
DECL|MATRIX_SCFG_DEFMSTR_TYPE_LAST|macro|MATRIX_SCFG_DEFMSTR_TYPE_LAST
DECL|MATRIX_SCFG_DEFMSTR_TYPE_Msk|macro|MATRIX_SCFG_DEFMSTR_TYPE_Msk
DECL|MATRIX_SCFG_DEFMSTR_TYPE_NONE_Val|macro|MATRIX_SCFG_DEFMSTR_TYPE_NONE_Val
DECL|MATRIX_SCFG_DEFMSTR_TYPE_NONE|macro|MATRIX_SCFG_DEFMSTR_TYPE_NONE
DECL|MATRIX_SCFG_DEFMSTR_TYPE_Pos|macro|MATRIX_SCFG_DEFMSTR_TYPE_Pos
DECL|MATRIX_SCFG_DEFMSTR_TYPE|macro|MATRIX_SCFG_DEFMSTR_TYPE
DECL|MATRIX_SCFG_FIXED_DEFMSTR_Msk|macro|MATRIX_SCFG_FIXED_DEFMSTR_Msk
DECL|MATRIX_SCFG_FIXED_DEFMSTR_Pos|macro|MATRIX_SCFG_FIXED_DEFMSTR_Pos
DECL|MATRIX_SCFG_FIXED_DEFMSTR|macro|MATRIX_SCFG_FIXED_DEFMSTR
DECL|MATRIX_SCFG_MASK|macro|MATRIX_SCFG_MASK
DECL|MATRIX_SCFG_Msk|macro|MATRIX_SCFG_Msk
DECL|MATRIX_SCFG_OFFSET|macro|MATRIX_SCFG_OFFSET
DECL|MATRIX_SCFG_SLOT_CYCLE_Msk|macro|MATRIX_SCFG_SLOT_CYCLE_Msk
DECL|MATRIX_SCFG_SLOT_CYCLE_Pos|macro|MATRIX_SCFG_SLOT_CYCLE_Pos
DECL|MATRIX_SCFG_SLOT_CYCLE|macro|MATRIX_SCFG_SLOT_CYCLE
DECL|MATRIX_SCFG_Type|typedef|} MATRIX_SCFG_Type;
DECL|MATRIX_SCFG|member|__IO MATRIX_SCFG_Type MATRIX_SCFG[9]; /**< Offset: 0x40 (R/W 32) Slave Configuration Register 0 */
DECL|MATRIX_SCFG|member|__IO uint32_t MATRIX_SCFG[9]; /**< (MATRIX Offset: 0x40) Slave Configuration Register 0 */
DECL|MATRIX_WPMR_MASK|macro|MATRIX_WPMR_MASK
DECL|MATRIX_WPMR_Msk|macro|MATRIX_WPMR_Msk
DECL|MATRIX_WPMR_OFFSET|macro|MATRIX_WPMR_OFFSET
DECL|MATRIX_WPMR_Type|typedef|} MATRIX_WPMR_Type;
DECL|MATRIX_WPMR_WPEN_Msk|macro|MATRIX_WPMR_WPEN_Msk
DECL|MATRIX_WPMR_WPEN_Pos|macro|MATRIX_WPMR_WPEN_Pos
DECL|MATRIX_WPMR_WPEN|macro|MATRIX_WPMR_WPEN
DECL|MATRIX_WPMR_WPKEY_Msk|macro|MATRIX_WPMR_WPKEY_Msk
DECL|MATRIX_WPMR_WPKEY_PASSWD_Val|macro|MATRIX_WPMR_WPKEY_PASSWD_Val
DECL|MATRIX_WPMR_WPKEY_PASSWD|macro|MATRIX_WPMR_WPKEY_PASSWD
DECL|MATRIX_WPMR_WPKEY_Pos|macro|MATRIX_WPMR_WPKEY_Pos
DECL|MATRIX_WPMR_WPKEY|macro|MATRIX_WPMR_WPKEY
DECL|MATRIX_WPMR|member|__IO MATRIX_WPMR_Type MATRIX_WPMR; /**< Offset: 0x1E4 (R/W 32) Write Protection Mode Register */
DECL|MATRIX_WPMR|member|__IO uint32_t MATRIX_WPMR; /**< (MATRIX Offset: 0x1E4) Write Protection Mode Register */
DECL|MATRIX_WPSR_MASK|macro|MATRIX_WPSR_MASK
DECL|MATRIX_WPSR_Msk|macro|MATRIX_WPSR_Msk
DECL|MATRIX_WPSR_OFFSET|macro|MATRIX_WPSR_OFFSET
DECL|MATRIX_WPSR_Type|typedef|} MATRIX_WPSR_Type;
DECL|MATRIX_WPSR_WPVSRC_Msk|macro|MATRIX_WPSR_WPVSRC_Msk
DECL|MATRIX_WPSR_WPVSRC_Pos|macro|MATRIX_WPSR_WPVSRC_Pos
DECL|MATRIX_WPSR_WPVSRC|macro|MATRIX_WPSR_WPVSRC
DECL|MATRIX_WPSR_WPVS_Msk|macro|MATRIX_WPSR_WPVS_Msk
DECL|MATRIX_WPSR_WPVS_Pos|macro|MATRIX_WPSR_WPVS_Pos
DECL|MATRIX_WPSR_WPVS|macro|MATRIX_WPSR_WPVS
DECL|MATRIX_WPSR|member|__I MATRIX_WPSR_Type MATRIX_WPSR; /**< Offset: 0x1E8 (R/ 32) Write Protection Status Register */
DECL|MATRIX_WPSR|member|__I uint32_t MATRIX_WPSR; /**< (MATRIX Offset: 0x1E8) Write Protection Status Register */
DECL|MatrixPr|typedef|} MatrixPr;
DECL|MatrixPr|typedef|} MatrixPr;
DECL|Matrix|typedef|} Matrix;
DECL|Matrix|typedef|} Matrix;
DECL|RCB0|member|uint32_t RCB0:1; /**< bit: 0 Remap Command Bit for Master 0 */
DECL|RCB10|member|uint32_t RCB10:1; /**< bit: 10 Remap Command Bit for Master 10 */
DECL|RCB11|member|uint32_t RCB11:1; /**< bit: 11 Remap Command Bit for Master 11 */
DECL|RCB1|member|uint32_t RCB1:1; /**< bit: 1 Remap Command Bit for Master 1 */
DECL|RCB2|member|uint32_t RCB2:1; /**< bit: 2 Remap Command Bit for Master 2 */
DECL|RCB3|member|uint32_t RCB3:1; /**< bit: 3 Remap Command Bit for Master 3 */
DECL|RCB4|member|uint32_t RCB4:1; /**< bit: 4 Remap Command Bit for Master 4 */
DECL|RCB5|member|uint32_t RCB5:1; /**< bit: 5 Remap Command Bit for Master 5 */
DECL|RCB6|member|uint32_t RCB6:1; /**< bit: 6 Remap Command Bit for Master 6 */
DECL|RCB8|member|uint32_t RCB8:1; /**< bit: 8 Remap Command Bit for Master 8 */
DECL|RCB9|member|uint32_t RCB9:1; /**< bit: 9 Remap Command Bit for Master 9 */
DECL|RCB|member|uint32_t RCB:11; /**< bit: 0..10 Remap Command Bit for Master xx */
DECL|REV_MATRIX|macro|REV_MATRIX
DECL|Reserved1|member|RoReg8 Reserved1[0x10];
DECL|Reserved1|member|__I uint32_t Reserved1[4];
DECL|Reserved2|member|RoReg8 Reserved2[0x1C];
DECL|Reserved2|member|__I uint32_t Reserved2[7];
DECL|Reserved3|member|RoReg8 Reserved3[0x38];
DECL|Reserved3|member|__I uint32_t Reserved3[14];
DECL|Reserved4|member|RoReg8 Reserved4[0xC];
DECL|Reserved4|member|__I uint32_t Reserved4[3];
DECL|Reserved5|member|RoReg8 Reserved5[0xC];
DECL|Reserved5|member|__I uint32_t Reserved5[3];
DECL|Reserved6|member|RoReg8 Reserved6[0xBC];
DECL|Reserved6|member|__I uint32_t Reserved6[47];
DECL|SDRAMEN|member|uint32_t SDRAMEN:1; /**< bit: 4 SDRAM Enable */
DECL|SLOT_CYCLE|member|uint32_t SLOT_CYCLE:9; /**< bit: 0..8 Maximum Bus Grant Duration for Masters */
DECL|SMC_NFCS0|member|uint32_t SMC_NFCS0:1; /**< bit: 0 SMC NAND Flash Chip Select 0 Assignment */
DECL|SMC_NFCS1|member|uint32_t SMC_NFCS1:1; /**< bit: 1 SMC NAND Flash Chip Select 1 Assignment */
DECL|SMC_NFCS2|member|uint32_t SMC_NFCS2:1; /**< bit: 2 SMC NAND Flash Chip Select 2 Assignment */
DECL|SMC_NFCS3|member|uint32_t SMC_NFCS3:1; /**< bit: 3 SMC NAND Flash Chip Select 3 Assignment */
DECL|SYSIO12|member|uint32_t SYSIO12:1; /**< bit: 12 PB12 or ERASE Assignment */
DECL|SYSIO4|member|uint32_t SYSIO4:1; /**< bit: 4 PB4 or TDI Assignment */
DECL|SYSIO5|member|uint32_t SYSIO5:1; /**< bit: 5 PB5 or TDO/TRACESWO Assignment */
DECL|SYSIO6|member|uint32_t SYSIO6:1; /**< bit: 6 PB6 or TMS/SWDIO Assignment */
DECL|SYSIO7|member|uint32_t SYSIO7:1; /**< bit: 7 PB7 or TCK/SWCLK Assignment */
DECL|ULBT|member|uint32_t ULBT:3; /**< bit: 0..2 Undefined Length Burst Type */
DECL|WPEN|member|uint32_t WPEN:1; /**< bit: 0 Write Protection Enable */
DECL|WPKEY|member|uint32_t WPKEY:24; /**< bit: 8..31 Write Protection Key */
DECL|WPVSRC|member|uint32_t WPVSRC:16; /**< bit: 8..23 Write Protection Violation Source */
DECL|WPVS|member|uint32_t WPVS:1; /**< bit: 0 Write Protection Violation Status */
DECL|_SAME70_MATRIX_COMPONENT_H_|macro|_SAME70_MATRIX_COMPONENT_H_
DECL|_SAME70_MATRIX_COMPONENT_|macro|_SAME70_MATRIX_COMPONENT_
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|uint32_t|member|uint32_t :10; /**< bit: 22..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /**< bit: 0..15 Reserved */
DECL|uint32_t|member|uint32_t :18; /**< bit: 14..31 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 7 Reserved */
DECL|uint32_t|member|uint32_t :20; /**< bit: 12..31 Reserved */
DECL|uint32_t|member|uint32_t :21; /**< bit: 11..31 Reserved */
DECL|uint32_t|member|uint32_t :27; /**< bit: 5..31 Reserved */
DECL|uint32_t|member|uint32_t :29; /**< bit: 3..31 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 10..11 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 10..11 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 14..15 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 18..19 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 2..3 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 2..3 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 22..23 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 6..7 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 6..7 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 13..15 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 0..3 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 8..11 Reserved */
DECL|uint32_t|member|uint32_t :6; /**< bit: 26..31 Reserved */
DECL|uint32_t|member|uint32_t :7; /**< bit: 1..7 Reserved */
DECL|uint32_t|member|uint32_t :7; /**< bit: 1..7 Reserved */
DECL|uint32_t|member|uint32_t :7; /**< bit: 9..15 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 24..31 Reserved */
DECL|vec|member|} vec; /**< Structure used for vec access */
