#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002130533ada0 .scope module, "fulladder_tb" "fulladder_tb" 2 1;
 .timescale 0 0;
v000002130543c840_0 .var "a", 0 0;
v000002130543bf80_0 .var "b", 0 0;
v000002130543c200_0 .var "cin", 0 0;
v000002130543c520_0 .net "cout", 0 0, L_00000213053f3dd0;  1 drivers
v000002130543c2a0_0 .net "s", 0 0, L_000002130533aaf0;  1 drivers
S_00000213053f6610 .scope module, "gate" "fulladder" 2 4, 3 1 0, S_000002130533ada0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_00000213053f6a20 .functor XOR 1, v000002130543c840_0, v000002130543bf80_0, C4<0>, C4<0>;
L_000002130533aaf0 .functor XOR 1, L_00000213053f6a20, v000002130543c200_0, C4<0>, C4<0>;
L_00000213053c2df0 .functor AND 1, v000002130543c840_0, v000002130543bf80_0, C4<1>, C4<1>;
L_00000213053f3d60 .functor AND 1, v000002130543bf80_0, v000002130543c200_0, C4<1>, C4<1>;
L_00000213053f3c80 .functor OR 1, L_00000213053c2df0, L_00000213053f3d60, C4<0>, C4<0>;
L_00000213053f36d0 .functor AND 1, v000002130543c200_0, v000002130543c840_0, C4<1>, C4<1>;
L_00000213053f3dd0 .functor OR 1, L_00000213053f3c80, L_00000213053f36d0, C4<0>, C4<0>;
v000002130533af30_0 .net *"_ivl_0", 0 0, L_00000213053f6a20;  1 drivers
v00000213053c28d0_0 .net *"_ivl_10", 0 0, L_00000213053f36d0;  1 drivers
v000002130533aa50_0 .net *"_ivl_4", 0 0, L_00000213053c2df0;  1 drivers
v00000213053f67a0_0 .net *"_ivl_6", 0 0, L_00000213053f3d60;  1 drivers
v00000213053f6840_0 .net *"_ivl_8", 0 0, L_00000213053f3c80;  1 drivers
v00000213053f68e0_0 .net "a", 0 0, v000002130543c840_0;  1 drivers
v00000213053f6980_0 .net "b", 0 0, v000002130543bf80_0;  1 drivers
v000002130543b850_0 .net "cin", 0 0, v000002130543c200_0;  1 drivers
v000002130543b8f0_0 .net "cout", 0 0, L_00000213053f3dd0;  alias, 1 drivers
v000002130543b990_0 .net "s", 0 0, L_000002130533aaf0;  alias, 1 drivers
    .scope S_000002130533ada0;
T_0 ;
    %vpi_call 2 7 "$monitor", "%b %b %b -> %b %b", v000002130543c840_0, v000002130543bf80_0, v000002130543c200_0, v000002130543c2a0_0, v000002130543c520_0 {0 0 0};
    %vpi_call 2 8 "$dumpfile", "fulladder_tb.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002130533ada0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002130543c840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002130543bf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002130543c200_0, 0, 1;
    %delay 2, 0;
    %delay 70, 0;
    %vpi_call 2 14 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_000002130533ada0;
T_1 ;
    %delay 40, 0;
    %load/vec4 v000002130543c840_0;
    %nor/r;
    %store/vec4 v000002130543c840_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000002130533ada0;
T_2 ;
    %delay 20, 0;
    %load/vec4 v000002130543bf80_0;
    %nor/r;
    %store/vec4 v000002130543bf80_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000002130533ada0;
T_3 ;
    %delay 10, 0;
    %load/vec4 v000002130543c200_0;
    %nor/r;
    %store/vec4 v000002130543c200_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "fulladd_tb.v";
    "fulladd2.v";
