# alu-verilog-design
Fully functional 4-bit Arithmetic Logic Unit core implemented in synthesizable Verilog HDL. It is designed to demonstrate fundamental principles of digital computer architecture, including arithmetic computation, logical manipulation, bit shifting, and processor flag generation
