<stg><name>fftStreamingKernelBody</name>


<trans_list>

<trans id="91" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="27" op_0_bw="64">
<![CDATA[
.split:5 %fftInStrm_V_M_real_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fftInStrm_V_M_real_V_0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="27" op_0_bw="64">
<![CDATA[
.split:8 %fftInStrm_V_M_real_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fftInStrm_V_M_real_V_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="27" op_0_bw="64">
<![CDATA[
.split:11 %fftInStrm_V_M_real_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fftInStrm_V_M_real_V_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="27" op_0_bw="64">
<![CDATA[
.split:14 %fftInStrm_V_M_real_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fftInStrm_V_M_real_V_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="27" op_0_bw="64">
<![CDATA[
.split:17 %fftInStrm_V_M_imag_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fftInStrm_V_M_imag_V_0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="27" op_0_bw="64">
<![CDATA[
.split:20 %fftInStrm_V_M_imag_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fftInStrm_V_M_imag_V_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="27" op_0_bw="64">
<![CDATA[
.split:23 %fftInStrm_V_M_imag_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fftInStrm_V_M_imag_V_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="27" op_0_bw="64">
<![CDATA[
.split:26 %fftInStrm_V_M_imag_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fftInStrm_V_M_imag_V_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
.split:29 %fftOutStrm_V_M_real_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fftOutStrm_V_M_real_V_0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
.split:32 %fftOutStrm_V_M_real_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fftOutStrm_V_M_real_V_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="64">
<![CDATA[
.split:35 %fftOutStrm_V_M_real_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fftOutStrm_V_M_real_V_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="64">
<![CDATA[
.split:38 %fftOutStrm_V_M_real_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fftOutStrm_V_M_real_V_3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="64">
<![CDATA[
.split:41 %fftOutStrm_V_M_imag_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fftOutStrm_V_M_imag_V_0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="64">
<![CDATA[
.split:44 %fftOutStrm_V_M_imag_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fftOutStrm_V_M_imag_V_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="64">
<![CDATA[
.split:47 %fftOutStrm_V_M_imag_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fftOutStrm_V_M_imag_V_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="64">
<![CDATA[
.split:50 %fftOutStrm_V_M_imag_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fftOutStrm_V_M_imag_V_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="27" op_0_bw="64">
<![CDATA[
.split:53 %p_inDataArray_M_real_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_real_V_0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="27" op_0_bw="64">
<![CDATA[
.split:54 %p_inDataArray_M_real_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_real_V_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="27" op_0_bw="64">
<![CDATA[
.split:55 %p_inDataArray_M_real_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_real_V_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="27" op_0_bw="64">
<![CDATA[
.split:56 %p_inDataArray_M_real_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_real_V_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="27" op_0_bw="64">
<![CDATA[
.split:57 %p_inDataArray_M_imag_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_imag_V_0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="27" op_0_bw="64">
<![CDATA[
.split:58 %p_inDataArray_M_imag_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_imag_V_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="27" op_0_bw="64">
<![CDATA[
.split:59 %p_inDataArray_M_imag_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_imag_V_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="27" op_0_bw="64">
<![CDATA[
.split:60 %p_inDataArray_M_imag_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_imag_V_3"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="64">
<![CDATA[
.split:61 %p_outDataArray_M_real_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_outDataArray_M_real_V_0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="64">
<![CDATA[
.split:62 %p_outDataArray_M_real_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_outDataArray_M_real_V_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="64">
<![CDATA[
.split:63 %p_outDataArray_M_real_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_outDataArray_M_real_V_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="64">
<![CDATA[
.split:64 %p_outDataArray_M_real_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_outDataArray_M_real_V_3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="64">
<![CDATA[
.split:65 %p_outDataArray_M_imag_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_outDataArray_M_imag_V_0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="64">
<![CDATA[
.split:66 %p_outDataArray_M_imag_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_outDataArray_M_imag_V_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="64">
<![CDATA[
.split:67 %p_outDataArray_M_imag_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_outDataArray_M_imag_V_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="64">
<![CDATA[
.split:68 %p_outDataArray_M_imag_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_outDataArray_M_imag_V_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="27">
<![CDATA[
.split:69 %call_ln49 = call void @convertSuperStreamToArray<-1, 80002, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > >, i256 %ssrWideStream4kernelIn, i27 %p_inDataArray_M_real_V_0, i27 %p_inDataArray_M_real_V_1, i27 %p_inDataArray_M_real_V_2, i27 %p_inDataArray_M_real_V_3, i27 %p_inDataArray_M_imag_V_0, i27 %p_inDataArray_M_imag_V_1, i27 %p_inDataArray_M_imag_V_2, i27 %p_inDataArray_M_imag_V_3

]]></Node>
<StgValue><ssdm name="call_ln49"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="44" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="27">
<![CDATA[
.split:69 %call_ln49 = call void @convertSuperStreamToArray<-1, 80002, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > >, i256 %ssrWideStream4kernelIn, i27 %p_inDataArray_M_real_V_0, i27 %p_inDataArray_M_real_V_1, i27 %p_inDataArray_M_real_V_2, i27 %p_inDataArray_M_real_V_3, i27 %p_inDataArray_M_imag_V_0, i27 %p_inDataArray_M_imag_V_1, i27 %p_inDataArray_M_imag_V_2, i27 %p_inDataArray_M_imag_V_3

]]></Node>
<StgValue><ssdm name="call_ln49"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="27" op_10_bw="27" op_11_bw="27" op_12_bw="27" op_13_bw="27" op_14_bw="27" op_15_bw="27" op_16_bw="27" op_17_bw="0" op_18_bw="0">
<![CDATA[
.split:70 %call_ln0 = call void @fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263, i27 %fftInStrm_V_M_real_V_0, i27 %fftInStrm_V_M_imag_V_0, i27 %fftInStrm_V_M_real_V_1, i27 %fftInStrm_V_M_imag_V_1, i27 %fftInStrm_V_M_real_V_2, i27 %fftInStrm_V_M_imag_V_2, i27 %fftInStrm_V_M_real_V_3, i27 %fftInStrm_V_M_imag_V_3, i27 %p_inDataArray_M_real_V_0, i27 %p_inDataArray_M_real_V_1, i27 %p_inDataArray_M_real_V_2, i27 %p_inDataArray_M_real_V_3, i27 %p_inDataArray_M_imag_V_0, i27 %p_inDataArray_M_imag_V_1, i27 %p_inDataArray_M_imag_V_2, i27 %p_inDataArray_M_imag_V_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="27" op_10_bw="27" op_11_bw="27" op_12_bw="27" op_13_bw="27" op_14_bw="27" op_15_bw="27" op_16_bw="27" op_17_bw="0" op_18_bw="0">
<![CDATA[
.split:70 %call_ln0 = call void @fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263, i27 %fftInStrm_V_M_real_V_0, i27 %fftInStrm_V_M_imag_V_0, i27 %fftInStrm_V_M_real_V_1, i27 %fftInStrm_V_M_imag_V_1, i27 %fftInStrm_V_M_real_V_2, i27 %fftInStrm_V_M_imag_V_2, i27 %fftInStrm_V_M_real_V_3, i27 %fftInStrm_V_M_imag_V_3, i27 %p_inDataArray_M_real_V_0, i27 %p_inDataArray_M_real_V_1, i27 %p_inDataArray_M_real_V_2, i27 %p_inDataArray_M_real_V_3, i27 %p_inDataArray_M_imag_V_0, i27 %p_inDataArray_M_imag_V_1, i27 %p_inDataArray_M_imag_V_2, i27 %p_inDataArray_M_imag_V_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="1" op_21_bw="55" op_22_bw="55" op_23_bw="55" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="55" op_28_bw="55" op_29_bw="55" op_30_bw="18" op_31_bw="2" op_32_bw="2" op_33_bw="2" op_34_bw="1" op_35_bw="61" op_36_bw="61" op_37_bw="61" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="61" op_42_bw="61" op_43_bw="61" op_44_bw="0" op_45_bw="0" op_46_bw="0">
<![CDATA[
.split:71 %call_ln3373 = call void @innerFFT<16, 4, 80002, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<32, 18, 5, 3, 0> > >, i27 %fftInStrm_V_M_real_V_0, i27 %fftInStrm_V_M_real_V_1, i27 %fftInStrm_V_M_real_V_2, i27 %fftInStrm_V_M_real_V_3, i27 %fftInStrm_V_M_imag_V_0, i27 %fftInStrm_V_M_imag_V_1, i27 %fftInStrm_V_M_imag_V_2, i27 %fftInStrm_V_M_imag_V_3, i32 %fftOutStrm_V_M_real_V_0, i32 %fftOutStrm_V_M_real_V_1, i32 %fftOutStrm_V_M_real_V_2, i32 %fftOutStrm_V_M_real_V_3, i32 %fftOutStrm_V_M_imag_V_0, i32 %fftOutStrm_V_M_imag_V_1, i32 %fftOutStrm_V_M_imag_V_2, i32 %fftOutStrm_V_M_imag_V_3, i2 %control_count_V_3, i2 %control_bits_V_3, i2 %sample_in_read_count_V_3, i1 %delay_line_stall_3, i55 %delayline_Array_38, i55 %delayline_Array_40, i55 %delayline_Array_18, i32 %control_delayline_Array_4, i32 %control_delayline_Array_5, i32 %control_delayline_Array_7, i55 %delayline_Array_37, i55 %delayline_Array_39, i55 %delayline_Array_6, i18 %twiddleObj_twiddleTable_M_imag_V, i2 %control_count_V, i2 %control_bits_V, i2 %sample_in_read_count_V, i1 %delay_line_stall, i61 %delayline_Array_1, i61 %delayline_Array_11, i61 %delayline_Array_36, i32 %control_delayline_Array, i32 %control_delayline_Array_6, i32 %control_delayline_Array_21, i61 %delayline_Array, i61 %delayline_Array_45, i61 %delayline_Array_25

]]></Node>
<StgValue><ssdm name="call_ln3373"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="48" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="1" op_21_bw="55" op_22_bw="55" op_23_bw="55" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="55" op_28_bw="55" op_29_bw="55" op_30_bw="18" op_31_bw="2" op_32_bw="2" op_33_bw="2" op_34_bw="1" op_35_bw="61" op_36_bw="61" op_37_bw="61" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="61" op_42_bw="61" op_43_bw="61" op_44_bw="0" op_45_bw="0" op_46_bw="0">
<![CDATA[
.split:71 %call_ln3373 = call void @innerFFT<16, 4, 80002, 0, 0, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<32, 18, 5, 3, 0> > >, i27 %fftInStrm_V_M_real_V_0, i27 %fftInStrm_V_M_real_V_1, i27 %fftInStrm_V_M_real_V_2, i27 %fftInStrm_V_M_real_V_3, i27 %fftInStrm_V_M_imag_V_0, i27 %fftInStrm_V_M_imag_V_1, i27 %fftInStrm_V_M_imag_V_2, i27 %fftInStrm_V_M_imag_V_3, i32 %fftOutStrm_V_M_real_V_0, i32 %fftOutStrm_V_M_real_V_1, i32 %fftOutStrm_V_M_real_V_2, i32 %fftOutStrm_V_M_real_V_3, i32 %fftOutStrm_V_M_imag_V_0, i32 %fftOutStrm_V_M_imag_V_1, i32 %fftOutStrm_V_M_imag_V_2, i32 %fftOutStrm_V_M_imag_V_3, i2 %control_count_V_3, i2 %control_bits_V_3, i2 %sample_in_read_count_V_3, i1 %delay_line_stall_3, i55 %delayline_Array_38, i55 %delayline_Array_40, i55 %delayline_Array_18, i32 %control_delayline_Array_4, i32 %control_delayline_Array_5, i32 %control_delayline_Array_7, i55 %delayline_Array_37, i55 %delayline_Array_39, i55 %delayline_Array_6, i18 %twiddleObj_twiddleTable_M_imag_V, i2 %control_count_V, i2 %control_bits_V, i2 %sample_in_read_count_V, i1 %delay_line_stall, i61 %delayline_Array_1, i61 %delayline_Array_11, i61 %delayline_Array_36, i32 %control_delayline_Array, i32 %control_delayline_Array_6, i32 %control_delayline_Array_21, i61 %delayline_Array, i61 %delayline_Array_45, i61 %delayline_Array_25

]]></Node>
<StgValue><ssdm name="call_ln3373"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="49" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
.split:72 %call_ln0 = call void @fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc264, i32 %p_outDataArray_M_real_V_0, i32 %p_outDataArray_M_real_V_1, i32 %p_outDataArray_M_real_V_2, i32 %p_outDataArray_M_real_V_3, i32 %p_outDataArray_M_imag_V_0, i32 %p_outDataArray_M_imag_V_1, i32 %p_outDataArray_M_imag_V_2, i32 %p_outDataArray_M_imag_V_3, i32 %fftOutStrm_V_M_real_V_0, i32 %fftOutStrm_V_M_imag_V_0, i32 %fftOutStrm_V_M_real_V_1, i32 %fftOutStrm_V_M_imag_V_1, i32 %fftOutStrm_V_M_real_V_2, i32 %fftOutStrm_V_M_imag_V_2, i32 %fftOutStrm_V_M_real_V_3, i32 %fftOutStrm_V_M_imag_V_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="50" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
.split:72 %call_ln0 = call void @fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc264, i32 %p_outDataArray_M_real_V_0, i32 %p_outDataArray_M_real_V_1, i32 %p_outDataArray_M_real_V_2, i32 %p_outDataArray_M_real_V_3, i32 %p_outDataArray_M_imag_V_0, i32 %p_outDataArray_M_imag_V_1, i32 %p_outDataArray_M_imag_V_2, i32 %p_outDataArray_M_imag_V_3, i32 %fftOutStrm_V_M_real_V_0, i32 %fftOutStrm_V_M_imag_V_0, i32 %fftOutStrm_V_M_real_V_1, i32 %fftOutStrm_V_M_imag_V_1, i32 %fftOutStrm_V_M_real_V_2, i32 %fftOutStrm_V_M_imag_V_2, i32 %fftOutStrm_V_M_real_V_3, i32 %fftOutStrm_V_M_imag_V_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="51" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="256" op_10_bw="0" op_11_bw="0">
<![CDATA[
.split:73 %call_ln74 = call void @convertArrayToSuperStream<-1, 80002, 16, 4, complex<ap_fixed<32, 18, 5, 3, 0> > >, i32 %p_outDataArray_M_real_V_0, i32 %p_outDataArray_M_real_V_1, i32 %p_outDataArray_M_real_V_2, i32 %p_outDataArray_M_real_V_3, i32 %p_outDataArray_M_imag_V_0, i32 %p_outDataArray_M_imag_V_1, i32 %p_outDataArray_M_imag_V_2, i32 %p_outDataArray_M_imag_V_3, i256 %ssrWideStream4kernelOut

]]></Node>
<StgValue><ssdm name="call_ln74"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="52" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:0 %specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln0"/></StgValue>
</operation>

<operation id="53" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %ssrWideStream4kernelIn, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="54" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %ssrWideStream4kernelOut, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="55" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ssrWideStream4kernelIn, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ssrWideStream4kernelOut, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:6 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @fftInStrm_OC_V_OC_M_real_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i27 %fftInStrm_V_M_real_V_0, i27 %fftInStrm_V_M_real_V_0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="58" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_real_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:9 %empty_314 = specchannel i32 @_ssdm_op_SpecChannel, void @fftInStrm_OC_V_OC_M_real_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i27 %fftInStrm_V_M_real_V_1, i27 %fftInStrm_V_M_real_V_1

]]></Node>
<StgValue><ssdm name="empty_314"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_real_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:12 %empty_315 = specchannel i32 @_ssdm_op_SpecChannel, void @fftInStrm_OC_V_OC_M_real_OC_V_OC_2_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i27 %fftInStrm_V_M_real_V_2, i27 %fftInStrm_V_M_real_V_2

]]></Node>
<StgValue><ssdm name="empty_315"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_real_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:15 %empty_316 = specchannel i32 @_ssdm_op_SpecChannel, void @fftInStrm_OC_V_OC_M_real_OC_V_OC_3_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i27 %fftInStrm_V_M_real_V_3, i27 %fftInStrm_V_M_real_V_3

]]></Node>
<StgValue><ssdm name="empty_316"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_real_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:18 %empty_317 = specchannel i32 @_ssdm_op_SpecChannel, void @fftInStrm_OC_V_OC_M_imag_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i27 %fftInStrm_V_M_imag_V_0, i27 %fftInStrm_V_M_imag_V_0

]]></Node>
<StgValue><ssdm name="empty_317"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_imag_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:21 %empty_318 = specchannel i32 @_ssdm_op_SpecChannel, void @fftInStrm_OC_V_OC_M_imag_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i27 %fftInStrm_V_M_imag_V_1, i27 %fftInStrm_V_M_imag_V_1

]]></Node>
<StgValue><ssdm name="empty_318"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_imag_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:24 %empty_319 = specchannel i32 @_ssdm_op_SpecChannel, void @fftInStrm_OC_V_OC_M_imag_OC_V_OC_2_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i27 %fftInStrm_V_M_imag_V_2, i27 %fftInStrm_V_M_imag_V_2

]]></Node>
<StgValue><ssdm name="empty_319"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_imag_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="27" op_8_bw="27">
<![CDATA[
.split:27 %empty_320 = specchannel i32 @_ssdm_op_SpecChannel, void @fftInStrm_OC_V_OC_M_imag_OC_V_OC_3_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i27 %fftInStrm_V_M_imag_V_3, i27 %fftInStrm_V_M_imag_V_3

]]></Node>
<StgValue><ssdm name="empty_320"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftInStrm_V_M_imag_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:30 %empty_321 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutStrm_OC_V_OC_M_real_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i32 %fftOutStrm_V_M_real_V_0, i32 %fftOutStrm_V_M_real_V_0

]]></Node>
<StgValue><ssdm name="empty_321"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fftOutStrm_V_M_real_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:33 %empty_322 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutStrm_OC_V_OC_M_real_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i32 %fftOutStrm_V_M_real_V_1, i32 %fftOutStrm_V_M_real_V_1

]]></Node>
<StgValue><ssdm name="empty_322"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fftOutStrm_V_M_real_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:36 %empty_323 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutStrm_OC_V_OC_M_real_OC_V_OC_2_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i32 %fftOutStrm_V_M_real_V_2, i32 %fftOutStrm_V_M_real_V_2

]]></Node>
<StgValue><ssdm name="empty_323"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fftOutStrm_V_M_real_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:39 %empty_324 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutStrm_OC_V_OC_M_real_OC_V_OC_3_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i32 %fftOutStrm_V_M_real_V_3, i32 %fftOutStrm_V_M_real_V_3

]]></Node>
<StgValue><ssdm name="empty_324"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fftOutStrm_V_M_real_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:42 %empty_325 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutStrm_OC_V_OC_M_imag_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i32 %fftOutStrm_V_M_imag_V_0, i32 %fftOutStrm_V_M_imag_V_0

]]></Node>
<StgValue><ssdm name="empty_325"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fftOutStrm_V_M_imag_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:45 %empty_326 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutStrm_OC_V_OC_M_imag_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i32 %fftOutStrm_V_M_imag_V_1, i32 %fftOutStrm_V_M_imag_V_1

]]></Node>
<StgValue><ssdm name="empty_326"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fftOutStrm_V_M_imag_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:48 %empty_327 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutStrm_OC_V_OC_M_imag_OC_V_OC_2_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i32 %fftOutStrm_V_M_imag_V_2, i32 %fftOutStrm_V_M_imag_V_2

]]></Node>
<StgValue><ssdm name="empty_327"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fftOutStrm_V_M_imag_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:51 %empty_328 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutStrm_OC_V_OC_M_imag_OC_V_OC_3_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i32 %fftOutStrm_V_M_imag_V_3, i32 %fftOutStrm_V_M_imag_V_3

]]></Node>
<StgValue><ssdm name="empty_328"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fftOutStrm_V_M_imag_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="256" op_10_bw="0" op_11_bw="0">
<![CDATA[
.split:73 %call_ln74 = call void @convertArrayToSuperStream<-1, 80002, 16, 4, complex<ap_fixed<32, 18, 5, 3, 0> > >, i32 %p_outDataArray_M_real_V_0, i32 %p_outDataArray_M_real_V_1, i32 %p_outDataArray_M_real_V_2, i32 %p_outDataArray_M_real_V_3, i32 %p_outDataArray_M_imag_V_0, i32 %p_outDataArray_M_imag_V_1, i32 %p_outDataArray_M_imag_V_2, i32 %p_outDataArray_M_imag_V_3, i256 %ssrWideStream4kernelOut

]]></Node>
<StgValue><ssdm name="call_ln74"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0">
<![CDATA[
.split:74 %ret_ln76 = ret

]]></Node>
<StgValue><ssdm name="ret_ln76"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
