Hi I am Y Siva sai currently learning RTL Design using Verilog Code in the Xilinx Vivado Software and also I am learning how to write test bench code for every module i have created.
Here I have already done few modules whick are Beginner Level and makes me to dive into deep into the designing.
I am very much interested in designing and i am started from skratch.
I am ready to take this as serious to be part of the semiconductor design of our country.
I am ready to collaborate accross the world in which can i exchange my knowledge through them and being professionally development.
