INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/new/afifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module afifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/new/fifo_rd_ptr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_rd_ptr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/new/fifo_wr_ptr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_wr_ptr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/new/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/new/rd_ptr_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rd_ptr_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO.srcs/sources_1/new/write_ptr_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_ptr_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CoraZ7-Projects/ASYNC_FIFIO/ASYNC_FIFO/ASYNC_FIFO.srcs/sim_1/new/tb_async_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_async_fifo
