"""
==========================================================================
ControllerRTL.py
==========================================================================
Controller for each CGRA. Mutiple controllers are interconnected in a
multi-cgra system.

Author : Cheng Tan
  Date : Dec 2, 2024
"""

from ..lib.basic.val_rdy.ifcs import RecvIfcRTL
from ..lib.basic.val_rdy.ifcs import SendIfcRTL
from ..lib.basic.val_rdy.queues import NormalQueueRTL
from ..lib.messages import *
from ..lib.opt_type import *
from ..lib.util.common import *
from ..noc.PyOCN.pymtl3_net.channel.ChannelRTL import ChannelRTL
from ..noc.PyOCN.pymtl3_net.xbar.XbarBypassQueueRTL import XbarBypassQueueRTL

class ControllerRTL(Component):

  def construct(s,
                CgraIdType,
                IntraCgraPktType,
                InterCgraPktType,
                DataType,
                DataAddrType,
                multi_cgra_rows,
                multi_cgra_columns,
                num_tiles,
                controller2addr_map,
                idTo2d_map):

    assert(multi_cgra_columns >= multi_cgra_rows)

    # Used for calculating the x/y position.
    XType = mk_bits(max(clog2(multi_cgra_columns), 1))
    YType = mk_bits(max(clog2(multi_cgra_rows), 1))
    TileIdType = mk_bits(clog2(num_tiles + 1))
    ControllerXbarPktType = mk_controller_noc_xbar_pkt(InterCgraPktType)

    # Interface
    s.cgra_id = InPort(CgraIdType)

    # Request from/to other CGRA via NoC.
    s.recv_from_inter_cgra_noc = RecvIfcRTL(InterCgraPktType)
    s.send_to_inter_cgra_noc = SendIfcRTL(InterCgraPktType)

    s.recv_from_cpu_pkt = RecvIfcRTL(IntraCgraPktType)
    s.send_to_ctrl_ring_pkt = SendIfcRTL(IntraCgraPktType)

    s.recv_from_ctrl_ring_pkt = RecvIfcRTL(IntraCgraPktType)
    s.send_to_cpu_pkt = SendIfcRTL(IntraCgraPktType)

    # Request from/to tiles.
    s.recv_from_tile_load_request_pkt = RecvIfcRTL(InterCgraPktType)
    s.recv_from_tile_load_response_pkt = RecvIfcRTL(InterCgraPktType)
    s.recv_from_tile_store_request_pkt = RecvIfcRTL(InterCgraPktType)

    s.send_to_mem_load_request = SendIfcRTL(InterCgraPktType)
    s.send_to_tile_load_response = SendIfcRTL(InterCgraPktType)
    s.send_to_mem_store_request = SendIfcRTL(InterCgraPktType)

    # Component
    s.recv_from_tile_load_request_pkt_queue = ChannelRTL(InterCgraPktType, latency = 1)
    s.recv_from_tile_load_response_pkt_queue = ChannelRTL(InterCgraPktType, latency = 1)
    s.recv_from_tile_store_request_pkt_queue = ChannelRTL(InterCgraPktType, latency = 1)

    s.send_to_mem_load_request_queue = ChannelRTL(InterCgraPktType, latency = 1)
    s.send_to_tile_load_response_queue = ChannelRTL(InterCgraPktType, latency = 1)
    s.send_to_mem_store_request_queue = ChannelRTL(InterCgraPktType, latency = 1)

    # Crossbar with 4 inports (load and store requests towards remote
    # memory, load response from local memory, ctrl&data packet from cpu,
    # and command signal from inter-tile, i.e., intra-cgra, ring) and 1 
    # outport (only allow one request be sent out per cycle).
    s.crossbar = XbarBypassQueueRTL(ControllerXbarPktType, CONTROLLER_CROSSBAR_INPORTS, 1)
    s.recv_from_cpu_pkt_queue = NormalQueueRTL(IntraCgraPktType)
    s.send_to_cpu_pkt_queue = NormalQueueRTL(IntraCgraPktType)

    # LUT for global data address mapping.
    addr_offset_nbits = 0
    s.addr2controller_lut = [Wire(CgraIdType) for _ in range(len(controller2addr_map))]
    # Assumes the address range is contiguous within one CGRA's SPMs.
    addr2controller_vector = [-1 for _ in range(len(controller2addr_map))]
    s.addr_base_items = len(controller2addr_map)
    for src_cgra_id, address_range in controller2addr_map.items():
      begin_addr, end_addr = address_range[0], address_range[1]
      address_length = end_addr - begin_addr + 1
      assert (address_length & (address_length - 1)) == 0, f"{address_length} is not a power of 2."
      addr_offset_nbits = clog2(address_length)
      addr_base = begin_addr >> addr_offset_nbits
      assert addr2controller_vector[addr_base] == -1, f"address range [{begin_addr}, {end_addr}] overlaps with others."
      addr2controller_vector[addr_base] = CgraIdType(src_cgra_id)

      s.addr2controller_lut[addr_base] //= CgraIdType(src_cgra_id)

    # Constructs the idTo2d lut.
    s.idTo2d_x_lut= [Wire(XType) for _ in range(multi_cgra_columns * multi_cgra_rows)]
    s.idTo2d_y_lut= [Wire(YType) for _ in range(multi_cgra_columns * multi_cgra_rows)]
    for cgra_id in idTo2d_map:
      xy = idTo2d_map[cgra_id]
      s.idTo2d_x_lut[cgra_id] //= XType(xy[0])
      s.idTo2d_y_lut[cgra_id] //= YType(xy[1])

    # Connections
    # Requests towards others, 1 cycle delay to improve timing.
    s.recv_from_tile_load_request_pkt_queue.recv //= s.recv_from_tile_load_request_pkt
    s.recv_from_tile_load_response_pkt_queue.recv //= s.recv_from_tile_load_response_pkt
    s.recv_from_tile_store_request_pkt_queue.recv //= s.recv_from_tile_store_request_pkt

    # Requests towards local from others, 1 cycle delay to improve timing.
    s.send_to_mem_load_request_queue.send //= s.send_to_mem_load_request
    s.send_to_tile_load_response_queue.send //= s.send_to_tile_load_response
    s.send_to_mem_store_request_queue.send //= s.send_to_mem_store_request

    # For control signals delivery from CPU to tiles.
    s.recv_from_cpu_pkt //= s.recv_from_cpu_pkt_queue.recv
    s.send_to_cpu_pkt //= s.send_to_cpu_pkt_queue.send

    @update
    def update_received_msg():
      kLoadRequestInportIdx = 0
      kLoadResponseInportIdx = 1
      kStoreRequestInportIdx = 2
      kFromCpuCtrlAndDataIdx = 3
      kFromInterTileRingIdx = 4

      s.send_to_cpu_pkt_queue.recv.val @= 0
      s.send_to_cpu_pkt_queue.recv.msg @= IntraCgraPktType(0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0)
      s.recv_from_ctrl_ring_pkt.rdy @= 0

      # For the command signal from inter-tile/intra-cgra control ring.
      s.crossbar.recv[kFromInterTileRingIdx].val @= s.recv_from_ctrl_ring_pkt.val
      s.recv_from_ctrl_ring_pkt.rdy @= s.crossbar.recv[kFromInterTileRingIdx].rdy
      s.crossbar.recv[kFromInterTileRingIdx].msg @= \
          ControllerXbarPktType(0, # dst (always 0 to align with the single outport of the crossbar, i.e., NoC)
                                InterCgraPktType(s.cgra_id,
                                                 s.recv_from_ctrl_ring_pkt.msg.dst_cgra_id,
                                                 s.idTo2d_x_lut[s.cgra_id], # src_x
                                                 s.idTo2d_y_lut[s.cgra_id], # src_y
                                                 s.recv_from_ctrl_ring_pkt.msg.dst_cgra_x, # dst_x
                                                 s.recv_from_ctrl_ring_pkt.msg.dst_cgra_y, # dst_y
                                                 s.recv_from_ctrl_ring_pkt.msg.src, # src_tile_id
                                                 s.recv_from_ctrl_ring_pkt.msg.dst, # dst_tile_id
                                                 0, # opaque
                                                 0, # vc_id. No need to specify vc_id for self produce-consume pkt thanks to the additional VC buffer.
                                                 s.recv_from_ctrl_ring_pkt.msg.payload))

      # For the load request from local tiles.
      s.crossbar.recv[kLoadRequestInportIdx].val @= s.recv_from_tile_load_request_pkt_queue.send.val
      s.recv_from_tile_load_request_pkt_queue.send.rdy @= s.crossbar.recv[kLoadRequestInportIdx].rdy
      s.crossbar.recv[kLoadRequestInportIdx].msg @= \
          ControllerXbarPktType(0, # dst (always 0 to align with the single outport of the crossbar, i.e., NoC)
                                s.recv_from_tile_load_request_pkt_queue.send.msg)

      # For the store request from local tiles.
      s.crossbar.recv[kStoreRequestInportIdx].val @= s.recv_from_tile_store_request_pkt_queue.send.val
      s.recv_from_tile_store_request_pkt_queue.send.rdy @= s.crossbar.recv[kStoreRequestInportIdx].rdy
      s.crossbar.recv[kStoreRequestInportIdx].msg @= \
          ControllerXbarPktType(0, # dst (always 0 to align with the single outport of the crossbar, i.e., NoC)
                                s.recv_from_tile_store_request_pkt_queue.send.msg)

      # For the load response (i.e., the data towards other) from local memory.
      s.crossbar.recv[kLoadResponseInportIdx].val @= \
          s.recv_from_tile_load_response_pkt_queue.send.val
      s.recv_from_tile_load_response_pkt_queue.send.rdy @= s.crossbar.recv[kLoadResponseInportIdx].rdy
      s.crossbar.recv[kLoadResponseInportIdx].msg @= \
          ControllerXbarPktType(0, # dst (always 0 to align with the single outport of the crossbar, i.e., NoC)
                                s.recv_from_tile_load_response_pkt_queue.send.msg)

      # For the ctrl and data preloading.
      s.crossbar.recv[kFromCpuCtrlAndDataIdx].val @= \
          s.recv_from_cpu_pkt_queue.send.val
      s.recv_from_cpu_pkt_queue.send.rdy @= s.crossbar.recv[kFromCpuCtrlAndDataIdx].rdy
      s.crossbar.recv[kFromCpuCtrlAndDataIdx].msg @= \
          ControllerXbarPktType(0, # dst (always 0 to align with the single outport of the crossbar, i.e., NoC)
                                InterCgraPktType(s.cgra_id, # src
                                                 s.recv_from_cpu_pkt_queue.send.msg.dst_cgra_id, # dst
                                                 0, # src_x
                                                 0, # src_y
                                                 s.idTo2d_x_lut[s.recv_from_cpu_pkt_queue.send.msg.dst_cgra_id], # dst_x
                                                 s.idTo2d_y_lut[s.recv_from_cpu_pkt_queue.send.msg.dst_cgra_id], # dst_y
                                                 num_tiles, # src_tile_id, num_tiles is used to indicate the request is from CPU, so the LOAD response can come back.
                                                 s.recv_from_cpu_pkt_queue.send.msg.dst, # dst_tile_id
                                                 0, # opaque
                                                 0, # vc_id
                                                 s.recv_from_cpu_pkt_queue.send.msg.payload))

      # TODO: For the other cmd types.


    # @update
    # def update_received_msg_from_noc():

      # Initiates the signals.
      s.send_to_mem_load_request_queue.recv.val @= 0
      s.send_to_mem_store_request_queue.recv.val @= 0
      s.send_to_tile_load_response_queue.recv.val @= 0

      s.send_to_mem_load_request_queue.recv.msg @= InterCgraPktType(0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0)
      s.send_to_mem_store_request_queue.recv.msg @= InterCgraPktType(0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0)
      s.send_to_tile_load_response_queue.recv.msg @= InterCgraPktType(0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0)

      s.recv_from_inter_cgra_noc.rdy @= 0
      s.send_to_ctrl_ring_pkt.val @= 0
      s.send_to_ctrl_ring_pkt.msg @= IntraCgraPktType(0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0)

      # For the load request from NoC.
      received_pkt = s.recv_from_inter_cgra_noc.msg
      if s.recv_from_inter_cgra_noc.val:
        if s.recv_from_inter_cgra_noc.msg.payload.cmd == CMD_LOAD_REQUEST:
          s.send_to_mem_load_request_queue.recv.val @= 1

          if s.send_to_mem_load_request_queue.recv.rdy:
            s.recv_from_inter_cgra_noc.rdy @= 1
            s.send_to_mem_load_request_queue.recv.msg @= received_pkt

        elif s.recv_from_inter_cgra_noc.msg.payload.cmd == CMD_STORE_REQUEST:
          s.send_to_mem_store_request_queue.recv.msg @= received_pkt
          s.send_to_mem_store_request_queue.recv.val @= 1

          if s.send_to_mem_store_request_queue.recv.rdy:
            s.recv_from_inter_cgra_noc.rdy @= 1

        elif s.recv_from_inter_cgra_noc.msg.payload.cmd == CMD_LOAD_RESPONSE:
          # FIXME: This condition needs to check whether this controller is the
          # one connecting to CPU, and with the help from additional field indicating
          # whether the packet is originally from CPU.
          # https://github.com/tancheng/VectorCGRA/issues/116.
          if s.recv_from_inter_cgra_noc.msg.dst_tile_id == num_tiles:
            s.recv_from_inter_cgra_noc.rdy @= s.send_to_cpu_pkt_queue.recv.rdy
            s.send_to_cpu_pkt_queue.recv.val @= 1
            s.send_to_cpu_pkt_queue.recv.msg @= \
                IntraCgraPktType(s.recv_from_inter_cgra_noc.msg.src_tile_id, # src
                                 s.recv_from_inter_cgra_noc.msg.dst_tile_id, # dst
                                 s.recv_from_inter_cgra_noc.msg.src, # src_cgra_id
                                 s.recv_from_inter_cgra_noc.msg.dst, # src_cgra_id
                                 s.recv_from_inter_cgra_noc.msg.src_x, # src_cgra_x
                                 s.recv_from_inter_cgra_noc.msg.src_y, # src_cgra_y
                                 s.recv_from_inter_cgra_noc.msg.dst_x, # dst_cgra_x
                                 s.recv_from_inter_cgra_noc.msg.dst_y, # dst_cgra_y
                                 0, # opaque
                                 0, # vc_id
                                 s.recv_from_inter_cgra_noc.msg.payload)

          else:
            s.recv_from_inter_cgra_noc.rdy @= s.send_to_tile_load_response_queue.recv.rdy
            s.send_to_tile_load_response_queue.recv.msg @= received_pkt
            s.send_to_tile_load_response_queue.recv.val @= 1

        elif s.recv_from_inter_cgra_noc.msg.payload.cmd == CMD_COMPLETE:
          s.recv_from_inter_cgra_noc.rdy @= s.send_to_cpu_pkt_queue.recv.rdy
          s.send_to_cpu_pkt_queue.recv.val @= 1
          s.send_to_cpu_pkt_queue.recv.msg @= \
              IntraCgraPktType(s.recv_from_inter_cgra_noc.msg.src_tile_id, # src
                               s.recv_from_inter_cgra_noc.msg.dst_tile_id, # dst
                               s.recv_from_inter_cgra_noc.msg.src, # src_cgra_id
                               s.recv_from_inter_cgra_noc.msg.dst, # src_cgra_id
                               s.recv_from_inter_cgra_noc.msg.src_x, # src_cgra_x
                               s.recv_from_inter_cgra_noc.msg.src_y, # src_cgra_y
                               s.recv_from_inter_cgra_noc.msg.dst_x, # dst_cgra_x
                               s.recv_from_inter_cgra_noc.msg.dst_y, # dst_cgra_y
                               0, # opaque
                               0, # vc_id
                               s.recv_from_inter_cgra_noc.msg.payload)

        elif (s.recv_from_inter_cgra_noc.msg.payload.cmd == CMD_CONFIG) | \
             (s.recv_from_inter_cgra_noc.msg.payload.cmd == CMD_CONFIG_PROLOGUE_FU) | \
             (s.recv_from_inter_cgra_noc.msg.payload.cmd == CMD_CONFIG_PROLOGUE_FU_CROSSBAR) | \
             (s.recv_from_inter_cgra_noc.msg.payload.cmd == CMD_CONFIG_PROLOGUE_ROUTING_CROSSBAR) | \
             (s.recv_from_inter_cgra_noc.msg.payload.cmd == CMD_CONFIG_TOTAL_CTRL_COUNT) | \
             (s.recv_from_inter_cgra_noc.msg.payload.cmd == CMD_CONFIG_COUNT_PER_ITER) | \
             (s.recv_from_inter_cgra_noc.msg.payload.cmd == CMD_CONST) | \
             (s.recv_from_inter_cgra_noc.msg.payload.cmd == CMD_LAUNCH):
          s.recv_from_inter_cgra_noc.rdy @= s.send_to_ctrl_ring_pkt.rdy
          s.send_to_ctrl_ring_pkt.val @= s.recv_from_inter_cgra_noc.val
          s.send_to_ctrl_ring_pkt.msg @= \
              IntraCgraPktType(s.recv_from_inter_cgra_noc.msg.src_tile_id, # src
                               s.recv_from_inter_cgra_noc.msg.dst_tile_id, # dst
                               s.recv_from_inter_cgra_noc.msg.src, # src_cgra_id
                               s.recv_from_inter_cgra_noc.msg.dst, # src_cgra_id
                               s.recv_from_inter_cgra_noc.msg.src_x, # src_cgra_x
                               s.recv_from_inter_cgra_noc.msg.src_y, # src_cgra_y
                               s.recv_from_inter_cgra_noc.msg.dst_x, # dst_cgra_x
                               s.recv_from_inter_cgra_noc.msg.dst_y, # dst_cgra_y
                               0, # opaque
                               0, # vc_id
                               s.recv_from_inter_cgra_noc.msg.payload)

        # else:
        #   # TODO: Handle other cmd types.
        #   assert(False)

    @update
    def update_sending_to_noc_msg():
      s.send_to_inter_cgra_noc.val @= s.crossbar.send[0].val
      s.crossbar.send[0].rdy @= s.send_to_inter_cgra_noc.rdy
      s.send_to_inter_cgra_noc.msg @= s.crossbar.send[0].msg.inter_cgra_pkt
      if (s.crossbar.send[0].msg.inter_cgra_pkt.payload.cmd == CMD_LOAD_REQUEST) | \
         (s.crossbar.send[0].msg.inter_cgra_pkt.payload.cmd == CMD_STORE_REQUEST):
        addr_dst_id = s.addr2controller_lut[trunc(s.crossbar.send[0].msg.inter_cgra_pkt.payload.data_addr >> addr_offset_nbits, CgraIdType)]
        s.send_to_inter_cgra_noc.msg.dst @= addr_dst_id
        s.send_to_inter_cgra_noc.msg.dst_x @= s.idTo2d_x_lut[addr_dst_id]
        s.send_to_inter_cgra_noc.msg.dst_y @= s.idTo2d_y_lut[addr_dst_id]

  def line_trace(s):
    recv_from_cpu_pkt_str = "recv_from_cpu_pkt: " + str(s.recv_from_cpu_pkt.msg)
    recv_from_cpu_pkt_queue_str = "recv_from_cpu_pkt_queue.send: " + str(s.recv_from_cpu_pkt_queue.send.msg)
    crossbar_recv_str = "crossbar_recv.val:" + str(s.crossbar.recv[3].val) + " crossbar_recv.rdy:" + str(s.crossbar.recv[3].rdy) + " crossbar_recv.msg: " + str(s.crossbar.recv[3].msg)
    send_to_ctrl_ring_pkt_str = "send_to_ctrl_ring_pkt.val:" + str(s.send_to_ctrl_ring_pkt.val) + " send_to_ctrl_ring_pkt: " + str(s.send_to_ctrl_ring_pkt.msg) + " send_to_ctrl_ring_pkt.rdy:" + str(s.send_to_ctrl_ring_pkt.rdy)
    recv_from_tile_load_request_pkt_str = "recv_from_tile_load_request_pkt: " + str(s.recv_from_tile_load_request_pkt.msg)
    recv_from_tile_load_response_pkt_str = "recv_from_tile_load_response_pkt: " + str(s.recv_from_tile_load_response_pkt.msg)
    recv_from_tile_store_request_pkt_str = "recv_from_tile_store_request_pkt: " + str(s.recv_from_tile_store_request_pkt.msg)
    crossbar_str = "crossbar: {" + s.crossbar.line_trace() + "}"
    send_to_mem_load_request_str = "send_to_mem_load_request: " + str(s.send_to_mem_load_request.msg)
    send_to_mem_store_request_str = "send_to_mem_store_request: " + str(s.send_to_mem_store_request.msg)
    recv_from_noc_str ="recv_from_noc_pkt.val: " + str(s.recv_from_inter_cgra_noc.val) + " recv_from_noc_pkt.msg: " + str(s.recv_from_inter_cgra_noc.msg) + " recv_from_noc_pkt.rdy: " + str(s.recv_from_inter_cgra_noc.rdy)
    send_to_noc_str = "send_to_noc_pkt: " + str(s.send_to_inter_cgra_noc.msg) + "; rdy: " + str(s.send_to_inter_cgra_noc.rdy) + "; val: " + str(s.send_to_inter_cgra_noc.val)
    return f'{recv_from_cpu_pkt_str} || {recv_from_cpu_pkt_queue_str} || {crossbar_recv_str} ||  {send_to_ctrl_ring_pkt_str} || {recv_from_tile_load_request_pkt_str} || {recv_from_tile_load_response_pkt_str} || {recv_from_tile_store_request_pkt_str} || {crossbar_str} || {send_to_mem_load_request_str} || {send_to_mem_store_request_str} || {recv_from_noc_str} || {send_to_noc_str}\n'
