{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1513693894844 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "adpll EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"adpll\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1513693894874 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513693894912 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513693894913 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 637 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1513693894960 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 637 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1513693894960 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_PLL_PRESERVE_COUNTER_ORDER_OPTION_USED" "advanced parameters are being used " "Clock router will preserve the counter order because advanced parameters are being used" {  } { { "db/pll_sma_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sma_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 360 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15550 "Clock router will preserve the counter order because %1!s!" 0 0 "Design Software" 0 -1 1513693894961 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|wire_pll1_clk\[0\] 19 10 0 0 " "Implementing clock multiplication of 19, clock division of 10, and phase shift of 0 degrees (0 ps) for pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_sma_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sma_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 360 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1513693894961 ""}  } { { "db/pll_sma_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sma_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 360 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1513693894961 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 772 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1513693894961 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 180 10000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 180 degrees (10000 ps) for pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 774 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1513693894961 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[3\] 1 1 270 15000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 270 degrees (15000 ps) for pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 775 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1513693894961 ""}  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 772 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1513693894961 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1513693895221 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1513693895224 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513693895327 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513693895327 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513693895327 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513693895327 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513693895327 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513693895327 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513693895327 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513693895327 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513693895327 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1513693895327 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 10587 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513693895335 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 10589 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513693895335 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 10591 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513693895335 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1513693895335 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1513693895335 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1513693895347 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1513693895786 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 " "The parameters of the PLL pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 and the PLL pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 and PLL pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 19 " "The value of the parameter \"M\" for the PLL atom pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 is 19" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693896463 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693896463 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1513693896463 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 and PLL pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 2 " "The value of the parameter \"N\" for the PLL atom pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693896463 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693896463 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1513693896463 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M2 pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 " "The values of the parameter \"M2\" do not match for the PLL atoms pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 and PLL pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M2 pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 0 " "The value of the parameter \"M2\" for the PLL atom pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 is 0" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693896463 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M2 pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 1 " "The value of the parameter \"M2\" for the PLL atom pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693896463 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1513693896463 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N2 pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 " "The values of the parameter \"N2\" do not match for the PLL atoms pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 and PLL pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N2 pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 0 " "The value of the parameter \"N2\" for the PLL atom pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 is 0" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693896463 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N2 pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N2\" for the PLL atom pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693896463 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1513693896463 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 and PLL pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 6000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 is 6000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693896463 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693896463 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1513693896463 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOCK C pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 " "The values of the parameter \"LOCK C\" do not match for the PLL atoms pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 and PLL pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOCK C pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 4 " "The value of the parameter \"LOCK C\" for the PLL atom pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 is 4" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693896463 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOCK C pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 0 " "The value of the parameter \"LOCK C\" for the PLL atom pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 is 0" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693896463 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1513693896463 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 and PLL pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 14611 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 is 14611" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693896463 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693896463 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1513693896463 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 and PLL pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 31663 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 is 31663" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693896463 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1513693896463 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1513693896463 ""}  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 772 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 360 14176 15139 0 0 "" 0 "" "" }  }  } } { "db/pll_sma_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sma_altpll.v" 81 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1513693896463 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 772 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1513693896505 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 180 10000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 180 degrees (10000 ps) for pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 774 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1513693896505 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[3\] 1 1 270 15000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 270 degrees (15000 ps) for pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 775 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1513693896505 ""}  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 772 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1513693896505 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 637 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1513693896509 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 637 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1513693896509 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 0 Pin_Y2 " "PLL \"pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 523 0 0 } } { "db/pll_sma_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sma_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 360 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1513693896509 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1513693896868 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513693896871 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513693896871 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1513693896871 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1513693896871 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "adpll.sdc " "Synopsys Design Constraints File file not found: 'adpll.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1513693896888 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK " "Node: dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|I2C_Controller:u0\|SD_COUNTER\[0\] dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK " "Register dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1513693896899 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1513693896899 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK CLOCK_50 " "Register dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1513693896899 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1513693896899 "|adpll_top|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADA_DCO " "Node: ADA_DCO was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register s_adc_a_data\[13\] ADA_DCO " "Register s_adc_a_data\[13\] is being clocked by ADA_DCO" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1513693896899 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1513693896899 "|adpll_top|ADA_DCO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\] " "Node: dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[12\] dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[12\] is being clocked by dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1513693896899 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1513693896899 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_INDEX[1]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: dac_i2s_i1\|Audio_Controller_i1\|Audio_Clock\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: dac_i2s_i1\|Audio_Controller_i1\|Audio_Clock\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1513693896924 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1513693896924 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1513693896924 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_sysclk_i1\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1513693896924 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_sma_i1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_sma_i1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1513693896924 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1513693896924 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1513693896925 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1513693896925 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1513693896925 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1513693896925 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513693896925 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513693896925 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513693896925 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1513693896925 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513693897128 ""}  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 10542 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513693897128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_4) " "Automatically promoted node dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513693897128 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 637 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513693897128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513693897128 ""}  } { { "db/pll_sma_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sma_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 360 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513693897128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513693897128 ""}  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 772 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513693897128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513693897128 ""}  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 772 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513693897128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513693897128 ""}  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 772 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513693897128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADA_DCO~input (placed in PIN Y27 (CLK6, DIFFCLK_3p)) " "Automatically promoted node ADA_DCO~input (placed in PIN Y27 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513693897128 ""}  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 10544 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513693897128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513693897128 ""}  } { { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 8355 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513693897128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK  " "Automatically promoted node dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513693897129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|I2C_Controller:u0\|I2C_SCLK~2 " "Destination node dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "i2s/avconf/I2C_Controller.v" "" { Text "D:/FPGA/adpll/i2s/avconf/I2C_Controller.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 4057 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513693897129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK~0 " "Destination node dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|mI2C_CTRL_CLK~0" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 4078 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513693897129 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513693897129 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 608 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513693897129 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|Mux2~1  " "Automatically promoted node dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|Mux2~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513693897129 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 4447 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513693897129 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513693897129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 9889 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513693897129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 9914 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513693897129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 8924 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513693897129 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513693897129 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 9379 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513693897129 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1513693897698 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513693897703 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513693897704 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513693897710 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513693897720 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1513693897730 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1513693897851 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "258 Embedded multiplier block " "Packed 258 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1513693897858 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "18 " "Created 18 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1513693897858 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1513693897858 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll 0 " "PLL \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll driven by pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" is driven by pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "i2s/Audio_Controller/Audio_Clock.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Clock.v" 94 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 277 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } } { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_sysclk.vhd" "" { Text "D:/FPGA/adpll/pll_sysclk.vhd" 163 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 474 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1513693897993 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "i2s/Audio_Controller/Audio_Clock.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Clock.v" 94 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 277 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1513693897993 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll compensate_clock 0 " "PLL \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "i2s/Audio_Controller/Audio_Clock.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Clock.v" 94 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 277 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1513693897993 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll clk\[0\] AUD_XCK~output " "PLL \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "i2s/Audio_Controller/Audio_Clock.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Clock.v" 94 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 277 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 27 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1513693897994 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/pll_sma_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sma_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_sma.vhd" "" { Text "D:/FPGA/adpll/pll_sma.vhd" 148 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 523 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1513693897997 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1 clk\[0\] SMA_PLL~output " "PLL \"pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"SMA_PLL~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_sma_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sma_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_sma.vhd" "" { Text "D:/FPGA/adpll/pll_sma.vhd" 148 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 523 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 32 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1513693897997 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 clk\[2\] FPGA_CLK_A_P~output " "PLL \"pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"FPGA_CLK_A_P~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_sysclk.vhd" "" { Text "D:/FPGA/adpll/pll_sysclk.vhd" 163 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 474 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 38 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1513693898000 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 clk\[2\] FPGA_CLK_A_N~output " "PLL \"pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"FPGA_CLK_A_N~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_sysclk.vhd" "" { Text "D:/FPGA/adpll/pll_sysclk.vhd" 163 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 474 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 37 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1513693898000 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 clk\[3\] FPGA_CLK_B_P~output " "PLL \"pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"FPGA_CLK_B_P~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_sysclk.vhd" "" { Text "D:/FPGA/adpll/pll_sysclk.vhd" 163 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 474 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 36 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1513693898000 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 clk\[3\] FPGA_CLK_B_N~output " "PLL \"pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"FPGA_CLK_B_N~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_sysclk.vhd" "" { Text "D:/FPGA/adpll/pll_sysclk.vhd" 163 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 474 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 35 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1513693898000 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIC_BCLK " "Node \"AIC_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693898459 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIC_DIN " "Node \"AIC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693898459 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIC_DOUT " "Node \"AIC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693898459 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIC_LRCIN " "Node \"AIC_LRCIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_LRCIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693898459 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIC_LRCOUT " "Node \"AIC_LRCOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_LRCOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693898459 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIC_SPI_CS " "Node \"AIC_SPI_CS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_SPI_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693898459 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIC_XCLK " "Node \"AIC_XCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_XCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693898459 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLKIN1 " "Node \"CLKIN1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLKIN1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693898459 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLKOUT0 " "Node \"CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693898459 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "J1_152 " "Node \"J1_152\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "J1_152" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693898459 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TFT_CS " "Node \"TFT_CS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TFT_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693898459 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TFT_DC " "Node \"TFT_DC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TFT_DC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693898459 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TFT_RESET " "Node \"TFT_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TFT_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693898459 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TFT_SCK " "Node \"TFT_SCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TFT_SCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693898459 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TFT_SDI " "Node \"TFT_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TFT_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693898459 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TFT_SDO " "Node \"TFT_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TFT_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693898459 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693898459 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693898459 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693898459 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693898459 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "XT_IN_N " "Node \"XT_IN_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XT_IN_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693898459 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "XT_IN_P " "Node \"XT_IN_P\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XT_IN_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513693898459 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1513693898459 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513693898459 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1513693898471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513693900462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513693900914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1513693900971 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1513693902011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513693902011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1513693902609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "D:/FPGA/adpll/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1513693905831 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1513693905831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1513693906136 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1513693906136 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1513693906136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513693906138 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1513693906310 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513693906344 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513693906697 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513693906698 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513693907046 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513693907732 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1513693908488 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "28 Cyclone IV E " "28 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 174 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693908519 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 175 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693908519 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 176 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693908519 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 177 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693908519 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 178 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693908519 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 179 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693908519 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 180 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693908519 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 181 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693908519 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 182 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693908519 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 183 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693908519 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 184 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693908519 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 185 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693908519 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 186 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693908519 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 187 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693908519 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 188 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693908519 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 189 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693908519 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 190 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693908519 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 191 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693908519 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 193 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693908519 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 194 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693908519 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 195 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693908519 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 228 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693908519 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 225 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693908519 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 226 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693908519 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 227 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693908519 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 229 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693908519 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 192 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693908519 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 224 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1513693908519 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1513693908519 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "6 " "Following 6 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 228 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513693908520 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCDAT a permanently disabled " "Pin AUD_ADCDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 225 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513693908520 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 226 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513693908520 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 227 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513693908520 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_SCLK a permanently enabled " "Pin AD_SCLK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AD_SCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_SCLK" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 244 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513693908520 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_SDIO a permanently enabled " "Pin AD_SDIO has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AD_SDIO } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_SDIO" } } } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/adpll/" { { 0 { 0 ""} 0 245 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1513693908520 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1513693908520 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/adpll/adpll.fit.smsg " "Generated suppressed messages file D:/FPGA/adpll/adpll.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1513693908740 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 54 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1666 " "Peak virtual memory: 1666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513693909806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 19 15:31:49 2017 " "Processing ended: Tue Dec 19 15:31:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513693909806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513693909806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513693909806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1513693909806 ""}
