//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-23162084
// Cuda compilation tools, release 9.0, V9.0.252
// Based on LLVM 3.4svn
//

.version 6.0
.target sm_30
.address_size 64

	// .globl	_Z8gen_histPiS_

.visible .entry _Z8gen_histPiS_(
	.param .u64 _Z8gen_histPiS__param_0,
	.param .u64 _Z8gen_histPiS__param_1
)
{
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [_Z8gen_histPiS__param_0];
	ld.param.u64 	%rd2, [_Z8gen_histPiS__param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r2, %r1, %r3;
	mul.wide.s32 	%rd5, %r4, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.u32 	%r5, [%rd6];
	mul.wide.s32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	atom.global.add.u32 	%r6, [%rd8], 1;
	bar.sync 	0;
	ret;
}


