// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\HSG\HSG_IP_src_HSG_W1.v
// Created: 2018-07-11 13:37:27
// 
// Generated by MATLAB 9.3 and HDL Coder 3.11
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: HSG_IP_src_HSG_W1
// Source Path: HSG/HSG/HSG_W1
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module HSG_IP_src_HSG_W1
          (Grad_Mag,
           h1,
           h2,
           h3,
           h4,
           h5,
           h6,
           h7,
           h8,
           test_out);


  input   signed [22:0] Grad_Mag;  // sfix23_En6
  input   [3:0] h1;  // ufix4
  input   [3:0] h2;  // ufix4
  input   [3:0] h3;  // ufix4
  input   [3:0] h4;  // ufix4
  input   [3:0] h5;  // ufix4
  input   [3:0] h6;  // ufix4
  input   [3:0] h7;  // ufix4
  input   [3:0] h8;  // ufix4
  output  [31:0] test_out;  // uint32

  wire signed [31:0] h1_in;  // double
  wire signed [31:0] h2_in;  // double
  wire signed [31:0] h3_in;  // double
  wire signed [31:0] h4_in;  // double
  wire signed [31:0] h5_in;  // double
  wire signed [31:0] h6_in;  // double
  wire signed [31:0] h7_in;  // double
  wire signed [31:0] h8_in;  // double
  wire [3:0] h11;  // ufix4
  wire [3:0] h22;  // ufix4
  wire [3:0] h33;  // ufix4
  wire [3:0] h44;  // ufix4
  wire [3:0] h55;  // ufix4
  wire [3:0] h66;  // ufix4
  wire [3:0] h77;  // ufix4
  wire [3:0] h88;  // ufix4


  assign h1_in = {28'b0, h1};
  assign h2_in = {28'b0, h2};
  assign h3_in = {28'b0, h3};
  assign h4_in = {28'b0, h4};
  assign h5_in = {28'b0, h5};
  assign h6_in = {28'b0, h6};
  assign h7_in = {28'b0, h7};
  assign h8_in = {28'b0, h8};
  assign h11 = h1_in[3:0];
  assign h22 = h2_in[3:0];
  assign h33 = h3_in[3:0];
  assign h44 = h4_in[3:0];
  assign h55 = h5_in[3:0];
  assign h66 = h6_in[3:0];
  assign h77 = h7_in[3:0];
  assign h88 = h8_in[3:0];
  assign test_out = {h88, h77, h66, h55, h44, h33, h22, h11};



endmodule  // HSG_IP_src_HSG_W1

