# ğŸš€âœ¨ Day 2 â€“ RTL Design Workflow: Libraries, Synthesis Strategies & Flip-Flop Implementation  

This day moves beyond simple RTL coding and into the practical tool flow.  
Youâ€™ll learn ğŸ“š what the timing library is, ğŸ”€ how hierarchical and flat synthesis differ, and ğŸ“ how to write flip-flops correctly so they synthesize to standard cells without surprises.

---

## 1ï¸âƒ£ â³ Timing Libraries in the Open PDK Flow  

### ğŸ“ What is a Timing Library?  
A timing library (`.lib`) is a text database ğŸ“„ that tells synthesis tools how fast âš¡ and how much power ğŸ”‹ a standard cell uses under specific conditions. It contains:  
- ğŸ§© **Cell definitions** (e.g., NAND2, DFF)  
- ğŸ¯ **Pin functions and direction**  
- â± **Propagation delays, setup/hold constraints**  
- ğŸ”‹ **Dynamic & leakage power data**

The synthesis engine (Yosys + ABC) reads this information to choose the right cell sizes to meet timing âŒ›.

### ğŸ­ SKY130 PDK Overview  
The SkyWater SKY130 open-source PDK gives you:
- ğŸ—‚ Layout and symbol data for 130 nm CMOS standard cells  
- ğŸ•’ Liberty timing and power models for multiple process corners  
- ğŸ—º LEF/DEF for physical design  
- ğŸ”¬ SPICE models for transistor simulation  

### ğŸ” Decoding the File Name `sky130_fd_sc_hd__tt_025C_1v80.lib`  
- ğŸ— **sky130_fd_sc_hd**: High-density standard cell library  
- âš™ï¸ **tt**: Typical process corner  
- ğŸŒ¡ **025C**: Characterized at 25 Â°C  
- ğŸ”Œ **1v80**: Core voltage 1.8 V  

### ğŸ–¥ Opening the File  
You can open `.lib` files with any text editor. On Ubuntu:
```bash
sudo apt install gedit
gedit sky130_fd_sc_hd__tt_025C_1v80.lib
````

ğŸ“· **Screenshot 1: Opening the SKY130 `.lib` file**
![ğŸ“‚ Opening .lib file](images/sky130_lib_file.png)

---

## 2ï¸âƒ£ ğŸ§© Synthesis Styles: Hierarchical vs. Flattened

### ğŸ—‚ Hierarchical Synthesis

* ğŸ“Œ **Meaning:** Each RTL module remains separate.
* âš™ï¸ **How Tools Handle It:** Yosys uses the `hierarchy` command to analyze modules one by one.
* ğŸ¯ **When Useful:** Big projects, IP reuse, fast incremental compile.

âœ… **Pros:**

* â± Shorter run-time on large designs
* ğŸ“ Module-by-module debug and reporting
* ğŸ¤ Easier integration with verification flows

âš ï¸ **Cons:**

* ğŸ”’ Limited cross-module optimization
* ğŸ§° Sometimes requires extra setup for accurate timing across modules

ğŸ“· **Screenshot 2: Hierarchical Synthesis Output**
![ğŸ—‚ Hierarchical Synthesis Output](images/hierarchical_synth.png)

### ğŸ›  Flattened Synthesis

* ğŸ“Œ **Meaning:** All modules merged into a single netlist.
* âš™ï¸ **How Tools Handle It:** `flatten` in Yosys removes hierarchy boundaries.
* ğŸ¯ **When Useful:** When you need maximum area/timing optimization.

âœ… **Pros:**

* ğŸŒ Full-design optimization (timing, area)
* ğŸ“„ Single netlist may simplify back-end

âš ï¸ **Cons:**

* ğŸ¢ Can run slower on big designs
* ğŸ§ Debugging is harder because you lose the RTL structure
* ğŸ’¾ Larger memory footprint

ğŸ“· **Screenshot 3: Flattened Synthesis Output**
![ğŸ›  Flattened Synthesis Output](images/flattened_synth.png)

| ğŸ“ Feature            | ğŸ—‚ Hierarchical | ğŸ›  Flattened  |
| --------------------- | --------------- | ------------- |
| ğŸ— Structure kept?    | âœ… Yes           | âŒ No          |
| ğŸ¯ Optimization scope | ğŸ”¹ Per module   | ğŸ”¸ Whole chip |
| â± Run-time            | âš¡ Faster        | ğŸ¢ Slower     |
| ğŸ§ Debug visibility   | ğŸ‘€ Clear        | ğŸ˜µ Reduced    |

---

## 3ï¸âƒ£ ğŸ’¾ Flip-Flop RTL Templates for Clean Synthesis

Flip-flops store binary data on a clock edge â°. Writing them correctly ensures the tool maps them to standard cell DFFs with the right reset/set behavior.

### â± Asynchronous Reset DFF

```verilog
module dff_async_reset (input clk, input rst, input d, output reg q);
  always @(posedge clk or posedge rst)
    if (rst) q <= 1'b0;
    else     q <= d;
endmodule
```

* ğŸ”„ **Reset immediately overrides clock**.

### â± Asynchronous Set DFF

```verilog
module dff_async_set (input clk, input set, input d, output reg q);
  always @(posedge clk or posedge set)
    if (set) q <= 1'b1;
    else     q <= d;
endmodule
```

* ğŸ”„ **Set immediately overrides clock**.

### â± Synchronous Reset DFF

```verilog
module dff_sync_reset (input clk, input rst, input d, output reg q);
  always @(posedge clk)
    if (rst) q <= 1'b0;
    else     q <= d;
endmodule
```

* â° **Reset only happens on clock edge**.

---

## 4ï¸âƒ£ ğŸ§° Simulation & Synthesis Flow â€“ Understanding the Tools

### ğŸ–¥ Icarus Verilog (Simulator)

* ğŸ›  Compiles and runs your Verilog test benches.
* ğŸ“„ Produces a Value Change Dump (.vcd) for waveform viewing.

Run:

```bash
iverilog dff_async_reset.v tb_dff_async_reset.v
./a.out
```

### ğŸ“ˆ GTKWave (Waveform Viewer)

* ğŸ‘€ Opens `.vcd` files to see signals over time.

```bash
gtkwave tb_dff_async_reset.vcd
```

ğŸ“· **Screenshot 4: GTKWave Waveform Screenshot**
![ğŸ“ˆ GTKWave Waveform Screenshot](images/gtkwave_waveform.png)

### ğŸ§  Yosys (Synthesizer)

* ğŸ“¥ Reads RTL and Liberty libraries
* ğŸ”§ Generates a gate-level netlist mapped to standard cells
* ğŸ“ Commands youâ€™ll use:

```tcl
yosys
read_liberty -lib /path/to/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog dff_async_reset.v
synth -top dff_async_reset
dfflibmap -liberty /path/to/sky130_fd_sc_hd__tt_025C_1v80.lib
abc -liberty /path/to/sky130_fd_sc_hd__tt_025C_1v80.lib
show
```

* ğŸ”„ `dfflibmap` chooses flip-flop cells
* ğŸ§® `abc` does technology mapping & optimization
* ğŸ–¥ `show` opens an interactive schematic of the mapped netlist

---

## âœ…ğŸ“ Key Takeaways from Day 2

* ğŸ•’ **Timing libraries** supply cell delay/power info for synthesis
* ğŸ”€ **Hierarchical vs. flat synthesis** affects runtime, optimization, and debug
* ğŸ’¾ **Flip-flop coding style** determines how your RTL maps to real cells
* ğŸ§° **Tools in the flow**:

  * ğŸ–¥ *Icarus Verilog* = simulate
  * ğŸ“ˆ *GTKWave* = view signals
  * ğŸ§  *Yosys* = synthesize and map to SKY130
