{"Source Block": ["oh/elink/hdl/etx_protocol.v@51:61@HdlIdDef", "   wire [3:0]\t etx_ctrlmode;\n   wire [AW-1:0] etx_dstaddr;\n   wire [DW-1:0] etx_data;\n   wire [AW-1:0] etx_srcaddr;\n   wire \t etx_valid;\n   reg           etx_io_wait;\n   \n   \n   \n   //packet to emesh bundle\n   packet2emesh p2m (\n"], "Clone Blocks": [["oh/elink/hdl/etx_protocol.v@48:58", "\n   wire \t etx_write;\n   wire [1:0] \t etx_datamode;\n   wire [3:0]\t etx_ctrlmode;\n   wire [AW-1:0] etx_dstaddr;\n   wire [DW-1:0] etx_data;\n   wire [AW-1:0] etx_srcaddr;\n   wire \t etx_valid;\n   reg           etx_io_wait;\n   \n   \n"], ["oh/elink/hdl/etx_protocol.v@49:59", "   wire \t etx_write;\n   wire [1:0] \t etx_datamode;\n   wire [3:0]\t etx_ctrlmode;\n   wire [AW-1:0] etx_dstaddr;\n   wire [DW-1:0] etx_data;\n   wire [AW-1:0] etx_srcaddr;\n   wire \t etx_valid;\n   reg           etx_io_wait;\n   \n   \n   \n"], ["oh/elink/hdl/etx_protocol.v@50:60", "   wire [1:0] \t etx_datamode;\n   wire [3:0]\t etx_ctrlmode;\n   wire [AW-1:0] etx_dstaddr;\n   wire [DW-1:0] etx_data;\n   wire [AW-1:0] etx_srcaddr;\n   wire \t etx_valid;\n   reg           etx_io_wait;\n   \n   \n   \n   //packet to emesh bundle\n"]], "Diff Content": {"Delete": [], "Add": [[56, "   wire \t burst_match;\n"], [56, "   wire \t burst_type_match;\n"], [56, "   wire [31:0] \t burst_addr;\n"]]}}