#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sat Dec 03 23:17:36 2016
# Process ID: 67196
# Current directory: G:/BaiduYunDownload/CH28/ip_repo/ADV7511_HDMI_OUT/ADV7511_HDMI_OUT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent66040 G:\BaiduYunDownload\CH28\ip_repo\ADV7511_HDMI_OUT\ADV7511_HDMI_OUT\ADV7511_HDMI_OUT.xpr
# Log file: G:/BaiduYunDownload/CH28/ip_repo/ADV7511_HDMI_OUT/ADV7511_HDMI_OUT/vivado.log
# Journal file: G:/BaiduYunDownload/CH28/ip_repo/ADV7511_HDMI_OUT/ADV7511_HDMI_OUT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/BaiduYunDownload/CH28/ip_repo/ADV7511_HDMI_OUT/ADV7511_HDMI_OUT/ADV7511_HDMI_OUT.xpr
INFO: [Project 1-313] Project file moved from 'D:/TESTHDMI/ADV7511_HDMI_OUT/ADV7511_HDMI_OUT' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
ipx::package_project -root_dir G:/BaiduYunDownload/CH28/ip_repo/ADV7511_HDMI_OUT/ADV7511_HDMI_OUT -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
INFO: [IP_Flow 19-2228] Inferred bus interface "hdmi_clk" of definition type "xilinx.com:signal:clock:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "i2c_clk" of definition type "xilinx.com:signal:clock:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "vga_clk" of definition type "xilinx.com:signal:clock:1.0".
ipx::unload_core g:/BaiduYunDownload/CH28/ip_repo/ADV7511_HDMI_OUT/ADV7511_HDMI_OUT/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory G:/BaiduYunDownload/CH28/ip_repo/ADV7511_HDMI_OUT/ADV7511_HDMI_OUT g:/BaiduYunDownload/CH28/ip_repo/ADV7511_HDMI_OUT/ADV7511_HDMI_OUT/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
ipx::package_project -root_dir g:/baiduyundownload/ch28/ip_repo/adv7511_hdmi_out/adv7511_hdmi_out -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-2228] Inferred bus interface "hdmi_clk" of definition type "xilinx.com:signal:clock:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "i2c_clk" of definition type "xilinx.com:signal:clock:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "vga_clk" of definition type "xilinx.com:signal:clock:1.0".
current_project ADV7511_HDMI_OUT
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source G:/BaiduYunDownload/CH28/ip_repo/ADV7511_HDMI_OUT/ADV7511_HDMI_OUT/ADV7511_HDMI_OUT.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 03 23:19:21 2016...
ipx::package_project -root_dir g:/baiduyundownload/ch28/ip_repo/adv7511_hdmi_out/adv7511_hdmi_out -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-2228] Inferred bus interface "hdmi_clk" of definition type "xilinx.com:signal:clock:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "i2c_clk" of definition type "xilinx.com:signal:clock:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "vga_clk" of definition type "xilinx.com:signal:clock:1.0".
launch_runs synth_1 -jobs 8
INFO: [HDL 9-2216] Analyzing Verilog file "g:/baiduyundownload/ch28/ip_repo/adv7511_hdmi_out/adv7511_hdmi_out/src/I2C_OV7670_RGB565_Config.v" into library work [g:/baiduyundownload/ch28/ip_repo/adv7511_hdmi_out/adv7511_hdmi_out/src/I2C_OV7670_RGB565_Config.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "g:/baiduyundownload/ch28/ip_repo/adv7511_hdmi_out/adv7511_hdmi_out/src/colour_space_conversion.v" into library work [g:/baiduyundownload/ch28/ip_repo/adv7511_hdmi_out/adv7511_hdmi_out/src/colour_space_conversion.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "g:/baiduyundownload/ch28/ip_repo/adv7511_hdmi_out/adv7511_hdmi_out/src/convert_444_422.v" into library work [g:/baiduyundownload/ch28/ip_repo/adv7511_hdmi_out/adv7511_hdmi_out/src/convert_444_422.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "g:/baiduyundownload/ch28/ip_repo/adv7511_hdmi_out/adv7511_hdmi_out/src/hdmi_ddr_output.v" into library work [g:/baiduyundownload/ch28/ip_repo/adv7511_hdmi_out/adv7511_hdmi_out/src/hdmi_ddr_output.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "g:/baiduyundownload/ch28/ip_repo/adv7511_hdmi_out/adv7511_hdmi_out/src/hdmi_display.v" into library work [g:/baiduyundownload/ch28/ip_repo/adv7511_hdmi_out/adv7511_hdmi_out/src/hdmi_display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "g:/baiduyundownload/ch28/ip_repo/adv7511_hdmi_out/adv7511_hdmi_out/src/sccb.v" into library work [g:/baiduyundownload/ch28/ip_repo/adv7511_hdmi_out/adv7511_hdmi_out/src/sccb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "g:/baiduyundownload/ch28/ip_repo/adv7511_hdmi_out/adv7511_hdmi_out/src/sccb_control.v" into library work [g:/baiduyundownload/ch28/ip_repo/adv7511_hdmi_out/adv7511_hdmi_out/src/sccb_control.v:1]
[Sat Dec 03 23:21:04 2016] Launched synth_1...
Run output will be captured here: g:/baiduyundownload/ch28/ip_repo/adv7511_hdmi_out/adv7511_hdmi_out/tmp_edit_project.runs/synth_1/runme.log
ipx::package_project -root_dir g:/baiduyundownload/ch28/ip_repo/adv7511_hdmi_out/adv7511_hdmi_out -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-2228] Inferred bus interface "hdmi_clk" of definition type "xilinx.com:signal:clock:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "i2c_clk" of definition type "xilinx.com:signal:clock:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "vga_clk" of definition type "xilinx.com:signal:clock:1.0".
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 03 23:39:02 2016...
