[{"categories":["VLSI Test Principles and Architectures"],"content":"1.1 IMPORTANCE OF TESTING ä¸»è¦å°±æ˜¯è®²éšç€èŠ¯ç‰‡å™¨ä»¶æ•°é‡çš„å¢å¤šï¼Œæµ‹è¯•å°±è¶Šæ¥è¶Šé‡è¦ã€‚ä¸€ä¸ªå¾ˆå°çš„ç¼ºé™·å°±å¯èƒ½å¯¼è‡´åŠŸèƒ½æˆ–èŠ¯ç‰‡çš„å¤±æ•ˆã€‚è¿™é‡Œæåˆ°äº†ä¸€ä¸ªrule of tenï¼Œè¯¥æ³•åˆ™æŒ‡å‡ºï¼Œä»å™¨ä»¶çº§åˆ°æ¿çº§ã€å†åˆ°ç³»ç»Ÿçº§ï¼Œç›´è‡³ç°åœºç³»ç»Ÿè¿è¡Œï¼Œéšç€åˆ¶é€ é˜¶æ®µçš„æ¨è¿›ï¼Œæ£€æµ‹å‡ºæ•…éšœé›†æˆç”µè·¯çš„æˆæœ¬ä¼šå‘ˆæ•°é‡çº§å¢åŠ ã€‚ ","date":"2024-10-22","objectID":"/dft-1/:1:0","tags":["DFT"],"title":"1 Introduction","uri":"/dft-1/"},{"categories":["VLSI Test Principles and Architectures"],"content":"1.2 TESTING DURING THE VLSI LIFECYCLE æµ‹è¯•é€šå¸¸åŒ…æ‹¬å‘è¢«æµ‹ç”µè·¯ï¼ˆCUTï¼‰çš„è¾“å…¥ç«¯æ–½åŠ ä¸€ç»„æµ‹è¯•æ¿€åŠ±ï¼ŒåŒæ—¶åˆ†æè¾“å‡ºå“åº”ï¼Œå¦‚å›¾ 1.1 æ‰€ç¤ºã€‚å¯¹äºæ‰€æœ‰è¾“å…¥æ¿€åŠ±éƒ½èƒ½äº§ç”Ÿæ­£ç¡®è¾“å‡ºå“åº”çš„ç”µè·¯é€šè¿‡æµ‹è¯•ï¼Œè¢«è®¤ä¸ºæ˜¯æ— æ•…éšœçš„ã€‚åœ¨æµ‹è¯•åºåˆ—æœŸé—´ä»»ä½•æ—¶åˆ»æœªèƒ½äº§ç”Ÿæ­£ç¡®å“åº”çš„ç”µè·¯åˆ™è¢«è®¤ä¸ºæ˜¯æœ‰æ•…éšœçš„ã€‚è¶…å¤§è§„æ¨¡é›†æˆç”µè·¯ï¼ˆVLSIï¼‰å™¨ä»¶ç”Ÿå‘½å‘¨æœŸçš„å„ä¸ªé˜¶æ®µéƒ½è¦è¿›è¡Œæµ‹è¯•ï¼ŒåŒ…æ‹¬åœ¨ VLSI å¼€å‘è¿‡ç¨‹ã€ç”µå­ç³»ç»Ÿåˆ¶é€ è¿‡ç¨‹ä¸­ï¼ŒæŸäº›æƒ…å†µä¸‹è¿˜åŒ…æ‹¬ç³»ç»Ÿçº§è¿è¡Œé˜¶æ®µã€‚ Figure 1.1Figure 1.1 \" Figure 1.1 ","date":"2024-10-22","objectID":"/dft-1/:2:0","tags":["DFT"],"title":"1 Introduction","uri":"/dft-1/"},{"categories":["VLSI Test Principles and Architectures"],"content":"1.2.1 VLSI Development Process è¶…å¤§è§„æ¨¡é›†æˆç”µè·¯ï¼ˆVLSIï¼‰å¼€å‘è¿‡ç¨‹å¦‚å›¾ 1.2 æ‰€ç¤ºï¼Œå¯ä»¥çœ‹åˆ°åœ¨è¯¥è¿‡ç¨‹çš„æ¯ä¸ªé˜¶æ®µéƒ½æ¶‰åŠæŸç§å½¢å¼çš„æµ‹è¯•ã€‚åŸºäºå®¢æˆ·æˆ–é¡¹ç›®éœ€æ±‚ï¼Œç¡®å®š VLSI å™¨ä»¶è¦æ±‚å¹¶å°†å…¶åˆ¶å®šä¸ºè®¾è®¡è§„èŒƒã€‚ ä¸€æ—¦ç»è¿‡éªŒè¯ï¼ŒVLSI è®¾è®¡å°±è¿›å…¥åˆ¶é€ é˜¶æ®µã€‚ä¸æ­¤åŒæ—¶ï¼Œæµ‹è¯•å·¥ç¨‹å¸ˆæ ¹æ®è®¾è®¡è§„èŒƒå’Œä¸å®ç°æŠ€æœ¯ç›¸å…³çš„æ•…éšœæ¨¡å‹åˆ¶å®šæµ‹è¯•ç¨‹åºã€‚ç¼ºé™·æ˜¯å¯èƒ½å¯¼è‡´æ•…éšœçš„ç‘•ç–µæˆ–ç‰©ç†ç¼ºé™·ã€‚ç”±äºç”¨äºåˆ¶é€ é›†æˆç”µè·¯çš„ææ–™å’Œæ©æ¨¡ä¸å¯é¿å…åœ°å­˜åœ¨ç»Ÿè®¡ç¼ºé™·ï¼Œä»»ä½•ä¸€ç§ç‰¹å®šçš„é›†æˆç”µè·¯éƒ½ä¸å¯èƒ½ 100% æ— ç¼ºé™·ã€‚å› æ­¤ï¼Œåˆ¶é€ è¿‡ç¨‹ä¸­è¿›è¡Œçš„ç¬¬ä¸€é¡¹æµ‹è¯•æ˜¯å¯¹æ™¶åœ†ä¸Šåˆ¶é€ çš„é›†æˆç”µè·¯è¿›è¡Œæµ‹è¯•ï¼Œä»¥ç¡®å®šå“ªäº›å™¨ä»¶æœ‰ç¼ºé™·ã€‚é€šè¿‡æ™¶åœ†çº§æµ‹è¯•çš„èŠ¯ç‰‡è¢«æå–å¹¶å°è£…ã€‚å¯¹å°è£…åçš„å™¨ä»¶è¿›è¡Œé‡æ–°æµ‹è¯•ï¼Œä»¥å‰”é™¤é‚£äº›åœ¨å°è£…è¿‡ç¨‹ä¸­å¯èƒ½å—æŸæˆ–è£…å…¥æœ‰ç¼ºé™·å°è£…çš„å™¨ä»¶ã€‚è¿˜ä¼šè¿›è¡Œé¢å¤–æµ‹è¯•ä»¥ç¡®ä¿ä¸Šå¸‚å‰çš„æœ€ç»ˆè´¨é‡ã€‚è¿™ç§æœ€ç»ˆæµ‹è¯•åŒ…æ‹¬å¯¹è¾“å…¥ / è¾“å‡ºæ—¶åºè§„èŒƒã€ç”µå‹å’Œç”µæµç­‰å‚æ•°çš„æµ‹é‡ã€‚æ­¤å¤–ï¼Œé€šå¸¸è¿˜ä¼šè¿›è¡Œè€åŒ–æˆ–å‹åŠ›æµ‹è¯•ï¼Œä½¿èŠ¯ç‰‡å¤„äºé«˜æ¸©å’Œç”µæºç”µå‹ç¯å¢ƒä¸‹ã€‚è€åŒ–æµ‹è¯•çš„ç›®çš„æ˜¯åŠ é€Ÿå¯èƒ½å¯¼è‡´é›†æˆç”µè·¯åœ¨è¿è¡Œæ—©æœŸå‡ºç°æ•…éšœçš„ç¼ºé™·çš„å½±å“ã€‚æ•…éšœæ¨¡å¼åˆ†æï¼ˆFMAï¼‰é€šå¸¸ç”¨äºé›†æˆç”µè·¯åˆ¶é€ æµ‹è¯•çš„å„ä¸ªé˜¶æ®µï¼Œä»¥ç¡®å®šå¯¹å·¥è‰ºæµç¨‹çš„æ”¹è¿›æªæ–½ï¼Œä»è€Œå¢åŠ æ— ç¼ºé™·å™¨ä»¶çš„ç”Ÿäº§æ•°é‡ã€‚ Figure 1.2Figure 1.2 \" Figure 1.2 1.2.1.1 Design Verification è®²äº†è®¾è®¡çš„å„ä¸ªå±‚æ¬¡ Figure 1.3Figure 1.3 \" Figure 1.3 1.2.1.2 Yield and Reject Rate $$Yield = \\frac{Number \\enspace of \\enspace acceptable \\enspace parts}{Total \\enspace number \\enspace of \\enspace parts \\enspace fabricated}$$ å½“ICæµ‹è¯•æ—¶å¯èƒ½æœ‰ä¸¤ç§æƒ…å†µï¼š æœ‰é—®é¢˜çš„å™¨ä»¶é€šè¿‡äº†æµ‹è¯• æ­£å¸¸çš„å™¨ä»¶æ²¡é€šè¿‡æµ‹è¯• ç¬¬ä¸€ç§æƒ…å†µæ˜¯ä¸å¤ªèƒ½æ¥å—çš„ï¼Œæ‰€ä»¥è¦è€ƒè™‘ä¸‹é¢çš„æŒ‡æ ‡ï¼š $$Reject \\enspace rate = \\frac{Number \\enspace of \\enspace faulty \\enspace parts \\enspace passing \\enspace final \\enspace test}{Total \\enspace number \\enspace of \\enspace parts \\enspace passing \\enspace final \\enspace test}$$ ä¸€èˆ¬reject rateä½äº500PPMæ˜¯å¯ä»¥æ¥å—çš„ï¼Œä½äº100PPMæ˜¯é«˜è´¨é‡çš„ï¼Œå¦‚æœä»¥6 Sigmaä¸ºç›®æ ‡éœ€è¦ä½äº3.4PPMã€‚ ","date":"2024-10-22","objectID":"/dft-1/:2:1","tags":["DFT"],"title":"1 Introduction","uri":"/dft-1/"},{"categories":["VLSI Test Principles and Architectures"],"content":"1.2.2 Electronic System Manufacturing Process è¿˜æ˜¯å†è®²æ¯ä¸€æ­¥éƒ½è¦æµ‹è¯•ã€‚ Figure 1.4Figure 1.4 \" Figure 1.4 ","date":"2024-10-22","objectID":"/dft-1/:2:2","tags":["DFT"],"title":"1 Introduction","uri":"/dft-1/"},{"categories":["VLSI Test Principles and Architectures"],"content":"1.2.3 System-Level Operation è¿™ä¸€èŠ‚æ˜¯åœ¨è®²ç”Ÿäº§ä¹‹åæ—¶é—´é•¿åº¦ä¸Šçš„å¤±æ•ˆï¼Œæ¯”å¦‚å¯èƒ½ç”±é‡‘å±è€åŒ–ï¼ŒEMç­‰å¯¼è‡´çš„å¤±æ•ˆã€‚æ¯”å¦‚ä¸‹å›¾0ä»£è¡¨æ­£å¸¸ï¼Œ1ä»£è¡¨å¤±æ•ˆã€‚ Figure 1.5Figure 1.5 \" Figure 1.5 å¯¹äº t0- t1å’Œ t2- t3æˆ‘ä»¬å«åšæ­£å¸¸å·¥ä½œæ—¶é—´ï¼ˆTn)æ˜¯æœä»æŒ‡æ•°åˆ†å¸ƒçš„ï¼Œä¹Ÿå«åšexponential failure lawã€‚äºæ˜¯ä¸€ä¸ªç³»ç»Ÿå¯ä»¥æ­£å¸¸å·¥ä½œè¶…è¿‡æ—¶é—´tçš„å¯èƒ½æ€§ï¼Œå«åšå¯é æ€§ï¼ˆreliabilityï¼‰ï¼š $$P(T_n\u003et)=e^{- \\lambda t}$$ å…¶ä¸­$\\lambda$å«å¤±æ•ˆç‡ï¼ˆfaliure rateï¼‰ã€‚å› ä¸ºä¸€ä¸ªç³»ç»Ÿæ˜¯ç”±å¾ˆå¤šå™¨ä»¶ç»„æˆçš„ï¼Œæ‰€ä»¥åº”è¯¥ç´¯åŠ ä¸€ä¸‹ï¼š $$\\lambda = \\sum_{i=0}^{k}{\\lambda _i}$$ MTBFä¸ºï¼š $$MTBF=\\int_{0}^\\infty e^{- \\lambda t}dt=\\frac{1}{\\lambda}$$ åŒæ ·çš„ï¼Œ t1- t2å’Œ t3- t4å«ä¿®å¤æ—¶é—´Rï¼Œä¹Ÿæœä»æŒ‡æ•°åˆ†å¸ƒ $$P(R\u003et)=e^{- \\mu t}$$ å…¶ä¸­$\\mu$æ˜¯ä¿®å¤ç‡ï¼ˆrepair rateï¼‰ã€‚äºæ˜¯MTTRä¸ºï¼š $$MTTR=\\frac{1}{\\mu}$$ äºæ˜¯æˆ‘ä»¬è¿™æ ·å®šä¹‰ç³»ç»Ÿå¯ç”¨æ€§system availabilityï¼š $$system \\enspace availability=\\frac{MTBF}{MTBF+MTTR}$$ è¿™ä¸ªå…¬å¼å¾ˆå¸¸ç”¨ï¼Œæ¯”å¦‚ç”µè¯ç³»ç»Ÿè¦è¾¾åˆ°0.9999ã€‚æ‰€ä»¥æˆ‘ä»¬éœ€è¦æµ‹è¯•æ¥ä¿è¯ç³»ç»Ÿå¯ç”¨æ€§ï¼ŒåŒ…æ‹¬åœ¨çº¿æµ‹è¯•online testingæˆ–ç¦»çº¿æµ‹è¯•offline testingæˆ–æ˜¯ä¸¤è€…çš„ç»“åˆã€‚åœ¨ä¹‹åä¹Ÿå¯ä»¥ç¡®å®šåˆ°åº•æ˜¯å•¥åäº†ä»¥è¿›è¡Œæ›´æ¢ç»´ä¿®ã€‚ ","date":"2024-10-22","objectID":"/dft-1/:2:3","tags":["DFT"],"title":"1 Introduction","uri":"/dft-1/"},{"categories":["VLSI Test Principles and Architectures"],"content":"1.3 CHALLENGES IN VLSI TESTING èŠ¯ç‰‡è¶Šæ¥è¶Šå¤æ‚äº†ï¼Œæ‰€ä»¥æµ‹è¯•å¾ˆæœ‰æŒ‘æˆ˜ã€‚ ","date":"2024-10-22","objectID":"/dft-1/:3:0","tags":["DFT"],"title":"1 Introduction","uri":"/dft-1/"},{"categories":["VLSI Test Principles and Architectures"],"content":"1.3.1 Test Generation ","date":"2024-10-22","objectID":"/dft-1/:3:1","tags":["DFT"],"title":"1 Introduction","uri":"/dft-1/"},{"categories":["VLSI Test Principles and Architectures"],"content":"å¼•è¨€ é›†æˆç”µè·¯ï¼ˆICï¼Œé€šå¸¸ç§°ä¸ºå¾®èŠ¯ç‰‡æˆ–èŠ¯ç‰‡ï¼‰é—®ä¸–åï¼Œå°±æœ‰äº†å¯¹å…¶è¿›è¡Œæµ‹è¯•çš„éœ€æ±‚ã€‚20 ä¸–çºª 60 å¹´ä»£åˆçš„å°è§„æ¨¡é›†æˆï¼ˆSSIï¼‰å™¨ä»¶åªæœ‰æ•°åä¸ªæ™¶ä½“ç®¡ï¼Œ60 å¹´ä»£æœ«çš„ä¸­è§„æ¨¡é›†æˆï¼ˆMSIï¼‰å™¨ä»¶æœ‰æ•°ç™¾ä¸ªæ™¶ä½“ç®¡ï¼Œå®ƒä»¬æµ‹è¯•èµ·æ¥ç›¸å¯¹ç®€å•ã€‚ç„¶è€Œï¼Œ70 å¹´ä»£å‡ºç°çš„å¤§è§„æ¨¡é›†æˆï¼ˆLSIï¼‰å™¨ä»¶æœ‰æ•°åƒç”šè‡³æ•°ä¸‡ä¸ªæ™¶ä½“ç®¡ï¼Œæµ‹è¯•æ—¶å¸¦æ¥äº†è¯¸å¤šæŒ‘æˆ˜ã€‚80 å¹´ä»£åˆå‡ºç°äº†å…·æœ‰æ•°åä¸‡ä¸ªæ™¶ä½“ç®¡çš„è¶…å¤§è§„æ¨¡é›†æˆï¼ˆVLSIï¼‰å™¨ä»¶ï¼ŒVLSI æŠ€æœ¯çš„ç¨³æ­¥å‘å±•ä½¿å™¨ä»¶æ‹¥æœ‰æ•°äº¿ä¸ªæ™¶ä½“ç®¡ï¼Œä¹Ÿå¸¦æ¥è®¸å¤šæ–°çš„æµ‹è¯•æŒ‘æˆ˜ã€‚ å› æ­¤å¯¹å¤§è§„æ¨¡é›†æˆç”µè·¯çš„æµ‹è¯•æŠ€æœ¯ä¹Ÿè¶Šæ¥è¶Šé‡è¦ï¼Œæœ€è¿‘å¾ˆéœ€è¦ç³»ç»Ÿçš„å­¦ä¹ ä¸€ä¸‹ç›¸åº”çš„çŸ¥è¯†ã€‚ã€ŠVLSI Test Principles and Architecturesã€‹æ˜¯ä¸€æœ¬æƒå¨ä¸”ç³»ç»Ÿçš„ä»‹ç»DFTçŸ¥è¯†çš„ä¹¦ç±ï¼Œä¸è¿‡æ¯”è¾ƒé•¿è€Œä¸”ä¹Ÿæ²¡æœ‰å‘ç°å¾ˆå¥½çš„ä¸­æ–‡ç¬”è®°ï¼Œæ‰€ä»¥æƒ³å¼€ä¸ªå‘è®°å½•ä¸€ä¸‹ï¼ŒåºŸè¯ä¸å¤šè¯´ï¼Œç›´æ¥å¼€å§‹ï¼ ","date":"2024-10-22","objectID":"/dft-0/:1:0","tags":["DFT"],"title":"0 å¼€å§‹","uri":"/dft-0/"},{"categories":["VLSI Test Principles and Architectures"],"content":"ç¼©å†™ æŠ€å·§ æŠŠå‡ºç°çš„ç¼©å†™æ€»ç»“å¦‚ä¸‹ï¼ŒæŒç»­æ›´æ–°ï¼ Abbr. Meaning CUT circuit under test FMA failure mode analysis PPM parts per million MTBF mean time between failures MTTR mean time to repair ","date":"2024-10-22","objectID":"/dft-0/:2:0","tags":["DFT"],"title":"0 å¼€å§‹","uri":"/dft-0/"},{"categories":null,"content":" ä¸€ä¸ªå–œæ¬¢å¬éŸ³ä¹çœ‹ç”µå½±ç©æ¸¸æˆï¼Œæ‡‚ç‚¹ç¼–ç¨‹çš„èŠ¯ç‰‡è®¾è®¡å·¥ç¨‹å¸ˆ ","date":"2021-02-06","objectID":"/about/:0:0","tags":null,"title":"å…³äºæˆ‘","uri":"/about/"},{"categories":null,"content":"1 æ•™è‚²èƒŒæ™¯ æ¯•ä¸šäºåŒæµå¤§å­¦ç”µå­ç§‘å­¦ä¸æŠ€æœ¯ä¸“ä¸šï¼Œæ¸…åå¤§å­¦å·¥ç¨‹ç®¡ç†ä¸“ä¸šåœ¨è¯» ","date":"2021-02-06","objectID":"/about/:1:0","tags":null,"title":"å…³äºæˆ‘","uri":"/about/"},{"categories":null,"content":"2 ä»äº‹è¡Œä¸š å…ˆååœ¨Nvidiaï¼ŒHuaweiï¼ŒIntelå·¥ä½œè¿‡ ","date":"2021-02-06","objectID":"/about/:2:0","tags":null,"title":"å…³äºæˆ‘","uri":"/about/"},{"categories":null,"content":"3 ä¸ªäººæŠ€èƒ½ å•¥éƒ½ä¸ä¼šï¼Œæ­£åœ¨å­¦ä¹ ing ","date":"2021-02-06","objectID":"/about/:3:0","tags":null,"title":"å…³äºæˆ‘","uri":"/about/"},{"categories":["éšç¬”"],"content":"The StartAlt text \" The Start ","date":"2021-02-06","objectID":"/first_post/:0:0","tags":null,"title":"å¼€ç¯‡","uri":"/first_post/"},{"categories":["éšç¬”"],"content":"1 ä¸ºä»€ä¹ˆå¼€åšå®¢ æ„Ÿè§‰å¹´çºªè¶Šæ¥è¶Šå¤§ï¼Œéœ€è¦è®°å½•ä¸€ä¸‹å­¦åˆ°çš„çŸ¥è¯†æŠ€èƒ½ï¼Œæ€»ç»“è¿‡å¾€çš„ç»éªŒæ•™è®­ï¼Œé¡ºä¾¿å¯èƒ½è®°å½•è®°å½•ç”Ÿæ´» ","date":"2021-02-06","objectID":"/first_post/:1:0","tags":null,"title":"å¼€ç¯‡","uri":"/first_post/"},{"categories":["éšç¬”"],"content":"2 ä¼šå‘å¸ƒä»€ä¹ˆ ğŸ¤“ä¸»è¦ä¾§é‡äºæ•°å­—/æ¨¡æ‹ŸèŠ¯ç‰‡çš„å‰åç«¯ç›¸å…³çŸ¥è¯†ï¼Œè„šæœ¬çŸ¥è¯†ï¼Œå¯èƒ½ä¹Ÿä¼šæœ‰ç‚¹æ—¥å¸¸ç”Ÿæ´»å¨±ä¹ğŸ˜ï¼Ÿ ","date":"2021-02-06","objectID":"/first_post/:2:0","tags":null,"title":"å¼€ç¯‡","uri":"/first_post/"},{"categories":["éšç¬”"],"content":"3 ä¼šé«˜äº§ä¹ˆ ç›®å‰çœ‹æ¥æœ‰ç‚¹å›°éš¾ğŸ˜ª ","date":"2021-02-06","objectID":"/first_post/:3:0","tags":null,"title":"å¼€ç¯‡","uri":"/first_post/"}]