Protel Design System Design Rule Check
PCB File : C:\Users\rajan\OneDrive\Desktop\Capstone\Hardware\Chess Board PCB\Chess Board PCB.PcbDoc
Date     : 2024-11-05
Time     : 10:53:23 PM

Processing Rule : Clearance Constraint (Gap=0.127mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.127mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (Not InAnyNet),(Not InAnyNet)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C10-2(161.608mm,300.609mm) on Top Layer And Pad D7-1(163.178mm,304.039mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U5-9(153.797mm,297.434mm) on Multi-Layer And Pad C10-2(161.608mm,300.609mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D13-1(190.787mm,276.859mm) on Top Layer And Pad C11-2(194.108mm,300.609mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C11-2(194.108mm,300.609mm) on Top Layer And Pad D8-1(195.678mm,304.039mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D12-1(223.287mm,276.859mm) on Top Layer And Pad C12-2(226.608mm,300.609mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C12-2(226.608mm,300.609mm) on Top Layer And Pad D9-1(228.178mm,304.039mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C13-2(259.108mm,300.609mm) on Top Layer And Pad D10-1(260.768mm,304.039mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D11-1(255.787mm,276.859mm) on Top Layer And Pad C13-2(259.108mm,300.609mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C15-2(224.857mm,270.51mm) on Top Layer And Pad C14-2(257.357mm,270.51mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D11-1(255.787mm,276.859mm) on Top Layer And Pad C14-2(257.357mm,270.51mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D12-1(223.287mm,276.859mm) on Top Layer And Pad C15-2(224.857mm,270.51mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C17-2(159.857mm,270.51mm) on Top Layer And Pad C16-2(192.357mm,270.51mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D13-1(190.787mm,276.859mm) on Top Layer And Pad C16-2(192.357mm,270.51mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D14-1(158.287mm,276.859mm) on Top Layer And Pad C17-2(159.857mm,270.51mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U4-9(153.67mm,266.083mm) on Multi-Layer And Pad C17-2(159.857mm,270.51mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D15-1(125.787mm,276.859mm) on Top Layer And Pad C18-2(127.357mm,270.51mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C18-2(127.357mm,270.51mm) on Top Layer And Pad U4-16(135.89mm,266.083mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C20-2(62.357mm,270.51mm) on Top Layer And Pad C19-2(94.857mm,270.51mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D16-1(93.287mm,276.859mm) on Top Layer And Pad C19-2(94.857mm,270.51mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D17-1(60.787mm,276.859mm) on Top Layer And Pad C20-2(62.357mm,270.51mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D18-1(27.776mm,276.859mm) on Top Layer And Pad C21-2(29.857mm,270.51mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C21-2(29.857mm,270.51mm) on Top Layer And Pad D19-1(32.549mm,241.047mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C22-2(30.979mm,237.109mm) on Top Layer And Pad D19-1(32.549mm,241.047mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D34-1(28.287mm,211.835mm) on Top Layer And Pad C22-2(30.979mm,237.109mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C23-2(64.117mm,236.601mm) on Top Layer And Pad D20-1(65.687mm,240.793mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D33-1(60.787mm,211.835mm) on Top Layer And Pad C23-2(64.117mm,236.601mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C24-2(96.617mm,237.363mm) on Top Layer And Pad D21-1(98.187mm,240.793mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D32-1(93.287mm,211.835mm) on Top Layer And Pad C24-2(96.617mm,237.363mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C25-2(129.117mm,237.363mm) on Top Layer And Pad D22-1(130.687mm,240.92mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C25-2(129.117mm,237.363mm) on Top Layer And Pad U7-16(135.89mm,233.716mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C26-2(161.617mm,237.363mm) on Top Layer And Pad D23-1(163.187mm,240.92mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U7-9(153.67mm,233.716mm) on Multi-Layer And Pad C26-2(161.617mm,237.363mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C27-2(194.117mm,238.252mm) on Top Layer And Pad D24-1(195.687mm,241.047mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D29-1(190.787mm,211.835mm) on Top Layer And Pad C27-2(194.117mm,238.252mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C28-2(226.617mm,237.744mm) on Top Layer And Pad D25-1(228.187mm,241.047mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D28-1(223.287mm,211.835mm) on Top Layer And Pad C28-2(226.617mm,237.744mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C29-2(259.117mm,237.744mm) on Top Layer And Pad D26-1(260.687mm,240.793mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D27-1(255.741mm,211.835mm) on Top Layer And Pad C29-2(259.117mm,237.744mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D27-1(255.741mm,211.835mm) on Top Layer And Pad C30-2(257.438mm,205.486mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C32-2(192.405mm,205.486mm) on Top Layer And Pad C31-2(224.799mm,205.486mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D28-1(223.287mm,211.835mm) on Top Layer And Pad C31-2(224.799mm,205.486mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D29-1(190.787mm,211.835mm) on Top Layer And Pad C32-2(192.405mm,205.486mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D30-1(158.287mm,211.835mm) on Top Layer And Pad C33-2(159.902mm,205.74mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U6-9(153.67mm,201.349mm) on Multi-Layer And Pad C33-2(159.902mm,205.74mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D31-1(125.787mm,211.835mm) on Top Layer And Pad C34-2(127.263mm,205.486mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C34-2(127.263mm,205.486mm) on Top Layer And Pad U6-16(135.89mm,201.349mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D32-1(93.287mm,211.835mm) on Top Layer And Pad C35-2(94.878mm,205.994mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D33-1(60.787mm,211.835mm) on Top Layer And Pad C36-2(62.493mm,205.486mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D34-1(28.287mm,211.835mm) on Top Layer And Pad C37-2(29.981mm,205.613mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C37-2(29.981mm,205.613mm) on Top Layer And Pad D35-1(32.041mm,175.642mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C38-2(30.471mm,172.085mm) on Top Layer And Pad D35-1(32.041mm,175.642mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D50-1(26.506mm,146.811mm) on Top Layer And Pad C38-2(30.471mm,172.085mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C39-2(64.38mm,171.831mm) on Top Layer And Pad D36-1(65.823mm,175.642mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D49-1(61.558mm,146.811mm) on Top Layer And Pad C39-2(64.38mm,171.831mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C40-2(96.257mm,172.085mm) on Top Layer And Pad D37-1(98.081mm,175.642mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D48-1(93.562mm,146.811mm) on Top Layer And Pad C40-2(96.257mm,172.085mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C41-2(128.896mm,172.085mm) on Top Layer And Pad D38-1(130.847mm,175.642mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C41-2(128.896mm,172.085mm) on Top Layer And Pad U9-16(135.89mm,168.983mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C42-2(160.392mm,172.339mm) on Top Layer And Pad D39-1(162.216mm,175.642mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U9-9(153.67mm,168.983mm) on Multi-Layer And Pad C42-2(160.392mm,172.339mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C43-2(194.301mm,172.212mm) on Top Layer And Pad D40-1(195.744mm,175.642mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D45-1(191.479mm,146.811mm) on Top Layer And Pad C43-2(194.301mm,172.212mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C44-2(226.305mm,172.339mm) on Top Layer And Pad D41-1(228.002mm,175.642mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D44-1(223.864mm,146.811mm) on Top Layer And Pad C44-2(226.305mm,172.339mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C45-2(260.096mm,172.466mm) on Top Layer And Pad D42-1(261.403mm,175.642mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D43-1(257.011mm,146.811mm) on Top Layer And Pad C45-2(260.096mm,172.466mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D43-1(257.011mm,146.811mm) on Top Layer And Pad C46-2(258.2mm,139.192mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C46-2(258.2mm,139.192mm) on Top Layer And Pad D58-1(262.419mm,110.999mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D44-1(223.864mm,146.811mm) on Top Layer And Pad C47-2(225.434mm,137.033mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C47-2(225.434mm,137.033mm) on Top Layer And Pad D57-1(228.129mm,110.999mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D45-1(191.479mm,146.811mm) on Top Layer And Pad C48-2(193.049mm,137.033mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C48-2(193.049mm,137.033mm) on Top Layer And Pad D56-1(196.543mm,110.999mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U8-9(153.67mm,136.616mm) on Multi-Layer And Pad C49-2(161.299mm,135.763mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D47-1(126.418mm,146.811mm) on Top Layer And Pad C50-2(128.66mm,136.144mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C50-2(128.66mm,136.144mm) on Top Layer And Pad D54-1(130.974mm,110.999mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C50-2(128.66mm,136.144mm) on Top Layer And Pad U8-16(135.89mm,136.616mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D48-1(93.562mm,146.811mm) on Top Layer And Pad C51-2(97.019mm,135.128mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C51-2(97.019mm,135.128mm) on Top Layer And Pad D53-1(98.462mm,110.999mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D49-1(61.558mm,146.811mm) on Top Layer And Pad C52-2(63.89mm,136.144mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C52-2(63.89mm,136.144mm) on Top Layer And Pad D52-1(67.093mm,110.999mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D50-1(26.506mm,146.811mm) on Top Layer And Pad C53-2(28.212mm,140.081mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C53-2(28.212mm,140.081mm) on Top Layer And Pad D51-1(32.295mm,110.999mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C54-2(30.598mm,106.807mm) on Top Layer And Pad D51-1(32.295mm,110.999mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D66-1(26.887mm,81.279mm) on Top Layer And Pad C54-2(30.598mm,106.807mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C55-2(65.396mm,107.061mm) on Top Layer And Pad D52-1(67.093mm,110.999mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D65-1(61.304mm,81.279mm) on Top Layer And Pad C55-2(65.396mm,107.061mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C56-2(96.638mm,107.442mm) on Top Layer And Pad D53-1(98.462mm,110.999mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D64-1(94.07mm,81.279mm) on Top Layer And Pad C56-2(96.638mm,107.442mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C57-2(129.404mm,107.95mm) on Top Layer And Pad D54-1(130.974mm,110.999mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C57-2(129.404mm,107.95mm) on Top Layer And Pad U11-16(135.89mm,104.249mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C58-2(163.059mm,108.077mm) on Top Layer And Pad D55-1(164.756mm,110.999mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U11-9(153.67mm,104.249mm) on Multi-Layer And Pad C58-2(163.059mm,108.077mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C59-2(194.936mm,107.188mm) on Top Layer And Pad D56-1(196.543mm,110.999mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D61-1(190.463mm,81.279mm) on Top Layer And Pad C59-2(194.936mm,107.188mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C60-2(226.178mm,107.823mm) on Top Layer And Pad D57-1(228.129mm,110.999mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D60-1(223.102mm,81.279mm) on Top Layer And Pad C60-2(226.178mm,107.823mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C61-2(260.722mm,108.204mm) on Top Layer And Pad D58-1(262.419mm,110.999mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D59-1(257.392mm,81.279mm) on Top Layer And Pad C61-2(260.722mm,108.204mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D18-1(27.776mm,276.859mm) on Top Layer And Pad C6-2(31.496mm,300.609mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C6-2(31.496mm,300.609mm) on Top Layer And Pad D3-1(33.184mm,304.039mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D59-1(257.392mm,81.279mm) on Top Layer And Pad C62-2(258.962mm,71.628mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D60-1(223.102mm,81.279mm) on Top Layer And Pad C63-2(224.418mm,72.009mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D61-1(190.463mm,81.279mm) on Top Layer And Pad C64-2(192.033mm,72.136mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D62-1(158.967mm,81.279mm) on Top Layer And Pad C65-2(159.784mm,73.152mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U10-9(153.67mm,71.882mm) on Multi-Layer And Pad C65-2(159.784mm,73.152mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D63-1(127.344mm,81.279mm) on Top Layer And Pad C66-2(128.787mm,73.914mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C66-2(128.787mm,73.914mm) on Top Layer And Pad U10-16(135.89mm,71.882mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D64-1(94.07mm,81.279mm) on Top Layer And Pad C67-2(95.767mm,73.66mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D65-1(61.304mm,81.279mm) on Top Layer And Pad C68-2(63.001mm,73.533mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D66-1(26.887mm,81.279mm) on Top Layer And Pad C69-2(28.72mm,74.803mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C71-2(153.797mm,294.504mm) on Bottom Layer And Pad D14-1(158.287mm,276.859mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C71-2(153.797mm,294.504mm) on Bottom Layer And Pad U5-9(153.797mm,297.434mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D17-1(60.787mm,276.859mm) on Top Layer And Pad C7-2(64.108mm,300.609mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C7-2(64.108mm,300.609mm) on Top Layer And Pad D4-1(65.678mm,304.039mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C72-2(153.543mm,262.881mm) on Bottom Layer And Pad U7-9(153.67mm,233.716mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C73-2(153.67mm,230.369mm) on Bottom Layer And Pad D30-1(158.287mm,211.835mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C73-2(153.67mm,230.369mm) on Bottom Layer And Pad U7-9(153.67mm,233.716mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C74-2(153.67mm,198.492mm) on Bottom Layer And Pad U6-9(153.67mm,201.349mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U9-9(153.67mm,168.983mm) on Multi-Layer And Pad C74-2(153.67mm,198.492mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C75-2(153.67mm,165.853mm) on Bottom Layer And Pad D46-1(157.062mm,146.811mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C75-2(153.67mm,165.853mm) on Bottom Layer And Pad U9-9(153.67mm,168.983mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C76-2(153.67mm,133.341mm) on Bottom Layer And Pad U8-9(153.67mm,136.616mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C77-2(153.797mm,101.21mm) on Bottom Layer And Pad D62-1(158.967mm,81.279mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C77-2(153.797mm,101.21mm) on Bottom Layer And Track (153.67mm,104.249mm)(153.797mm,104.122mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D16-1(93.287mm,276.859mm) on Top Layer And Pad C8-2(96.608mm,300.609mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C8-2(96.608mm,300.609mm) on Top Layer And Pad D5-1(98.178mm,304.039mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C9-2(129.108mm,300.609mm) on Top Layer And Pad D6-1(130.678mm,304.039mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C9-2(129.108mm,300.609mm) on Top Layer And Pad U5-16(136.017mm,297.434mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetD9_3 Between Pad D9-3(228.178mm,307.339mm) on Top Layer And Pad D10-2(255.868mm,304.039mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net LED_OUT_1 Between Pad D11-2(260.687mm,276.859mm) on Top Layer And Pad D10-3(260.768mm,307.339mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD11_3 Between Pad D12-2(228.187mm,276.859mm) on Top Layer And Pad D11-3(255.787mm,273.559mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD12_3 Between Pad D13-2(195.687mm,276.859mm) on Top Layer And Pad D12-3(223.287mm,273.559mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD13_3 Between Pad D14-2(163.187mm,276.859mm) on Top Layer And Pad D13-3(190.787mm,273.559mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD14_3 Between Pad D15-2(130.687mm,276.859mm) on Top Layer And Pad D14-3(158.287mm,273.559mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D16-1(93.287mm,276.859mm) on Top Layer And Pad D15-1(125.787mm,276.859mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD15_3 Between Pad D16-2(98.187mm,276.859mm) on Top Layer And Pad D15-3(125.787mm,273.559mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD16_3 Between Pad D17-2(65.687mm,276.859mm) on Top Layer And Pad D16-3(93.287mm,273.559mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD17_3 Between Pad D18-2(32.676mm,276.859mm) on Top Layer And Pad D17-3(60.787mm,273.559mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net LED_OUT_2 Between Pad D19-2(27.649mm,241.047mm) on Top Layer And Pad D18-3(27.776mm,273.559mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD19_3 Between Pad D19-3(32.549mm,244.347mm) on Top Layer And Pad D20-2(60.787mm,240.793mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D20-1(65.687mm,240.793mm) on Top Layer And Pad D21-1(98.187mm,240.793mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD20_3 Between Pad D20-3(65.687mm,244.093mm) on Top Layer And Pad D21-2(93.287mm,240.793mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD21_3 Between Pad D21-3(98.187mm,244.093mm) on Top Layer And Pad D22-2(125.787mm,240.92mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD22_3 Between Pad D22-3(130.687mm,244.22mm) on Top Layer And Pad D23-2(158.287mm,240.92mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD23_3 Between Pad D23-3(163.187mm,244.22mm) on Top Layer And Pad D24-2(190.787mm,241.047mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD24_3 Between Pad D24-3(195.687mm,244.347mm) on Top Layer And Pad D25-2(223.287mm,241.047mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD25_3 Between Pad D25-3(228.187mm,244.347mm) on Top Layer And Pad D26-2(255.787mm,240.793mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net LED_OUT_3 Between Pad D27-2(260.641mm,211.835mm) on Top Layer And Pad D26-3(260.687mm,244.093mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D28-1(223.287mm,211.835mm) on Top Layer And Pad D27-1(255.741mm,211.835mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD27_3 Between Pad D28-2(228.187mm,211.835mm) on Top Layer And Pad D27-3(255.741mm,208.535mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD28_3 Between Pad D29-2(195.687mm,211.835mm) on Top Layer And Pad D28-3(223.287mm,208.535mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D30-1(158.287mm,211.835mm) on Top Layer And Pad D29-1(190.787mm,211.835mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD29_3 Between Pad D30-2(163.187mm,211.835mm) on Top Layer And Pad D29-3(190.787mm,208.535mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD30_3 Between Pad D31-2(130.687mm,211.835mm) on Top Layer And Pad D30-3(158.287mm,208.535mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D3-1(33.184mm,304.039mm) on Top Layer And Pad D4-1(65.678mm,304.039mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (13.817mm,312.788mm)(13.817mm,315.93mm) on Top Layer And Pad D3-1(33.184mm,304.039mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD31_3 Between Pad D32-2(98.187mm,211.835mm) on Top Layer And Pad D31-3(125.787mm,208.535mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net B Between Track (12.065mm,310.515mm)(12.065mm,315.214mm) on Top Layer And Pad D3-2(28.284mm,304.039mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD32_3 Between Pad D33-2(65.687mm,211.835mm) on Top Layer And Pad D32-3(93.287mm,208.535mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD3_3 Between Pad D3-3(33.184mm,307.339mm) on Top Layer And Pad D4-2(60.778mm,304.039mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D34-1(28.287mm,211.835mm) on Top Layer And Pad D33-1(60.787mm,211.835mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD33_3 Between Pad D34-2(33.187mm,211.835mm) on Top Layer And Pad D33-3(60.787mm,208.535mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net LED_OUT_4 Between Pad D35-2(27.141mm,175.642mm) on Top Layer And Pad D34-3(28.287mm,208.535mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD35_3 Between Pad D35-3(32.041mm,178.942mm) on Top Layer And Pad D36-2(60.923mm,175.642mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD36_3 Between Pad D36-3(65.823mm,178.942mm) on Top Layer And Pad D37-2(93.181mm,175.642mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD37_3 Between Pad D37-3(98.081mm,178.942mm) on Top Layer And Pad D38-2(125.947mm,175.642mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD38_3 Between Pad D38-3(130.847mm,178.942mm) on Top Layer And Pad D39-2(157.316mm,175.642mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD39_3 Between Pad D39-3(162.216mm,178.942mm) on Top Layer And Pad D40-2(190.844mm,175.642mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD40_3 Between Pad D40-3(195.744mm,178.942mm) on Top Layer And Pad D41-2(223.102mm,175.642mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD41_3 Between Pad D41-3(228.002mm,178.942mm) on Top Layer And Pad D42-2(256.503mm,175.642mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net LED_OUT_5 Between Pad D42-3(261.403mm,178.942mm) on Top Layer And Pad D43-2(261.911mm,146.811mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD4_3 Between Pad D4-3(65.678mm,307.339mm) on Top Layer And Pad D5-2(93.278mm,304.039mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D44-1(223.864mm,146.811mm) on Top Layer And Pad D43-1(257.011mm,146.811mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD43_3 Between Pad D44-2(228.764mm,146.811mm) on Top Layer And Pad D43-3(257.011mm,143.511mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD44_3 Between Pad D45-2(196.379mm,146.811mm) on Top Layer And Pad D44-3(223.864mm,143.511mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD45_3 Between Pad D46-2(161.962mm,146.811mm) on Top Layer And Pad D45-3(191.479mm,143.511mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U8-9(153.67mm,136.616mm) on Multi-Layer And Pad D46-1(157.062mm,146.811mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD46_3 Between Pad D47-2(131.318mm,146.811mm) on Top Layer And Pad D46-3(157.062mm,143.511mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD47_3 Between Pad D48-2(98.462mm,146.811mm) on Top Layer And Pad D47-3(126.418mm,143.511mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD48_3 Between Pad D49-2(66.458mm,146.811mm) on Top Layer And Pad D48-3(93.562mm,143.511mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD49_3 Between Pad D50-2(31.406mm,146.811mm) on Top Layer And Pad D49-3(61.558mm,143.511mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net LED_OUT_6 Between Pad D50-3(26.506mm,143.511mm) on Top Layer And Pad D51-2(27.395mm,110.999mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD51_3 Between Pad D51-3(32.295mm,114.299mm) on Top Layer And Pad D52-2(62.193mm,110.999mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D52-1(67.093mm,110.999mm) on Top Layer And Pad D53-1(98.462mm,110.999mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD52_3 Between Pad D52-3(67.093mm,114.299mm) on Top Layer And Pad D53-2(93.562mm,110.999mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD5_3 Between Pad D5-3(98.178mm,307.339mm) on Top Layer And Pad D6-2(125.778mm,304.039mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D53-1(98.462mm,110.999mm) on Top Layer And Pad D54-1(130.974mm,110.999mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD53_3 Between Pad D53-3(98.462mm,114.299mm) on Top Layer And Pad D54-2(126.074mm,110.999mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD54_3 Between Pad D54-3(130.974mm,114.299mm) on Top Layer And Pad D55-2(159.856mm,110.999mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD55_3 Between Pad D55-3(164.756mm,114.299mm) on Top Layer And Pad D56-2(191.643mm,110.999mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D56-1(196.543mm,110.999mm) on Top Layer And Pad D57-1(228.129mm,110.999mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD56_3 Between Pad D56-3(196.543mm,114.299mm) on Top Layer And Pad D57-2(223.229mm,110.999mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD57_3 Between Pad D57-3(228.129mm,114.299mm) on Top Layer And Pad D58-2(257.519mm,110.999mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net LED_OUT_7 Between Pad D59-2(262.292mm,81.279mm) on Top Layer And Pad D58-3(262.419mm,114.299mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD59_3 Between Pad D60-2(228.002mm,81.279mm) on Top Layer And Pad D59-3(257.392mm,77.979mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD60_3 Between Pad D61-2(195.363mm,81.279mm) on Top Layer And Pad D60-3(223.102mm,77.979mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D62-1(158.967mm,81.279mm) on Top Layer And Pad D61-1(190.463mm,81.279mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD61_3 Between Pad D62-2(163.867mm,81.279mm) on Top Layer And Pad D61-3(190.463mm,77.979mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD62_3 Between Pad D63-2(132.244mm,81.279mm) on Top Layer And Pad D62-3(158.967mm,77.979mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD6_3 Between Pad D6-3(130.678mm,307.339mm) on Top Layer And Pad D7-2(158.278mm,304.039mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD63_3 Between Pad D64-2(98.97mm,81.279mm) on Top Layer And Pad D63-3(127.344mm,77.979mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD64_3 Between Pad D65-2(66.204mm,81.279mm) on Top Layer And Pad D64-3(94.07mm,77.979mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD65_3 Between Pad D66-2(31.787mm,81.279mm) on Top Layer And Pad D65-3(61.304mm,77.979mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD7_3 Between Pad D7-3(163.178mm,307.339mm) on Top Layer And Pad D8-2(190.778mm,304.039mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D8-1(195.678mm,304.039mm) on Top Layer And Pad D9-1(228.178mm,304.039mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD8_3 Between Pad D8-3(195.678mm,307.339mm) on Top Layer And Pad D9-2(223.278mm,304.039mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR10_2 Between Pad R10-2(122.809mm,297.261mm) on Top Layer And Pad SW6-1(128.237mm,297.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR11_2 Between Pad R11-2(188.595mm,285.323mm) on Top Layer And Pad SW7-1(193.237mm,285.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR11_2 Between Pad U5-4(143.637mm,289.814mm) on Multi-Layer And Pad R11-2(188.595mm,285.323mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR12_2 Between Pad R12-2(220.599mm,285.196mm) on Top Layer And Pad SW8-1(225.737mm,285.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR12_2 Between Pad U5-3(141.097mm,289.814mm) on Multi-Layer And Pad R12-2(220.599mm,285.196mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR13_2 Between Pad R13-2(252.857mm,285.323mm) on Top Layer And Pad SW9-1(258.237mm,285.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR13_2 Between Pad U5-2(138.557mm,289.814mm) on Multi-Layer And Pad R13-2(252.857mm,285.323mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR14_2 Between Pad R14-2(26.035mm,252.765mm) on Top Layer And Pad SW10-1(30.737mm,252.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR15_2 Between Pad R15-2(58.801mm,252.684mm) on Top Layer And Pad SW11-1(63.237mm,252.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR16_2 Between Pad R16-2(91.313mm,252.811mm) on Top Layer And Pad SW12-1(95.737mm,252.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR17_2 Between Pad SW13-1(160.737mm,264.765mm) on Multi-Layer And Pad R17-2(165.989mm,264.749mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR18_2 Between Pad R18-2(123.825mm,252.811mm) on Top Layer And Pad SW14-1(128.237mm,252.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR19_2 Between Pad SW15-1(193.237mm,264.765mm) on Multi-Layer And Pad R19-2(199.263mm,264.749mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR20_2 Between Pad SW16-1(225.737mm,264.765mm) on Multi-Layer And Pad R20-2(231.775mm,264.749mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR21_2 Between Pad SW17-1(258.237mm,264.765mm) on Multi-Layer And Pad R21-2(263.525mm,264.622mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR22_2 Between Pad R22-2(24.511mm,232.237mm) on Top Layer And Pad SW18-1(30.737mm,232.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR23_2 Between Pad R23-2(56.261mm,232.364mm) on Top Layer And Pad SW19-1(63.237mm,232.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR24_2 Between Pad R24-2(89.281mm,232.364mm) on Top Layer And Pad SW20-1(95.737mm,232.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR25_2 Between Pad SW21-1(160.737mm,220.265mm) on Multi-Layer And Pad R25-2(165.862mm,220.172mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR26_2 Between Pad R26-2(122.682mm,232.237mm) on Top Layer And Pad SW22-1(128.237mm,232.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR27_2 Between Pad SW23-1(193.237mm,220.265mm) on Multi-Layer And Pad R27-2(199.898mm,220.172mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR28_2 Between Pad SW24-1(225.737mm,220.265mm) on Multi-Layer And Pad R28-2(231.267mm,220.172mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR29_2 Between Pad SW25-1(258.237mm,220.265mm) on Multi-Layer And Pad R29-2(262.763mm,220.253mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR30_2 Between Pad R30-2(25.527mm,187.914mm) on Top Layer And Pad SW26-1(30.737mm,187.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR31_2 Between Pad R31-2(58.039mm,187.914mm) on Top Layer And Pad SW27-1(63.237mm,187.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR32_2 Between Pad R32-2(90.805mm,187.868mm) on Top Layer And Pad SW28-1(95.758mm,187.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR33_2 Between Pad SW29-1(160.737mm,199.765mm) on Multi-Layer And Pad R33-2(166.37mm,199.771mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR34_2 Between Pad R34-2(122.682mm,187.787mm) on Top Layer And Pad SW30-1(128.237mm,187.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR35_2 Between Pad SW31-1(193.237mm,199.765mm) on Multi-Layer And Pad R35-2(199.009mm,199.725mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR36_2 Between Pad SW32-1(225.737mm,199.765mm) on Multi-Layer And Pad R36-2(231.902mm,199.725mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR37_2 Between Pad SW33-1(258.237mm,199.765mm) on Multi-Layer And Pad R37-2(263.525mm,199.725mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR38_2 Between Pad R38-2(25.146mm,167.213mm) on Top Layer And Pad SW34-1(29.718mm,167.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR39_2 Between Pad R39-2(57.785mm,167.259mm) on Top Layer And Pad SW35-1(63.754mm,167.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR40_2 Between Pad R40-2(89.916mm,167.213mm) on Top Layer And Pad SW36-1(95.885mm,167.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR41_2 Between Pad SW37-1(159.385mm,155.265mm) on Multi-Layer And Pad R41-2(163.83mm,155.275mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR42_2 Between Pad R42-2(122.428mm,167.34mm) on Top Layer And Pad SW38-1(127.762mm,167.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR43_2 Between Pad SW39-1(193.294mm,155.265mm) on Multi-Layer And Pad R43-2(199.263mm,155.148mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR44_2 Between Pad SW40-1(225.425mm,155.265mm) on Multi-Layer And Pad R44-2(232.029mm,155.275mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR45_2 Between Pad SW41-1(258.699mm,155.265mm) on Multi-Layer And Pad R45-2(264.414mm,155.275mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR46_2 Between Pad SW42-1(39.751mm,124.429mm) on Multi-Layer And Pad R46-2(44.45mm,127.335mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR46_2 Between Pad R46-2(44.45mm,127.335mm) on Top Layer And Pad U8-2(138.43mm,128.996mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR47_2 Between Pad SW43-1(68.072mm,123.159mm) on Multi-Layer And Pad R47-2(72.644mm,123.617mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR47_2 Between Pad R47-2(72.644mm,123.617mm) on Top Layer And Pad U8-3(140.97mm,128.996mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR48_2 Between Pad SW44-1(104.267mm,122.016mm) on Multi-Layer And Pad R48-2(104.648mm,139.619mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR49_2 Between Pad SW45-1(169.545mm,138.334mm) on Multi-Layer And Pad R49-2(169.926mm,144.826mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR50_2 Between Pad SW46-1(120.523mm,124.175mm) on Multi-Layer And Pad R50-2(120.777mm,143.429mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR51_2 Between Pad SW47-1(184.912mm,134.27mm) on Multi-Layer And Pad R51-2(194.021mm,128.016mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR52_2 Between Pad SW48-1(233.553mm,133.127mm) on Multi-Layer And Pad R52-2(233.807mm,140mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR53_2 Between Pad SW49-1(259.08mm,134.524mm) on Multi-Layer And Pad R53-2(265.938mm,134.574mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR54_2 Between Pad R54-2(40.132mm,91.486mm) on Top Layer And Pad SW50-1(40.513mm,97.124mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR55_2 Between Pad R55-2(73.66mm,90.343mm) on Top Layer And Pad SW51-1(74.041mm,98.394mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR56_2 Between Pad R56-2(104.521mm,92.629mm) on Top Layer And Pad SW52-1(104.521mm,96.616mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR57_2 Between Pad R57-2(170.307mm,92.248mm) on Top Layer And Pad SW53-1(170.434mm,98.775mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR58_2 Between Pad R58-2(119.507mm,91.994mm) on Top Layer And Pad SW54-1(119.761mm,97.886mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR59_2 Between Pad SW55-1(202.438mm,94.203mm) on Multi-Layer And Pad R59-2(202.819mm,89.708mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR60_2 Between Pad SW56-1(238.887mm,95.219mm) on Multi-Layer And Pad R60-2(239.014mm,89.835mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR61_2 Between Pad R61-2(249.936mm,89.627mm) on Top Layer And Pad SW57-1(250.825mm,98.013mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR6_2 Between Pad R6-2(24.384mm,297.261mm) on Top Layer And Pad SW2-1(30.737mm,297.211mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR62_2 Between Pad R62-2(18.669mm,65.197mm) on Top Layer And Pad SW58-1(30.734mm,55.468mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR63_2 Between Pad R63-2(57.277mm,65.324mm) on Top Layer And Pad SW59-1(69.977mm,55.468mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR64_2 Between Pad R64-2(96.139mm,61.768mm) on Top Layer And Pad SW60-1(102.87mm,55.087mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR65_2 Between Pad R65-2(161.925mm,62.53mm) on Top Layer And Pad SW61-1(170.688mm,58.389mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR65_2 Between Pad U10-10(151.13mm,71.882mm) on Multi-Layer And Pad R65-2(161.925mm,62.53mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR66_2 Between Pad SW62-1(122.682mm,59.405mm) on Multi-Layer And Pad R66-2(128.397mm,56.688mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR66_2 Between Pad R66-2(128.397mm,56.688mm) on Top Layer And Pad U10-5(146.05mm,64.262mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR67_2 Between Pad R67-2(188.341mm,61.214mm) on Top Layer And Pad SW63-1(201.422mm,59.532mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR67_2 Between Pad U10-11(148.59mm,71.882mm) on Multi-Layer And Pad R67-2(188.341mm,61.214mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR68_2 Between Pad R68-2(222.885mm,60.752mm) on Top Layer And Pad SW64-1(229.616mm,56.23mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR68_2 Between Pad U10-12(146.05mm,71.882mm) on Multi-Layer And Pad R68-2(222.885mm,60.752mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR69_2 Between Pad R69-2(255.651mm,61.895mm) on Top Layer And Pad SW65-1(267.97mm,59.786mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR69_2 Between Pad U10-14(140.97mm,71.882mm) on Multi-Layer And Pad R69-2(255.651mm,61.895mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR7_2 Between Pad R7-2(56.769mm,297.261mm) on Top Layer And Pad SW3-1(63.237mm,297.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR8_2 Between Pad R8-2(90.297mm,297.261mm) on Top Layer And Pad SW4-1(95.737mm,297.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR9_2 Between Pad R9-2(156.464mm,285.323mm) on Top Layer And Pad SW5-1(160.737mm,285.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR9_2 Between Pad U5-5(146.177mm,289.814mm) on Multi-Layer And Pad R9-2(156.464mm,285.323mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR14_2 Between Pad SW10-1(30.737mm,252.765mm) on Multi-Layer And Pad U4-2(138.43mm,258.463mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW10-2(30.737mm,264.765mm) on Multi-Layer And Pad SW11-2(63.237mm,264.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW18-2(30.737mm,220.265mm) on Multi-Layer And Pad SW10-2(30.737mm,264.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW10-2(30.737mm,264.765mm) on Multi-Layer And Pad SW2-2(30.737mm,285.211mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR15_2 Between Pad SW11-1(63.237mm,252.765mm) on Multi-Layer And Pad U4-3(140.97mm,258.463mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW11-2(63.237mm,264.765mm) on Multi-Layer And Pad SW3-2(63.237mm,285.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR16_2 Between Pad SW12-1(95.737mm,252.765mm) on Multi-Layer And Pad U4-4(143.51mm,258.463mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW12-2(95.737mm,264.765mm) on Multi-Layer And Pad SW4-2(95.737mm,285.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR17_2 Between Pad U4-10(151.13mm,266.083mm) on Multi-Layer And Pad SW13-1(160.737mm,264.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW14-2(128.237mm,264.765mm) on Multi-Layer And Pad SW13-2(160.737mm,252.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW21-2(160.737mm,232.265mm) on Multi-Layer And Pad SW13-2(160.737mm,252.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR18_2 Between Pad SW14-1(128.237mm,252.765mm) on Multi-Layer And Pad U4-5(146.05mm,258.463mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW14-2(128.237mm,264.765mm) on Multi-Layer And Pad SW6-2(128.237mm,285.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR19_2 Between Pad U4-11(148.59mm,266.083mm) on Multi-Layer And Pad SW15-1(193.237mm,264.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW15-2(193.237mm,252.765mm) on Multi-Layer And Pad SW16-2(225.737mm,252.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW23-2(193.237mm,232.265mm) on Multi-Layer And Pad SW15-2(193.237mm,252.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR20_2 Between Pad U4-12(146.05mm,266.083mm) on Multi-Layer And Pad SW16-1(225.737mm,264.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW16-2(225.737mm,252.765mm) on Multi-Layer And Pad SW17-2(258.237mm,252.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW24-2(225.737mm,232.265mm) on Multi-Layer And Pad SW16-2(225.737mm,252.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR21_2 Between Pad U4-14(140.97mm,266.083mm) on Multi-Layer And Pad SW17-1(258.237mm,264.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW25-2(258.237mm,232.265mm) on Multi-Layer And Pad SW17-2(258.237mm,252.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR22_2 Between Pad SW18-1(30.737mm,232.265mm) on Multi-Layer And Pad U7-14(140.97mm,233.716mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW18-2(30.737mm,220.265mm) on Multi-Layer And Pad SW19-2(63.237mm,220.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW26-2(30.737mm,199.765mm) on Multi-Layer And Pad SW18-2(30.737mm,220.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR23_2 Between Pad SW19-1(63.237mm,232.265mm) on Multi-Layer And Pad U7-12(146.05mm,233.716mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW19-2(63.237mm,220.265mm) on Multi-Layer And Pad SW20-2(95.737mm,220.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW27-2(63.237mm,199.765mm) on Multi-Layer And Pad SW19-2(63.237mm,220.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR24_2 Between Pad SW20-1(95.737mm,232.265mm) on Multi-Layer And Pad U7-11(148.59mm,233.716mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW20-2(95.737mm,220.265mm) on Multi-Layer And Pad SW28-2(95.758mm,199.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR6_2 Between Pad SW2-1(30.737mm,297.211mm) on Multi-Layer And Pad U5-14(141.097mm,297.434mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR25_2 Between Pad U7-5(146.05mm,226.096mm) on Multi-Layer And Pad SW21-1(160.737mm,220.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW21-2(160.737mm,232.265mm) on Multi-Layer And Pad SW23-2(193.237mm,232.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Via (24.892mm,317.119mm) from Top Layer to Bottom Layer And Pad SW2-2(30.737mm,285.211mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR26_2 Between Pad SW22-1(128.237mm,232.265mm) on Multi-Layer And Pad U7-10(151.13mm,233.716mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW30-2(128.237mm,199.765mm) on Multi-Layer And Pad SW22-2(128.237mm,220.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR27_2 Between Pad U7-4(143.51mm,226.096mm) on Multi-Layer And Pad SW23-1(193.237mm,220.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR28_2 Between Pad U7-3(140.97mm,226.096mm) on Multi-Layer And Pad SW24-1(225.737mm,220.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR29_2 Between Pad U7-2(138.43mm,226.096mm) on Multi-Layer And Pad SW25-1(258.237mm,220.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR30_2 Between Pad SW26-1(30.737mm,187.765mm) on Multi-Layer And Pad U6-2(138.43mm,193.729mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR31_2 Between Pad SW27-1(63.237mm,187.765mm) on Multi-Layer And Pad U6-3(140.97mm,193.729mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR32_2 Between Pad SW28-1(95.758mm,187.765mm) on Multi-Layer And Pad U6-4(143.51mm,193.729mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW28-2(95.758mm,199.765mm) on Multi-Layer And Pad SW30-2(128.237mm,199.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR33_2 Between Pad U6-10(151.13mm,201.349mm) on Multi-Layer And Pad SW29-1(160.737mm,199.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW30-2(128.237mm,199.765mm) on Multi-Layer And Pad SW29-2(160.737mm,187.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW29-2(160.737mm,187.765mm) on Multi-Layer And Pad SW31-2(193.237mm,187.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW37-2(159.385mm,167.265mm) on Multi-Layer And Pad SW29-2(160.737mm,187.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR34_2 Between Pad SW30-1(128.237mm,187.765mm) on Multi-Layer And Pad U6-5(146.05mm,193.729mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR7_2 Between Pad SW3-1(63.237mm,297.265mm) on Multi-Layer And Pad U5-12(146.177mm,297.434mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR35_2 Between Pad U6-11(148.59mm,201.349mm) on Multi-Layer And Pad SW31-1(193.237mm,199.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW31-2(193.237mm,187.765mm) on Multi-Layer And Pad SW39-2(193.294mm,167.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW3-2(63.237mm,285.265mm) on Multi-Layer And Pad SW4-2(95.737mm,285.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR36_2 Between Pad U6-12(146.05mm,201.349mm) on Multi-Layer And Pad SW32-1(225.737mm,199.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW32-2(225.737mm,187.765mm) on Multi-Layer And Pad SW33-2(258.237mm,187.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW40-2(225.425mm,167.265mm) on Multi-Layer And Pad SW32-2(225.737mm,187.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR37_2 Between Pad U6-14(140.97mm,201.349mm) on Multi-Layer And Pad SW33-1(258.237mm,199.765mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW33-2(258.237mm,187.765mm) on Multi-Layer And Pad SW41-2(258.699mm,167.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR38_2 Between Pad SW34-1(29.718mm,167.265mm) on Multi-Layer And Pad U9-14(140.97mm,168.983mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW34-2(29.718mm,155.265mm) on Multi-Layer And Pad SW42-2(39.751mm,136.429mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR39_2 Between Pad SW35-1(63.754mm,167.265mm) on Multi-Layer And Pad U9-12(146.05mm,168.983mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW35-2(63.754mm,155.265mm) on Multi-Layer And Pad SW36-2(95.885mm,155.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW35-2(63.754mm,155.265mm) on Multi-Layer And Pad SW43-2(68.072mm,135.159mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR40_2 Between Pad SW36-1(95.885mm,167.265mm) on Multi-Layer And Pad U9-11(148.59mm,168.983mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW36-2(95.885mm,155.265mm) on Multi-Layer And Pad SW44-2(104.267mm,134.016mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR41_2 Between Pad U9-5(146.05mm,161.363mm) on Multi-Layer And Pad SW37-1(159.385mm,155.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW38-2(127.762mm,155.265mm) on Multi-Layer And Pad SW37-2(159.385mm,167.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR42_2 Between Pad SW38-1(127.762mm,167.265mm) on Multi-Layer And Pad U9-10(151.13mm,168.983mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW46-2(120.523mm,136.175mm) on Multi-Layer And Pad SW38-2(127.762mm,155.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR43_2 Between Pad U9-4(143.51mm,161.363mm) on Multi-Layer And Pad SW39-1(193.294mm,155.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW39-2(193.294mm,167.265mm) on Multi-Layer And Pad SW40-2(225.425mm,167.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR44_2 Between Pad U9-3(140.97mm,161.363mm) on Multi-Layer And Pad SW40-1(225.425mm,155.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR8_2 Between Pad SW4-1(95.737mm,297.265mm) on Multi-Layer And Pad U5-11(148.717mm,297.434mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR45_2 Between Pad U9-2(138.43mm,161.363mm) on Multi-Layer And Pad SW41-1(258.699mm,155.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW41-2(258.699mm,167.265mm) on Multi-Layer And Pad SW49-2(259.08mm,122.524mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW4-2(95.737mm,285.265mm) on Multi-Layer And Pad SW6-2(128.237mm,285.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW42-2(39.751mm,136.429mm) on Multi-Layer And Pad SW43-2(68.072mm,135.159mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW42-2(39.751mm,136.429mm) on Multi-Layer And Pad SW50-2(40.513mm,109.124mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW43-2(68.072mm,135.159mm) on Multi-Layer And Pad SW51-2(74.041mm,110.394mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR48_2 Between Pad SW44-1(104.267mm,122.016mm) on Multi-Layer And Pad U8-4(143.51mm,128.996mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW44-2(104.267mm,134.016mm) on Multi-Layer And Pad SW46-2(120.523mm,136.175mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW44-2(104.267mm,134.016mm) on Multi-Layer And Pad SW52-2(104.521mm,108.616mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR49_2 Between Pad U8-10(151.13mm,136.616mm) on Multi-Layer And Pad SW45-1(169.545mm,138.334mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW45-2(169.545mm,126.334mm) on Multi-Layer And Pad SW47-2(184.912mm,122.27mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW45-2(169.545mm,126.334mm) on Multi-Layer And Pad SW53-2(170.434mm,110.775mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR50_2 Between Pad SW46-1(120.523mm,124.175mm) on Multi-Layer And Pad U8-5(146.05mm,128.996mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR51_2 Between Pad U8-11(148.59mm,136.616mm) on Multi-Layer And Pad SW47-1(184.912mm,134.27mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW47-2(184.912mm,122.27mm) on Multi-Layer And Pad SW55-2(202.438mm,106.203mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR52_2 Between Pad U8-12(146.05mm,136.616mm) on Multi-Layer And Pad SW48-1(233.553mm,133.127mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW48-2(233.553mm,121.127mm) on Multi-Layer And Pad SW56-2(238.887mm,107.219mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR53_2 Between Pad U8-14(140.97mm,136.616mm) on Multi-Layer And Pad SW49-1(259.08mm,134.524mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW57-2(250.825mm,110.013mm) on Multi-Layer And Pad SW49-2(259.08mm,122.524mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR54_2 Between Pad SW50-1(40.513mm,97.124mm) on Multi-Layer And Pad U11-14(140.97mm,104.249mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR55_2 Between Pad SW51-1(74.041mm,98.394mm) on Multi-Layer And Pad U11-12(146.05mm,104.249mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW6-2(128.237mm,285.265mm) on Multi-Layer And Pad SW5-2(160.737mm,297.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW5-2(160.737mm,297.265mm) on Multi-Layer And Pad SW7-2(193.237mm,297.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR56_2 Between Pad SW52-1(104.521mm,96.616mm) on Multi-Layer And Pad U11-11(148.59mm,104.249mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW52-2(104.521mm,108.616mm) on Multi-Layer And Pad SW54-2(119.761mm,109.886mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR57_2 Between Pad U11-5(146.05mm,96.629mm) on Multi-Layer And Pad SW53-1(170.434mm,98.775mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR58_2 Between Pad SW54-1(119.761mm,97.886mm) on Multi-Layer And Pad U11-10(151.13mm,104.249mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW54-2(119.761mm,109.886mm) on Multi-Layer And Pad SW62-2(122.682mm,71.405mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR59_2 Between Pad U11-4(143.51mm,96.629mm) on Multi-Layer And Pad SW55-1(202.438mm,94.203mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW55-2(202.438mm,106.203mm) on Multi-Layer And Pad SW56-2(238.887mm,107.219mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW63-2(201.422mm,71.532mm) on Multi-Layer And Pad SW55-2(202.438mm,106.203mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR60_2 Between Pad U11-3(140.97mm,96.629mm) on Multi-Layer And Pad SW56-1(238.887mm,95.219mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW56-2(238.887mm,107.219mm) on Multi-Layer And Pad SW57-2(250.825mm,110.013mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR61_2 Between Pad U11-2(138.43mm,96.629mm) on Multi-Layer And Pad SW57-1(250.825mm,98.013mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR62_2 Between Pad SW58-1(30.734mm,55.468mm) on Multi-Layer And Pad U10-2(138.43mm,64.262mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW58-2(30.734mm,67.468mm) on Multi-Layer And Pad SW59-2(69.977mm,67.468mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR63_2 Between Pad SW59-1(69.977mm,55.468mm) on Multi-Layer And Pad U10-3(140.97mm,64.262mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW59-2(69.977mm,67.468mm) on Multi-Layer And Pad SW60-2(102.87mm,67.087mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR64_2 Between Pad SW60-1(102.87mm,55.087mm) on Multi-Layer And Pad U10-4(143.51mm,64.262mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW60-2(102.87mm,67.087mm) on Multi-Layer And Pad SW62-2(122.682mm,71.405mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR10_2 Between Pad SW6-1(128.237mm,297.265mm) on Multi-Layer And Pad U5-10(151.257mm,297.434mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW61-2(170.688mm,70.389mm) on Multi-Layer And Pad SW63-2(201.422mm,71.532mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW63-2(201.422mm,71.532mm) on Multi-Layer And Pad SW64-2(229.616mm,68.23mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW64-2(229.616mm,68.23mm) on Multi-Layer And Pad SW65-2(267.97mm,71.786mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW7-2(193.237mm,297.265mm) on Multi-Layer And Pad SW8-2(225.737mm,297.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Pad SW8-2(225.737mm,297.265mm) on Multi-Layer And Pad SW9-2(258.237mm,297.265mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU10_13 Between Pad U11-1(135.89mm,96.629mm) on Multi-Layer And Pad U10-13(143.51mm,71.882mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net nPE Between Pad U10-15(138.43mm,71.882mm) on Multi-Layer And Pad U11-15(138.43mm,104.249mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U10-16(135.89mm,71.882mm) on Multi-Layer And Pad U10-9(153.67mm,71.882mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net CP Between Pad U10-7(151.13mm,64.262mm) on Multi-Layer And Pad U11-7(151.13mm,96.629mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (153.67mm,68.825mm)(153.797mm,68.698mm) on Bottom Layer And Pad U10-9(153.67mm,71.882mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU2_10 Between Pad U2-10(93.853mm,321.437mm) on Multi-Layer And Pad U11-13(143.51mm,104.249mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net nPE Between Pad U11-15(138.43mm,104.249mm) on Multi-Layer And Pad U8-15(138.43mm,136.616mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U11-16(135.89mm,104.249mm) on Multi-Layer And Pad U11-9(153.67mm,104.249mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net CP Between Pad U11-7(151.13mm,96.629mm) on Multi-Layer And Pad U8-7(151.13mm,128.996mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net CP Between Pad U2-12(98.933mm,321.437mm) on Multi-Layer And Pad U5-7(151.257mm,289.814mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net nPE Between Pad U2-13(101.473mm,321.437mm) on Multi-Layer And Pad U5-15(138.557mm,297.434mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU2_15 Between Pad U2-15(106.553mm,321.437mm) on Multi-Layer And Pad U5-13(143.637mm,297.434mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU2_8 Between Pad U2-8(88.773mm,321.437mm) on Multi-Layer And Pad U7-13(143.51mm,233.716mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU2_9 Between Pad U2-9(91.313mm,321.437mm) on Multi-Layer And Pad U9-13(143.51mm,168.983mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU4_13 Between Pad U5-1(136.017mm,289.814mm) on Multi-Layer And Pad U4-13(143.51mm,266.083mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net nPE Between Pad U4-15(138.43mm,266.083mm) on Multi-Layer And Pad U5-15(138.557mm,297.434mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net nPE Between Pad U7-15(138.43mm,233.716mm) on Multi-Layer And Pad U4-15(138.43mm,266.083mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U4-16(135.89mm,266.083mm) on Multi-Layer And Pad U4-9(153.67mm,266.083mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net CP Between Pad U4-7(151.13mm,258.463mm) on Multi-Layer And Pad U5-7(151.257mm,289.814mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net CP Between Pad U7-7(151.13mm,226.096mm) on Multi-Layer And Pad U4-7(151.13mm,258.463mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (153.543mm,262.881mm)(153.67mm,263.008mm) on Bottom Layer And Pad U4-9(153.67mm,266.083mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U5-16(136.017mm,297.434mm) on Multi-Layer And Pad U5-9(153.797mm,297.434mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU6_13 Between Pad U7-1(135.89mm,226.096mm) on Multi-Layer And Pad U6-13(143.51mm,201.349mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net nPE Between Pad U6-15(138.43mm,201.349mm) on Multi-Layer And Pad U7-15(138.43mm,233.716mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net nPE Between Pad U9-15(138.43mm,168.983mm) on Multi-Layer And Pad U6-15(138.43mm,201.349mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U6-16(135.89mm,201.349mm) on Multi-Layer And Pad U6-9(153.67mm,201.349mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net CP Between Pad U6-7(151.13mm,193.729mm) on Multi-Layer And Pad U7-7(151.13mm,226.096mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net CP Between Pad U9-7(151.13mm,161.363mm) on Multi-Layer And Pad U6-7(151.13mm,193.729mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U7-16(135.89mm,233.716mm) on Multi-Layer And Pad U7-9(153.67mm,233.716mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetU8_13 Between Pad U9-1(135.89mm,161.363mm) on Multi-Layer And Pad U8-13(143.51mm,136.616mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net nPE Between Pad U8-15(138.43mm,136.616mm) on Multi-Layer And Pad U9-15(138.43mm,168.983mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U8-16(135.89mm,136.616mm) on Multi-Layer And Pad U8-9(153.67mm,136.616mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net CP Between Pad U8-7(151.13mm,128.996mm) on Multi-Layer And Pad U9-7(151.13mm,161.363mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U9-16(135.89mm,168.983mm) on Multi-Layer And Pad U9-9(153.67mm,168.983mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (12.706mm,329.393mm)(18.294mm,334.981mm) on Top Layer And Track (18.312mm,337.263mm)(22.675mm,337.263mm) on Top Layer 
Rule Violations :433

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.127mm) (Max=1.27mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=0.1mm) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=5.08mm) (IsPad)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.5mm) (Not IsVia),(Not IsVia)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.051mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.016mm < 0.051mm) Between Pad J1-1(7.605mm,343.872mm) on Top Layer And Pad J1-MH4(7.645mm,345.44mm) on Multi-Layer [Top Solder] Mask Sliver [0.016mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.016mm < 0.051mm) Between Pad J1-6(7.605mm,338.372mm) on Top Layer And Pad J1-MH3(7.645mm,336.804mm) on Multi-Layer [Top Solder] Mask Sliver [0.016mm]
Rule Violations :2

Processing Rule : Silk To Solder Mask (Clearance=0.15mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D10-1(260.768mm,304.039mm) on Top Layer And Track (260.985mm,303.149mm)(260.985mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D10-1(260.768mm,304.039mm) on Top Layer And Track (260.985mm,304.673mm)(260.985mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D10-2(255.868mm,304.039mm) on Top Layer And Track (255.651mm,303.149mm)(255.651mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D10-2(255.868mm,304.039mm) on Top Layer And Track (255.651mm,304.673mm)(255.651mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D10-3(260.768mm,307.339mm) on Top Layer And Track (260.985mm,304.673mm)(260.985mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D10-3(260.768mm,307.339mm) on Top Layer And Track (260.985mm,307.975mm)(260.985mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D10-4(255.868mm,307.339mm) on Top Layer And Track (255.651mm,304.673mm)(255.651mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D10-4(255.868mm,307.339mm) on Top Layer And Track (255.651mm,307.975mm)(255.651mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D11-1(255.787mm,276.859mm) on Top Layer And Track (255.57mm,274.193mm)(255.57mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D11-1(255.787mm,276.859mm) on Top Layer And Track (255.57mm,277.495mm)(255.57mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D11-2(260.687mm,276.859mm) on Top Layer And Track (260.904mm,274.193mm)(260.904mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D11-2(260.687mm,276.859mm) on Top Layer And Track (260.904mm,277.495mm)(260.904mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D11-3(255.787mm,273.559mm) on Top Layer And Track (255.57mm,272.669mm)(255.57mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D11-3(255.787mm,273.559mm) on Top Layer And Track (255.57mm,274.193mm)(255.57mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D11-4(260.687mm,273.559mm) on Top Layer And Track (260.904mm,272.669mm)(260.904mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D11-4(260.687mm,273.559mm) on Top Layer And Track (260.904mm,274.193mm)(260.904mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D12-1(223.287mm,276.859mm) on Top Layer And Track (223.07mm,274.193mm)(223.07mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D12-1(223.287mm,276.859mm) on Top Layer And Track (223.07mm,277.495mm)(223.07mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D12-2(228.187mm,276.859mm) on Top Layer And Track (228.404mm,274.193mm)(228.404mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D12-2(228.187mm,276.859mm) on Top Layer And Track (228.404mm,277.495mm)(228.404mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D12-3(223.287mm,273.559mm) on Top Layer And Track (223.07mm,272.669mm)(223.07mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D12-3(223.287mm,273.559mm) on Top Layer And Track (223.07mm,274.193mm)(223.07mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D12-4(228.187mm,273.559mm) on Top Layer And Track (228.404mm,272.669mm)(228.404mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D12-4(228.187mm,273.559mm) on Top Layer And Track (228.404mm,274.193mm)(228.404mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D13-1(190.787mm,276.859mm) on Top Layer And Track (190.57mm,274.193mm)(190.57mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D13-1(190.787mm,276.859mm) on Top Layer And Track (190.57mm,277.495mm)(190.57mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D13-2(195.687mm,276.859mm) on Top Layer And Track (195.904mm,274.193mm)(195.904mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D13-2(195.687mm,276.859mm) on Top Layer And Track (195.904mm,277.495mm)(195.904mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D13-3(190.787mm,273.559mm) on Top Layer And Track (190.57mm,272.669mm)(190.57mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D13-3(190.787mm,273.559mm) on Top Layer And Track (190.57mm,274.193mm)(190.57mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D13-4(195.687mm,273.559mm) on Top Layer And Track (195.904mm,272.669mm)(195.904mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D13-4(195.687mm,273.559mm) on Top Layer And Track (195.904mm,274.193mm)(195.904mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D14-1(158.287mm,276.859mm) on Top Layer And Track (158.07mm,274.193mm)(158.07mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D14-1(158.287mm,276.859mm) on Top Layer And Track (158.07mm,277.495mm)(158.07mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D14-2(163.187mm,276.859mm) on Top Layer And Track (163.404mm,274.193mm)(163.404mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D14-2(163.187mm,276.859mm) on Top Layer And Track (163.404mm,277.495mm)(163.404mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D14-3(158.287mm,273.559mm) on Top Layer And Track (158.07mm,272.669mm)(158.07mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D14-3(158.287mm,273.559mm) on Top Layer And Track (158.07mm,274.193mm)(158.07mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D14-4(163.187mm,273.559mm) on Top Layer And Track (163.404mm,272.669mm)(163.404mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D14-4(163.187mm,273.559mm) on Top Layer And Track (163.404mm,274.193mm)(163.404mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D15-1(125.787mm,276.859mm) on Top Layer And Track (125.57mm,274.193mm)(125.57mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D15-1(125.787mm,276.859mm) on Top Layer And Track (125.57mm,277.495mm)(125.57mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D15-2(130.687mm,276.859mm) on Top Layer And Track (130.904mm,274.193mm)(130.904mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D15-2(130.687mm,276.859mm) on Top Layer And Track (130.904mm,277.495mm)(130.904mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D15-3(125.787mm,273.559mm) on Top Layer And Track (125.57mm,272.669mm)(125.57mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D15-3(125.787mm,273.559mm) on Top Layer And Track (125.57mm,274.193mm)(125.57mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D15-4(130.687mm,273.559mm) on Top Layer And Track (130.904mm,272.669mm)(130.904mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D15-4(130.687mm,273.559mm) on Top Layer And Track (130.904mm,274.193mm)(130.904mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D16-1(93.287mm,276.859mm) on Top Layer And Track (93.07mm,274.193mm)(93.07mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D16-1(93.287mm,276.859mm) on Top Layer And Track (93.07mm,277.495mm)(93.07mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D16-2(98.187mm,276.859mm) on Top Layer And Track (98.404mm,274.193mm)(98.404mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D16-2(98.187mm,276.859mm) on Top Layer And Track (98.404mm,277.495mm)(98.404mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D16-3(93.287mm,273.559mm) on Top Layer And Track (93.07mm,272.669mm)(93.07mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D16-3(93.287mm,273.559mm) on Top Layer And Track (93.07mm,274.193mm)(93.07mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D16-4(98.187mm,273.559mm) on Top Layer And Track (98.404mm,272.669mm)(98.404mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D16-4(98.187mm,273.559mm) on Top Layer And Track (98.404mm,274.193mm)(98.404mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D17-1(60.787mm,276.859mm) on Top Layer And Track (60.57mm,274.193mm)(60.57mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D17-1(60.787mm,276.859mm) on Top Layer And Track (60.57mm,277.495mm)(60.57mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D17-2(65.687mm,276.859mm) on Top Layer And Track (65.904mm,274.193mm)(65.904mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D17-2(65.687mm,276.859mm) on Top Layer And Track (65.904mm,277.495mm)(65.904mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D17-3(60.787mm,273.559mm) on Top Layer And Track (60.57mm,272.669mm)(60.57mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D17-3(60.787mm,273.559mm) on Top Layer And Track (60.57mm,274.193mm)(60.57mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D17-4(65.687mm,273.559mm) on Top Layer And Track (65.904mm,272.669mm)(65.904mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D17-4(65.687mm,273.559mm) on Top Layer And Track (65.904mm,274.193mm)(65.904mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D18-1(27.776mm,276.859mm) on Top Layer And Track (27.559mm,274.193mm)(27.559mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D18-1(27.776mm,276.859mm) on Top Layer And Track (27.559mm,277.495mm)(27.559mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D18-2(32.676mm,276.859mm) on Top Layer And Track (32.893mm,274.193mm)(32.893mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D18-2(32.676mm,276.859mm) on Top Layer And Track (32.893mm,277.495mm)(32.893mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D18-3(27.776mm,273.559mm) on Top Layer And Track (27.559mm,272.669mm)(27.559mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D18-3(27.776mm,273.559mm) on Top Layer And Track (27.559mm,274.193mm)(27.559mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D18-4(32.676mm,273.559mm) on Top Layer And Track (32.893mm,272.669mm)(32.893mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D18-4(32.676mm,273.559mm) on Top Layer And Track (32.893mm,274.193mm)(32.893mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D19-1(32.549mm,241.047mm) on Top Layer And Track (32.766mm,240.157mm)(32.766mm,240.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D19-1(32.549mm,241.047mm) on Top Layer And Track (32.766mm,241.681mm)(32.766mm,243.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D19-2(27.649mm,241.047mm) on Top Layer And Track (27.432mm,240.157mm)(27.432mm,240.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D19-2(27.649mm,241.047mm) on Top Layer And Track (27.432mm,241.681mm)(27.432mm,243.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D19-3(32.549mm,244.347mm) on Top Layer And Track (32.766mm,241.681mm)(32.766mm,243.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D19-3(32.549mm,244.347mm) on Top Layer And Track (32.766mm,244.983mm)(32.766mm,245.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D19-4(27.649mm,244.347mm) on Top Layer And Track (27.432mm,241.681mm)(27.432mm,243.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D19-4(27.649mm,244.347mm) on Top Layer And Track (27.432mm,244.983mm)(27.432mm,245.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D20-1(65.687mm,240.793mm) on Top Layer And Track (65.904mm,239.903mm)(65.904mm,240.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D20-1(65.687mm,240.793mm) on Top Layer And Track (65.904mm,241.427mm)(65.904mm,243.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D20-2(60.787mm,240.793mm) on Top Layer And Track (60.57mm,239.903mm)(60.57mm,240.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D20-2(60.787mm,240.793mm) on Top Layer And Track (60.57mm,241.427mm)(60.57mm,243.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D20-3(65.687mm,244.093mm) on Top Layer And Track (65.904mm,241.427mm)(65.904mm,243.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D20-3(65.687mm,244.093mm) on Top Layer And Track (65.904mm,244.729mm)(65.904mm,244.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D20-4(60.787mm,244.093mm) on Top Layer And Track (60.57mm,241.427mm)(60.57mm,243.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D20-4(60.787mm,244.093mm) on Top Layer And Track (60.57mm,244.729mm)(60.57mm,244.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D21-1(98.187mm,240.793mm) on Top Layer And Track (98.404mm,239.903mm)(98.404mm,240.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D21-1(98.187mm,240.793mm) on Top Layer And Track (98.404mm,241.427mm)(98.404mm,243.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D21-2(93.287mm,240.793mm) on Top Layer And Track (93.07mm,239.903mm)(93.07mm,240.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D21-2(93.287mm,240.793mm) on Top Layer And Track (93.07mm,241.427mm)(93.07mm,243.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D21-3(98.187mm,244.093mm) on Top Layer And Track (98.404mm,241.427mm)(98.404mm,243.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D21-3(98.187mm,244.093mm) on Top Layer And Track (98.404mm,244.729mm)(98.404mm,244.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D21-4(93.287mm,244.093mm) on Top Layer And Track (93.07mm,241.427mm)(93.07mm,243.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D21-4(93.287mm,244.093mm) on Top Layer And Track (93.07mm,244.729mm)(93.07mm,244.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D22-1(130.687mm,240.92mm) on Top Layer And Track (130.904mm,240.03mm)(130.904mm,240.284mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D22-1(130.687mm,240.92mm) on Top Layer And Track (130.904mm,241.554mm)(130.904mm,243.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D22-2(125.787mm,240.92mm) on Top Layer And Track (125.57mm,240.03mm)(125.57mm,240.284mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D22-2(125.787mm,240.92mm) on Top Layer And Track (125.57mm,241.554mm)(125.57mm,243.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D22-3(130.687mm,244.22mm) on Top Layer And Track (130.904mm,241.554mm)(130.904mm,243.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D22-3(130.687mm,244.22mm) on Top Layer And Track (130.904mm,244.856mm)(130.904mm,245.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D22-4(125.787mm,244.22mm) on Top Layer And Track (125.57mm,241.554mm)(125.57mm,243.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D22-4(125.787mm,244.22mm) on Top Layer And Track (125.57mm,244.856mm)(125.57mm,245.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D23-1(163.187mm,240.92mm) on Top Layer And Track (163.404mm,240.03mm)(163.404mm,240.284mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D23-1(163.187mm,240.92mm) on Top Layer And Track (163.404mm,241.554mm)(163.404mm,243.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D23-2(158.287mm,240.92mm) on Top Layer And Track (158.07mm,240.03mm)(158.07mm,240.284mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D23-2(158.287mm,240.92mm) on Top Layer And Track (158.07mm,241.554mm)(158.07mm,243.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D23-3(163.187mm,244.22mm) on Top Layer And Track (163.404mm,241.554mm)(163.404mm,243.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D23-3(163.187mm,244.22mm) on Top Layer And Track (163.404mm,244.856mm)(163.404mm,245.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D23-4(158.287mm,244.22mm) on Top Layer And Track (158.07mm,241.554mm)(158.07mm,243.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D23-4(158.287mm,244.22mm) on Top Layer And Track (158.07mm,244.856mm)(158.07mm,245.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D24-1(195.687mm,241.047mm) on Top Layer And Track (195.904mm,240.157mm)(195.904mm,240.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D24-1(195.687mm,241.047mm) on Top Layer And Track (195.904mm,241.681mm)(195.904mm,243.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D24-2(190.787mm,241.047mm) on Top Layer And Track (190.57mm,240.157mm)(190.57mm,240.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D24-2(190.787mm,241.047mm) on Top Layer And Track (190.57mm,241.681mm)(190.57mm,243.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D24-3(195.687mm,244.347mm) on Top Layer And Track (195.904mm,241.681mm)(195.904mm,243.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D24-3(195.687mm,244.347mm) on Top Layer And Track (195.904mm,244.983mm)(195.904mm,245.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D24-4(190.787mm,244.347mm) on Top Layer And Track (190.57mm,241.681mm)(190.57mm,243.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D24-4(190.787mm,244.347mm) on Top Layer And Track (190.57mm,244.983mm)(190.57mm,245.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D25-1(228.187mm,241.047mm) on Top Layer And Track (228.404mm,240.157mm)(228.404mm,240.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D25-1(228.187mm,241.047mm) on Top Layer And Track (228.404mm,241.681mm)(228.404mm,243.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D25-2(223.287mm,241.047mm) on Top Layer And Track (223.07mm,240.157mm)(223.07mm,240.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D25-2(223.287mm,241.047mm) on Top Layer And Track (223.07mm,241.681mm)(223.07mm,243.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D25-3(228.187mm,244.347mm) on Top Layer And Track (228.404mm,241.681mm)(228.404mm,243.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D25-3(228.187mm,244.347mm) on Top Layer And Track (228.404mm,244.983mm)(228.404mm,245.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D25-4(223.287mm,244.347mm) on Top Layer And Track (223.07mm,241.681mm)(223.07mm,243.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D25-4(223.287mm,244.347mm) on Top Layer And Track (223.07mm,244.983mm)(223.07mm,245.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D26-1(260.687mm,240.793mm) on Top Layer And Track (260.904mm,239.903mm)(260.904mm,240.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D26-1(260.687mm,240.793mm) on Top Layer And Track (260.904mm,241.427mm)(260.904mm,243.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D26-2(255.787mm,240.793mm) on Top Layer And Track (255.57mm,239.903mm)(255.57mm,240.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D26-2(255.787mm,240.793mm) on Top Layer And Track (255.57mm,241.427mm)(255.57mm,243.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D26-3(260.687mm,244.093mm) on Top Layer And Track (260.904mm,241.427mm)(260.904mm,243.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D26-3(260.687mm,244.093mm) on Top Layer And Track (260.904mm,244.729mm)(260.904mm,244.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D26-4(255.787mm,244.093mm) on Top Layer And Track (255.57mm,241.427mm)(255.57mm,243.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D26-4(255.787mm,244.093mm) on Top Layer And Track (255.57mm,244.729mm)(255.57mm,244.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D27-1(255.741mm,211.835mm) on Top Layer And Track (255.524mm,209.169mm)(255.524mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D27-1(255.741mm,211.835mm) on Top Layer And Track (255.524mm,212.471mm)(255.524mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D27-2(260.641mm,211.835mm) on Top Layer And Track (260.858mm,209.169mm)(260.858mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D27-2(260.641mm,211.835mm) on Top Layer And Track (260.858mm,212.471mm)(260.858mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D27-3(255.741mm,208.535mm) on Top Layer And Track (255.524mm,207.645mm)(255.524mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D27-3(255.741mm,208.535mm) on Top Layer And Track (255.524mm,209.169mm)(255.524mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D27-4(260.641mm,208.535mm) on Top Layer And Track (260.858mm,207.645mm)(260.858mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D27-4(260.641mm,208.535mm) on Top Layer And Track (260.858mm,209.169mm)(260.858mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D28-1(223.287mm,211.835mm) on Top Layer And Track (223.07mm,209.169mm)(223.07mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D28-1(223.287mm,211.835mm) on Top Layer And Track (223.07mm,212.471mm)(223.07mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D28-2(228.187mm,211.835mm) on Top Layer And Track (228.404mm,209.169mm)(228.404mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D28-2(228.187mm,211.835mm) on Top Layer And Track (228.404mm,212.471mm)(228.404mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D28-3(223.287mm,208.535mm) on Top Layer And Track (223.07mm,207.645mm)(223.07mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D28-3(223.287mm,208.535mm) on Top Layer And Track (223.07mm,209.169mm)(223.07mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D28-4(228.187mm,208.535mm) on Top Layer And Track (228.404mm,207.645mm)(228.404mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D28-4(228.187mm,208.535mm) on Top Layer And Track (228.404mm,209.169mm)(228.404mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D29-1(190.787mm,211.835mm) on Top Layer And Track (190.57mm,209.169mm)(190.57mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D29-1(190.787mm,211.835mm) on Top Layer And Track (190.57mm,212.471mm)(190.57mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D29-2(195.687mm,211.835mm) on Top Layer And Track (195.904mm,209.169mm)(195.904mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D29-2(195.687mm,211.835mm) on Top Layer And Track (195.904mm,212.471mm)(195.904mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D29-3(190.787mm,208.535mm) on Top Layer And Track (190.57mm,207.645mm)(190.57mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D29-3(190.787mm,208.535mm) on Top Layer And Track (190.57mm,209.169mm)(190.57mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D29-4(195.687mm,208.535mm) on Top Layer And Track (195.904mm,207.645mm)(195.904mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D29-4(195.687mm,208.535mm) on Top Layer And Track (195.904mm,209.169mm)(195.904mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D30-1(158.287mm,211.835mm) on Top Layer And Track (158.07mm,209.169mm)(158.07mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D30-1(158.287mm,211.835mm) on Top Layer And Track (158.07mm,212.471mm)(158.07mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D30-2(163.187mm,211.835mm) on Top Layer And Track (163.404mm,209.169mm)(163.404mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D30-2(163.187mm,211.835mm) on Top Layer And Track (163.404mm,212.471mm)(163.404mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D30-3(158.287mm,208.535mm) on Top Layer And Track (158.07mm,207.645mm)(158.07mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D30-3(158.287mm,208.535mm) on Top Layer And Track (158.07mm,209.169mm)(158.07mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D30-4(163.187mm,208.535mm) on Top Layer And Track (163.404mm,207.645mm)(163.404mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D30-4(163.187mm,208.535mm) on Top Layer And Track (163.404mm,209.169mm)(163.404mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D3-1(33.184mm,304.039mm) on Top Layer And Track (33.401mm,303.149mm)(33.401mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D3-1(33.184mm,304.039mm) on Top Layer And Track (33.401mm,304.673mm)(33.401mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D31-1(125.787mm,211.835mm) on Top Layer And Track (125.57mm,209.169mm)(125.57mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D31-1(125.787mm,211.835mm) on Top Layer And Track (125.57mm,212.471mm)(125.57mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D31-2(130.687mm,211.835mm) on Top Layer And Track (130.904mm,209.169mm)(130.904mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D31-2(130.687mm,211.835mm) on Top Layer And Track (130.904mm,212.471mm)(130.904mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D31-3(125.787mm,208.535mm) on Top Layer And Track (125.57mm,207.645mm)(125.57mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D31-3(125.787mm,208.535mm) on Top Layer And Track (125.57mm,209.169mm)(125.57mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D31-4(130.687mm,208.535mm) on Top Layer And Track (130.904mm,207.645mm)(130.904mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D31-4(130.687mm,208.535mm) on Top Layer And Track (130.904mm,209.169mm)(130.904mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D3-2(28.284mm,304.039mm) on Top Layer And Track (28.067mm,303.149mm)(28.067mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D3-2(28.284mm,304.039mm) on Top Layer And Track (28.067mm,304.673mm)(28.067mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D32-1(93.287mm,211.835mm) on Top Layer And Track (93.07mm,209.169mm)(93.07mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D32-1(93.287mm,211.835mm) on Top Layer And Track (93.07mm,212.471mm)(93.07mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D32-2(98.187mm,211.835mm) on Top Layer And Track (98.404mm,209.169mm)(98.404mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D32-2(98.187mm,211.835mm) on Top Layer And Track (98.404mm,212.471mm)(98.404mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D32-3(93.287mm,208.535mm) on Top Layer And Track (93.07mm,207.645mm)(93.07mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D32-3(93.287mm,208.535mm) on Top Layer And Track (93.07mm,209.169mm)(93.07mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D32-4(98.187mm,208.535mm) on Top Layer And Track (98.404mm,207.645mm)(98.404mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D32-4(98.187mm,208.535mm) on Top Layer And Track (98.404mm,209.169mm)(98.404mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D3-3(33.184mm,307.339mm) on Top Layer And Track (33.401mm,304.673mm)(33.401mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D3-3(33.184mm,307.339mm) on Top Layer And Track (33.401mm,307.975mm)(33.401mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D33-1(60.787mm,211.835mm) on Top Layer And Track (60.57mm,209.169mm)(60.57mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D33-1(60.787mm,211.835mm) on Top Layer And Track (60.57mm,212.471mm)(60.57mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D33-2(65.687mm,211.835mm) on Top Layer And Track (65.904mm,209.169mm)(65.904mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D33-2(65.687mm,211.835mm) on Top Layer And Track (65.904mm,212.471mm)(65.904mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D33-3(60.787mm,208.535mm) on Top Layer And Track (60.57mm,207.645mm)(60.57mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D33-3(60.787mm,208.535mm) on Top Layer And Track (60.57mm,209.169mm)(60.57mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D33-4(65.687mm,208.535mm) on Top Layer And Track (65.904mm,207.645mm)(65.904mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D33-4(65.687mm,208.535mm) on Top Layer And Track (65.904mm,209.169mm)(65.904mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D3-4(28.284mm,307.339mm) on Top Layer And Track (28.067mm,304.673mm)(28.067mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D3-4(28.284mm,307.339mm) on Top Layer And Track (28.067mm,307.975mm)(28.067mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D34-1(28.287mm,211.835mm) on Top Layer And Track (28.07mm,209.169mm)(28.07mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D34-1(28.287mm,211.835mm) on Top Layer And Track (28.07mm,212.471mm)(28.07mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D34-2(33.187mm,211.835mm) on Top Layer And Track (33.404mm,209.169mm)(33.404mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D34-2(33.187mm,211.835mm) on Top Layer And Track (33.404mm,212.471mm)(33.404mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D34-3(28.287mm,208.535mm) on Top Layer And Track (28.07mm,207.645mm)(28.07mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D34-3(28.287mm,208.535mm) on Top Layer And Track (28.07mm,209.169mm)(28.07mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D34-4(33.187mm,208.535mm) on Top Layer And Track (33.404mm,207.645mm)(33.404mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D34-4(33.187mm,208.535mm) on Top Layer And Track (33.404mm,209.169mm)(33.404mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D35-1(32.041mm,175.642mm) on Top Layer And Track (32.258mm,174.752mm)(32.258mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D35-1(32.041mm,175.642mm) on Top Layer And Track (32.258mm,176.276mm)(32.258mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D35-2(27.141mm,175.642mm) on Top Layer And Track (26.924mm,174.752mm)(26.924mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D35-2(27.141mm,175.642mm) on Top Layer And Track (26.924mm,176.276mm)(26.924mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D35-3(32.041mm,178.942mm) on Top Layer And Track (32.258mm,176.276mm)(32.258mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D35-3(32.041mm,178.942mm) on Top Layer And Track (32.258mm,179.578mm)(32.258mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D35-4(27.141mm,178.942mm) on Top Layer And Track (26.924mm,176.276mm)(26.924mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D35-4(27.141mm,178.942mm) on Top Layer And Track (26.924mm,179.578mm)(26.924mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D36-1(65.823mm,175.642mm) on Top Layer And Track (66.04mm,174.752mm)(66.04mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D36-1(65.823mm,175.642mm) on Top Layer And Track (66.04mm,176.276mm)(66.04mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D36-2(60.923mm,175.642mm) on Top Layer And Track (60.706mm,174.752mm)(60.706mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D36-2(60.923mm,175.642mm) on Top Layer And Track (60.706mm,176.276mm)(60.706mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D36-3(65.823mm,178.942mm) on Top Layer And Track (66.04mm,176.276mm)(66.04mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D36-3(65.823mm,178.942mm) on Top Layer And Track (66.04mm,179.578mm)(66.04mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D36-4(60.923mm,178.942mm) on Top Layer And Track (60.706mm,176.276mm)(60.706mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D36-4(60.923mm,178.942mm) on Top Layer And Track (60.706mm,179.578mm)(60.706mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D37-1(98.081mm,175.642mm) on Top Layer And Track (98.298mm,174.752mm)(98.298mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D37-1(98.081mm,175.642mm) on Top Layer And Track (98.298mm,176.276mm)(98.298mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D37-2(93.181mm,175.642mm) on Top Layer And Track (92.964mm,174.752mm)(92.964mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D37-2(93.181mm,175.642mm) on Top Layer And Track (92.964mm,176.276mm)(92.964mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D37-3(98.081mm,178.942mm) on Top Layer And Track (98.298mm,176.276mm)(98.298mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D37-3(98.081mm,178.942mm) on Top Layer And Track (98.298mm,179.578mm)(98.298mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D37-4(93.181mm,178.942mm) on Top Layer And Track (92.964mm,176.276mm)(92.964mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D37-4(93.181mm,178.942mm) on Top Layer And Track (92.964mm,179.578mm)(92.964mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D38-1(130.847mm,175.642mm) on Top Layer And Track (131.064mm,174.752mm)(131.064mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D38-1(130.847mm,175.642mm) on Top Layer And Track (131.064mm,176.276mm)(131.064mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D38-2(125.947mm,175.642mm) on Top Layer And Track (125.73mm,174.752mm)(125.73mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D38-2(125.947mm,175.642mm) on Top Layer And Track (125.73mm,176.276mm)(125.73mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D38-3(130.847mm,178.942mm) on Top Layer And Track (131.064mm,176.276mm)(131.064mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D38-3(130.847mm,178.942mm) on Top Layer And Track (131.064mm,179.578mm)(131.064mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D38-4(125.947mm,178.942mm) on Top Layer And Track (125.73mm,176.276mm)(125.73mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D38-4(125.947mm,178.942mm) on Top Layer And Track (125.73mm,179.578mm)(125.73mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D39-1(162.216mm,175.642mm) on Top Layer And Track (162.433mm,174.752mm)(162.433mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D39-1(162.216mm,175.642mm) on Top Layer And Track (162.433mm,176.276mm)(162.433mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D39-2(157.316mm,175.642mm) on Top Layer And Track (157.099mm,174.752mm)(157.099mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D39-2(157.316mm,175.642mm) on Top Layer And Track (157.099mm,176.276mm)(157.099mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D39-3(162.216mm,178.942mm) on Top Layer And Track (162.433mm,176.276mm)(162.433mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D39-3(162.216mm,178.942mm) on Top Layer And Track (162.433mm,179.578mm)(162.433mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D39-4(157.316mm,178.942mm) on Top Layer And Track (157.099mm,176.276mm)(157.099mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D39-4(157.316mm,178.942mm) on Top Layer And Track (157.099mm,179.578mm)(157.099mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D40-1(195.744mm,175.642mm) on Top Layer And Track (195.961mm,174.752mm)(195.961mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D40-1(195.744mm,175.642mm) on Top Layer And Track (195.961mm,176.276mm)(195.961mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D40-2(190.844mm,175.642mm) on Top Layer And Track (190.627mm,174.752mm)(190.627mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D40-2(190.844mm,175.642mm) on Top Layer And Track (190.627mm,176.276mm)(190.627mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D40-3(195.744mm,178.942mm) on Top Layer And Track (195.961mm,176.276mm)(195.961mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D40-3(195.744mm,178.942mm) on Top Layer And Track (195.961mm,179.578mm)(195.961mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D40-4(190.844mm,178.942mm) on Top Layer And Track (190.627mm,176.276mm)(190.627mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D40-4(190.844mm,178.942mm) on Top Layer And Track (190.627mm,179.578mm)(190.627mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D4-1(65.678mm,304.039mm) on Top Layer And Track (65.895mm,303.149mm)(65.895mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D4-1(65.678mm,304.039mm) on Top Layer And Track (65.895mm,304.673mm)(65.895mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D41-1(228.002mm,175.642mm) on Top Layer And Track (228.219mm,174.752mm)(228.219mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D41-1(228.002mm,175.642mm) on Top Layer And Track (228.219mm,176.276mm)(228.219mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D41-2(223.102mm,175.642mm) on Top Layer And Track (222.885mm,174.752mm)(222.885mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D41-2(223.102mm,175.642mm) on Top Layer And Track (222.885mm,176.276mm)(222.885mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D41-3(228.002mm,178.942mm) on Top Layer And Track (228.219mm,176.276mm)(228.219mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D41-3(228.002mm,178.942mm) on Top Layer And Track (228.219mm,179.578mm)(228.219mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D41-4(223.102mm,178.942mm) on Top Layer And Track (222.885mm,176.276mm)(222.885mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D41-4(223.102mm,178.942mm) on Top Layer And Track (222.885mm,179.578mm)(222.885mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D4-2(60.778mm,304.039mm) on Top Layer And Track (60.561mm,303.149mm)(60.561mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D4-2(60.778mm,304.039mm) on Top Layer And Track (60.561mm,304.673mm)(60.561mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D42-1(261.403mm,175.642mm) on Top Layer And Track (261.62mm,174.752mm)(261.62mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D42-1(261.403mm,175.642mm) on Top Layer And Track (261.62mm,176.276mm)(261.62mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D42-2(256.503mm,175.642mm) on Top Layer And Track (256.286mm,174.752mm)(256.286mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D42-2(256.503mm,175.642mm) on Top Layer And Track (256.286mm,176.276mm)(256.286mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D42-3(261.403mm,178.942mm) on Top Layer And Track (261.62mm,176.276mm)(261.62mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D42-3(261.403mm,178.942mm) on Top Layer And Track (261.62mm,179.578mm)(261.62mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D42-4(256.503mm,178.942mm) on Top Layer And Track (256.286mm,176.276mm)(256.286mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D42-4(256.503mm,178.942mm) on Top Layer And Track (256.286mm,179.578mm)(256.286mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D4-3(65.678mm,307.339mm) on Top Layer And Track (65.895mm,304.673mm)(65.895mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D4-3(65.678mm,307.339mm) on Top Layer And Track (65.895mm,307.975mm)(65.895mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D43-1(257.011mm,146.811mm) on Top Layer And Track (256.794mm,144.145mm)(256.794mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D43-1(257.011mm,146.811mm) on Top Layer And Track (256.794mm,147.447mm)(256.794mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D43-2(261.911mm,146.811mm) on Top Layer And Track (262.128mm,144.145mm)(262.128mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D43-2(261.911mm,146.811mm) on Top Layer And Track (262.128mm,147.447mm)(262.128mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D43-3(257.011mm,143.511mm) on Top Layer And Track (256.794mm,142.621mm)(256.794mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D43-3(257.011mm,143.511mm) on Top Layer And Track (256.794mm,144.145mm)(256.794mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D43-4(261.911mm,143.511mm) on Top Layer And Track (262.128mm,142.621mm)(262.128mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D43-4(261.911mm,143.511mm) on Top Layer And Track (262.128mm,144.145mm)(262.128mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D4-4(60.778mm,307.339mm) on Top Layer And Track (60.561mm,304.673mm)(60.561mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D4-4(60.778mm,307.339mm) on Top Layer And Track (60.561mm,307.975mm)(60.561mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D44-1(223.864mm,146.811mm) on Top Layer And Track (223.647mm,144.145mm)(223.647mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D44-1(223.864mm,146.811mm) on Top Layer And Track (223.647mm,147.447mm)(223.647mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D44-2(228.764mm,146.811mm) on Top Layer And Track (228.981mm,144.145mm)(228.981mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D44-2(228.764mm,146.811mm) on Top Layer And Track (228.981mm,147.447mm)(228.981mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D44-3(223.864mm,143.511mm) on Top Layer And Track (223.647mm,142.621mm)(223.647mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D44-3(223.864mm,143.511mm) on Top Layer And Track (223.647mm,144.145mm)(223.647mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D44-4(228.764mm,143.511mm) on Top Layer And Track (228.981mm,142.621mm)(228.981mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D44-4(228.764mm,143.511mm) on Top Layer And Track (228.981mm,144.145mm)(228.981mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D45-1(191.479mm,146.811mm) on Top Layer And Track (191.262mm,144.145mm)(191.262mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D45-1(191.479mm,146.811mm) on Top Layer And Track (191.262mm,147.447mm)(191.262mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D45-2(196.379mm,146.811mm) on Top Layer And Track (196.596mm,144.145mm)(196.596mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D45-2(196.379mm,146.811mm) on Top Layer And Track (196.596mm,147.447mm)(196.596mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D45-3(191.479mm,143.511mm) on Top Layer And Track (191.262mm,142.621mm)(191.262mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D45-3(191.479mm,143.511mm) on Top Layer And Track (191.262mm,144.145mm)(191.262mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D45-4(196.379mm,143.511mm) on Top Layer And Track (196.596mm,142.621mm)(196.596mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D45-4(196.379mm,143.511mm) on Top Layer And Track (196.596mm,144.145mm)(196.596mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D46-1(157.062mm,146.811mm) on Top Layer And Track (156.845mm,144.145mm)(156.845mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D46-1(157.062mm,146.811mm) on Top Layer And Track (156.845mm,147.447mm)(156.845mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D46-2(161.962mm,146.811mm) on Top Layer And Track (162.179mm,144.145mm)(162.179mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D46-2(161.962mm,146.811mm) on Top Layer And Track (162.179mm,147.447mm)(162.179mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D46-3(157.062mm,143.511mm) on Top Layer And Track (156.845mm,142.621mm)(156.845mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D46-3(157.062mm,143.511mm) on Top Layer And Track (156.845mm,144.145mm)(156.845mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D46-4(161.962mm,143.511mm) on Top Layer And Track (162.179mm,142.621mm)(162.179mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D46-4(161.962mm,143.511mm) on Top Layer And Track (162.179mm,144.145mm)(162.179mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D47-1(126.418mm,146.811mm) on Top Layer And Track (126.201mm,144.145mm)(126.201mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D47-1(126.418mm,146.811mm) on Top Layer And Track (126.201mm,147.447mm)(126.201mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D47-2(131.318mm,146.811mm) on Top Layer And Track (131.535mm,144.145mm)(131.535mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D47-2(131.318mm,146.811mm) on Top Layer And Track (131.535mm,147.447mm)(131.535mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D47-3(126.418mm,143.511mm) on Top Layer And Track (126.201mm,142.621mm)(126.201mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D47-3(126.418mm,143.511mm) on Top Layer And Track (126.201mm,144.145mm)(126.201mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D47-4(131.318mm,143.511mm) on Top Layer And Track (131.535mm,142.621mm)(131.535mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D47-4(131.318mm,143.511mm) on Top Layer And Track (131.535mm,144.145mm)(131.535mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D48-1(93.562mm,146.811mm) on Top Layer And Track (93.345mm,144.145mm)(93.345mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D48-1(93.562mm,146.811mm) on Top Layer And Track (93.345mm,147.447mm)(93.345mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D48-2(98.462mm,146.811mm) on Top Layer And Track (98.679mm,144.145mm)(98.679mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D48-2(98.462mm,146.811mm) on Top Layer And Track (98.679mm,147.447mm)(98.679mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D48-3(93.562mm,143.511mm) on Top Layer And Track (93.345mm,142.621mm)(93.345mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D48-3(93.562mm,143.511mm) on Top Layer And Track (93.345mm,144.145mm)(93.345mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D48-4(98.462mm,143.511mm) on Top Layer And Track (98.679mm,142.621mm)(98.679mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D48-4(98.462mm,143.511mm) on Top Layer And Track (98.679mm,144.145mm)(98.679mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D49-1(61.558mm,146.811mm) on Top Layer And Track (61.341mm,144.145mm)(61.341mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D49-1(61.558mm,146.811mm) on Top Layer And Track (61.341mm,147.447mm)(61.341mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D49-2(66.458mm,146.811mm) on Top Layer And Track (66.675mm,144.145mm)(66.675mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D49-2(66.458mm,146.811mm) on Top Layer And Track (66.675mm,147.447mm)(66.675mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D49-3(61.558mm,143.511mm) on Top Layer And Track (61.341mm,142.621mm)(61.341mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D49-3(61.558mm,143.511mm) on Top Layer And Track (61.341mm,144.145mm)(61.341mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D49-4(66.458mm,143.511mm) on Top Layer And Track (66.675mm,142.621mm)(66.675mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D49-4(66.458mm,143.511mm) on Top Layer And Track (66.675mm,144.145mm)(66.675mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D50-1(26.506mm,146.811mm) on Top Layer And Track (26.289mm,144.145mm)(26.289mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D50-1(26.506mm,146.811mm) on Top Layer And Track (26.289mm,147.447mm)(26.289mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D50-2(31.406mm,146.811mm) on Top Layer And Track (31.623mm,144.145mm)(31.623mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D50-2(31.406mm,146.811mm) on Top Layer And Track (31.623mm,147.447mm)(31.623mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D50-3(26.506mm,143.511mm) on Top Layer And Track (26.289mm,142.621mm)(26.289mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D50-3(26.506mm,143.511mm) on Top Layer And Track (26.289mm,144.145mm)(26.289mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D50-4(31.406mm,143.511mm) on Top Layer And Track (31.623mm,142.621mm)(31.623mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D50-4(31.406mm,143.511mm) on Top Layer And Track (31.623mm,144.145mm)(31.623mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D5-1(98.178mm,304.039mm) on Top Layer And Track (98.395mm,303.149mm)(98.395mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D5-1(98.178mm,304.039mm) on Top Layer And Track (98.395mm,304.673mm)(98.395mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D51-1(32.295mm,110.999mm) on Top Layer And Track (32.512mm,110.109mm)(32.512mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D51-1(32.295mm,110.999mm) on Top Layer And Track (32.512mm,111.633mm)(32.512mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D51-2(27.395mm,110.999mm) on Top Layer And Track (27.178mm,110.109mm)(27.178mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D51-2(27.395mm,110.999mm) on Top Layer And Track (27.178mm,111.633mm)(27.178mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D51-3(32.295mm,114.299mm) on Top Layer And Track (32.512mm,111.633mm)(32.512mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D51-3(32.295mm,114.299mm) on Top Layer And Track (32.512mm,114.935mm)(32.512mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D51-4(27.395mm,114.299mm) on Top Layer And Track (27.178mm,111.633mm)(27.178mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D51-4(27.395mm,114.299mm) on Top Layer And Track (27.178mm,114.935mm)(27.178mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D5-2(93.278mm,304.039mm) on Top Layer And Track (93.061mm,303.149mm)(93.061mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D5-2(93.278mm,304.039mm) on Top Layer And Track (93.061mm,304.673mm)(93.061mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D52-1(67.093mm,110.999mm) on Top Layer And Track (67.31mm,110.109mm)(67.31mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D52-1(67.093mm,110.999mm) on Top Layer And Track (67.31mm,111.633mm)(67.31mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D52-2(62.193mm,110.999mm) on Top Layer And Track (61.976mm,110.109mm)(61.976mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D52-2(62.193mm,110.999mm) on Top Layer And Track (61.976mm,111.633mm)(61.976mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D52-3(67.093mm,114.299mm) on Top Layer And Track (67.31mm,111.633mm)(67.31mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D52-3(67.093mm,114.299mm) on Top Layer And Track (67.31mm,114.935mm)(67.31mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D52-4(62.193mm,114.299mm) on Top Layer And Track (61.976mm,111.633mm)(61.976mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D52-4(62.193mm,114.299mm) on Top Layer And Track (61.976mm,114.935mm)(61.976mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D5-3(98.178mm,307.339mm) on Top Layer And Track (98.395mm,304.673mm)(98.395mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D5-3(98.178mm,307.339mm) on Top Layer And Track (98.395mm,307.975mm)(98.395mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D53-1(98.462mm,110.999mm) on Top Layer And Track (98.679mm,110.109mm)(98.679mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D53-1(98.462mm,110.999mm) on Top Layer And Track (98.679mm,111.633mm)(98.679mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D53-2(93.562mm,110.999mm) on Top Layer And Track (93.345mm,110.109mm)(93.345mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D53-2(93.562mm,110.999mm) on Top Layer And Track (93.345mm,111.633mm)(93.345mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D53-3(98.462mm,114.299mm) on Top Layer And Track (98.679mm,111.633mm)(98.679mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D53-3(98.462mm,114.299mm) on Top Layer And Track (98.679mm,114.935mm)(98.679mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D53-4(93.562mm,114.299mm) on Top Layer And Track (93.345mm,111.633mm)(93.345mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D53-4(93.562mm,114.299mm) on Top Layer And Track (93.345mm,114.935mm)(93.345mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D5-4(93.278mm,307.339mm) on Top Layer And Track (93.061mm,304.673mm)(93.061mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D5-4(93.278mm,307.339mm) on Top Layer And Track (93.061mm,307.975mm)(93.061mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D54-1(130.974mm,110.999mm) on Top Layer And Track (131.191mm,110.109mm)(131.191mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D54-1(130.974mm,110.999mm) on Top Layer And Track (131.191mm,111.633mm)(131.191mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D54-2(126.074mm,110.999mm) on Top Layer And Track (125.857mm,110.109mm)(125.857mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D54-2(126.074mm,110.999mm) on Top Layer And Track (125.857mm,111.633mm)(125.857mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D54-3(130.974mm,114.299mm) on Top Layer And Track (131.191mm,111.633mm)(131.191mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D54-3(130.974mm,114.299mm) on Top Layer And Track (131.191mm,114.935mm)(131.191mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D54-4(126.074mm,114.299mm) on Top Layer And Track (125.857mm,111.633mm)(125.857mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D54-4(126.074mm,114.299mm) on Top Layer And Track (125.857mm,114.935mm)(125.857mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D55-1(164.756mm,110.999mm) on Top Layer And Track (164.973mm,110.109mm)(164.973mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D55-1(164.756mm,110.999mm) on Top Layer And Track (164.973mm,111.633mm)(164.973mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D55-2(159.856mm,110.999mm) on Top Layer And Track (159.639mm,110.109mm)(159.639mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D55-2(159.856mm,110.999mm) on Top Layer And Track (159.639mm,111.633mm)(159.639mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D55-3(164.756mm,114.299mm) on Top Layer And Track (164.973mm,111.633mm)(164.973mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D55-3(164.756mm,114.299mm) on Top Layer And Track (164.973mm,114.935mm)(164.973mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D55-4(159.856mm,114.299mm) on Top Layer And Track (159.639mm,111.633mm)(159.639mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D55-4(159.856mm,114.299mm) on Top Layer And Track (159.639mm,114.935mm)(159.639mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D56-1(196.543mm,110.999mm) on Top Layer And Track (196.76mm,110.109mm)(196.76mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D56-1(196.543mm,110.999mm) on Top Layer And Track (196.76mm,111.633mm)(196.76mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D56-2(191.643mm,110.999mm) on Top Layer And Track (191.426mm,110.109mm)(191.426mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D56-2(191.643mm,110.999mm) on Top Layer And Track (191.426mm,111.633mm)(191.426mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D56-3(196.543mm,114.299mm) on Top Layer And Track (196.76mm,111.633mm)(196.76mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D56-3(196.543mm,114.299mm) on Top Layer And Track (196.76mm,114.935mm)(196.76mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D56-4(191.643mm,114.299mm) on Top Layer And Track (191.426mm,111.633mm)(191.426mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D56-4(191.643mm,114.299mm) on Top Layer And Track (191.426mm,114.935mm)(191.426mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D57-1(228.129mm,110.999mm) on Top Layer And Track (228.346mm,110.109mm)(228.346mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D57-1(228.129mm,110.999mm) on Top Layer And Track (228.346mm,111.633mm)(228.346mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D57-2(223.229mm,110.999mm) on Top Layer And Track (223.012mm,110.109mm)(223.012mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D57-2(223.229mm,110.999mm) on Top Layer And Track (223.012mm,111.633mm)(223.012mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D57-3(228.129mm,114.299mm) on Top Layer And Track (228.346mm,111.633mm)(228.346mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D57-3(228.129mm,114.299mm) on Top Layer And Track (228.346mm,114.935mm)(228.346mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D57-4(223.229mm,114.299mm) on Top Layer And Track (223.012mm,111.633mm)(223.012mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D57-4(223.229mm,114.299mm) on Top Layer And Track (223.012mm,114.935mm)(223.012mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D58-1(262.419mm,110.999mm) on Top Layer And Track (262.636mm,110.109mm)(262.636mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D58-1(262.419mm,110.999mm) on Top Layer And Track (262.636mm,111.633mm)(262.636mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D58-2(257.519mm,110.999mm) on Top Layer And Track (257.302mm,110.109mm)(257.302mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D58-2(257.519mm,110.999mm) on Top Layer And Track (257.302mm,111.633mm)(257.302mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D58-3(262.419mm,114.299mm) on Top Layer And Track (262.636mm,111.633mm)(262.636mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D58-3(262.419mm,114.299mm) on Top Layer And Track (262.636mm,114.935mm)(262.636mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D58-4(257.519mm,114.299mm) on Top Layer And Track (257.302mm,111.633mm)(257.302mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D58-4(257.519mm,114.299mm) on Top Layer And Track (257.302mm,114.935mm)(257.302mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D59-1(257.392mm,81.279mm) on Top Layer And Track (257.175mm,78.613mm)(257.175mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D59-1(257.392mm,81.279mm) on Top Layer And Track (257.175mm,81.915mm)(257.175mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D59-2(262.292mm,81.279mm) on Top Layer And Track (262.509mm,78.613mm)(262.509mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D59-2(262.292mm,81.279mm) on Top Layer And Track (262.509mm,81.915mm)(262.509mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D59-3(257.392mm,77.979mm) on Top Layer And Track (257.175mm,77.089mm)(257.175mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D59-3(257.392mm,77.979mm) on Top Layer And Track (257.175mm,78.613mm)(257.175mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D59-4(262.292mm,77.979mm) on Top Layer And Track (262.509mm,77.089mm)(262.509mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D59-4(262.292mm,77.979mm) on Top Layer And Track (262.509mm,78.613mm)(262.509mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D60-1(223.102mm,81.279mm) on Top Layer And Track (222.885mm,78.613mm)(222.885mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D60-1(223.102mm,81.279mm) on Top Layer And Track (222.885mm,81.915mm)(222.885mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D60-2(228.002mm,81.279mm) on Top Layer And Track (228.219mm,78.613mm)(228.219mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D60-2(228.002mm,81.279mm) on Top Layer And Track (228.219mm,81.915mm)(228.219mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D60-3(223.102mm,77.979mm) on Top Layer And Track (222.885mm,77.089mm)(222.885mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D60-3(223.102mm,77.979mm) on Top Layer And Track (222.885mm,78.613mm)(222.885mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D60-4(228.002mm,77.979mm) on Top Layer And Track (228.219mm,77.089mm)(228.219mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D60-4(228.002mm,77.979mm) on Top Layer And Track (228.219mm,78.613mm)(228.219mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D6-1(130.678mm,304.039mm) on Top Layer And Track (130.895mm,303.149mm)(130.895mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D6-1(130.678mm,304.039mm) on Top Layer And Track (130.895mm,304.673mm)(130.895mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D61-1(190.463mm,81.279mm) on Top Layer And Track (190.246mm,78.613mm)(190.246mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D61-1(190.463mm,81.279mm) on Top Layer And Track (190.246mm,81.915mm)(190.246mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D61-2(195.363mm,81.279mm) on Top Layer And Track (195.58mm,78.613mm)(195.58mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D61-2(195.363mm,81.279mm) on Top Layer And Track (195.58mm,81.915mm)(195.58mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D61-3(190.463mm,77.979mm) on Top Layer And Track (190.246mm,77.089mm)(190.246mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D61-3(190.463mm,77.979mm) on Top Layer And Track (190.246mm,78.613mm)(190.246mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D61-4(195.363mm,77.979mm) on Top Layer And Track (195.58mm,77.089mm)(195.58mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D61-4(195.363mm,77.979mm) on Top Layer And Track (195.58mm,78.613mm)(195.58mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D6-2(125.778mm,304.039mm) on Top Layer And Track (125.561mm,303.149mm)(125.561mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D6-2(125.778mm,304.039mm) on Top Layer And Track (125.561mm,304.673mm)(125.561mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D62-1(158.967mm,81.279mm) on Top Layer And Track (158.75mm,78.613mm)(158.75mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D62-1(158.967mm,81.279mm) on Top Layer And Track (158.75mm,81.915mm)(158.75mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D62-2(163.867mm,81.279mm) on Top Layer And Track (164.084mm,78.613mm)(164.084mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D62-2(163.867mm,81.279mm) on Top Layer And Track (164.084mm,81.915mm)(164.084mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D62-3(158.967mm,77.979mm) on Top Layer And Track (158.75mm,77.089mm)(158.75mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D62-3(158.967mm,77.979mm) on Top Layer And Track (158.75mm,78.613mm)(158.75mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D62-4(163.867mm,77.979mm) on Top Layer And Track (164.084mm,77.089mm)(164.084mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D62-4(163.867mm,77.979mm) on Top Layer And Track (164.084mm,78.613mm)(164.084mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D6-3(130.678mm,307.339mm) on Top Layer And Track (130.895mm,304.673mm)(130.895mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D6-3(130.678mm,307.339mm) on Top Layer And Track (130.895mm,307.975mm)(130.895mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D63-1(127.344mm,81.279mm) on Top Layer And Track (127.127mm,78.613mm)(127.127mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D63-1(127.344mm,81.279mm) on Top Layer And Track (127.127mm,81.915mm)(127.127mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D63-2(132.244mm,81.279mm) on Top Layer And Track (132.461mm,78.613mm)(132.461mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D63-2(132.244mm,81.279mm) on Top Layer And Track (132.461mm,81.915mm)(132.461mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D63-3(127.344mm,77.979mm) on Top Layer And Track (127.127mm,77.089mm)(127.127mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D63-3(127.344mm,77.979mm) on Top Layer And Track (127.127mm,78.613mm)(127.127mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D63-4(132.244mm,77.979mm) on Top Layer And Track (132.461mm,77.089mm)(132.461mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D63-4(132.244mm,77.979mm) on Top Layer And Track (132.461mm,78.613mm)(132.461mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D6-4(125.778mm,307.339mm) on Top Layer And Track (125.561mm,304.673mm)(125.561mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D6-4(125.778mm,307.339mm) on Top Layer And Track (125.561mm,307.975mm)(125.561mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D64-1(94.07mm,81.279mm) on Top Layer And Track (93.853mm,78.613mm)(93.853mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D64-1(94.07mm,81.279mm) on Top Layer And Track (93.853mm,81.915mm)(93.853mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D64-2(98.97mm,81.279mm) on Top Layer And Track (99.187mm,78.613mm)(99.187mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D64-2(98.97mm,81.279mm) on Top Layer And Track (99.187mm,81.915mm)(99.187mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D64-3(94.07mm,77.979mm) on Top Layer And Track (93.853mm,77.089mm)(93.853mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D64-3(94.07mm,77.979mm) on Top Layer And Track (93.853mm,78.613mm)(93.853mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D64-4(98.97mm,77.979mm) on Top Layer And Track (99.187mm,77.089mm)(99.187mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D64-4(98.97mm,77.979mm) on Top Layer And Track (99.187mm,78.613mm)(99.187mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D65-1(61.304mm,81.279mm) on Top Layer And Track (61.087mm,78.613mm)(61.087mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D65-1(61.304mm,81.279mm) on Top Layer And Track (61.087mm,81.915mm)(61.087mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D65-2(66.204mm,81.279mm) on Top Layer And Track (66.421mm,78.613mm)(66.421mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D65-2(66.204mm,81.279mm) on Top Layer And Track (66.421mm,81.915mm)(66.421mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D65-3(61.304mm,77.979mm) on Top Layer And Track (61.087mm,77.089mm)(61.087mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D65-3(61.304mm,77.979mm) on Top Layer And Track (61.087mm,78.613mm)(61.087mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D65-4(66.204mm,77.979mm) on Top Layer And Track (66.421mm,77.089mm)(66.421mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D65-4(66.204mm,77.979mm) on Top Layer And Track (66.421mm,78.613mm)(66.421mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D66-1(26.887mm,81.279mm) on Top Layer And Track (26.67mm,78.613mm)(26.67mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D66-1(26.887mm,81.279mm) on Top Layer And Track (26.67mm,81.915mm)(26.67mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D66-2(31.787mm,81.279mm) on Top Layer And Track (32.004mm,78.613mm)(32.004mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D66-2(31.787mm,81.279mm) on Top Layer And Track (32.004mm,81.915mm)(32.004mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D66-3(26.887mm,77.979mm) on Top Layer And Track (26.67mm,77.089mm)(26.67mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D66-3(26.887mm,77.979mm) on Top Layer And Track (26.67mm,78.613mm)(26.67mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D66-4(31.787mm,77.979mm) on Top Layer And Track (32.004mm,77.089mm)(32.004mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D66-4(31.787mm,77.979mm) on Top Layer And Track (32.004mm,78.613mm)(32.004mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D7-1(163.178mm,304.039mm) on Top Layer And Track (163.395mm,303.149mm)(163.395mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D7-1(163.178mm,304.039mm) on Top Layer And Track (163.395mm,304.673mm)(163.395mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D7-2(158.278mm,304.039mm) on Top Layer And Track (158.061mm,303.149mm)(158.061mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D7-2(158.278mm,304.039mm) on Top Layer And Track (158.061mm,304.673mm)(158.061mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D7-3(163.178mm,307.339mm) on Top Layer And Track (163.395mm,304.673mm)(163.395mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D7-3(163.178mm,307.339mm) on Top Layer And Track (163.395mm,307.975mm)(163.395mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D7-4(158.278mm,307.339mm) on Top Layer And Track (158.061mm,304.673mm)(158.061mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D7-4(158.278mm,307.339mm) on Top Layer And Track (158.061mm,307.975mm)(158.061mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D8-1(195.678mm,304.039mm) on Top Layer And Track (195.895mm,303.149mm)(195.895mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D8-1(195.678mm,304.039mm) on Top Layer And Track (195.895mm,304.673mm)(195.895mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D8-2(190.778mm,304.039mm) on Top Layer And Track (190.561mm,303.149mm)(190.561mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D8-2(190.778mm,304.039mm) on Top Layer And Track (190.561mm,304.673mm)(190.561mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D8-3(195.678mm,307.339mm) on Top Layer And Track (195.895mm,304.673mm)(195.895mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D8-3(195.678mm,307.339mm) on Top Layer And Track (195.895mm,307.975mm)(195.895mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D8-4(190.778mm,307.339mm) on Top Layer And Track (190.561mm,304.673mm)(190.561mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D8-4(190.778mm,307.339mm) on Top Layer And Track (190.561mm,307.975mm)(190.561mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D9-1(228.178mm,304.039mm) on Top Layer And Track (228.395mm,303.149mm)(228.395mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D9-1(228.178mm,304.039mm) on Top Layer And Track (228.395mm,304.673mm)(228.395mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D9-2(223.278mm,304.039mm) on Top Layer And Track (223.061mm,303.149mm)(223.061mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D9-2(223.278mm,304.039mm) on Top Layer And Track (223.061mm,304.673mm)(223.061mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D9-3(228.178mm,307.339mm) on Top Layer And Track (228.395mm,304.673mm)(228.395mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D9-3(228.178mm,307.339mm) on Top Layer And Track (228.395mm,307.975mm)(228.395mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D9-4(223.278mm,307.339mm) on Top Layer And Track (223.061mm,304.673mm)(223.061mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D9-4(223.278mm,307.339mm) on Top Layer And Track (223.061mm,307.975mm)(223.061mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R10-1(122.809mm,299.131mm) on Top Layer And Track (121.919mm,297.196mm)(121.919mm,299.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R10-1(122.809mm,299.131mm) on Top Layer And Track (123.699mm,297.196mm)(123.699mm,299.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R10-2(122.809mm,297.261mm) on Top Layer And Track (121.919mm,297.196mm)(121.919mm,299.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R10-2(122.809mm,297.261mm) on Top Layer And Track (123.699mm,297.196mm)(123.699mm,299.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R1-1(33.147mm,345.313mm) on Top Layer And Track (32.257mm,343.378mm)(32.257mm,345.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R1-1(33.147mm,345.313mm) on Top Layer And Track (34.037mm,343.378mm)(34.037mm,345.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R11-1(188.595mm,287.193mm) on Top Layer And Track (187.705mm,285.258mm)(187.705mm,287.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R11-1(188.595mm,287.193mm) on Top Layer And Track (189.485mm,285.258mm)(189.485mm,287.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R11-2(188.595mm,285.323mm) on Top Layer And Track (187.705mm,285.258mm)(187.705mm,287.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R11-2(188.595mm,285.323mm) on Top Layer And Track (189.485mm,285.258mm)(189.485mm,287.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R1-2(33.147mm,343.443mm) on Top Layer And Track (32.257mm,343.378mm)(32.257mm,345.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R1-2(33.147mm,343.443mm) on Top Layer And Track (34.037mm,343.378mm)(34.037mm,345.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R12-1(220.599mm,287.066mm) on Top Layer And Track (219.709mm,285.131mm)(219.709mm,287.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R12-1(220.599mm,287.066mm) on Top Layer And Track (221.489mm,285.131mm)(221.489mm,287.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R12-2(220.599mm,285.196mm) on Top Layer And Track (219.709mm,285.131mm)(219.709mm,287.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R12-2(220.599mm,285.196mm) on Top Layer And Track (221.489mm,285.131mm)(221.489mm,287.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R13-1(252.857mm,287.193mm) on Top Layer And Track (251.967mm,285.258mm)(251.967mm,287.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R13-1(252.857mm,287.193mm) on Top Layer And Track (253.747mm,285.258mm)(253.747mm,287.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R13-2(252.857mm,285.323mm) on Top Layer And Track (251.967mm,285.258mm)(251.967mm,287.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R13-2(252.857mm,285.323mm) on Top Layer And Track (253.747mm,285.258mm)(253.747mm,287.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R14-1(26.035mm,254.635mm) on Top Layer And Track (25.145mm,252.7mm)(25.145mm,254.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R14-1(26.035mm,254.635mm) on Top Layer And Track (26.925mm,252.7mm)(26.925mm,254.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R14-2(26.035mm,252.765mm) on Top Layer And Track (25.145mm,252.7mm)(25.145mm,254.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R14-2(26.035mm,252.765mm) on Top Layer And Track (26.925mm,252.7mm)(26.925mm,254.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R15-1(58.801mm,254.554mm) on Top Layer And Track (57.911mm,252.619mm)(57.911mm,254.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R15-1(58.801mm,254.554mm) on Top Layer And Track (59.691mm,252.619mm)(59.691mm,254.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R15-2(58.801mm,252.684mm) on Top Layer And Track (57.911mm,252.619mm)(57.911mm,254.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R15-2(58.801mm,252.684mm) on Top Layer And Track (59.691mm,252.619mm)(59.691mm,254.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R16-1(91.313mm,254.681mm) on Top Layer And Track (90.423mm,252.746mm)(90.423mm,254.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R16-1(91.313mm,254.681mm) on Top Layer And Track (92.203mm,252.746mm)(92.203mm,254.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R16-2(91.313mm,252.811mm) on Top Layer And Track (90.423mm,252.746mm)(90.423mm,254.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R16-2(91.313mm,252.811mm) on Top Layer And Track (92.203mm,252.746mm)(92.203mm,254.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R17-1(165.989mm,266.619mm) on Top Layer And Track (165.099mm,264.684mm)(165.099mm,266.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R17-1(165.989mm,266.619mm) on Top Layer And Track (166.879mm,264.684mm)(166.879mm,266.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R17-2(165.989mm,264.749mm) on Top Layer And Track (165.099mm,264.684mm)(165.099mm,266.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R17-2(165.989mm,264.749mm) on Top Layer And Track (166.879mm,264.684mm)(166.879mm,266.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R18-1(123.825mm,254.681mm) on Top Layer And Track (122.935mm,252.746mm)(122.935mm,254.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R18-1(123.825mm,254.681mm) on Top Layer And Track (124.715mm,252.746mm)(124.715mm,254.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R18-2(123.825mm,252.811mm) on Top Layer And Track (122.935mm,252.746mm)(122.935mm,254.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R18-2(123.825mm,252.811mm) on Top Layer And Track (124.715mm,252.746mm)(124.715mm,254.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R19-1(199.263mm,266.619mm) on Top Layer And Track (198.373mm,264.684mm)(198.373mm,266.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R19-1(199.263mm,266.619mm) on Top Layer And Track (200.153mm,264.684mm)(200.153mm,266.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R19-2(199.263mm,264.749mm) on Top Layer And Track (198.373mm,264.684mm)(198.373mm,266.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R19-2(199.263mm,264.749mm) on Top Layer And Track (200.153mm,264.684mm)(200.153mm,266.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R20-1(231.775mm,266.619mm) on Top Layer And Track (230.885mm,264.684mm)(230.885mm,266.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R20-1(231.775mm,266.619mm) on Top Layer And Track (232.665mm,264.684mm)(232.665mm,266.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R20-2(231.775mm,264.749mm) on Top Layer And Track (230.885mm,264.684mm)(230.885mm,266.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R20-2(231.775mm,264.749mm) on Top Layer And Track (232.665mm,264.684mm)(232.665mm,266.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R2-1(53.467mm,345.359mm) on Top Layer And Track (52.577mm,343.424mm)(52.577mm,345.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R2-1(53.467mm,345.359mm) on Top Layer And Track (54.357mm,343.424mm)(54.357mm,345.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R21-1(263.525mm,266.492mm) on Top Layer And Track (262.635mm,264.557mm)(262.635mm,266.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R21-1(263.525mm,266.492mm) on Top Layer And Track (264.415mm,264.557mm)(264.415mm,266.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R21-2(263.525mm,264.622mm) on Top Layer And Track (262.635mm,264.557mm)(262.635mm,266.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R21-2(263.525mm,264.622mm) on Top Layer And Track (264.415mm,264.557mm)(264.415mm,266.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R2-2(53.467mm,343.489mm) on Top Layer And Track (52.577mm,343.424mm)(52.577mm,345.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R2-2(53.467mm,343.489mm) on Top Layer And Track (54.357mm,343.424mm)(54.357mm,345.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R22-1(24.511mm,234.107mm) on Top Layer And Track (23.621mm,232.172mm)(23.621mm,234.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R22-1(24.511mm,234.107mm) on Top Layer And Track (25.401mm,232.172mm)(25.401mm,234.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R22-2(24.511mm,232.237mm) on Top Layer And Track (23.621mm,232.172mm)(23.621mm,234.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R22-2(24.511mm,232.237mm) on Top Layer And Track (25.401mm,232.172mm)(25.401mm,234.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R23-1(56.261mm,234.234mm) on Top Layer And Track (55.371mm,232.299mm)(55.371mm,234.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R23-1(56.261mm,234.234mm) on Top Layer And Track (57.151mm,232.299mm)(57.151mm,234.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R23-2(56.261mm,232.364mm) on Top Layer And Track (55.371mm,232.299mm)(55.371mm,234.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R23-2(56.261mm,232.364mm) on Top Layer And Track (57.151mm,232.299mm)(57.151mm,234.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R24-1(89.281mm,234.234mm) on Top Layer And Track (88.391mm,232.299mm)(88.391mm,234.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R24-1(89.281mm,234.234mm) on Top Layer And Track (90.171mm,232.299mm)(90.171mm,234.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R24-2(89.281mm,232.364mm) on Top Layer And Track (88.391mm,232.299mm)(88.391mm,234.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R24-2(89.281mm,232.364mm) on Top Layer And Track (90.171mm,232.299mm)(90.171mm,234.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R25-1(165.862mm,222.042mm) on Top Layer And Track (164.972mm,220.107mm)(164.972mm,222.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R25-1(165.862mm,222.042mm) on Top Layer And Track (166.752mm,220.107mm)(166.752mm,222.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R25-2(165.862mm,220.172mm) on Top Layer And Track (164.972mm,220.107mm)(164.972mm,222.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R25-2(165.862mm,220.172mm) on Top Layer And Track (166.752mm,220.107mm)(166.752mm,222.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R26-1(122.682mm,234.107mm) on Top Layer And Track (121.792mm,232.172mm)(121.792mm,234.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R26-1(122.682mm,234.107mm) on Top Layer And Track (123.572mm,232.172mm)(123.572mm,234.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R26-2(122.682mm,232.237mm) on Top Layer And Track (121.792mm,232.172mm)(121.792mm,234.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R26-2(122.682mm,232.237mm) on Top Layer And Track (123.572mm,232.172mm)(123.572mm,234.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R27-1(199.898mm,222.042mm) on Top Layer And Track (199.008mm,220.107mm)(199.008mm,222.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R27-1(199.898mm,222.042mm) on Top Layer And Track (200.788mm,220.107mm)(200.788mm,222.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R27-2(199.898mm,220.172mm) on Top Layer And Track (199.008mm,220.107mm)(199.008mm,222.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R27-2(199.898mm,220.172mm) on Top Layer And Track (200.788mm,220.107mm)(200.788mm,222.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R28-1(231.267mm,222.042mm) on Top Layer And Track (230.377mm,220.107mm)(230.377mm,222.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R28-1(231.267mm,222.042mm) on Top Layer And Track (232.157mm,220.107mm)(232.157mm,222.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R28-2(231.267mm,220.172mm) on Top Layer And Track (230.377mm,220.107mm)(230.377mm,222.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R28-2(231.267mm,220.172mm) on Top Layer And Track (232.157mm,220.107mm)(232.157mm,222.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R29-1(262.763mm,222.123mm) on Top Layer And Track (261.873mm,220.188mm)(261.873mm,222.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R29-1(262.763mm,222.123mm) on Top Layer And Track (263.653mm,220.188mm)(263.653mm,222.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R29-2(262.763mm,220.253mm) on Top Layer And Track (261.873mm,220.188mm)(261.873mm,222.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R29-2(262.763mm,220.253mm) on Top Layer And Track (263.653mm,220.188mm)(263.653mm,222.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R30-1(25.527mm,189.784mm) on Top Layer And Track (24.637mm,187.849mm)(24.637mm,189.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R30-1(25.527mm,189.784mm) on Top Layer And Track (26.417mm,187.849mm)(26.417mm,189.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R30-2(25.527mm,187.914mm) on Top Layer And Track (24.637mm,187.849mm)(24.637mm,189.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R30-2(25.527mm,187.914mm) on Top Layer And Track (26.417mm,187.849mm)(26.417mm,189.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R3-1(17.699mm,346.456mm) on Top Layer And Track (15.764mm,345.566mm)(17.764mm,345.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R3-1(17.699mm,346.456mm) on Top Layer And Track (15.764mm,347.346mm)(17.764mm,347.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R31-1(58.039mm,189.784mm) on Top Layer And Track (57.149mm,187.849mm)(57.149mm,189.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R31-1(58.039mm,189.784mm) on Top Layer And Track (58.929mm,187.849mm)(58.929mm,189.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R31-2(58.039mm,187.914mm) on Top Layer And Track (57.149mm,187.849mm)(57.149mm,189.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R31-2(58.039mm,187.914mm) on Top Layer And Track (58.929mm,187.849mm)(58.929mm,189.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R3-2(15.829mm,346.456mm) on Top Layer And Track (15.764mm,345.566mm)(17.764mm,345.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R3-2(15.829mm,346.456mm) on Top Layer And Track (15.764mm,347.346mm)(17.764mm,347.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R32-1(90.805mm,189.738mm) on Top Layer And Track (89.915mm,187.803mm)(89.915mm,189.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R32-1(90.805mm,189.738mm) on Top Layer And Track (91.695mm,187.803mm)(91.695mm,189.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R32-2(90.805mm,187.868mm) on Top Layer And Track (89.915mm,187.803mm)(89.915mm,189.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R32-2(90.805mm,187.868mm) on Top Layer And Track (91.695mm,187.803mm)(91.695mm,189.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R33-1(166.37mm,201.641mm) on Top Layer And Track (165.48mm,199.706mm)(165.48mm,201.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R33-1(166.37mm,201.641mm) on Top Layer And Track (167.26mm,199.706mm)(167.26mm,201.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R33-2(166.37mm,199.771mm) on Top Layer And Track (165.48mm,199.706mm)(165.48mm,201.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R33-2(166.37mm,199.771mm) on Top Layer And Track (167.26mm,199.706mm)(167.26mm,201.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R34-1(122.682mm,189.657mm) on Top Layer And Track (121.792mm,187.722mm)(121.792mm,189.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R34-1(122.682mm,189.657mm) on Top Layer And Track (123.572mm,187.722mm)(123.572mm,189.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R34-2(122.682mm,187.787mm) on Top Layer And Track (121.792mm,187.722mm)(121.792mm,189.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R34-2(122.682mm,187.787mm) on Top Layer And Track (123.572mm,187.722mm)(123.572mm,189.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R35-1(199.009mm,201.595mm) on Top Layer And Track (198.119mm,199.66mm)(198.119mm,201.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R35-1(199.009mm,201.595mm) on Top Layer And Track (199.899mm,199.66mm)(199.899mm,201.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R35-2(199.009mm,199.725mm) on Top Layer And Track (198.119mm,199.66mm)(198.119mm,201.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R35-2(199.009mm,199.725mm) on Top Layer And Track (199.899mm,199.66mm)(199.899mm,201.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R36-1(231.902mm,201.595mm) on Top Layer And Track (231.012mm,199.66mm)(231.012mm,201.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R36-1(231.902mm,201.595mm) on Top Layer And Track (232.792mm,199.66mm)(232.792mm,201.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R36-2(231.902mm,199.725mm) on Top Layer And Track (231.012mm,199.66mm)(231.012mm,201.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R36-2(231.902mm,199.725mm) on Top Layer And Track (232.792mm,199.66mm)(232.792mm,201.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R37-1(263.525mm,201.595mm) on Top Layer And Track (262.635mm,199.66mm)(262.635mm,201.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R37-1(263.525mm,201.595mm) on Top Layer And Track (264.415mm,199.66mm)(264.415mm,201.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R37-2(263.525mm,199.725mm) on Top Layer And Track (262.635mm,199.66mm)(262.635mm,201.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R37-2(263.525mm,199.725mm) on Top Layer And Track (264.415mm,199.66mm)(264.415mm,201.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R38-1(25.146mm,169.083mm) on Top Layer And Track (24.256mm,167.148mm)(24.256mm,169.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R38-1(25.146mm,169.083mm) on Top Layer And Track (26.036mm,167.148mm)(26.036mm,169.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R38-2(25.146mm,167.213mm) on Top Layer And Track (24.256mm,167.148mm)(24.256mm,169.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R38-2(25.146mm,167.213mm) on Top Layer And Track (26.036mm,167.148mm)(26.036mm,169.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R39-1(57.785mm,169.129mm) on Top Layer And Track (56.895mm,167.194mm)(56.895mm,169.194mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R39-1(57.785mm,169.129mm) on Top Layer And Track (58.675mm,167.194mm)(58.675mm,169.194mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R39-2(57.785mm,167.259mm) on Top Layer And Track (56.895mm,167.194mm)(56.895mm,169.194mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R39-2(57.785mm,167.259mm) on Top Layer And Track (58.675mm,167.194mm)(58.675mm,169.194mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R40-1(89.916mm,169.083mm) on Top Layer And Track (89.026mm,167.148mm)(89.026mm,169.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R40-1(89.916mm,169.083mm) on Top Layer And Track (90.806mm,167.148mm)(90.806mm,169.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R40-2(89.916mm,167.213mm) on Top Layer And Track (89.026mm,167.148mm)(89.026mm,169.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R40-2(89.916mm,167.213mm) on Top Layer And Track (90.806mm,167.148mm)(90.806mm,169.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R4-1(17.699mm,343.662mm) on Top Layer And Track (15.764mm,342.772mm)(17.764mm,342.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R4-1(17.699mm,343.662mm) on Top Layer And Track (15.764mm,344.552mm)(17.764mm,344.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R41-1(163.83mm,157.145mm) on Top Layer And Track (162.94mm,155.21mm)(162.94mm,157.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R41-1(163.83mm,157.145mm) on Top Layer And Track (164.72mm,155.21mm)(164.72mm,157.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R41-2(163.83mm,155.275mm) on Top Layer And Track (162.94mm,155.21mm)(162.94mm,157.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R41-2(163.83mm,155.275mm) on Top Layer And Track (164.72mm,155.21mm)(164.72mm,157.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R4-2(15.829mm,343.662mm) on Top Layer And Track (15.764mm,342.772mm)(17.764mm,342.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R4-2(15.829mm,343.662mm) on Top Layer And Track (15.764mm,344.552mm)(17.764mm,344.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R42-1(122.428mm,169.21mm) on Top Layer And Track (121.538mm,167.275mm)(121.538mm,169.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R42-1(122.428mm,169.21mm) on Top Layer And Track (123.318mm,167.275mm)(123.318mm,169.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R42-2(122.428mm,167.34mm) on Top Layer And Track (121.538mm,167.275mm)(121.538mm,169.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R42-2(122.428mm,167.34mm) on Top Layer And Track (123.318mm,167.275mm)(123.318mm,169.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R43-1(199.263mm,157.018mm) on Top Layer And Track (198.373mm,155.083mm)(198.373mm,157.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R43-1(199.263mm,157.018mm) on Top Layer And Track (200.153mm,155.083mm)(200.153mm,157.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R43-2(199.263mm,155.148mm) on Top Layer And Track (198.373mm,155.083mm)(198.373mm,157.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R43-2(199.263mm,155.148mm) on Top Layer And Track (200.153mm,155.083mm)(200.153mm,157.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R44-1(232.029mm,157.145mm) on Top Layer And Track (231.139mm,155.21mm)(231.139mm,157.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R44-1(232.029mm,157.145mm) on Top Layer And Track (232.919mm,155.21mm)(232.919mm,157.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R44-2(232.029mm,155.275mm) on Top Layer And Track (231.139mm,155.21mm)(231.139mm,157.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R44-2(232.029mm,155.275mm) on Top Layer And Track (232.919mm,155.21mm)(232.919mm,157.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R45-1(264.414mm,157.145mm) on Top Layer And Track (263.524mm,155.21mm)(263.524mm,157.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R45-1(264.414mm,157.145mm) on Top Layer And Track (265.304mm,155.21mm)(265.304mm,157.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R45-2(264.414mm,155.275mm) on Top Layer And Track (263.524mm,155.21mm)(263.524mm,157.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R45-2(264.414mm,155.275mm) on Top Layer And Track (265.304mm,155.21mm)(265.304mm,157.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R46-1(44.45mm,129.205mm) on Top Layer And Track (43.56mm,127.27mm)(43.56mm,129.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R46-1(44.45mm,129.205mm) on Top Layer And Track (45.34mm,127.27mm)(45.34mm,129.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R46-2(44.45mm,127.335mm) on Top Layer And Track (43.56mm,127.27mm)(43.56mm,129.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R46-2(44.45mm,127.335mm) on Top Layer And Track (45.34mm,127.27mm)(45.34mm,129.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R47-1(72.644mm,121.747mm) on Top Layer And Track (71.754mm,121.682mm)(71.754mm,123.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R47-1(72.644mm,121.747mm) on Top Layer And Track (73.534mm,121.682mm)(73.534mm,123.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R47-2(72.644mm,123.617mm) on Top Layer And Track (71.754mm,121.682mm)(71.754mm,123.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R47-2(72.644mm,123.617mm) on Top Layer And Track (73.534mm,121.682mm)(73.534mm,123.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R48-1(104.648mm,137.749mm) on Top Layer And Track (103.758mm,137.684mm)(103.758mm,139.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R48-1(104.648mm,137.749mm) on Top Layer And Track (105.538mm,137.684mm)(105.538mm,139.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R48-2(104.648mm,139.619mm) on Top Layer And Track (103.758mm,137.684mm)(103.758mm,139.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R48-2(104.648mm,139.619mm) on Top Layer And Track (105.538mm,137.684mm)(105.538mm,139.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R49-1(169.926mm,142.956mm) on Top Layer And Track (169.036mm,142.891mm)(169.036mm,144.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R49-1(169.926mm,142.956mm) on Top Layer And Track (170.816mm,142.891mm)(170.816mm,144.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R49-2(169.926mm,144.826mm) on Top Layer And Track (169.036mm,142.891mm)(169.036mm,144.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R49-2(169.926mm,144.826mm) on Top Layer And Track (170.816mm,142.891mm)(170.816mm,144.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R50-1(120.777mm,141.559mm) on Top Layer And Track (119.887mm,141.494mm)(119.887mm,143.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R50-1(120.777mm,141.559mm) on Top Layer And Track (121.667mm,141.494mm)(121.667mm,143.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R50-2(120.777mm,143.429mm) on Top Layer And Track (119.887mm,141.494mm)(119.887mm,143.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R50-2(120.777mm,143.429mm) on Top Layer And Track (121.667mm,141.494mm)(121.667mm,143.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R5-1(44.831mm,324.658mm) on Top Layer And Track (43.941mm,322.723mm)(43.941mm,324.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R5-1(44.831mm,324.658mm) on Top Layer And Track (45.721mm,322.723mm)(45.721mm,324.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R51-1(192.151mm,128.016mm) on Top Layer And Track (192.086mm,127.126mm)(194.086mm,127.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R51-1(192.151mm,128.016mm) on Top Layer And Track (192.086mm,128.906mm)(194.086mm,128.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R51-2(194.021mm,128.016mm) on Top Layer And Track (192.086mm,127.126mm)(194.086mm,127.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R51-2(194.021mm,128.016mm) on Top Layer And Track (192.086mm,128.906mm)(194.086mm,128.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R5-2(44.831mm,322.788mm) on Top Layer And Track (43.941mm,322.723mm)(43.941mm,324.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R5-2(44.831mm,322.788mm) on Top Layer And Track (45.721mm,322.723mm)(45.721mm,324.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R52-1(233.807mm,138.13mm) on Top Layer And Track (232.917mm,138.065mm)(232.917mm,140.065mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R52-1(233.807mm,138.13mm) on Top Layer And Track (234.697mm,138.065mm)(234.697mm,140.065mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R52-2(233.807mm,140mm) on Top Layer And Track (232.917mm,138.065mm)(232.917mm,140.065mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R52-2(233.807mm,140mm) on Top Layer And Track (234.697mm,138.065mm)(234.697mm,140.065mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R53-1(265.938mm,136.444mm) on Top Layer And Track (265.048mm,134.509mm)(265.048mm,136.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R53-1(265.938mm,136.444mm) on Top Layer And Track (266.828mm,134.509mm)(266.828mm,136.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R53-2(265.938mm,134.574mm) on Top Layer And Track (265.048mm,134.509mm)(265.048mm,136.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R53-2(265.938mm,134.574mm) on Top Layer And Track (266.828mm,134.509mm)(266.828mm,136.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R54-1(40.132mm,89.616mm) on Top Layer And Track (39.242mm,89.551mm)(39.242mm,91.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R54-1(40.132mm,89.616mm) on Top Layer And Track (41.022mm,89.551mm)(41.022mm,91.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R54-2(40.132mm,91.486mm) on Top Layer And Track (39.242mm,89.551mm)(39.242mm,91.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R54-2(40.132mm,91.486mm) on Top Layer And Track (41.022mm,89.551mm)(41.022mm,91.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R55-1(73.66mm,88.473mm) on Top Layer And Track (72.77mm,88.408mm)(72.77mm,90.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R55-1(73.66mm,88.473mm) on Top Layer And Track (74.55mm,88.408mm)(74.55mm,90.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R55-2(73.66mm,90.343mm) on Top Layer And Track (72.77mm,88.408mm)(72.77mm,90.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R55-2(73.66mm,90.343mm) on Top Layer And Track (74.55mm,88.408mm)(74.55mm,90.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R56-1(104.521mm,90.759mm) on Top Layer And Track (103.631mm,90.694mm)(103.631mm,92.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R56-1(104.521mm,90.759mm) on Top Layer And Track (105.411mm,90.694mm)(105.411mm,92.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R56-2(104.521mm,92.629mm) on Top Layer And Track (103.631mm,90.694mm)(103.631mm,92.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R56-2(104.521mm,92.629mm) on Top Layer And Track (105.411mm,90.694mm)(105.411mm,92.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R57-1(170.307mm,90.378mm) on Top Layer And Track (169.417mm,90.313mm)(169.417mm,92.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R57-1(170.307mm,90.378mm) on Top Layer And Track (171.197mm,90.313mm)(171.197mm,92.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R57-2(170.307mm,92.248mm) on Top Layer And Track (169.417mm,90.313mm)(169.417mm,92.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R57-2(170.307mm,92.248mm) on Top Layer And Track (171.197mm,90.313mm)(171.197mm,92.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R58-1(119.507mm,90.124mm) on Top Layer And Track (118.617mm,90.059mm)(118.617mm,92.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R58-1(119.507mm,90.124mm) on Top Layer And Track (120.397mm,90.059mm)(120.397mm,92.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R58-2(119.507mm,91.994mm) on Top Layer And Track (118.617mm,90.059mm)(118.617mm,92.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R58-2(119.507mm,91.994mm) on Top Layer And Track (120.397mm,90.059mm)(120.397mm,92.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R59-1(202.819mm,87.838mm) on Top Layer And Track (201.929mm,87.773mm)(201.929mm,89.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R59-1(202.819mm,87.838mm) on Top Layer And Track (203.709mm,87.773mm)(203.709mm,89.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R59-2(202.819mm,89.708mm) on Top Layer And Track (201.929mm,87.773mm)(201.929mm,89.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R59-2(202.819mm,89.708mm) on Top Layer And Track (203.709mm,87.773mm)(203.709mm,89.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R60-1(239.014mm,87.965mm) on Top Layer And Track (238.124mm,87.9mm)(238.124mm,89.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R60-1(239.014mm,87.965mm) on Top Layer And Track (239.904mm,87.9mm)(239.904mm,89.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R60-2(239.014mm,89.835mm) on Top Layer And Track (238.124mm,87.9mm)(238.124mm,89.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R60-2(239.014mm,89.835mm) on Top Layer And Track (239.904mm,87.9mm)(239.904mm,89.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R6-1(24.384mm,299.131mm) on Top Layer And Track (23.494mm,297.196mm)(23.494mm,299.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R6-1(24.384mm,299.131mm) on Top Layer And Track (25.274mm,297.196mm)(25.274mm,299.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R61-1(249.936mm,87.757mm) on Top Layer And Track (249.046mm,87.692mm)(249.046mm,89.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R61-1(249.936mm,87.757mm) on Top Layer And Track (250.826mm,87.692mm)(250.826mm,89.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R61-2(249.936mm,89.627mm) on Top Layer And Track (249.046mm,87.692mm)(249.046mm,89.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R61-2(249.936mm,89.627mm) on Top Layer And Track (250.826mm,87.692mm)(250.826mm,89.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R6-2(24.384mm,297.261mm) on Top Layer And Track (23.494mm,297.196mm)(23.494mm,299.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R6-2(24.384mm,297.261mm) on Top Layer And Track (25.274mm,297.196mm)(25.274mm,299.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R62-1(18.669mm,63.327mm) on Top Layer And Track (17.779mm,63.262mm)(17.779mm,65.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R62-1(18.669mm,63.327mm) on Top Layer And Track (19.559mm,63.262mm)(19.559mm,65.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R62-2(18.669mm,65.197mm) on Top Layer And Track (17.779mm,63.262mm)(17.779mm,65.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R62-2(18.669mm,65.197mm) on Top Layer And Track (19.559mm,63.262mm)(19.559mm,65.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R63-1(57.277mm,63.454mm) on Top Layer And Track (56.387mm,63.389mm)(56.387mm,65.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R63-1(57.277mm,63.454mm) on Top Layer And Track (58.167mm,63.389mm)(58.167mm,65.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R63-2(57.277mm,65.324mm) on Top Layer And Track (56.387mm,63.389mm)(56.387mm,65.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R63-2(57.277mm,65.324mm) on Top Layer And Track (58.167mm,63.389mm)(58.167mm,65.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R64-1(96.139mm,59.898mm) on Top Layer And Track (95.249mm,59.833mm)(95.249mm,61.833mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R64-1(96.139mm,59.898mm) on Top Layer And Track (97.029mm,59.833mm)(97.029mm,61.833mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R64-2(96.139mm,61.768mm) on Top Layer And Track (95.249mm,59.833mm)(95.249mm,61.833mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R64-2(96.139mm,61.768mm) on Top Layer And Track (97.029mm,59.833mm)(97.029mm,61.833mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R65-1(161.925mm,60.66mm) on Top Layer And Track (161.035mm,60.595mm)(161.035mm,62.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R65-1(161.925mm,60.66mm) on Top Layer And Track (162.815mm,60.595mm)(162.815mm,62.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R65-2(161.925mm,62.53mm) on Top Layer And Track (161.035mm,60.595mm)(161.035mm,62.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R65-2(161.925mm,62.53mm) on Top Layer And Track (162.815mm,60.595mm)(162.815mm,62.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R66-1(128.397mm,54.818mm) on Top Layer And Track (127.507mm,54.753mm)(127.507mm,56.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R66-1(128.397mm,54.818mm) on Top Layer And Track (129.287mm,54.753mm)(129.287mm,56.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R66-2(128.397mm,56.688mm) on Top Layer And Track (127.507mm,54.753mm)(127.507mm,56.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R66-2(128.397mm,56.688mm) on Top Layer And Track (129.287mm,54.753mm)(129.287mm,56.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R67-1(188.341mm,59.344mm) on Top Layer And Track (187.451mm,59.279mm)(187.451mm,61.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R67-1(188.341mm,59.344mm) on Top Layer And Track (189.231mm,59.279mm)(189.231mm,61.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R67-2(188.341mm,61.214mm) on Top Layer And Track (187.451mm,59.279mm)(187.451mm,61.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R67-2(188.341mm,61.214mm) on Top Layer And Track (189.231mm,59.279mm)(189.231mm,61.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R68-1(222.885mm,58.882mm) on Top Layer And Track (221.995mm,58.817mm)(221.995mm,60.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R68-1(222.885mm,58.882mm) on Top Layer And Track (223.775mm,58.817mm)(223.775mm,60.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R68-2(222.885mm,60.752mm) on Top Layer And Track (221.995mm,58.817mm)(221.995mm,60.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R68-2(222.885mm,60.752mm) on Top Layer And Track (223.775mm,58.817mm)(223.775mm,60.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R69-1(255.651mm,60.025mm) on Top Layer And Track (254.761mm,59.96mm)(254.761mm,61.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R69-1(255.651mm,60.025mm) on Top Layer And Track (256.541mm,59.96mm)(256.541mm,61.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R69-2(255.651mm,61.895mm) on Top Layer And Track (254.761mm,59.96mm)(254.761mm,61.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R69-2(255.651mm,61.895mm) on Top Layer And Track (256.541mm,59.96mm)(256.541mm,61.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R7-1(56.769mm,299.131mm) on Top Layer And Track (55.879mm,297.196mm)(55.879mm,299.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R7-1(56.769mm,299.131mm) on Top Layer And Track (57.659mm,297.196mm)(57.659mm,299.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R7-2(56.769mm,297.261mm) on Top Layer And Track (55.879mm,297.196mm)(55.879mm,299.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R7-2(56.769mm,297.261mm) on Top Layer And Track (57.659mm,297.196mm)(57.659mm,299.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R8-1(90.297mm,299.131mm) on Top Layer And Track (89.407mm,297.196mm)(89.407mm,299.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R8-1(90.297mm,299.131mm) on Top Layer And Track (91.187mm,297.196mm)(91.187mm,299.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R8-2(90.297mm,297.261mm) on Top Layer And Track (89.407mm,297.196mm)(89.407mm,299.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R8-2(90.297mm,297.261mm) on Top Layer And Track (91.187mm,297.196mm)(91.187mm,299.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R9-1(156.464mm,287.193mm) on Top Layer And Track (155.574mm,285.258mm)(155.574mm,287.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R9-1(156.464mm,287.193mm) on Top Layer And Track (157.354mm,285.258mm)(157.354mm,287.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R9-2(156.464mm,285.323mm) on Top Layer And Track (155.574mm,285.258mm)(155.574mm,287.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R9-2(156.464mm,285.323mm) on Top Layer And Track (157.354mm,285.258mm)(157.354mm,287.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW10-1(30.737mm,252.765mm) on Multi-Layer And Track (30.737mm,253.812mm)(30.737mm,255.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW10-2(30.737mm,264.765mm) on Multi-Layer And Track (30.737mm,262.372mm)(30.737mm,263.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW11-1(63.237mm,252.765mm) on Multi-Layer And Track (63.237mm,253.812mm)(63.237mm,255.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW11-2(63.237mm,264.765mm) on Multi-Layer And Track (63.237mm,262.372mm)(63.237mm,263.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW12-1(95.737mm,252.765mm) on Multi-Layer And Track (95.737mm,253.812mm)(95.737mm,255.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW12-2(95.737mm,264.765mm) on Multi-Layer And Track (95.737mm,262.372mm)(95.737mm,263.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW13-1(160.737mm,264.765mm) on Multi-Layer And Track (160.737mm,262.27mm)(160.737mm,263.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW13-2(160.737mm,252.765mm) on Multi-Layer And Track (160.737mm,253.812mm)(160.737mm,255.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW14-1(128.237mm,252.765mm) on Multi-Layer And Track (128.237mm,253.812mm)(128.237mm,255.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW14-2(128.237mm,264.765mm) on Multi-Layer And Track (128.237mm,262.372mm)(128.237mm,263.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW15-1(193.237mm,264.765mm) on Multi-Layer And Track (193.237mm,262.27mm)(193.237mm,263.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW15-2(193.237mm,252.765mm) on Multi-Layer And Track (193.237mm,253.812mm)(193.237mm,255.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW16-1(225.737mm,264.765mm) on Multi-Layer And Track (225.737mm,262.27mm)(225.737mm,263.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW16-2(225.737mm,252.765mm) on Multi-Layer And Track (225.737mm,253.812mm)(225.737mm,255.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW17-1(258.237mm,264.765mm) on Multi-Layer And Track (258.237mm,262.27mm)(258.237mm,263.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW17-2(258.237mm,252.765mm) on Multi-Layer And Track (258.237mm,253.812mm)(258.237mm,255.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW18-1(30.737mm,232.265mm) on Multi-Layer And Track (30.737mm,229.77mm)(30.737mm,231.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW18-2(30.737mm,220.265mm) on Multi-Layer And Track (30.737mm,221.312mm)(30.737mm,222.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW19-1(63.237mm,232.265mm) on Multi-Layer And Track (63.237mm,229.77mm)(63.237mm,231.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW19-2(63.237mm,220.265mm) on Multi-Layer And Track (63.237mm,221.312mm)(63.237mm,222.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW20-1(95.737mm,232.265mm) on Multi-Layer And Track (95.737mm,229.77mm)(95.737mm,231.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW20-2(95.737mm,220.265mm) on Multi-Layer And Track (95.737mm,221.312mm)(95.737mm,222.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW2-1(30.737mm,297.211mm) on Multi-Layer And Track (30.737mm,294.716mm)(30.737mm,296.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW21-1(160.737mm,220.265mm) on Multi-Layer And Track (160.737mm,221.312mm)(160.737mm,222.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW21-2(160.737mm,232.265mm) on Multi-Layer And Track (160.737mm,229.872mm)(160.737mm,231.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW2-2(30.737mm,285.211mm) on Multi-Layer And Track (30.737mm,286.258mm)(30.737mm,287.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW22-1(128.237mm,232.265mm) on Multi-Layer And Track (128.237mm,229.77mm)(128.237mm,231.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW22-2(128.237mm,220.265mm) on Multi-Layer And Track (128.237mm,221.312mm)(128.237mm,222.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW23-1(193.237mm,220.265mm) on Multi-Layer And Track (193.237mm,221.312mm)(193.237mm,222.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW23-2(193.237mm,232.265mm) on Multi-Layer And Track (193.237mm,229.872mm)(193.237mm,231.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW24-1(225.737mm,220.265mm) on Multi-Layer And Track (225.737mm,221.312mm)(225.737mm,222.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW24-2(225.737mm,232.265mm) on Multi-Layer And Track (225.737mm,229.872mm)(225.737mm,231.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW25-1(258.237mm,220.265mm) on Multi-Layer And Track (258.237mm,221.312mm)(258.237mm,222.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW25-2(258.237mm,232.265mm) on Multi-Layer And Track (258.237mm,229.872mm)(258.237mm,231.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW26-1(30.737mm,187.765mm) on Multi-Layer And Track (30.737mm,188.812mm)(30.737mm,190.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW26-2(30.737mm,199.765mm) on Multi-Layer And Track (30.737mm,197.372mm)(30.737mm,198.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW27-1(63.237mm,187.765mm) on Multi-Layer And Track (63.237mm,188.812mm)(63.237mm,190.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW27-2(63.237mm,199.765mm) on Multi-Layer And Track (63.237mm,197.372mm)(63.237mm,198.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW28-1(95.758mm,187.765mm) on Multi-Layer And Track (95.758mm,188.812mm)(95.758mm,190.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW28-2(95.758mm,199.765mm) on Multi-Layer And Track (95.758mm,197.372mm)(95.758mm,198.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW29-1(160.737mm,199.765mm) on Multi-Layer And Track (160.737mm,197.27mm)(160.737mm,198.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW29-2(160.737mm,187.765mm) on Multi-Layer And Track (160.737mm,188.812mm)(160.737mm,190.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW30-1(128.237mm,187.765mm) on Multi-Layer And Track (128.237mm,188.812mm)(128.237mm,190.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW30-2(128.237mm,199.765mm) on Multi-Layer And Track (128.237mm,197.372mm)(128.237mm,198.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW3-1(63.237mm,297.265mm) on Multi-Layer And Track (63.237mm,294.77mm)(63.237mm,296.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW31-1(193.237mm,199.765mm) on Multi-Layer And Track (193.237mm,197.27mm)(193.237mm,198.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW31-2(193.237mm,187.765mm) on Multi-Layer And Track (193.237mm,188.812mm)(193.237mm,190.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW3-2(63.237mm,285.265mm) on Multi-Layer And Track (63.237mm,286.312mm)(63.237mm,287.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW32-1(225.737mm,199.765mm) on Multi-Layer And Track (225.737mm,197.27mm)(225.737mm,198.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW32-2(225.737mm,187.765mm) on Multi-Layer And Track (225.737mm,188.812mm)(225.737mm,190.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW33-1(258.237mm,199.765mm) on Multi-Layer And Track (258.237mm,197.27mm)(258.237mm,198.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW33-2(258.237mm,187.765mm) on Multi-Layer And Track (258.237mm,188.812mm)(258.237mm,190.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW34-1(29.718mm,167.265mm) on Multi-Layer And Track (29.718mm,164.77mm)(29.718mm,166.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW34-2(29.718mm,155.265mm) on Multi-Layer And Track (29.718mm,156.312mm)(29.718mm,157.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW35-1(63.754mm,167.265mm) on Multi-Layer And Track (63.754mm,164.77mm)(63.754mm,166.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW35-2(63.754mm,155.265mm) on Multi-Layer And Track (63.754mm,156.312mm)(63.754mm,157.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW36-1(95.885mm,167.265mm) on Multi-Layer And Track (95.885mm,164.77mm)(95.885mm,166.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW36-2(95.885mm,155.265mm) on Multi-Layer And Track (95.885mm,156.312mm)(95.885mm,157.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW37-1(159.385mm,155.265mm) on Multi-Layer And Track (159.385mm,156.312mm)(159.385mm,157.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW37-2(159.385mm,167.265mm) on Multi-Layer And Track (159.385mm,164.872mm)(159.385mm,166.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW38-1(127.762mm,167.265mm) on Multi-Layer And Track (127.762mm,164.77mm)(127.762mm,166.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW38-2(127.762mm,155.265mm) on Multi-Layer And Track (127.762mm,156.312mm)(127.762mm,157.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW39-1(193.294mm,155.265mm) on Multi-Layer And Track (193.294mm,156.312mm)(193.294mm,157.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW39-2(193.294mm,167.265mm) on Multi-Layer And Track (193.294mm,164.872mm)(193.294mm,166.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW40-1(225.425mm,155.265mm) on Multi-Layer And Track (225.425mm,156.312mm)(225.425mm,157.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW40-2(225.425mm,167.265mm) on Multi-Layer And Track (225.425mm,164.872mm)(225.425mm,166.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW4-1(95.737mm,297.265mm) on Multi-Layer And Track (95.737mm,294.77mm)(95.737mm,296.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW41-1(258.699mm,155.265mm) on Multi-Layer And Track (258.699mm,156.312mm)(258.699mm,157.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW41-2(258.699mm,167.265mm) on Multi-Layer And Track (258.699mm,164.872mm)(258.699mm,166.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW4-2(95.737mm,285.265mm) on Multi-Layer And Track (95.737mm,286.312mm)(95.737mm,287.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW42-1(39.751mm,124.429mm) on Multi-Layer And Track (39.751mm,125.476mm)(39.751mm,126.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW42-2(39.751mm,136.429mm) on Multi-Layer And Track (39.751mm,134.036mm)(39.751mm,135.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW43-1(68.072mm,123.159mm) on Multi-Layer And Track (68.072mm,124.206mm)(68.072mm,125.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW43-2(68.072mm,135.159mm) on Multi-Layer And Track (68.072mm,132.766mm)(68.072mm,134.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW44-1(104.267mm,122.016mm) on Multi-Layer And Track (104.267mm,123.063mm)(104.267mm,124.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW44-2(104.267mm,134.016mm) on Multi-Layer And Track (104.267mm,131.623mm)(104.267mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW45-1(169.545mm,138.334mm) on Multi-Layer And Track (169.545mm,135.839mm)(169.545mm,137.287mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW45-2(169.545mm,126.334mm) on Multi-Layer And Track (169.545mm,127.381mm)(169.545mm,128.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW46-1(120.523mm,124.175mm) on Multi-Layer And Track (120.523mm,125.222mm)(120.523mm,126.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW46-2(120.523mm,136.175mm) on Multi-Layer And Track (120.523mm,133.782mm)(120.523mm,135.128mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW47-1(184.912mm,134.27mm) on Multi-Layer And Track (184.912mm,131.775mm)(184.912mm,133.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW47-2(184.912mm,122.27mm) on Multi-Layer And Track (184.912mm,123.317mm)(184.912mm,124.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW48-1(233.553mm,133.127mm) on Multi-Layer And Track (233.553mm,130.632mm)(233.553mm,132.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW48-2(233.553mm,121.127mm) on Multi-Layer And Track (233.553mm,122.174mm)(233.553mm,123.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW49-1(259.08mm,134.524mm) on Multi-Layer And Track (259.08mm,132.029mm)(259.08mm,133.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW49-2(259.08mm,122.524mm) on Multi-Layer And Track (259.08mm,123.571mm)(259.08mm,124.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW50-1(40.513mm,97.124mm) on Multi-Layer And Track (40.513mm,98.171mm)(40.513mm,99.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW50-2(40.513mm,109.124mm) on Multi-Layer And Track (40.513mm,106.731mm)(40.513mm,108.077mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW5-1(160.737mm,285.265mm) on Multi-Layer And Track (160.737mm,286.312mm)(160.737mm,287.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW51-1(74.041mm,98.394mm) on Multi-Layer And Track (74.041mm,99.441mm)(74.041mm,100.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW51-2(74.041mm,110.394mm) on Multi-Layer And Track (74.041mm,108.001mm)(74.041mm,109.347mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW5-2(160.737mm,297.265mm) on Multi-Layer And Track (160.737mm,294.872mm)(160.737mm,296.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.15mm) Between Pad SW52-1(104.521mm,96.616mm) on Multi-Layer And Text "R56" (103.784mm,94.183mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW52-1(104.521mm,96.616mm) on Multi-Layer And Track (104.521mm,97.663mm)(104.521mm,99.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW52-2(104.521mm,108.616mm) on Multi-Layer And Track (104.521mm,106.223mm)(104.521mm,107.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW53-1(170.434mm,98.775mm) on Multi-Layer And Track (170.434mm,99.822mm)(170.434mm,101.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW53-2(170.434mm,110.775mm) on Multi-Layer And Track (170.434mm,108.382mm)(170.434mm,109.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW54-1(119.761mm,97.886mm) on Multi-Layer And Track (119.761mm,98.933mm)(119.761mm,100.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW54-2(119.761mm,109.886mm) on Multi-Layer And Track (119.761mm,107.493mm)(119.761mm,108.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW55-1(202.438mm,94.203mm) on Multi-Layer And Track (202.438mm,95.25mm)(202.438mm,96.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW55-2(202.438mm,106.203mm) on Multi-Layer And Track (202.438mm,103.81mm)(202.438mm,105.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW56-1(238.887mm,95.219mm) on Multi-Layer And Track (238.887mm,96.266mm)(238.887mm,97.714mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW56-2(238.887mm,107.219mm) on Multi-Layer And Track (238.887mm,104.826mm)(238.887mm,106.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW57-1(250.825mm,98.013mm) on Multi-Layer And Track (250.825mm,99.06mm)(250.825mm,100.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW57-2(250.825mm,110.013mm) on Multi-Layer And Track (250.825mm,107.62mm)(250.825mm,108.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW58-1(30.734mm,55.468mm) on Multi-Layer And Track (30.734mm,56.515mm)(30.734mm,57.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW58-2(30.734mm,67.468mm) on Multi-Layer And Track (30.734mm,65.075mm)(30.734mm,66.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW59-1(69.977mm,55.468mm) on Multi-Layer And Track (69.977mm,56.515mm)(69.977mm,57.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW59-2(69.977mm,67.468mm) on Multi-Layer And Track (69.977mm,65.075mm)(69.977mm,66.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW60-1(102.87mm,55.087mm) on Multi-Layer And Track (102.87mm,56.134mm)(102.87mm,57.582mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW60-2(102.87mm,67.087mm) on Multi-Layer And Track (102.87mm,64.694mm)(102.87mm,66.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW6-1(128.237mm,297.265mm) on Multi-Layer And Track (128.237mm,294.77mm)(128.237mm,296.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW61-1(170.688mm,58.389mm) on Multi-Layer And Track (170.688mm,59.436mm)(170.688mm,60.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW61-2(170.688mm,70.389mm) on Multi-Layer And Track (170.688mm,67.996mm)(170.688mm,69.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW6-2(128.237mm,285.265mm) on Multi-Layer And Track (128.237mm,286.312mm)(128.237mm,287.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW62-1(122.682mm,59.405mm) on Multi-Layer And Track (122.682mm,60.452mm)(122.682mm,61.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW62-2(122.682mm,71.405mm) on Multi-Layer And Track (122.682mm,69.012mm)(122.682mm,70.358mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW63-1(201.422mm,59.532mm) on Multi-Layer And Track (201.422mm,60.579mm)(201.422mm,62.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW63-2(201.422mm,71.532mm) on Multi-Layer And Track (201.422mm,69.139mm)(201.422mm,70.485mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW64-1(229.616mm,56.23mm) on Multi-Layer And Track (229.616mm,57.277mm)(229.616mm,58.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW64-2(229.616mm,68.23mm) on Multi-Layer And Track (229.616mm,65.837mm)(229.616mm,67.183mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW65-1(267.97mm,59.786mm) on Multi-Layer And Track (267.97mm,60.833mm)(267.97mm,62.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW65-2(267.97mm,71.786mm) on Multi-Layer And Track (267.97mm,69.393mm)(267.97mm,70.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW7-1(193.237mm,285.265mm) on Multi-Layer And Track (193.237mm,286.312mm)(193.237mm,287.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW7-2(193.237mm,297.265mm) on Multi-Layer And Track (193.237mm,294.872mm)(193.237mm,296.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW8-1(225.737mm,285.265mm) on Multi-Layer And Track (225.737mm,286.312mm)(225.737mm,287.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW8-2(225.737mm,297.265mm) on Multi-Layer And Track (225.737mm,294.872mm)(225.737mm,296.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW9-1(258.237mm,285.265mm) on Multi-Layer And Track (258.237mm,286.312mm)(258.237mm,287.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW9-2(258.237mm,297.265mm) on Multi-Layer And Track (258.237mm,294.872mm)(258.237mm,296.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U10-10(151.13mm,71.882mm) on Multi-Layer And Text "C78" (154.559mm,70.307mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.15mm) Between Pad U10-13(143.51mm,71.882mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.15mm) Between Pad U10-4(143.51mm,64.262mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U10-9(153.67mm,71.882mm) on Multi-Layer And Text "C78" (154.559mm,70.307mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U11-10(151.13mm,104.249mm) on Multi-Layer And Text "C77" (154.559mm,102.819mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.15mm) Between Pad U11-13(143.51mm,104.249mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.15mm) Between Pad U11-4(143.51mm,96.629mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U11-9(153.67mm,104.249mm) on Multi-Layer And Text "C77" (154.559mm,102.819mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U4-10(151.13mm,266.083mm) on Multi-Layer And Text "C72" (154.305mm,264.49mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.15mm) Between Pad U4-13(143.51mm,266.083mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.15mm) Between Pad U4-4(143.51mm,258.463mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U4-9(153.67mm,266.083mm) on Multi-Layer And Text "C72" (154.305mm,264.49mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U5-13(143.637mm,297.434mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U5-4(143.637mm,289.814mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U6-10(151.13mm,201.349mm) on Multi-Layer And Text "C74" (154.432mm,200.101mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.15mm) Between Pad U6-13(143.51mm,201.349mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.15mm) Between Pad U6-4(143.51mm,193.729mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U6-9(153.67mm,201.349mm) on Multi-Layer And Text "C74" (154.432mm,200.101mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U7-10(151.13mm,233.716mm) on Multi-Layer And Text "C73" (154.432mm,231.978mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.15mm) Between Pad U7-13(143.51mm,233.716mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.15mm) Between Pad U7-4(143.51mm,226.096mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U7-9(153.67mm,233.716mm) on Multi-Layer And Text "C73" (154.432mm,231.978mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U8-10(151.13mm,136.616mm) on Multi-Layer And Text "C76" (154.432mm,134.95mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.15mm) Between Pad U8-13(143.51mm,136.616mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.15mm) Between Pad U8-4(143.51mm,128.996mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U8-9(153.67mm,136.616mm) on Multi-Layer And Text "C76" (154.432mm,134.95mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U9-10(151.13mm,168.983mm) on Multi-Layer And Text "C75" (154.432mm,167.462mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.15mm) Between Pad U9-13(143.51mm,168.983mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.15mm) Between Pad U9-4(143.51mm,161.363mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U9-9(153.67mm,168.983mm) on Multi-Layer And Text "C75" (154.432mm,167.462mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
Rule Violations :947

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (60.824mm,213.106mm) on Top Overlay And Text "D33" (61.003mm,213.233mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.207mm < 0.254mm) Between Text "D11" (256.756mm,278.765mm) on Top Overlay And Track (14.605mm,280.265mm)(274.605mm,280.265mm) on Top Overlay Silk Text to Silk Clearance [0.207mm]
   Violation between Silk To Silk Clearance Constraint: (0.207mm < 0.254mm) Between Text "D12" (224.086mm,278.765mm) on Top Overlay And Track (14.605mm,280.265mm)(274.605mm,280.265mm) on Top Overlay Silk Text to Silk Clearance [0.207mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D13" (191.713mm,279.019mm) on Top Overlay And Track (14.605mm,280.265mm)(274.605mm,280.265mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.231mm < 0.254mm) Between Text "D6" (127.424mm,308.991mm) on Top Overlay And Track (14.605mm,310.515mm)(274.605mm,310.515mm) on Top Overlay Silk Text to Silk Clearance [0.231mm]
   Violation between Silk To Silk Clearance Constraint: (0.231mm < 0.254mm) Between Text "D7" (160.19mm,308.991mm) on Top Overlay And Track (14.605mm,310.515mm)(274.605mm,310.515mm) on Top Overlay Silk Text to Silk Clearance [0.231mm]
   Violation between Silk To Silk Clearance Constraint: (0.231mm < 0.254mm) Between Text "D8" (192.448mm,308.991mm) on Top Overlay And Track (14.605mm,310.515mm)(274.605mm,310.515mm) on Top Overlay Silk Text to Silk Clearance [0.231mm]
   Violation between Silk To Silk Clearance Constraint: (0.231mm < 0.254mm) Between Text "D9" (224.96mm,308.991mm) on Top Overlay And Track (14.605mm,310.515mm)(274.605mm,310.515mm) on Top Overlay Silk Text to Silk Clearance [0.231mm]
   Violation between Silk To Silk Clearance Constraint: (0.104mm < 0.254mm) Between Text "PWR Supply" (0.508mm,332.19mm) on Top Overlay And Track (0.15mm,331.47mm)(10.437mm,331.47mm) on Top Overlay Silk Text to Silk Clearance [0.104mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R60" (238.277mm,91.389mm) on Top Overlay And Track (241.978mm,50.419mm)(241.978mm,310.419mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :10

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Track (12.065mm,310.515mm)(12.065mm,315.214mm) on Top Layer 
   Violation between Net Antennae: Track (12.706mm,329.393mm)(18.294mm,334.981mm) on Top Layer 
   Violation between Net Antennae: Track (13.817mm,312.788mm)(13.817mm,315.93mm) on Top Layer 
Rule Violations :3

Processing Rule : Board Clearance Constraint (Gap=0mm) (All)
   Violation between Board Outline Clearance(Outline Edge): (0.254mm < 0.4mm) Between Board Edge And Text "PWR Supply" (0.508mm,332.19mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.381mm < 0.4mm) Between Board Edge And Text "USB-C PWR" (0.635mm,348.107mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.4mm) Between Board Edge And Track (0.15mm,322.961mm)(10.437mm,322.961mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.4mm) Between Board Edge And Track (0.15mm,331.47mm)(10.437mm,331.47mm) on Top Overlay 
Rule Violations :4

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 1399
Waived Violations : 0
Time Elapsed        : 00:00:02