Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat May  1 01:51:01 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (166)
6. checking no_output_delay (68)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (166)
--------------------------------
 There are 166 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (68)
--------------------------------
 There are 68 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.110        0.000                      0                 2479        0.096        0.000                      0                 2479        4.020        0.000                       0                  1375  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.110        0.000                      0                 2479        0.096        0.000                      0                 2479        4.020        0.000                       0                  1375  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.110ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 1.993ns (25.277%)  route 5.892ns (74.723%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X43Y64         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep/Q
                         net (fo=111, routed)         2.988     4.417    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep_n_0
    SLICE_X43Y75         LUT2 (Prop_lut2_I0_O)        0.124     4.541 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_i_3/O
                         net (fo=1, routed)           0.000     4.541    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_i_3_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.091 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.091    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.205 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.205    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.319    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.433 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.433    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.655 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.903     8.559    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X42Y63         LUT4 (Prop_lut4_I2_O)        0.299     8.858 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.858    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp[3]_i_1_n_0
    SLICE_X42Y63         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X42Y63         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X42Y63         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.114ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.881ns  (logic 1.993ns (25.289%)  route 5.888ns (74.711%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X43Y64         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep/Q
                         net (fo=111, routed)         2.988     4.417    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep_n_0
    SLICE_X43Y75         LUT2 (Prop_lut2_I0_O)        0.124     4.541 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_i_3/O
                         net (fo=1, routed)           0.000     4.541    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_i_3_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.091 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.091    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.205 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.205    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.319    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.433 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.433    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.655 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.899     8.555    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X42Y63         LUT4 (Prop_lut4_I2_O)        0.299     8.854 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.854    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp[2]_i_1_n_0
    SLICE_X42Y63         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X42Y63         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X42Y63         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  2.114    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 1.993ns (25.690%)  route 5.765ns (74.310%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X43Y64         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep/Q
                         net (fo=111, routed)         2.988     4.417    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep_n_0
    SLICE_X43Y75         LUT2 (Prop_lut2_I0_O)        0.124     4.541 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_i_3/O
                         net (fo=1, routed)           0.000     4.541    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_i_3_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.091 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.091    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.205 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.205    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.319    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.433 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.433    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.655 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.777     8.432    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X44Y66         LUT4 (Prop_lut4_I2_O)        0.299     8.731 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp[8]_i_1/O
                         net (fo=1, routed)           0.000     8.731    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp[8]_i_1_n_0
    SLICE_X44Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X44Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X44Y66         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.754ns  (logic 1.993ns (25.704%)  route 5.761ns (74.296%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X43Y64         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep/Q
                         net (fo=111, routed)         2.988     4.417    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep_n_0
    SLICE_X43Y75         LUT2 (Prop_lut2_I0_O)        0.124     4.541 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_i_3/O
                         net (fo=1, routed)           0.000     4.541    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_i_3_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.091 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.091    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.205 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.205    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.319    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.433 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.433    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.655 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.772     8.428    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X44Y66         LUT4 (Prop_lut4_I2_O)        0.299     8.727 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     8.727    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp[9]_i_1_n_0
    SLICE_X44Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X44Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X44Y66         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.765ns  (logic 1.993ns (25.665%)  route 5.772ns (74.335%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X43Y64         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep/Q
                         net (fo=111, routed)         2.988     4.417    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep_n_0
    SLICE_X43Y75         LUT2 (Prop_lut2_I0_O)        0.124     4.541 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_i_3/O
                         net (fo=1, routed)           0.000     4.541    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_i_3_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.091 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.091    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.205 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.205    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.319    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.433 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.433    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.655 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.784     8.439    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X42Y66         LUT4 (Prop_lut4_I2_O)        0.299     8.738 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp[10]_i_1/O
                         net (fo=1, routed)           0.000     8.738    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp[10]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X42Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X42Y66         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.636ns  (logic 1.993ns (26.101%)  route 5.643ns (73.899%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X43Y64         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep/Q
                         net (fo=111, routed)         2.988     4.417    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep_n_0
    SLICE_X43Y75         LUT2 (Prop_lut2_I0_O)        0.124     4.541 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_i_3/O
                         net (fo=1, routed)           0.000     4.541    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_i_3_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.091 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.091    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.205 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.205    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.319    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.433 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.433    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.655 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.654     8.310    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X42Y68         LUT4 (Prop_lut4_I2_O)        0.299     8.609 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp[22]_i_1/O
                         net (fo=1, routed)           0.000     8.609    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp[22]_i_1_n_0
    SLICE_X42Y68         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X42Y68         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[22]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X42Y68         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[22]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                  2.359    

Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 1.993ns (26.689%)  route 5.475ns (73.311%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X43Y64         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep/Q
                         net (fo=111, routed)         2.988     4.417    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep_n_0
    SLICE_X43Y75         LUT2 (Prop_lut2_I0_O)        0.124     4.541 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_i_3/O
                         net (fo=1, routed)           0.000     4.541    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_i_3_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.091 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.091    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.205 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.205    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.319    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.433 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.433    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.655 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.486     8.142    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X42Y69         LUT4 (Prop_lut4_I2_O)        0.299     8.441 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp[26]_i_1/O
                         net (fo=1, routed)           0.000     8.441    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp[26]_i_1_n_0
    SLICE_X42Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X42Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[26]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X42Y69         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[26]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             2.650ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_2_reg_455_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/val_reg_466_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.219ns  (logic 1.666ns (23.077%)  route 5.553ns (76.923%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X51Y52         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_455_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/tmp_2_reg_455_reg[5]/Q
                         net (fo=5, routed)           1.000     2.429    bd_0_i/hls_inst/inst/tmp_2_reg_455[5]
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.553 r  bd_0_i/hls_inst/inst/val_reg_466[63]_i_8/O
                         net (fo=4, routed)           0.597     3.151    bd_0_i/hls_inst/inst/val_reg_466[63]_i_8_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I3_O)        0.124     3.275 r  bd_0_i/hls_inst/inst/val_reg_466[63]_i_2/O
                         net (fo=52, routed)          0.850     4.124    bd_0_i/hls_inst/inst/add_ln510_fu_247_p2[11]
    SLICE_X48Y52         LUT3 (Prop_lut3_I1_O)        0.124     4.248 r  bd_0_i/hls_inst/inst/val_reg_466[63]_i_19/O
                         net (fo=33, routed)          1.029     5.277    bd_0_i/hls_inst/inst/val_reg_466[63]_i_19_n_0
    SLICE_X47Y54         LUT4 (Prop_lut4_I1_O)        0.152     5.429 r  bd_0_i/hls_inst/inst/val_reg_466[3]_i_3/O
                         net (fo=5, routed)           0.843     6.272    bd_0_i/hls_inst/inst/val_reg_466[3]_i_3_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I4_O)        0.354     6.626 r  bd_0_i/hls_inst/inst/val_reg_466[51]_i_2/O
                         net (fo=2, routed)           0.742     7.368    bd_0_i/hls_inst/inst/val_reg_466[51]_i_2_n_0
    SLICE_X41Y53         LUT4 (Prop_lut4_I2_O)        0.332     7.700 r  bd_0_i/hls_inst/inst/val_reg_466[19]_i_1/O
                         net (fo=1, routed)           0.492     8.192    bd_0_i/hls_inst/inst/val_reg_466[19]_i_1_n_0
    SLICE_X39Y53         FDRE                                         r  bd_0_i/hls_inst/inst/val_reg_466_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y53         FDRE                                         r  bd_0_i/hls_inst/inst/val_reg_466_reg[19]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y53         FDRE (Setup_fdre_C_D)       -0.047    10.842    bd_0_i/hls_inst/inst/val_reg_466_reg[19]
  -------------------------------------------------------------------
                         required time                         10.842    
                         arrival time                          -8.192    
  -------------------------------------------------------------------
                         slack                                  2.650    

Slack (MET) :             2.679ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.314ns  (logic 1.993ns (27.247%)  route 5.321ns (72.753%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X43Y64         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep/Q
                         net (fo=111, routed)         2.988     4.417    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep_n_0
    SLICE_X43Y75         LUT2 (Prop_lut2_I0_O)        0.124     4.541 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_i_3/O
                         net (fo=1, routed)           0.000     4.541    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_i_3_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.091 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.091    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.205 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.205    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.319    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.433 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.433    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.655 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.333     7.988    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X42Y67         LUT4 (Prop_lut4_I2_O)        0.299     8.287 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp[16]_i_1/O
                         net (fo=1, routed)           0.000     8.287    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp[16]_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X42Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[16]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X42Y67         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[16]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.287    
  -------------------------------------------------------------------
                         slack                                  2.679    

Slack (MET) :             2.686ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.311ns  (logic 1.993ns (27.258%)  route 5.318ns (72.742%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X43Y64         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep/Q
                         net (fo=111, routed)         2.988     4.417    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[0]_rep_n_0
    SLICE_X43Y75         LUT2 (Prop_lut2_I0_O)        0.124     4.541 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_i_3/O
                         net (fo=1, routed)           0.000     4.541    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_i_3_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.091 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.091    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.205 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.205    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.319    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.433 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.433    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.655 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.330     7.985    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X42Y67         LUT4 (Prop_lut4_I2_O)        0.299     8.284 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp[17]_i_1/O
                         net (fo=1, routed)           0.000     8.284    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp[17]_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X42Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[17]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X42Y67         FDRE (Setup_fdre_C_D)        0.081    10.970    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/remd_tmp_reg[17]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                  2.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln20_1_reg_477_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/dividend0_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y51         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln20_1_reg_477_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_ln20_1_reg_477_reg[24]/Q
                         net (fo=1, routed)           0.052     0.603    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/dividend0_reg[63]_0[24]
    SLICE_X38Y51         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/dividend0_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.432     0.432    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/ap_clk
    SLICE_X38Y51         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/dividend0_reg[24]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/dividend0_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/divisor0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/fn1_sdiv_9s_64ns_8_13_seq_1_div_u_0/divisor0_reg[13]_inv/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.410     0.410    bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/ap_clk
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/divisor0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/divisor0_reg[13]/Q
                         net (fo=2, routed)           0.099     0.650    bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/fn1_sdiv_9s_64ns_8_13_seq_1_div_u_0/divisor0_reg[13]_inv_0
    SLICE_X38Y70         LUT3 (Prop_lut3_I2_O)        0.048     0.698 r  bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/fn1_sdiv_9s_64ns_8_13_seq_1_div_u_0/divisor0[13]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.698    bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/fn1_sdiv_9s_64ns_8_13_seq_1_div_u_0/divisor_u[13]
    SLICE_X38Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/fn1_sdiv_9s_64ns_8_13_seq_1_div_u_0/divisor0_reg[13]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.432     0.432    bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/fn1_sdiv_9s_64ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X38Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/fn1_sdiv_9s_64ns_8_13_seq_1_div_u_0/divisor0_reg[13]_inv/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y70         FDRE (Hold_fdre_C_D)         0.131     0.563    bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/fn1_sdiv_9s_64ns_8_13_seq_1_div_u_0/divisor0_reg[13]_inv
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/divisor0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/fn1_sdiv_9s_64ns_8_13_seq_1_div_u_0/divisor0_reg[16]_inv/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.190ns (65.239%)  route 0.101ns (34.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.410     0.410    bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/ap_clk
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/divisor0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/divisor0_reg[16]/Q
                         net (fo=2, routed)           0.101     0.652    bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/fn1_sdiv_9s_64ns_8_13_seq_1_div_u_0/divisor0_reg[16]_inv_0
    SLICE_X38Y70         LUT3 (Prop_lut3_I2_O)        0.049     0.701 r  bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/fn1_sdiv_9s_64ns_8_13_seq_1_div_u_0/divisor0[16]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.701    bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/fn1_sdiv_9s_64ns_8_13_seq_1_div_u_0/divisor_u[16]
    SLICE_X38Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/fn1_sdiv_9s_64ns_8_13_seq_1_div_u_0/divisor0_reg[16]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.432     0.432    bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/fn1_sdiv_9s_64ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X38Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/fn1_sdiv_9s_64ns_8_13_seq_1_div_u_0/divisor0_reg[16]_inv/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y70         FDRE (Hold_fdre_C_D)         0.131     0.563    bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/fn1_sdiv_9s_64ns_8_13_seq_1_div_u_0/divisor0_reg[16]_inv
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/dividend0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/dividend0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.410     0.410    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/ap_clk
    SLICE_X39Y50         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/dividend0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/dividend0_reg[18]/Q
                         net (fo=2, routed)           0.099     0.650    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/dividend0_reg_n_0_[18]
    SLICE_X38Y50         LUT3 (Prop_lut3_I2_O)        0.045     0.695 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/dividend0[18]_i_1/O
                         net (fo=1, routed)           0.000     0.695    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/D[18]
    SLICE_X38Y50         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/dividend0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.432     0.432    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X38Y50         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/dividend0_reg[18]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/dividend0_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/divisor0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/fn1_sdiv_9s_64ns_8_13_seq_1_div_u_0/divisor0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.755%)  route 0.101ns (35.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.410     0.410    bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/ap_clk
    SLICE_X39Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/divisor0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/divisor0_reg[4]/Q
                         net (fo=2, routed)           0.101     0.652    bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/fn1_sdiv_9s_64ns_8_13_seq_1_div_u_0/divisor0_reg[4]_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I2_O)        0.045     0.697 r  bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/fn1_sdiv_9s_64ns_8_13_seq_1_div_u_0/divisor0[4]_i_1/O
                         net (fo=1, routed)           0.000     0.697    bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/fn1_sdiv_9s_64ns_8_13_seq_1_div_u_0/divisor_u[4]
    SLICE_X38Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/fn1_sdiv_9s_64ns_8_13_seq_1_div_u_0/divisor0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.432     0.432    bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/fn1_sdiv_9s_64ns_8_13_seq_1_div_u_0/ap_clk
    SLICE_X38Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/fn1_sdiv_9s_64ns_8_13_seq_1_div_u_0/divisor0_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y67         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/fn1_sdiv_9s_64ns_8_13_seq_1_div_u_0/divisor0_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff2_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.251ns (82.267%)  route 0.054ns (17.733%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/ap_clk
    SLICE_X21Y41         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg[1]__0/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg[1]__0_n_0
    SLICE_X20Y41         LUT2 (Prop_lut2_I1_O)        0.045     0.650 r  bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff2[36]_i_3/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff2[36]_i_3_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.715 r  bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff2_reg[36]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.715    bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg__2[35]
    SLICE_X20Y41         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff2_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.432     0.432    bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/ap_clk
    SLICE_X20Y41         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff2_reg[35]/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y41         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff2_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff2_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.251ns (82.267%)  route 0.054ns (17.733%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/ap_clk
    SLICE_X21Y42         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg[5]__0/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg[5]__0_n_0
    SLICE_X20Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.650 r  bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff2[40]_i_3/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff2[40]_i_3_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.715 r  bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff2_reg[40]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.715    bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg__2[39]
    SLICE_X20Y42         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff2_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.432     0.432    bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/ap_clk
    SLICE_X20Y42         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff2_reg[39]/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y42         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff2_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg[13]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff2_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.251ns (82.267%)  route 0.054ns (17.733%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/ap_clk
    SLICE_X21Y44         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg[13]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg[13]__0/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg[13]__0_n_0
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.045     0.650 r  bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff2[48]_i_3/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff2[48]_i_3_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.715 r  bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff2_reg[48]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.715    bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg__2[47]
    SLICE_X20Y44         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff2_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.432     0.432    bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/ap_clk
    SLICE_X20Y44         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff2_reg[47]/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y44         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff2_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/quot_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_ln20_reg_487_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.410     0.410    bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/ap_clk
    SLICE_X40Y52         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/quot_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/quot_reg[25]/Q
                         net (fo=1, routed)           0.103     0.654    bd_0_i/hls_inst/inst/grp_fu_360_p2[25]
    SLICE_X43Y51         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_ln20_reg_487_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y51         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_ln20_reg_487_reg[25]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.072     0.504    bd_0_i/hls_inst/inst/sdiv_ln20_reg_487_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg[8]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff2_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/ap_clk
    SLICE_X21Y43         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg[8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg[8]__0/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg[8]__0_n_0
    SLICE_X20Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.650 r  bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff2[44]_i_4/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff2[44]_i_4_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.716 r  bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff2_reg[44]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.716    bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg__2[42]
    SLICE_X20Y43         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff2_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1374, unset)         0.432     0.432    bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/ap_clk
    SLICE_X20Y43         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff2_reg[42]/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y43         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff2_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y16   bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y13   bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U4/fn1_mul_64s_64s_64_5_1_Multiplier_1_U/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y19   bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U4/fn1_mul_64s_64s_64_5_1_Multiplier_1_U/buff0_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y16   bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U4/fn1_mul_64s_64s_64_5_1_Multiplier_1_U/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y16   bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y17   bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/tmp_product__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y20   bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U4/fn1_mul_64s_64s_64_5_1_Multiplier_1_U/tmp_product__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y18   bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U4/fn1_mul_64s_64s_64_5_1_Multiplier_1_U/buff1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y18   bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y18   bd_0_i/hls_inst/inst/mul_32ns_64s_64_5_1_U2/fn1_mul_32ns_64s_64_5_1_Multiplier_0_U/buff1_reg/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y68  bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/fn1_sdiv_9s_64ns_8_13_seq_1_div_u_0/r_stage_reg[7]_srl7___sdiv_64ns_33ns_64_68_seq_1_U5_fn1_sdiv_64ns_33ns_64_68_seq_1_div_U_fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0_r_stage_reg_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y61  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y62  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[32]_srl32___sdiv_64ns_33ns_64_68_seq_1_U5_fn1_sdiv_64ns_33ns_64_68_seq_1_div_U_fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y62  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[62]_srl30___sdiv_64ns_33ns_64_68_seq_1_U5_fn1_sdiv_64ns_33ns_64_68_seq_1_div_U_fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y68  bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/fn1_sdiv_9s_64ns_8_13_seq_1_div_u_0/r_stage_reg[7]_srl7___sdiv_64ns_33ns_64_68_seq_1_U5_fn1_sdiv_64ns_33ns_64_68_seq_1_div_U_fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0_r_stage_reg_r_5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y61  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y62  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[32]_srl32___sdiv_64ns_33ns_64_68_seq_1_U5_fn1_sdiv_64ns_33ns_64_68_seq_1_div_U_fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y62  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[62]_srl30___sdiv_64ns_33ns_64_68_seq_1_U5_fn1_sdiv_64ns_33ns_64_68_seq_1_div_U_fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y64  bd_0_i/hls_inst/inst/add_ln18_reg_425_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y69  bd_0_i/hls_inst/inst/add_ln18_reg_425_reg[10]/C
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y68  bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/fn1_sdiv_9s_64ns_8_13_seq_1_div_u_0/r_stage_reg[7]_srl7___sdiv_64ns_33ns_64_68_seq_1_U5_fn1_sdiv_64ns_33ns_64_68_seq_1_div_U_fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0_r_stage_reg_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y68  bd_0_i/hls_inst/inst/sdiv_9s_64ns_8_13_seq_1_U3/fn1_sdiv_9s_64ns_8_13_seq_1_div_U/fn1_sdiv_9s_64ns_8_13_seq_1_div_u_0/r_stage_reg[7]_srl7___sdiv_64ns_33ns_64_68_seq_1_U5_fn1_sdiv_64ns_33ns_64_68_seq_1_div_U_fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0_r_stage_reg_r_5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y61  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y61  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y62  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[32]_srl32___sdiv_64ns_33ns_64_68_seq_1_U5_fn1_sdiv_64ns_33ns_64_68_seq_1_div_U_fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y62  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[32]_srl32___sdiv_64ns_33ns_64_68_seq_1_U5_fn1_sdiv_64ns_33ns_64_68_seq_1_div_U_fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y62  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[62]_srl30___sdiv_64ns_33ns_64_68_seq_1_U5_fn1_sdiv_64ns_33ns_64_68_seq_1_div_U_fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y62  bd_0_i/hls_inst/inst/sdiv_64ns_33ns_64_68_seq_1_U5/fn1_sdiv_64ns_33ns_64_68_seq_1_div_U/fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0/r_stage_reg[62]_srl30___sdiv_64ns_33ns_64_68_seq_1_U5_fn1_sdiv_64ns_33ns_64_68_seq_1_div_U_fn1_sdiv_64ns_33ns_64_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y64  bd_0_i/hls_inst/inst/add_ln18_reg_425_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y64  bd_0_i/hls_inst/inst/add_ln18_reg_425_reg[0]/C



