#  Simulation Model Generator
#  Xilinx EDK 14.7 EDK_P.20131013
#  Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
#
#  File     DDR2_SDRAM_list.do (Thu Apr 24 10:19:38 2014)
#
#  Module   system_ddr2_sdram_wrapper
#  Instance DDR2_SDRAM
#  Because EDK did not create the testbench, the user
#  specifies the path to the device under test, $tbpath.
#
set binopt {-bin}
set hexopt {-hex}
if { [info exists PathSeparator] } { set ps $PathSeparator } else { set ps "/" }
if { ![info exists tbpath] } { set tbpath "${ps}system" }

# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL0_M_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL0_M_Write
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL0_M_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL0_M_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL0_M_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL0_S_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL0_S_Read
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL0_S_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL0_S_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL0_S_Exists
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL0_B_M_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL0_B_M_Write
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL0_B_M_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL0_B_M_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL0_B_M_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL0_B_S_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL0_B_S_Read
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL0_B_S_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL0_B_S_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL0_B_S_Exists
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Rst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_ABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_PAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_SAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_masterID
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_RNW
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_BE
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_UABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_rdPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_wrPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_abort
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_busLock
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_MSize
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_size
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_type
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_lockErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_wrPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_wrPendPri
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_rdPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_rdPendPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_reqPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_TAttribute
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_rdBurst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_wrBurst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_PLB_wrDBus
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_addrAck
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_SSize
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_wait
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_rearbitrate
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_wrDAck
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_wrComp
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_wrBTerm
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_rdDBus
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_rdWdAddr
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_rdDAck
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_rdComp
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_rdBTerm
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_MBusy
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_MRdErr
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_MWrErr
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB0_Sl_MIRQ
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA0_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA0_Rx_IntOut
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA0_Tx_IntOut
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA0_RstOut
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA0_TX_D
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA0_TX_Rem
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA0_TX_SOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA0_TX_EOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA0_TX_SOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA0_TX_EOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA0_TX_Src_Rdy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA0_TX_Dst_Rdy
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA0_RX_D
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA0_RX_Rem
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA0_RX_SOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA0_RX_EOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA0_RX_SOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA0_RX_EOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA0_RX_Src_Rdy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA0_RX_Dst_Rdy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Rst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_ABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_PAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_SAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_masterID
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_RNW
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_BE
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_UABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_rdPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_wrPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_abort
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_busLock
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_MSize
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_size
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_type
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_lockErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_wrPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_wrPendPri
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_rdPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_rdPendPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_reqPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_TAttribute
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_rdBurst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_wrBurst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_PLB_wrDBus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_addrAck
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_SSize
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_wait
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_rearbitrate
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_wrDAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_wrComp
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_wrBTerm
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_rdDBus
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_rdWdAddr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_rdDAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_rdComp
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_rdBTerm
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_MBusy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_MRdErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_MWrErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL0_Sl_MIRQ
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM0_Addr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM0_AddrReq
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM0_AddrAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM0_RNW
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM0_Size
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM0_RdModWr
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM0_WrFIFO_Data
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM0_WrFIFO_BE
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM0_WrFIFO_Push
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM0_RdFIFO_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM0_RdFIFO_Pop
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM0_RdFIFO_RdWdAddr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM0_WrFIFO_Empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM0_WrFIFO_AlmostFull
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM0_WrFIFO_Flush
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM0_RdFIFO_Empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM0_RdFIFO_Flush
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM0_RdFIFO_Latency
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM0_InitDone
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC0_MIMCReadNotWrite
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC0_MIMCAddress
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC0_MIMCAddressValid
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC0_MIMCWriteData
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC0_MIMCWriteDataValid
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC0_MIMCByteEnable
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC0_MIMCBankConflict
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC0_MIMCRowConflict
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC0_MCMIReadData
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC0_MCMIReadDataValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC0_MCMIReadDataErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC0_MCMIAddrReadyToAccept
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Cmd_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Cmd_Reset
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Cmd_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Cmd_Write
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Cmd_End
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Cmd_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Cmd_Almost_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Cmd_Idle
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Wd_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Wd_Reset
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Wd_Write
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Wd_End_Burst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Wd_Flush
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Wd_Data
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Wd_Data_BE
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Wd_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Wd_Almost_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Rd_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Rd_Reset
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Rd_Read
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Rd_End_Burst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Rd_Flush
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Rd_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Rd_Empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC0_Rd_Almost_Empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB0_cmd_clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB0_cmd_en
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB0_cmd_instr
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB0_cmd_bl
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB0_cmd_byte_addr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB0_cmd_empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB0_cmd_full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB0_wr_clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB0_wr_en
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB0_wr_mask
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB0_wr_data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB0_wr_full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB0_wr_empty
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB0_wr_count
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB0_wr_underrun
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB0_wr_error
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB0_rd_clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB0_rd_en
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB0_rd_data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB0_rd_full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB0_rd_empty
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB0_rd_count
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB0_rd_overflow
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB0_rd_error
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL1_M_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL1_M_Write
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL1_M_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL1_M_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL1_M_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL1_S_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL1_S_Read
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL1_S_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL1_S_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL1_S_Exists
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL1_B_M_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL1_B_M_Write
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL1_B_M_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL1_B_M_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL1_B_M_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL1_B_S_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL1_B_S_Read
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL1_B_S_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL1_B_S_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL1_B_S_Exists
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Rst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_ABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_PAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_SAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_masterID
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_RNW
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_BE
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_UABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_rdPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_wrPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_abort
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_busLock
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_MSize
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_size
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_type
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_lockErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_wrPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_wrPendPri
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_rdPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_rdPendPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_reqPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_TAttribute
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_rdBurst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_wrBurst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_PLB_wrDBus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_addrAck
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_SSize
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_wait
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_rearbitrate
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_wrDAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_wrComp
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_wrBTerm
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_rdDBus
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_rdWdAddr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_rdDAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_rdComp
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_rdBTerm
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_MBusy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_MRdErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_MWrErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB1_Sl_MIRQ
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA1_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA1_Rx_IntOut
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA1_Tx_IntOut
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA1_RstOut
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA1_TX_D
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA1_TX_Rem
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA1_TX_SOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA1_TX_EOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA1_TX_SOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA1_TX_EOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA1_TX_Src_Rdy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA1_TX_Dst_Rdy
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA1_RX_D
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA1_RX_Rem
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA1_RX_SOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA1_RX_EOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA1_RX_SOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA1_RX_EOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA1_RX_Src_Rdy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA1_RX_Dst_Rdy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Rst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_ABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_PAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_SAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_masterID
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_RNW
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_BE
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_UABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_rdPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_wrPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_abort
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_busLock
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_MSize
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_size
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_type
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_lockErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_wrPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_wrPendPri
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_rdPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_rdPendPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_reqPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_TAttribute
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_rdBurst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_wrBurst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_PLB_wrDBus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_addrAck
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_SSize
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_wait
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_rearbitrate
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_wrDAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_wrComp
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_wrBTerm
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_rdDBus
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_rdWdAddr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_rdDAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_rdComp
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_rdBTerm
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_MBusy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_MRdErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_MWrErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL1_Sl_MIRQ
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM1_Addr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM1_AddrReq
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM1_AddrAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM1_RNW
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM1_Size
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM1_RdModWr
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM1_WrFIFO_Data
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM1_WrFIFO_BE
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM1_WrFIFO_Push
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM1_RdFIFO_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM1_RdFIFO_Pop
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM1_RdFIFO_RdWdAddr
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM1_WrFIFO_Empty
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM1_WrFIFO_AlmostFull
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM1_WrFIFO_Flush
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM1_RdFIFO_Empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM1_RdFIFO_Flush
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM1_RdFIFO_Latency
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM1_InitDone
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC1_MIMCReadNotWrite
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC1_MIMCAddress
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC1_MIMCAddressValid
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC1_MIMCWriteData
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC1_MIMCWriteDataValid
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC1_MIMCByteEnable
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC1_MIMCBankConflict
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC1_MIMCRowConflict
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC1_MCMIReadData
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC1_MCMIReadDataValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC1_MCMIReadDataErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC1_MCMIAddrReadyToAccept
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Cmd_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Cmd_Reset
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Cmd_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Cmd_Write
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Cmd_End
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Cmd_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Cmd_Almost_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Cmd_Idle
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Wd_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Wd_Reset
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Wd_Write
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Wd_End_Burst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Wd_Flush
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Wd_Data
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Wd_Data_BE
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Wd_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Wd_Almost_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Rd_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Rd_Reset
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Rd_Read
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Rd_End_Burst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Rd_Flush
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Rd_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Rd_Empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC1_Rd_Almost_Empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB1_cmd_clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB1_cmd_en
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB1_cmd_instr
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB1_cmd_bl
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB1_cmd_byte_addr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB1_cmd_empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB1_cmd_full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB1_wr_clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB1_wr_en
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB1_wr_mask
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB1_wr_data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB1_wr_full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB1_wr_empty
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB1_wr_count
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB1_wr_underrun
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB1_wr_error
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB1_rd_clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB1_rd_en
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB1_rd_data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB1_rd_full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB1_rd_empty
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB1_rd_count
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB1_rd_overflow
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB1_rd_error
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL2_M_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL2_M_Write
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL2_M_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL2_M_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL2_M_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL2_S_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL2_S_Read
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL2_S_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL2_S_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL2_S_Exists
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL2_B_M_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL2_B_M_Write
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL2_B_M_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL2_B_M_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL2_B_M_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL2_B_S_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL2_B_S_Read
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL2_B_S_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL2_B_S_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL2_B_S_Exists
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Rst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_ABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_PAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_SAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_masterID
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_RNW
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_BE
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_UABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_rdPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_wrPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_abort
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_busLock
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_MSize
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_size
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_type
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_lockErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_wrPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_wrPendPri
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_rdPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_rdPendPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_reqPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_TAttribute
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_rdBurst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_wrBurst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_PLB_wrDBus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_addrAck
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_SSize
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_wait
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_rearbitrate
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_wrDAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_wrComp
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_wrBTerm
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_rdDBus
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_rdWdAddr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_rdDAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_rdComp
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_rdBTerm
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_MBusy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_MRdErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_MWrErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB2_Sl_MIRQ
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA2_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA2_Rx_IntOut
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA2_Tx_IntOut
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA2_RstOut
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA2_TX_D
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA2_TX_Rem
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA2_TX_SOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA2_TX_EOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA2_TX_SOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA2_TX_EOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA2_TX_Src_Rdy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA2_TX_Dst_Rdy
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA2_RX_D
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA2_RX_Rem
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA2_RX_SOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA2_RX_EOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA2_RX_SOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA2_RX_EOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA2_RX_Src_Rdy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA2_RX_Dst_Rdy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Rst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_ABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_PAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_SAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_masterID
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_RNW
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_BE
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_UABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_rdPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_wrPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_abort
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_busLock
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_MSize
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_size
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_type
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_lockErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_wrPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_wrPendPri
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_rdPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_rdPendPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_reqPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_TAttribute
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_rdBurst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_wrBurst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_PLB_wrDBus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_addrAck
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_SSize
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_wait
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_rearbitrate
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_wrDAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_wrComp
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_wrBTerm
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_rdDBus
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_rdWdAddr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_rdDAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_rdComp
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_rdBTerm
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_MBusy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_MRdErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_MWrErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL2_Sl_MIRQ
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM2_Addr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM2_AddrReq
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM2_AddrAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM2_RNW
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM2_Size
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM2_RdModWr
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM2_WrFIFO_Data
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM2_WrFIFO_BE
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM2_WrFIFO_Push
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM2_RdFIFO_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM2_RdFIFO_Pop
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM2_RdFIFO_RdWdAddr
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM2_WrFIFO_Empty
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM2_WrFIFO_AlmostFull
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM2_WrFIFO_Flush
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM2_RdFIFO_Empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM2_RdFIFO_Flush
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM2_RdFIFO_Latency
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM2_InitDone
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC2_MIMCReadNotWrite
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC2_MIMCAddress
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC2_MIMCAddressValid
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC2_MIMCWriteData
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC2_MIMCWriteDataValid
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC2_MIMCByteEnable
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC2_MIMCBankConflict
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC2_MIMCRowConflict
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC2_MCMIReadData
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC2_MCMIReadDataValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC2_MCMIReadDataErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC2_MCMIAddrReadyToAccept
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Cmd_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Cmd_Reset
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Cmd_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Cmd_Write
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Cmd_End
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Cmd_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Cmd_Almost_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Cmd_Idle
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Wd_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Wd_Reset
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Wd_Write
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Wd_End_Burst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Wd_Flush
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Wd_Data
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Wd_Data_BE
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Wd_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Wd_Almost_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Rd_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Rd_Reset
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Rd_Read
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Rd_End_Burst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Rd_Flush
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Rd_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Rd_Empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC2_Rd_Almost_Empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB2_cmd_clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB2_cmd_en
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB2_cmd_instr
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB2_cmd_bl
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB2_cmd_byte_addr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB2_cmd_empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB2_cmd_full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB2_wr_clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB2_wr_en
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB2_wr_mask
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB2_wr_data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB2_wr_full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB2_wr_empty
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB2_wr_count
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB2_wr_underrun
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB2_wr_error
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB2_rd_clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB2_rd_en
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB2_rd_data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB2_rd_full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB2_rd_empty
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB2_rd_count
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB2_rd_overflow
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB2_rd_error
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL3_M_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL3_M_Write
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL3_M_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL3_M_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL3_M_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL3_S_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL3_S_Read
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL3_S_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL3_S_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL3_S_Exists
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL3_B_M_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL3_B_M_Write
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL3_B_M_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL3_B_M_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL3_B_M_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL3_B_S_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL3_B_S_Read
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL3_B_S_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL3_B_S_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL3_B_S_Exists
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Rst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_ABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_PAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_SAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_masterID
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_RNW
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_BE
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_UABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_rdPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_wrPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_abort
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_busLock
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_MSize
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_size
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_type
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_lockErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_wrPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_wrPendPri
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_rdPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_rdPendPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_reqPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_TAttribute
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_rdBurst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_wrBurst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_PLB_wrDBus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_addrAck
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_SSize
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_wait
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_rearbitrate
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_wrDAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_wrComp
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_wrBTerm
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_rdDBus
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_rdWdAddr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_rdDAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_rdComp
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_rdBTerm
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_MBusy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_MRdErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_MWrErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB3_Sl_MIRQ
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA3_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA3_Rx_IntOut
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA3_Tx_IntOut
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA3_RstOut
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA3_TX_D
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA3_TX_Rem
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA3_TX_SOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA3_TX_EOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA3_TX_SOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA3_TX_EOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA3_TX_Src_Rdy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA3_TX_Dst_Rdy
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA3_RX_D
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA3_RX_Rem
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA3_RX_SOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA3_RX_EOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA3_RX_SOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA3_RX_EOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA3_RX_Src_Rdy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA3_RX_Dst_Rdy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Rst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_ABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_PAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_SAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_masterID
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_RNW
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_BE
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_UABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_rdPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_wrPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_abort
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_busLock
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_MSize
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_size
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_type
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_lockErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_wrPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_wrPendPri
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_rdPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_rdPendPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_reqPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_TAttribute
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_rdBurst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_wrBurst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_PLB_wrDBus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_addrAck
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_SSize
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_wait
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_rearbitrate
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_wrDAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_wrComp
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_wrBTerm
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_rdDBus
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_rdWdAddr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_rdDAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_rdComp
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_rdBTerm
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_MBusy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_MRdErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_MWrErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL3_Sl_MIRQ
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM3_Addr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM3_AddrReq
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM3_AddrAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM3_RNW
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM3_Size
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM3_RdModWr
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM3_WrFIFO_Data
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM3_WrFIFO_BE
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM3_WrFIFO_Push
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM3_RdFIFO_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM3_RdFIFO_Pop
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM3_RdFIFO_RdWdAddr
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM3_WrFIFO_Empty
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM3_WrFIFO_AlmostFull
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM3_WrFIFO_Flush
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM3_RdFIFO_Empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM3_RdFIFO_Flush
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM3_RdFIFO_Latency
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM3_InitDone
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC3_MIMCReadNotWrite
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC3_MIMCAddress
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC3_MIMCAddressValid
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC3_MIMCWriteData
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC3_MIMCWriteDataValid
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC3_MIMCByteEnable
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC3_MIMCBankConflict
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC3_MIMCRowConflict
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC3_MCMIReadData
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC3_MCMIReadDataValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC3_MCMIReadDataErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC3_MCMIAddrReadyToAccept
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Cmd_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Cmd_Reset
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Cmd_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Cmd_Write
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Cmd_End
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Cmd_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Cmd_Almost_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Cmd_Idle
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Wd_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Wd_Reset
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Wd_Write
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Wd_End_Burst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Wd_Flush
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Wd_Data
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Wd_Data_BE
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Wd_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Wd_Almost_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Rd_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Rd_Reset
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Rd_Read
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Rd_End_Burst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Rd_Flush
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Rd_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Rd_Empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC3_Rd_Almost_Empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB3_cmd_clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB3_cmd_en
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB3_cmd_instr
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB3_cmd_bl
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB3_cmd_byte_addr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB3_cmd_empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB3_cmd_full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB3_wr_clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB3_wr_en
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB3_wr_mask
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB3_wr_data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB3_wr_full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB3_wr_empty
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB3_wr_count
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB3_wr_underrun
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB3_wr_error
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB3_rd_clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB3_rd_en
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB3_rd_data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB3_rd_full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB3_rd_empty
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB3_rd_count
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB3_rd_overflow
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB3_rd_error
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL4_M_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL4_M_Write
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL4_M_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL4_M_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL4_M_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL4_S_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL4_S_Read
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL4_S_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL4_S_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL4_S_Exists
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL4_B_M_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL4_B_M_Write
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL4_B_M_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL4_B_M_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL4_B_M_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL4_B_S_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL4_B_S_Read
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL4_B_S_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL4_B_S_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL4_B_S_Exists
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Rst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_ABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_PAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_SAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_masterID
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_RNW
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_BE
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_UABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_rdPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_wrPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_abort
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_busLock
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_MSize
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_size
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_type
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_lockErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_wrPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_wrPendPri
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_rdPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_rdPendPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_reqPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_TAttribute
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_rdBurst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_wrBurst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_PLB_wrDBus
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_addrAck
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_SSize
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_wait
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_rearbitrate
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_wrDAck
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_wrComp
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_wrBTerm
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_rdDBus
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_rdWdAddr
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_rdDAck
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_rdComp
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_rdBTerm
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_MBusy
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_MRdErr
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_MWrErr
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB4_Sl_MIRQ
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA4_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA4_Rx_IntOut
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA4_Tx_IntOut
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA4_RstOut
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA4_TX_D
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA4_TX_Rem
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA4_TX_SOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA4_TX_EOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA4_TX_SOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA4_TX_EOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA4_TX_Src_Rdy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA4_TX_Dst_Rdy
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA4_RX_D
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA4_RX_Rem
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA4_RX_SOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA4_RX_EOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA4_RX_SOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA4_RX_EOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA4_RX_Src_Rdy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA4_RX_Dst_Rdy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Rst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_ABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_PAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_SAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_masterID
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_RNW
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_BE
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_UABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_rdPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_wrPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_abort
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_busLock
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_MSize
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_size
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_type
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_lockErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_wrPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_wrPendPri
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_rdPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_rdPendPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_reqPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_TAttribute
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_rdBurst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_wrBurst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_PLB_wrDBus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_addrAck
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_SSize
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_wait
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_rearbitrate
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_wrDAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_wrComp
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_wrBTerm
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_rdDBus
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_rdWdAddr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_rdDAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_rdComp
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_rdBTerm
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_MBusy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_MRdErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_MWrErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL4_Sl_MIRQ
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM4_Addr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM4_AddrReq
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM4_AddrAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM4_RNW
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM4_Size
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM4_RdModWr
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM4_WrFIFO_Data
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM4_WrFIFO_BE
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM4_WrFIFO_Push
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM4_RdFIFO_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM4_RdFIFO_Pop
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM4_RdFIFO_RdWdAddr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM4_WrFIFO_Empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM4_WrFIFO_AlmostFull
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM4_WrFIFO_Flush
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM4_RdFIFO_Empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM4_RdFIFO_Flush
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM4_RdFIFO_Latency
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM4_InitDone
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC4_MIMCReadNotWrite
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC4_MIMCAddress
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC4_MIMCAddressValid
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC4_MIMCWriteData
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC4_MIMCWriteDataValid
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC4_MIMCByteEnable
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC4_MIMCBankConflict
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC4_MIMCRowConflict
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC4_MCMIReadData
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC4_MCMIReadDataValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC4_MCMIReadDataErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC4_MCMIAddrReadyToAccept
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Cmd_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Cmd_Reset
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Cmd_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Cmd_Write
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Cmd_End
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Cmd_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Cmd_Almost_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Cmd_Idle
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Wd_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Wd_Reset
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Wd_Write
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Wd_End_Burst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Wd_Flush
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Wd_Data
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Wd_Data_BE
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Wd_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Wd_Almost_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Rd_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Rd_Reset
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Rd_Read
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Rd_End_Burst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Rd_Flush
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Rd_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Rd_Empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC4_Rd_Almost_Empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB4_cmd_clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB4_cmd_en
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB4_cmd_instr
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB4_cmd_bl
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB4_cmd_byte_addr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB4_cmd_empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB4_cmd_full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB4_wr_clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB4_wr_en
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB4_wr_mask
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB4_wr_data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB4_wr_full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB4_wr_empty
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB4_wr_count
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB4_wr_underrun
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB4_wr_error
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB4_rd_clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB4_rd_en
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB4_rd_data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB4_rd_full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB4_rd_empty
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB4_rd_count
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB4_rd_overflow
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB4_rd_error
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL5_M_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL5_M_Write
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL5_M_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL5_M_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL5_M_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL5_S_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL5_S_Read
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL5_S_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL5_S_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL5_S_Exists
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL5_B_M_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL5_B_M_Write
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL5_B_M_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL5_B_M_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL5_B_M_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL5_B_S_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL5_B_S_Read
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL5_B_S_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL5_B_S_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL5_B_S_Exists
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Rst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_ABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_PAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_SAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_masterID
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_RNW
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_BE
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_UABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_rdPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_wrPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_abort
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_busLock
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_MSize
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_size
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_type
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_lockErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_wrPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_wrPendPri
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_rdPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_rdPendPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_reqPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_TAttribute
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_rdBurst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_wrBurst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_PLB_wrDBus
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_addrAck
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_SSize
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_wait
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_rearbitrate
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_wrDAck
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_wrComp
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_wrBTerm
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_rdDBus
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_rdWdAddr
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_rdDAck
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_rdComp
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_rdBTerm
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_MBusy
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_MRdErr
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_MWrErr
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB5_Sl_MIRQ
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA5_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA5_Rx_IntOut
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA5_Tx_IntOut
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA5_RstOut
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA5_TX_D
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA5_TX_Rem
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA5_TX_SOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA5_TX_EOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA5_TX_SOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA5_TX_EOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA5_TX_Src_Rdy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA5_TX_Dst_Rdy
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA5_RX_D
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA5_RX_Rem
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA5_RX_SOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA5_RX_EOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA5_RX_SOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA5_RX_EOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA5_RX_Src_Rdy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA5_RX_Dst_Rdy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Rst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_ABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_PAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_SAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_masterID
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_RNW
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_BE
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_UABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_rdPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_wrPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_abort
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_busLock
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_MSize
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_size
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_type
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_lockErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_wrPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_wrPendPri
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_rdPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_rdPendPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_reqPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_TAttribute
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_rdBurst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_wrBurst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_PLB_wrDBus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_addrAck
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_SSize
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_wait
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_rearbitrate
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_wrDAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_wrComp
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_wrBTerm
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_rdDBus
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_rdWdAddr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_rdDAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_rdComp
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_rdBTerm
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_MBusy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_MRdErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_MWrErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL5_Sl_MIRQ
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM5_Addr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM5_AddrReq
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM5_AddrAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM5_RNW
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM5_Size
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM5_RdModWr
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM5_WrFIFO_Data
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM5_WrFIFO_BE
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM5_WrFIFO_Push
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM5_RdFIFO_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM5_RdFIFO_Pop
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM5_RdFIFO_RdWdAddr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM5_WrFIFO_Empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM5_WrFIFO_AlmostFull
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM5_WrFIFO_Flush
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM5_RdFIFO_Empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM5_RdFIFO_Flush
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM5_RdFIFO_Latency
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM5_InitDone
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC5_MIMCReadNotWrite
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC5_MIMCAddress
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC5_MIMCAddressValid
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC5_MIMCWriteData
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC5_MIMCWriteDataValid
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC5_MIMCByteEnable
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC5_MIMCBankConflict
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC5_MIMCRowConflict
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC5_MCMIReadData
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC5_MCMIReadDataValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC5_MCMIReadDataErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC5_MCMIAddrReadyToAccept
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Cmd_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Cmd_Reset
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Cmd_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Cmd_Write
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Cmd_End
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Cmd_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Cmd_Almost_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Cmd_Idle
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Wd_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Wd_Reset
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Wd_Write
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Wd_End_Burst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Wd_Flush
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Wd_Data
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Wd_Data_BE
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Wd_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Wd_Almost_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Rd_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Rd_Reset
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Rd_Read
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Rd_End_Burst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Rd_Flush
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Rd_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Rd_Empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC5_Rd_Almost_Empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB5_cmd_clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB5_cmd_en
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB5_cmd_instr
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB5_cmd_bl
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB5_cmd_byte_addr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB5_cmd_empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB5_cmd_full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB5_wr_clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB5_wr_en
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB5_wr_mask
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB5_wr_data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB5_wr_full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB5_wr_empty
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB5_wr_count
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB5_wr_underrun
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB5_wr_error
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB5_rd_clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB5_rd_en
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB5_rd_data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB5_rd_full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB5_rd_empty
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB5_rd_count
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB5_rd_overflow
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB5_rd_error
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL6_M_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL6_M_Write
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL6_M_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL6_M_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL6_M_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL6_S_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL6_S_Read
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL6_S_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL6_S_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL6_S_Exists
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL6_B_M_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL6_B_M_Write
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL6_B_M_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL6_B_M_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL6_B_M_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL6_B_S_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL6_B_S_Read
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL6_B_S_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL6_B_S_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL6_B_S_Exists
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Rst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_ABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_PAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_SAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_masterID
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_RNW
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_BE
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_UABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_rdPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_wrPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_abort
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_busLock
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_MSize
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_size
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_type
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_lockErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_wrPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_wrPendPri
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_rdPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_rdPendPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_reqPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_TAttribute
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_rdBurst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_wrBurst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_PLB_wrDBus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_addrAck
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_SSize
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_wait
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_rearbitrate
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_wrDAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_wrComp
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_wrBTerm
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_rdDBus
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_rdWdAddr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_rdDAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_rdComp
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_rdBTerm
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_MBusy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_MRdErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_MWrErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB6_Sl_MIRQ
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA6_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA6_Rx_IntOut
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA6_Tx_IntOut
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA6_RstOut
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA6_TX_D
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA6_TX_Rem
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA6_TX_SOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA6_TX_EOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA6_TX_SOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA6_TX_EOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA6_TX_Src_Rdy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA6_TX_Dst_Rdy
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA6_RX_D
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA6_RX_Rem
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA6_RX_SOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA6_RX_EOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA6_RX_SOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA6_RX_EOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA6_RX_Src_Rdy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA6_RX_Dst_Rdy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Rst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_ABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_PAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_SAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_masterID
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_RNW
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_BE
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_UABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_rdPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_wrPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_abort
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_busLock
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_MSize
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_size
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_type
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_lockErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_wrPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_wrPendPri
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_rdPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_rdPendPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_reqPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_TAttribute
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_rdBurst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_wrBurst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_PLB_wrDBus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_addrAck
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_SSize
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_wait
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_rearbitrate
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_wrDAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_wrComp
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_wrBTerm
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_rdDBus
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_rdWdAddr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_rdDAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_rdComp
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_rdBTerm
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_MBusy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_MRdErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_MWrErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL6_Sl_MIRQ
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM6_Addr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM6_AddrReq
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM6_AddrAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM6_RNW
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM6_Size
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM6_RdModWr
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM6_WrFIFO_Data
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM6_WrFIFO_BE
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM6_WrFIFO_Push
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM6_RdFIFO_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM6_RdFIFO_Pop
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM6_RdFIFO_RdWdAddr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM6_WrFIFO_Empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM6_WrFIFO_AlmostFull
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM6_WrFIFO_Flush
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM6_RdFIFO_Empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM6_RdFIFO_Flush
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM6_RdFIFO_Latency
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM6_InitDone
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC6_MIMCReadNotWrite
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC6_MIMCAddress
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC6_MIMCAddressValid
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC6_MIMCWriteData
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC6_MIMCWriteDataValid
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC6_MIMCByteEnable
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC6_MIMCBankConflict
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC6_MIMCRowConflict
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC6_MCMIReadData
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC6_MCMIReadDataValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC6_MCMIReadDataErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC6_MCMIAddrReadyToAccept
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Cmd_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Cmd_Reset
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Cmd_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Cmd_Write
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Cmd_End
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Cmd_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Cmd_Almost_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Cmd_Idle
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Wd_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Wd_Reset
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Wd_Write
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Wd_End_Burst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Wd_Flush
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Wd_Data
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Wd_Data_BE
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Wd_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Wd_Almost_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Rd_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Rd_Reset
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Rd_Read
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Rd_End_Burst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Rd_Flush
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Rd_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Rd_Empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC6_Rd_Almost_Empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB6_cmd_clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB6_cmd_en
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB6_cmd_instr
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB6_cmd_bl
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB6_cmd_byte_addr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB6_cmd_empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB6_cmd_full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB6_wr_clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB6_wr_en
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB6_wr_mask
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB6_wr_data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB6_wr_full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB6_wr_empty
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB6_wr_count
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB6_wr_underrun
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB6_wr_error
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB6_rd_clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB6_rd_en
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB6_rd_data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB6_rd_full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB6_rd_empty
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB6_rd_count
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB6_rd_overflow
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB6_rd_error
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL7_M_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL7_M_Write
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL7_M_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL7_M_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL7_M_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL7_S_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL7_S_Read
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL7_S_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL7_S_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL7_S_Exists
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL7_B_M_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL7_B_M_Write
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL7_B_M_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL7_B_M_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL7_B_M_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL7_B_S_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL7_B_S_Read
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}FSL7_B_S_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL7_B_S_Control
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}FSL7_B_S_Exists
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Rst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_ABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_PAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_SAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_masterID
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_RNW
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_BE
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_UABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_rdPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_wrPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_abort
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_busLock
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_MSize
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_size
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_type
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_lockErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_wrPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_wrPendPri
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_rdPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_rdPendPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_reqPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_TAttribute
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_rdBurst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_wrBurst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_PLB_wrDBus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_addrAck
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_SSize
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_wait
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_rearbitrate
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_wrDAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_wrComp
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_wrBTerm
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_rdDBus
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_rdWdAddr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_rdDAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_rdComp
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_rdBTerm
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_MBusy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_MRdErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_MWrErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SPLB7_Sl_MIRQ
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA7_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA7_Rx_IntOut
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA7_Tx_IntOut
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA7_RstOut
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA7_TX_D
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA7_TX_Rem
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA7_TX_SOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA7_TX_EOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA7_TX_SOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA7_TX_EOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA7_TX_Src_Rdy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA7_TX_Dst_Rdy
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA7_RX_D
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA7_RX_Rem
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA7_RX_SOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA7_RX_EOF
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA7_RX_SOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA7_RX_EOP
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA7_RX_Src_Rdy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA7_RX_Dst_Rdy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Rst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_ABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_PAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_SAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_masterID
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_RNW
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_BE
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_UABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_rdPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_wrPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_abort
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_busLock
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_MSize
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_size
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_type
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_lockErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_wrPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_wrPendPri
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_rdPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_rdPendPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_reqPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_TAttribute
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_rdBurst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_wrBurst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_PLB_wrDBus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_addrAck
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_SSize
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_wait
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_rearbitrate
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_wrDAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_wrComp
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_wrBTerm
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_rdDBus
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_rdWdAddr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_rdDAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_rdComp
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_rdBTerm
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_MBusy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_MRdErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_MWrErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDMA_CTRL7_Sl_MIRQ
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM7_Addr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM7_AddrReq
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM7_AddrAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM7_RNW
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM7_Size
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM7_RdModWr
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM7_WrFIFO_Data
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM7_WrFIFO_BE
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM7_WrFIFO_Push
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM7_RdFIFO_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM7_RdFIFO_Pop
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM7_RdFIFO_RdWdAddr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM7_WrFIFO_Empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM7_WrFIFO_AlmostFull
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM7_WrFIFO_Flush
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM7_RdFIFO_Empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM7_RdFIFO_Flush
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PIM7_RdFIFO_Latency
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PIM7_InitDone
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC7_MIMCReadNotWrite
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC7_MIMCAddress
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC7_MIMCAddressValid
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC7_MIMCWriteData
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC7_MIMCWriteDataValid
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC7_MIMCByteEnable
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC7_MIMCBankConflict
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC7_MIMCRowConflict
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC7_MCMIReadData
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC7_MCMIReadDataValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC7_MCMIReadDataErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}PPC440MC7_MCMIAddrReadyToAccept
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Cmd_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Cmd_Reset
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Cmd_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Cmd_Write
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Cmd_End
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Cmd_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Cmd_Almost_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Cmd_Idle
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Wd_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Wd_Reset
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Wd_Write
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Wd_End_Burst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Wd_Flush
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Wd_Data
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Wd_Data_BE
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Wd_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Wd_Almost_Full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Rd_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Rd_Reset
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Rd_Read
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Rd_End_Burst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Rd_Flush
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Rd_Data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Rd_Empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}VFBC7_Rd_Almost_Empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB7_cmd_clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB7_cmd_en
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB7_cmd_instr
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB7_cmd_bl
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB7_cmd_byte_addr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB7_cmd_empty
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB7_cmd_full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB7_wr_clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB7_wr_en
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB7_wr_mask
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB7_wr_data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB7_wr_full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB7_wr_empty
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB7_wr_count
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB7_wr_underrun
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB7_wr_error
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB7_rd_clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB7_rd_en
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB7_rd_data
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB7_rd_full
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB7_rd_empty
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MCB7_rd_count
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB7_rd_overflow
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MCB7_rd_error
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Rst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_ABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_PAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_SAValid
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_masterID
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_RNW
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_BE
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_UABus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_rdPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_wrPrim
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_abort
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_busLock
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_MSize
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_size
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_type
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_lockErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_wrPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_wrPendPri
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_rdPendReq
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_rdPendPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_reqPri
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_TAttribute
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_rdBurst
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_wrBurst
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_PLB_wrDBus
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_addrAck
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_SSize
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_wait
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_rearbitrate
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_wrDAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_wrComp
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_wrBTerm
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_rdDBus
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_rdWdAddr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_rdDAck
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_rdComp
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_rdBTerm
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_MBusy
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_MRdErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_MWrErr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_CTRL_Sl_MIRQ
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_Clk0
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_Clk0_DIV2
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_Clk90
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_Clk_200MHz
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_Rst
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_Clk_Mem
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_Clk_Mem_2x
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_Clk_Mem_2x_180
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_Clk_Mem_2x_CE0
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_Clk_Mem_2x_CE90
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_Clk_Rd_Base
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_Clk_Mem_2x_bufpll_o
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_Clk_Mem_2x_180_bufpll_o
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_Clk_Mem_2x_CE0_bufpll_o
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_Clk_Mem_2x_CE90_bufpll_o
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_PLL_Lock_bufpll_o
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_PLL_Lock
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_Idelayctrl_Rdy_I
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_Idelayctrl_Rdy_O
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_InitDone
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_ECC_Intr
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_DCM_PSEN
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_DCM_PSINCDEC
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_DCM_PSDONE
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}MPMC_MCB_DRP_Clk
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDRAM_Clk
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDRAM_CE
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDRAM_CS_n
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDRAM_RAS_n
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDRAM_CAS_n
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}SDRAM_WE_n
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDRAM_BankAddr
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDRAM_Addr
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDRAM_DQ
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}SDRAM_DM
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}DDR_Clk
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}DDR_Clk_n
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}DDR_CE
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}DDR_CS_n
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}DDR_RAS_n
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}DDR_CAS_n
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}DDR_WE_n
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}DDR_BankAddr
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}DDR_Addr
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}DDR_DQ
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}DDR_DM
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}DDR_DQS
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}DDR_DQS_Div_O
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}DDR_DQS_Div_I
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}DDR2_Clk
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}DDR2_Clk_n
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}DDR2_CE
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}DDR2_CS_n
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}DDR2_ODT
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}DDR2_RAS_n
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}DDR2_CAS_n
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}DDR2_WE_n
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}DDR2_BankAddr
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}DDR2_Addr
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}DDR2_DQ
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}DDR2_DM
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}DDR2_DQS
  eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}DDR2_DQS_n
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}DDR2_DQS_Div_O
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}DDR2_DQS_Div_I
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}DDR3_Clk
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}DDR3_Clk_n
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}DDR3_CE
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}DDR3_CS_n
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}DDR3_ODT
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}DDR3_RAS_n
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}DDR3_CAS_n
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}DDR3_WE_n
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}DDR3_BankAddr
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}DDR3_Addr
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}DDR3_DQ
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}DDR3_DM
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}DDR3_Reset_n
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}DDR3_DQS
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}DDR3_DQS_n
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_addr
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_ba
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_ras_n
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_cas_n
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_we_n
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_cke
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_clk
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_clk_n
# eval add list $hexopt $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_dq
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_dqs
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_dqs_n
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_udqs
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_udqs_n
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_udm
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_ldm
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_odt
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}mcbx_dram_ddr3_rst
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}selfrefresh_enter
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}selfrefresh_mode
  eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}calib_recal
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}rzq
# eval add list $binopt $tbpath${ps}DDR2_SDRAM${ps}zio

