#!/usr/bin/env python3
"""
RTLå¥–åŠ±å‡½æ•°æµ‹è¯•è„šæœ¬
éªŒè¯RTLå¥–åŠ±è®¡ç®—åŠŸèƒ½æ˜¯å¦æ­£å¸¸å·¥ä½œ
"""

import sys
import os
from pathlib import Path

# æ·»åŠ é¡¹ç›®è·¯å¾„
project_root = Path(__file__).parent.parent.parent
sys.path.insert(0, str(project_root / "src"))

def test_reward_function():
    """æµ‹è¯•RTLå¥–åŠ±å‡½æ•°"""
    print("=" * 60)
    print("RTLå¥–åŠ±å‡½æ•°æµ‹è¯•")
    print("=" * 60)

    try:
        from verl.utils.reward_score.rtl_optimization import compute_score
        print("âœ“ æˆåŠŸå¯¼å…¥RTLå¥–åŠ±å‡½æ•°")
    except ImportError as e:
        print(f"âœ— å¯¼å…¥å¤±è´¥: {e}")
        return False

    # æµ‹è¯•æ¡ˆä¾‹1: åŸºç¡€Verilogä»£ç 
    test_cases = [
        {
            "name": "åŸºç¡€æ­£ç¡®ä»£ç ",
            "data_source": "rtl_optimization",
            "solution": """è¿™æ˜¯ä¼˜åŒ–åçš„Verilogä»£ç ï¼š

```verilog
module test_basic(
    input clk,
    input rst,
    input [7:0] data_in,
    output reg [7:0] data_out
);
    always @(posedge clk) begin
        if (rst)
            data_out <= 8'b0;
        else
            data_out <= data_in + 1;
    end
endmodule
```

ä¼˜åŒ–è¯´æ˜ï¼šç›´æ¥è®¡ç®—è¾“å‡ºï¼Œå‡å°‘å»¶è¿Ÿã€‚""",
            "ground_truth": """module test_original(
    input clk,
    input rst,
    input [7:0] data_in,
    output reg [7:0] data_out
);
    reg [7:0] temp;
    always @(posedge clk) begin
        if (rst) begin
            temp <= 8'b0;
            data_out <= 8'b0;
        end else begin
            temp <= data_in + 1;
            data_out <= temp;
        end
    end
endmodule""",
            "expected_range": (0.3, 1.0)
        },

        {
            "name": "è¯­æ³•é”™è¯¯ä»£ç ",
            "data_source": "rtl_optimization",
            "solution": """è¿™æ˜¯æœ‰é—®é¢˜çš„ä»£ç ï¼š

```verilog
module broken(
    input clk
    output data  // ç¼ºå°‘åˆ†å·å’Œç±»å‹
);
    always @(posedge clk
        data <= 1;  // ç¼ºå°‘å³æ‹¬å·
endmodule  // ç¼ºå°‘end
```""",
            "ground_truth": "module good(input clk, output reg data); always @(posedge clk) data <= 1; endmodule",
            "expected_range": (0.0, 0.2)
        },

        {
            "name": "æ— ä»£ç å†…å®¹",
            "data_source": "rtl_optimization",
            "solution": "è¿™é‡Œæ²¡æœ‰ä»»ä½•ä»£ç ï¼Œåªæ˜¯æ–‡å­—è¯´æ˜ã€‚",
            "ground_truth": "module test(input clk); endmodule",
            "expected_range": (0.0, 0.1)
        }
    ]

    all_passed = True

    for i, test_case in enumerate(test_cases, 1):
        print(f"\næµ‹è¯•æ¡ˆä¾‹ {i}: {test_case['name']}")
        print("-" * 40)

        try:
            score = compute_score(
                data_source=test_case["data_source"],
                solution_str=test_case["solution"],
                ground_truth=test_case["ground_truth"],
                extra_info={"original_code": test_case["ground_truth"]}
            )

            print(f"å¾—åˆ†: {score:.3f}")

            expected_min, expected_max = test_case["expected_range"]

            if expected_min <= score <= expected_max:
                print(f"âœ“ é€šè¿‡ (æœŸæœ›èŒƒå›´: {expected_min:.1f}-{expected_max:.1f})")
            else:
                print(f"âœ— å¤±è´¥ (æœŸæœ›èŒƒå›´: {expected_min:.1f}-{expected_max:.1f})")
                all_passed = False

        except Exception as e:
            print(f"âœ— å¼‚å¸¸: {e}")
            all_passed = False

    return all_passed


def test_verification_tools():
    """æµ‹è¯•éªŒè¯å·¥å…·"""
    print("\n" + "=" * 60)
    print("éªŒè¯å·¥å…·æµ‹è¯•")
    print("=" * 60)

    try:
        from verl.utils.reward_score.rtl_optimization import get_verification_tools
        tools = get_verification_tools()
        print("âœ“ æˆåŠŸåˆ›å»ºéªŒè¯å·¥å…·å®ä¾‹")

        # æµ‹è¯•å·¥å…·æ£€æµ‹
        print("\nå¯ç”¨å·¥å…·:")
        for tool, available in tools.tools.items():
            status = "âœ“ å¯ç”¨" if available else "âœ— ä¸å¯ç”¨"
            print(f"  {tool}: {status}")

        # æµ‹è¯•è¯­æ³•éªŒè¯
        test_code = """module test(input clk, output reg [7:0] data);
    always @(posedge clk) data <= 8'h42;
endmodule"""

        print(f"\næµ‹è¯•è¯­æ³•éªŒè¯...")
        syntax_result = tools.verify_syntax(test_code)
        print(f"è¯­æ³•æ£€æŸ¥ç»“æœ: {syntax_result['success']}")
        print(f"æ£€æŸ¥æ–¹æ³•: {syntax_result['method']}")

        if tools.tools.get('yosys', False):
            print(f"\næµ‹è¯•ç»¼åˆ...")
            synth_result = tools.synthesize_and_analyze(test_code)
            print(f"ç»¼åˆç»“æœ: {synth_result['success']}")
            if synth_result['success']:
                print(f"ç»Ÿè®¡ä¿¡æ¯: {synth_result.get('stats', {})}")

        return True

    except Exception as e:
        print(f"âœ— éªŒè¯å·¥å…·æµ‹è¯•å¤±è´¥: {e}")
        return False


def test_integration_with_rema():
    """æµ‹è¯•ä¸ReMAæ¡†æ¶é›†æˆ"""
    print("\n" + "=" * 60)
    print("ReMAæ¡†æ¶é›†æˆæµ‹è¯•")
    print("=" * 60)

    try:
        # æµ‹è¯•é»˜è®¤compute_scoreå‡½æ•°
        from verl.utils.reward_score import _default_compute_score
        print("âœ“ æˆåŠŸå¯¼å…¥ReMAé»˜è®¤å¥–åŠ±å‡½æ•°")

        # æµ‹è¯•RTLæ•°æ®æº
        test_solution = """ä¼˜åŒ–åçš„ä»£ç ï¼š
```verilog
module simple(input clk, output reg data);
always @(posedge clk) data <= 1'b1;
endmodule
```"""

        test_ground_truth = "module original(input clk, output reg data); reg temp; always @(posedge clk) begin temp <= 1'b1; data <= temp; end endmodule"

        for data_source in ['rtl_optimization', 'rtl_math', 'rtl_generation']:
            print(f"\næµ‹è¯•æ•°æ®æº: {data_source}")
            score = _default_compute_score(
                data_source=data_source,
                solution_str=test_solution,
                ground_truth=test_ground_truth,
                extra_info={"original_code": test_ground_truth}
            )
            print(f"å¾—åˆ†: {score:.3f}")

            if 0.0 <= score <= 1.0:
                print("âœ“ åˆ†æ•°èŒƒå›´æ­£å¸¸")
            else:
                print(f"âœ— åˆ†æ•°èŒƒå›´å¼‚å¸¸: {score}")
                return False

        return True

    except Exception as e:
        print(f"âœ— ReMAé›†æˆæµ‹è¯•å¤±è´¥: {e}")
        return False


def main():
    """ä¸»æµ‹è¯•å‡½æ•°"""
    print("RTLå¤šæ™ºèƒ½ä½“ä¼˜åŒ–ç³»ç»Ÿ - å¥–åŠ±å‡½æ•°æµ‹è¯•")
    print("åŸºäºReMAæ¡†æ¶")

    test_results = []

    # æ‰§è¡Œå„é¡¹æµ‹è¯•
    test_results.append(("RTLå¥–åŠ±å‡½æ•°", test_reward_function()))
    test_results.append(("éªŒè¯å·¥å…·", test_verification_tools()))
    test_results.append(("ReMAé›†æˆ", test_integration_with_rema()))

    # æ±‡æ€»ç»“æœ
    print("\n" + "=" * 60)
    print("æµ‹è¯•ç»“æœæ±‡æ€»")
    print("=" * 60)

    all_passed = True
    for test_name, result in test_results:
        status = "âœ“ é€šè¿‡" if result else "âœ— å¤±è´¥"
        print(f"{test_name}: {status}")
        if not result:
            all_passed = False

    print("\n" + "=" * 60)
    if all_passed:
        print("ğŸ‰ æ‰€æœ‰æµ‹è¯•é€šè¿‡ï¼RTLå¥–åŠ±ç³»ç»Ÿå¯ä»¥æ­£å¸¸ä½¿ç”¨ã€‚")
        print("\nå¯ä»¥ä½¿ç”¨ä»¥ä¸‹å‘½ä»¤å¼€å§‹è®­ç»ƒï¼š")
        print("bash scripts/rtl/train_rtl_rema.sh --quick-test --generate-data")
        return 0
    else:
        print("âŒ å­˜åœ¨æµ‹è¯•å¤±è´¥ï¼Œè¯·æ£€æŸ¥é…ç½®å’Œä¾èµ–ã€‚")
        return 1


if __name__ == "__main__":
    exit(main())