6d2801f120d6f00b4cdea8fd59e6e78083ad30a1
riscv_cs_register: Fix clearing of PC registers
diff --git a/rtl/riscv_cs_registers.sv b/rtl/riscv_cs_registers.sv
index 45ee167..60f9e97 100644
--- a/rtl/riscv_cs_registers.sv
+++ b/rtl/riscv_cs_registers.sv
@@ -1350,7 +1350,7 @@ end //PULP_SECURE
         CSR_OP_NONE:   ;
         CSR_OP_WRITE:  PCCR_n[0] = csr_wdata_i;
         CSR_OP_SET:    PCCR_n[0] = csr_wdata_i | PCCR_q[0];
-        CSR_OP_CLEAR:  PCCR_n[0] = csr_wdata_i & ~(PCCR_q[0]);
+        CSR_OP_CLEAR:  PCCR_n[0] = ~(csr_wdata_i) & PCCR_q[0];
       endcase
     end
   end
@@ -1371,7 +1371,7 @@ end //PULP_SECURE
           CSR_OP_NONE:   ;
           CSR_OP_WRITE:  PCCR_n[i] = csr_wdata_i;
           CSR_OP_SET:    PCCR_n[i] = csr_wdata_i | PCCR_q[i];
-          CSR_OP_CLEAR:  PCCR_n[i] = csr_wdata_i & ~(PCCR_q[i]);
+          CSR_OP_CLEAR:  PCCR_n[i] = ~(csr_wdata_i) & PCCR_q[i];
         endcase
       end
     end
@@ -1389,7 +1389,7 @@ end //PULP_SECURE
         CSR_OP_NONE:   ;
         CSR_OP_WRITE:  PCMR_n = csr_wdata_i[1:0];
         CSR_OP_SET:    PCMR_n = csr_wdata_i[1:0] | PCMR_q;
-        CSR_OP_CLEAR:  PCMR_n = csr_wdata_i[1:0] & ~(PCMR_q);
+        CSR_OP_CLEAR:  PCMR_n = ~(csr_wdata_i[1:0]) & PCMR_q;
       endcase
     end
 
@@ -1398,7 +1398,7 @@ end //PULP_SECURE
         CSR_OP_NONE:   ;
         CSR_OP_WRITE:  PCER_n = csr_wdata_i[N_PERF_COUNTERS-1:0];
         CSR_OP_SET:    PCER_n = csr_wdata_i[N_PERF_COUNTERS-1:0] | PCER_q;
-        CSR_OP_CLEAR:  PCER_n = csr_wdata_i[N_PERF_COUNTERS-1:0] & ~(PCER_q);
+        CSR_OP_CLEAR:  PCER_n = ~(csr_wdata_i[N_PERF_COUNTERS-1:0]) & PCER_q;
       endcase
     end
   end