<!-- RTL Design Sherpa Documentation Header -->
<table>
<tr>
<td width="80">
  <a href="https://github.com/sean-galloway/RTLDesignSherpa">
    <img src="https://raw.githubusercontent.com/sean-galloway/RTLDesignSherpa/main/docs/logos/Logo_200px.png" alt="RTL Design Sherpa" width="70">
  </a>
</td>
<td>
  <strong>RTL Design Sherpa</strong> Â· <em>Learning Hardware Design Through Practice</em><br>
  <sub>
    <a href="https://github.com/sean-galloway/RTLDesignSherpa">GitHub</a> Â·
    <a href="https://github.com/sean-galloway/RTLDesignSherpa/blob/main/docs/DOCUMENTATION_INDEX.md">Documentation Index</a> Â·
    <a href="https://github.com/sean-galloway/RTLDesignSherpa/blob/main/LICENSE">MIT License</a>
  </sub>
</td>
</tr>
</table>

---

<!-- End Header -->

# RTL Design Sherpa - Component Projects Index

**Last Updated:** 2026-01-04

---

## Overview

This index provides links to component project documentation within the RTL Design Sherpa repository. Each component has complete documentation in its project directory.

**Component Documentation Structure:**
- **Full Specification:** `projects/components/{name}/docs/` - Complete technical documentation
- **Requirements:** `projects/components/{name}/PRD.md` - Product requirements document
- **AI Guide:** `projects/components/{name}/CLAUDE.md` - AI-specific guidance
- **Implementation:** `projects/components/{name}/docs/IMPLEMENTATION_STATUS.md` - Test results and status

---

## Available Components

### DMA and Data Transfer

#### STREAM - Scatter-gather Transfer Rapid Engine for AXI Memory
**Status:** ğŸŸ¡ In Development (Tutorial DMA engine)
**Location:** [`projects/components/stream/`](../../../projects/components/stream/)

Beginner-friendly descriptor-based DMA engine for memory-to-memory transfers.

**Key Features:**
- 8 independent channels with descriptor chaining
- Simple scatter-gather (aligned addresses only)
- APB configuration interface (PeakRDL)
- AXI4 master interfaces for data transfer
- Tutorial focus - intentional simplifications

**Documentation:**
- ğŸ“– [Complete Specification](../../../projects/components/stream/docs/stream_spec/stream_index.md)
- ğŸ“‹ [Product Requirements](../../../projects/components/stream/PRD.md)
- ğŸ¤– [AI Guide](../../../projects/components/stream/CLAUDE.md)
- ğŸ“ [Architectural Notes](../../../projects/components/stream/docs/ARCHITECTURAL_NOTES.md)

---

#### RAPIDS - Rapid Application Processing and I/O Data Streams
**Status:** ğŸŸ¢ Functional (Test cleanup in progress)
**Location:** [`projects/components/rapids/`](../../../projects/components/rapids/)

Advanced descriptor-based DMA with network interfaces and complex features.

**Key Features:**
- Full alignment fixup logic
- Network TX/RX integration
- Credit-based flow control
- Control read/write engines
- Production-ready complexity

**Documentation:**
- ğŸ“– [Complete Specification](../../../projects/components/rapids/docs/rapids_spec/rapids_index.md)
- ğŸ“‹ [Product Requirements](../../../projects/components/rapids/PRD.md)
- ğŸ¤– [AI Guide](../../../projects/components/rapids/CLAUDE.md)

---

### Integration Components

#### APB Crossbar
**Status:** âœ… Production Ready (All tests passing at 100%)
**Location:** [`projects/components/apb_xbar/`](../../../projects/components/apb_xbar/)

Parametric MxN APB interconnect connecting multiple masters to multiple slaves with automatic address-based routing and round-robin arbitration.

**Key Features:**
- Configurable MÃ—N matrix (up to 16Ã—16)
- Automatic address decode (64KB per slave)
- Per-slave round-robin arbitration
- Zero-bubble throughput
- RTL generator for custom configurations

**Documentation:**
- ğŸ“– [Complete Specification](../../../projects/components/apb_xbar/docs/apb_xbar_spec/apb_xbar_index.md)
- ğŸ“‹ [Product Requirements](../../../projects/components/apb_xbar/PRD.md)
- ğŸ¤– [AI Guide](../../../projects/components/apb_xbar/CLAUDE.md)

---

#### Bridge Components
**Status:** ğŸŸ¡ In Development
**Location:** [`projects/components/bridge/`](../../../projects/components/bridge/)

Protocol bridge components for bus conversion.

**Documentation:**
- ğŸ“– [Specification](../../../projects/components/bridge/docs/)

---

#### Protocol Converters
**Status:** âœ… Production Ready (UART to AXI4-Lite)
**Location:** [`projects/components/converters/`](../../../projects/components/converters/)

Protocol conversion bridges for interfacing different communication standards.

**Key Features:**
- UART to AXI4-Lite master bridge
- ASCII command parsing (W/R commands)
- Configurable data width (32/64-bit)
- Configurable baud rate
- Timing isolation via skid buffers

**Documentation:**
- ğŸ“– [Component Guide](converters.md) - Complete specification and usage
- ğŸ“‹ [Implementation README](../../../projects/components/converters/rtl/uart_to_axil4/README.md)

---

### Retro Legacy Blocks

#### Retro Legacy Peripheral Collection
**Status:** âœ… Stable (Collection of legacy/retro peripherals)
**Location:** [`projects/components/retro_legacy_blocks/`](../../../projects/components/retro_legacy_blocks/)

Collection of legacy and retro-computing peripherals for historical SoC designs.

**Included Blocks:**
- **HPET** - High Precision Event Timer (APB interface)
- **8259 PIC** - Programmable Interrupt Controller
- **8254 PIT** - Programmable Interval Timer
- **RTC** - Real-Time Clock
- **SMBUS** - System Management Bus controller
- **PM/ACPI** - Power Management / Advanced Configuration and Power Interface
- **IOAPIC** - I/O Advanced Programmable Interrupt Controller

**Documentation:**
- ğŸ“‹ [Collection Overview](../../../projects/components/retro_legacy_blocks/README.md)
- ğŸ“– [HPET Specification](../../../projects/components/retro_legacy_blocks/docs/hpet_spec/hpet_index.md)
- ğŸ“‹ [Requirements](../../../projects/components/retro_legacy_blocks/PRD.md)
- ğŸ¤– [AI Guide](../../../projects/components/retro_legacy_blocks/CLAUDE.md)
- ğŸ“Š [Block Status](../../../projects/components/retro_legacy_blocks/BLOCK_STATUS.md)

---

### Other Components

#### Delta
**Location:** [`projects/components/delta/`](../../../projects/components/delta/)

**Documentation:**
- ğŸ“– [Specification](../../../projects/components/delta/docs/)

---

#### Hive
**Location:** [`projects/components/hive/`](../../../projects/components/hive/)

**Documentation:**
- ğŸ“– [Specification](../../../projects/components/hive/docs/)

---

## Status Legend

- âœ… **Production Ready** - Complete, verified, ready for integration
- ğŸŸ¢ **Functional** - Working, test cleanup/refinement ongoing
- ğŸŸ¡ **In Development** - Active development, partial functionality
- ğŸ”´ **Planned** - Design phase, not yet implemented

---

## Component Selection Guide

### When to Use Components vs. Building Blocks

**Use Components When:**
- âœ… Need complete, tested peripheral ready for SoC integration
- âœ… Require comprehensive register interface (APB, AXI)
- âœ… Need production-ready solution with verification
- âœ… Want standardized interfaces and protocols

**Use Building Blocks When:**
- âœ… Building custom logic from scratch
- âœ… Need simple, reusable primitives (counters, FIFOs, arbiters)
- âœ… Creating specialized accelerators
- âœ… Implementing vendor-specific features

### Learning Path Recommendations

1. **Start with STREAM** - Simplified DMA for tutorial/learning
2. **Progress to RAPIDS** - Full-featured DMA with alignment and network
3. **Integrate APB Crossbar** - Production-ready multi-master interconnect
4. **Explore Retro Blocks** - Legacy peripherals (HPET, PIC, PIT, etc.)

---

## Testing Components

### Test Hierarchy

All components follow a 3-level test hierarchy:

1. **Basic Tests** - Register access, simple functionality (<10s)
2. **Medium Tests** - Complex features, multi-component interactions (10-60s)
3. **Full Tests** - Stress testing, edge cases, CDC (60-180s)

### Running Tests

```bash
# Run all tests for a component
pytest projects/components/{name}/dv/tests/ -v

# Run specific test level
pytest projects/components/{name}/dv/tests/ -v -m basic
pytest projects/components/{name}/dv/tests/ -v -m medium
pytest projects/components/{name}/dv/tests/ -v -m full

# Run specific configuration
pytest "projects/components/{name}/dv/tests/test_{name}.py::test_function[params]" -v
```

---

## Resources

### Repository Documentation
- [Main README](../../../README.md) - Repository overview and setup
- [Master PRD](../../../PRD.md) - Project requirements and goals
- [Root CLAUDE.md](../../../CLAUDE.md) - AI assistance guide

### Building Blocks
- [rtl/common/](../../../rtl/common/) - 224 reusable building blocks (counters, math, FP)
- [rtl/amba/](../../../rtl/amba/) - 124 AMBA protocol modules (APB, AXI4, AMBA5)

### Verification Framework
- [bin/CocoTBFramework/](../../../bin/CocoTBFramework/) - CocoTB testbench infrastructure
- [CocoTB Documentation](https://docs.cocotb.org/) - External reference

### External Standards
- [AMBA Specifications](https://developer.arm.com/architectures/system-architectures/amba)
- [PeakRDL](https://peakrdl.readthedocs.io/) - Register generation
- [SystemRDL 2.0](https://www.accellera.org/downloads/standards/systemrdl)

---

## Component Development Structure

Each component follows this standard structure:

```
projects/components/{name}/
â”œâ”€â”€ rtl/                    # RTL source code
â”‚   â”œâ”€â”€ {name}_fub/         # Functional unit blocks
â”‚   â”œâ”€â”€ {name}_macro/       # Top-level integration
â”‚   â””â”€â”€ includes/           # Package definitions
â”œâ”€â”€ dv/                     # Design verification
â”‚   â”œâ”€â”€ tests/              # Test runners (pytest + cocotb_test)
â”‚   â”‚   â”œâ”€â”€ fub_tests/      # Individual block tests
â”‚   â”‚   â”œâ”€â”€ macro_tests/    # Integration tests
â”‚   â”‚   â””â”€â”€ conftest.py     # Pytest configuration
â”‚   â”œâ”€â”€ tbclasses/          # Testbench classes (project-specific)
â”‚   â””â”€â”€ components/         # BFMs (if needed)
â”œâ”€â”€ docs/                   # Component documentation
â”‚   â”œâ”€â”€ {name}_spec/        # Detailed specification
â”‚   â”‚   â”œâ”€â”€ {name}_index.md # Specification index
â”‚   â”‚   â”œâ”€â”€ ch01_overview/  # Overview chapter
â”‚   â”‚   â”œâ”€â”€ ch02_blocks/    # Block descriptions
â”‚   â”‚   â””â”€â”€ assets/         # Diagrams, waveforms
â”‚   â””â”€â”€ IMPLEMENTATION_STATUS.md # Test results
â”œâ”€â”€ bin/                    # Component-specific scripts
â”œâ”€â”€ known_issues/           # Issue tracking
â”œâ”€â”€ PRD.md                  # Product requirements document
â”œâ”€â”€ CLAUDE.md               # AI assistance guide
â”œâ”€â”€ TASKS.md                # Work tracking
â””â”€â”€ README.md               # Quick start guide
```

---

**Maintained By:** RTL Design Sherpa Project
**Last Review:** 2026-01-04
