Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.3 (lin64) Build 329390 Wed Oct 16 18:26:55 MDT 2013
| Date         : Tue Apr 15 14:02:38 2014
| Host         : ubuntu running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing_summary -file dma_wrapper_timing_summary_routed.rpt -pb dma_wrapper_timing_summary_routed.pb
| Design       : dma_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.08 2013-09-28
----------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There is 1 register/latch pin with no clock driven by: dma_i/ADC_emul_0/lvds_p_reg[0]_LDC_i_1/O and possible clock pin by: dma_i/ADC_emul_0/inst/acc_reg[0]/Q dma_i/ADC_emul_0/inst/sinc_flag_reg/Q 
 There is 1 register/latch pin with no clock driven by: dma_i/ADC_emul_0/lvds_p_reg[10]_LDC_i_1/O and possible clock pin by: dma_i/ADC_emul_0/inst/acc_reg[10]/Q dma_i/ADC_emul_0/inst/sinc_flag_reg/Q 
 There is 1 register/latch pin with no clock driven by: dma_i/ADC_emul_0/lvds_p_reg[11]_LDC_i_1/O and possible clock pin by: dma_i/ADC_emul_0/inst/acc_reg[11]/Q dma_i/ADC_emul_0/inst/sinc_flag_reg/Q 
 There is 1 register/latch pin with no clock driven by: dma_i/ADC_emul_0/lvds_p_reg[12]_LDC_i_1/O and possible clock pin by: dma_i/ADC_emul_0/inst/acc_reg[12]/Q dma_i/ADC_emul_0/inst/sinc_flag_reg/Q 
 There is 1 register/latch pin with no clock driven by: dma_i/ADC_emul_0/lvds_p_reg[13]_LDC_i_1/O and possible clock pin by: dma_i/ADC_emul_0/inst/acc_reg[13]/Q dma_i/ADC_emul_0/inst/sinc_flag_reg/Q 
 There is 1 register/latch pin with no clock driven by: dma_i/ADC_emul_0/lvds_p_reg[14]_LDC_i_1/O and possible clock pin by: dma_i/ADC_emul_0/inst/acc_reg[14]/Q dma_i/ADC_emul_0/inst/sinc_flag_reg/Q 
 There is 1 register/latch pin with no clock driven by: dma_i/ADC_emul_0/lvds_p_reg[15]_LDC_i_1/O and possible clock pin by: dma_i/ADC_emul_0/inst/acc_reg[15]/Q dma_i/ADC_emul_0/inst/sinc_flag_reg/Q 
 There is 1 register/latch pin with no clock driven by: dma_i/ADC_emul_0/lvds_p_reg[1]_LDC_i_1/O and possible clock pin by: dma_i/ADC_emul_0/inst/acc_reg[1]/Q dma_i/ADC_emul_0/inst/sinc_flag_reg/Q 
 There is 1 register/latch pin with no clock driven by: dma_i/ADC_emul_0/lvds_p_reg[2]_LDC_i_1/O and possible clock pin by: dma_i/ADC_emul_0/inst/acc_reg[2]/Q dma_i/ADC_emul_0/inst/sinc_flag_reg/Q 
 There is 1 register/latch pin with no clock driven by: dma_i/ADC_emul_0/lvds_p_reg[3]_LDC_i_1/O and possible clock pin by: dma_i/ADC_emul_0/inst/acc_reg[3]/Q dma_i/ADC_emul_0/inst/sinc_flag_reg/Q 
 There is 1 register/latch pin with no clock driven by: dma_i/ADC_emul_0/lvds_p_reg[4]_LDC_i_1/O and possible clock pin by: dma_i/ADC_emul_0/inst/acc_reg[4]/Q dma_i/ADC_emul_0/inst/sinc_flag_reg/Q 
 There is 1 register/latch pin with no clock driven by: dma_i/ADC_emul_0/lvds_p_reg[5]_LDC_i_1/O and possible clock pin by: dma_i/ADC_emul_0/inst/acc_reg[5]/Q dma_i/ADC_emul_0/inst/sinc_flag_reg/Q 
 There is 1 register/latch pin with no clock driven by: dma_i/ADC_emul_0/lvds_p_reg[6]_LDC_i_1/O and possible clock pin by: dma_i/ADC_emul_0/inst/acc_reg[6]/Q dma_i/ADC_emul_0/inst/sinc_flag_reg/Q 
 There is 1 register/latch pin with no clock driven by: dma_i/ADC_emul_0/lvds_p_reg[7]_LDC_i_1/O and possible clock pin by: dma_i/ADC_emul_0/inst/acc_reg[7]/Q dma_i/ADC_emul_0/inst/sinc_flag_reg/Q 
 There is 1 register/latch pin with no clock driven by: dma_i/ADC_emul_0/lvds_p_reg[8]_LDC_i_1/O and possible clock pin by: dma_i/ADC_emul_0/inst/acc_reg[8]/Q dma_i/ADC_emul_0/inst/sinc_flag_reg/Q 
 There is 1 register/latch pin with no clock driven by: dma_i/ADC_emul_0/lvds_p_reg[9]_LDC_i_1/O and possible clock pin by: dma_i/ADC_emul_0/inst/acc_reg[9]/Q dma_i/ADC_emul_0/inst/sinc_flag_reg/Q 
 There are 48 register/latch pins with no clock driven by: dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0] and possible clock pin by: dma_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0] 
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 48 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 0 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 5 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.248        0.000                      0                21195        0.024        0.000                      0                21195        4.500        0.000                       0                  9107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          6.351        0.000                      0                   18        0.245        0.000                      0                   18        4.500        0.000                       0                    19  
clk_fpga_2          4.999        0.000                      0                20963        0.024        0.000                      0                20963        8.750        0.000                       0                  9088  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk_fpga_2          3.248        0.000                      0                   16        1.284        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_2         clk_fpga_2               7.012        0.000                      0                  198        0.245        0.000                      0                  198  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 dma_i/ADC_emul_0/inst/redirect_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dma_i/ADC_emul_0/inst/acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 1.722ns (49.234%)  route 1.776ns (50.766%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 13.943 - 10.000 ) 
    Source Clock Delay      (SCD):    4.530ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.780     2.780    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.881 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18, routed)          1.649     4.530    dma_i/ADC_emul_0/clk
    SLICE_X43Y60                                                      r  dma_i/ADC_emul_0/inst/redirect_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     4.986 f  dma_i/ADC_emul_0/inst/redirect_flag_reg/Q
                         net (fo=18, routed)          1.226     6.212    dma_i/ADC_emul_0/in
    SLICE_X45Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.336 r  dma_i/ADC_emul_0/acc[0]_i_2/O
                         net (fo=1, routed)           0.550     6.886    dma_i/ADC_emul_0/n_0_acc[0]_i_2
    SLICE_X44Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.466 r  dma_i/ADC_emul_0/acc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.466    dma_i/ADC_emul_0/n_0_acc_reg[0]_i_1
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.580 r  dma_i/ADC_emul_0/acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    dma_i/ADC_emul_0/n_0_acc_reg[4]_i_1
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.694 r  dma_i/ADC_emul_0/acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    dma_i/ADC_emul_0/n_0_acc_reg[8]_i_1
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.028 r  dma_i/ADC_emul_0/acc_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.028    dma_i/ADC_emul_0/n_6_acc_reg[12]_i_1
    SLICE_X44Y60         FDRE                                         r  dma_i/ADC_emul_0/inst/acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0                                          0.000    10.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.376    12.376    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.467 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18, routed)          1.476    13.943    dma_i/ADC_emul_0/clk
    SLICE_X44Y60                                                      r  dma_i/ADC_emul_0/inst/acc_reg[13]/C
                         clock pessimism              0.528    14.471    
                         clock uncertainty           -0.154    14.317    
    SLICE_X44Y60         FDRE (Setup_fdre_C_D)        0.062    14.379    dma_i/ADC_emul_0/inst/acc_reg[13]
  -------------------------------------------------------------------
                         required time                         14.379    
                         arrival time                          -8.028    
  -------------------------------------------------------------------
                         slack                                  6.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dma_i/ADC_emul_0/inst/acc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dma_i/ADC_emul_0/inst/acc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.169     1.169    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.195 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18, routed)          0.554     1.749    dma_i/ADC_emul_0/clk
    SLICE_X44Y60                                                      r  dma_i/ADC_emul_0/inst/acc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.141     1.890 r  dma_i/ADC_emul_0/inst/acc_reg[14]/Q
                         net (fo=7, routed)           0.082     1.972    dma_i/ADC_emul_0/inst/acc_reg[14]
    SLICE_X44Y60         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.099 r  dma_i/ADC_emul_0/acc_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.099    dma_i/ADC_emul_0/n_4_acc_reg[12]_i_1
    SLICE_X44Y60         FDRE                                         r  dma_i/ADC_emul_0/inst/acc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0                                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.344     1.344    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.373 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18, routed)          0.822     2.195    dma_i/ADC_emul_0/clk
    SLICE_X44Y60                                                      r  dma_i/ADC_emul_0/inst/acc_reg[15]/C
                         clock pessimism             -0.446     1.749    
    SLICE_X44Y60         FDRE (Hold_fdre_C_D)         0.105     1.854    dma_i/ADC_emul_0/inst/acc_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155     10.000  7.845  BUFGCTRL_X0Y17  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X44Y60    dma_i/ADC_emul_0/inst/acc_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X44Y57    dma_i/ADC_emul_0/inst/acc_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        4.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 dma_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        14.014ns  (logic 2.407ns (17.176%)  route 11.607ns (82.824%))
  Logic Levels:           10  (LUT2=4 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 22.875 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9089, routed)        1.729     3.023    dma_i/axi_mem_intercon/xbar/aclk
    SLICE_X56Y46                                                      r  dma_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.456     3.479 r  dma_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=9, routed)           1.366     4.845    dma_i/axi_mem_intercon/xbar/n_0_inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]
    SLICE_X48Y45         LUT4 (Prop_lut4_I2_O)        0.150     4.995 f  dma_i/axi_mem_intercon/xbar/m_axi_wvalid[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.441     5.436    dma_i/axi_mem_intercon/xbar/n_0_m_axi_wvalid[1]_INST_0_i_2
    SLICE_X48Y45         LUT6 (Prop_lut6_I5_O)        0.326     5.762 f  dma_i/axi_mem_intercon/xbar/m_axi_wvalid[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.355     6.117    dma_i/axi_mem_intercon/xbar/n_0_m_axi_wvalid[1]_INST_0_i_1
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.241 r  dma_i/axi_mem_intercon/xbar/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.859     7.099    dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/s_axi_wvalid
    SLICE_X51Y40         LUT2 (Prop_lut2_I0_O)        0.150     7.249 r  dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/m_axi_wvalid_INST_0/O
                         net (fo=3, routed)           1.507     8.756    dma_i/axi_crossbar_0/s_axi_wvalid[0]
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.326     9.082 r  dma_i/axi_crossbar_0/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.592     9.674    dma_i/axi_bram_ctrl_0/s_axi_wvalid
    SLICE_X41Y74         LUT3 (Prop_lut3_I1_O)        0.124     9.798 f  dma_i/axi_bram_ctrl_0/bram_en_a_INST_0_i_2/O
                         net (fo=4, routed)           0.303    10.101    dma_i/axi_bram_ctrl_0/n_0_bram_en_a_INST_0_i_2
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.124    10.225 r  dma_i/axi_bram_ctrl_0/bram_en_a_INST_0_i_1/O
                         net (fo=6, routed)           1.057    11.281    dma_i/axi_bram_ctrl_0/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt_inc
    SLICE_X54Y72         LUT2 (Prop_lut2_I0_O)        0.150    11.431 r  dma_i/axi_bram_ctrl_0/bram_en_a_INST_0/O
                         net (fo=32, routed)          1.114    12.545    dma_i/axi_bram_ctrl_0_bram/ena
    SLICE_X81Y79         LUT6 (Prop_lut6_I0_O)        0.328    12.873 r  dma_i/axi_bram_ctrl_0_bram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__4/O
                         net (fo=4, routed)           2.362    15.236    dma_i/axi_bram_ctrl_0_bram/n_0_WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__4
    SLICE_X33Y107        LUT2 (Prop_lut2_I0_O)        0.149    15.385 r  dma_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENARDEN_cooolgate_en_gate_51/O
                         net (fo=1, routed)           1.652    17.037    dma_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENARDEN_cooolgate_en_sig_51
    RAMB36_X2Y28         RAMB36E1                                     r  dma_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0                                          0.000    20.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    21.088    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9089, routed)        1.696    22.875    dma_i/axi_bram_ctrl_0_bram/clka
    RAMB36_X2Y28                                                      r  dma_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.115    22.990    
                         clock uncertainty           -0.302    22.688    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651    22.037    dma_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.037    
                         arrival time                         -17.037    
  -------------------------------------------------------------------
                         slack                                  4.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.146%)  route 0.219ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9089, routed)        0.545     0.881    dma_i/axi_cdma_0/U0/m_axi_aclk
    SLICE_X51Y68                                                      r  dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]/Q
                         net (fo=2, routed)           0.219     1.241    dma_i/axi_cdma_0/U0/n_0_GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]
    SLICE_X48Y67         FDRE                                         r  dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0                                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9089, routed)        0.816     1.182    dma_i/axi_cdma_0/U0/m_axi_aclk
    SLICE_X48Y67                                                      r  dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[11]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X48Y67         FDRE (Hold_fdre_C_D)         0.070     1.217    dma_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform:           { 0 10 }
Period:             20.000
Sources:            { dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     20.000  17.424  RAMB36_X3Y14  dma_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.000  8.750   SLICE_X50Y37  dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.000  8.750   SLICE_X12Y46  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        3.248ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.284ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.248ns  (required time - arrival time)
  Source:                 dma_i/ADC_emul_0/inst/acc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dma_i/acp_0/inst/acp_v1_0_M00_AXI_inst/axi_wdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.494ns  (logic 1.589ns (35.359%)  route 2.905ns (64.641%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -1.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    4.531ns = ( 14.531 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.780    12.780    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.881 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18, routed)          1.650    14.531    dma_i/ADC_emul_0/clk
    SLICE_X44Y58                                                      r  dma_i/ADC_emul_0/inst/acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDRE (Prop_fdre_C_Q)         0.456    14.987 f  dma_i/ADC_emul_0/inst/acc_reg[6]/Q
                         net (fo=7, routed)           1.471    16.458    dma_i/ADC_emul_0/inst/acc_reg[6]
    SLICE_X37Y61         LUT3 (Prop_lut3_I0_O)        0.124    16.582 r  dma_i/ADC_emul_0/lvds_p_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.532    17.114    dma_i/ADC_emul_0/n_0_lvds_p_reg[6]_LDC_i_2
    SLICE_X37Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    17.999 f  dma_i/ADC_emul_0/inst/lvds_p_reg[6]_LDC/Q
                         net (fo=1, routed)           0.275    18.275    dma_i/ADC_emul_0/n_0_inst/lvds_p_reg[6]_LDC
    SLICE_X36Y62         LUT3 (Prop_lut3_I1_O)        0.124    18.399 r  dma_i/ADC_emul_0/lvds[6]_INST_0/O
                         net (fo=3, routed)           0.627    19.025    dma_i/acp_0/C_M00_AXI_DATA_ADC[6]
    SLICE_X36Y60         FDRE                                         r  dma_i/acp_0/inst/acp_v1_0_M00_AXI_inst/axi_wdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0                                          0.000    20.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    21.088    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9089, routed)        1.477    22.656    dma_i/acp_0/m00_axi_aclk
    SLICE_X36Y60                                                      r  dma_i/acp_0/inst/acp_v1_0_M00_AXI_inst/axi_wdata_reg[6]/C
                         clock pessimism              0.000    22.656    
                         clock uncertainty           -0.337    22.319    
    SLICE_X36Y60         FDRE (Setup_fdre_C_D)       -0.045    22.274    dma_i/acp_0/inst/acp_v1_0_M00_AXI_inst/axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         22.274    
                         arrival time                         -19.025    
  -------------------------------------------------------------------
                         slack                                  3.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.284ns  (arrival time - required time)
  Source:                 dma_i/ADC_emul_0/inst/acc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dma_i/acp_0/inst/acp_v1_0_M00_AXI_inst/axi_wdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.458ns (40.274%)  route 0.679ns (59.726%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.169     1.169    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.195 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18, routed)          0.555     1.750    dma_i/ADC_emul_0/clk
    SLICE_X44Y59                                                      r  dma_i/ADC_emul_0/inst/acc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.141     1.891 f  dma_i/ADC_emul_0/inst/acc_reg[9]/Q
                         net (fo=7, routed)           0.243     2.134    dma_i/ADC_emul_0/inst/acc_reg[9]
    SLICE_X49Y61         LUT3 (Prop_lut3_I0_O)        0.045     2.179 r  dma_i/ADC_emul_0/lvds_p_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.131     2.310    dma_i/ADC_emul_0/n_0_lvds_p_reg[9]_LDC_i_2
    SLICE_X49Y61         LDCE (SetClr_ldce_CLR_Q)     0.227     2.537 f  dma_i/ADC_emul_0/inst/lvds_p_reg[9]_LDC/Q
                         net (fo=1, routed)           0.105     2.642    dma_i/ADC_emul_0/n_0_inst/lvds_p_reg[9]_LDC
    SLICE_X49Y61         LUT3 (Prop_lut3_I1_O)        0.045     2.687 r  dma_i/ADC_emul_0/lvds[9]_INST_0/O
                         net (fo=3, routed)           0.200     2.887    dma_i/acp_0/C_M00_AXI_DATA_ADC[9]
    SLICE_X43Y61         FDRE                                         r  dma_i/acp_0/inst/acp_v1_0_M00_AXI_inst/axi_wdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0                                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9089, routed)        0.822     1.188    dma_i/acp_0/m00_axi_aclk
    SLICE_X43Y61                                                      r  dma_i/acp_0/inst/acp_v1_0_M00_AXI_inst/axi_wdata_reg[9]/C
                         clock pessimism              0.000     1.188    
                         clock uncertainty            0.337     1.525    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.078     1.603    dma_i/acp_0/inst/acp_v1_0_M00_AXI_inst/axi_wdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  1.284    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        7.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 dma_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        12.031ns  (logic 0.642ns (5.336%)  route 11.389ns (94.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 22.726 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9089, routed)        1.844     3.138    dma_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X42Y101                                                     r  dma_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  dma_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=49, routed)          5.852     9.508    dma_i/axi_mem_intercon/m00_couplers/auto_pc/aresetn
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.632 f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/S_AXI_AID_Q[0]_i_1/O
                         net (fo=310, routed)         5.536    15.169    dma_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_S_AXI_AID_Q[0]_i_1
    SLICE_X72Y28         FDPE                                         f  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0                                          0.000    20.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    21.088    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9089, routed)        1.547    22.726    dma_i/axi_mem_intercon/m00_couplers/auto_pc/aclk
    SLICE_X72Y28                                                      r  dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg/C
                         clock pessimism              0.115    22.841    
                         clock uncertainty           -0.302    22.539    
    SLICE_X72Y28         FDPE (Recov_fdpe_C_PRE)     -0.359    22.180    dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         22.180    
                         arrival time                         -15.169    
  -------------------------------------------------------------------
                         slack                                  7.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.870%)  route 0.275ns (66.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9089, routed)        0.551     0.887    dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/s_axi_aclk
    SLICE_X52Y31                                                      r  dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.028 f  dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.275     1.303    dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2]
    SLICE_X48Y33         FDPE                                         f  dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0                                          0.000     0.000 r  dma_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    dma_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dma_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=9089, routed)        0.822     1.188    dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/s_axi_aclk
    SLICE_X48Y33                                                      r  dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y33         FDPE (Remov_fdpe_C_PRE)     -0.095     1.058    dma_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.245    





