Info (10281): Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/jguti/OneDrive/Desktop/ECE_150_Project/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/jguti/OneDrive/Desktop/ECE_150_Project/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/jguti/OneDrive/Desktop/ECE_150_Project/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/jguti/OneDrive/Desktop/ECE_150_Project/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/jguti/OneDrive/Desktop/ECE_150_Project/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/jguti/OneDrive/Desktop/ECE_150_Project/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/jguti/OneDrive/Desktop/ECE_150_Project/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/jguti/OneDrive/Desktop/ECE_150_Project/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/jguti/OneDrive/Desktop/ECE_150_Project/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/jguti/OneDrive/Desktop/ECE_150_Project/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/jguti/OneDrive/Desktop/ECE_150_Project/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/jguti/OneDrive/Desktop/ECE_150_Project/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/jguti/OneDrive/Desktop/ECE_150_Project/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/jguti/OneDrive/Desktop/ECE_150_Project/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/jguti/OneDrive/Desktop/ECE_150_Project/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/jguti/OneDrive/Desktop/ECE_150_Project/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at hexdriver.v(25): extended using "x" or "z" File: C:/Users/jguti/OneDrive/Desktop/ECE_150_Project/ECE_150_Project/hexdriver.v Line: 25
