# RISC_V_SINGLE_CYCLE
A verilog implementation and simulation of risc v architecture
