

================================================================
== Vivado HLS Report for 'bnn_xcel'
================================================================
* Date:           Sun Nov  3 11:23:04 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.854 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1379512|  1379512| 13.795 ms | 13.795 ms |  1379512|  1379512|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                 |                      |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_conv_16_32_10_s_fu_432       |conv_16_32_10_s       |   938593|   938593|  9.386 ms |  9.386 ms |  938593|  938593|   none  |
        |grp_conv_1_16_18_s_fu_442        |conv_1_16_18_s        |   143921|   143921|  1.439 ms |  1.439 ms |  143921|  143921|   none  |
        |grp_max_pool_16_16_s_fu_452      |max_pool_16_16_s      |    14625|    14625|  0.146 ms |  0.146 ms |   14625|   14625|   none  |
        |grp_max_pool_32_8_s_fu_458       |max_pool_32_8_s       |     7489|     7489| 74.890 us | 74.890 us |    7489|    7489|   none  |
        |grp_pad_16_8_s_fu_464            |pad_16_8_s            |     2337|     2337| 23.370 us | 23.370 us |    2337|    2337|   none  |
        |grp_flatten_fu_470               |flatten               |     1345|     1345| 13.450 us | 13.450 us |    1345|    1345|   none  |
        |grp_initialize_padded_me_fu_476  |initialize_padded_me  |     1953|     1953| 19.530 us | 19.530 us |    1953|    1953|   none  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      360|      360|        20|          -|          -|    18|    no    |
        | + Loop 1.1  |       18|       18|         1|          -|          -|    18|    no    |
        |- Loop 2     |      544|      544|        34|          -|          -|    16|    no    |
        | + Loop 2.1  |       32|       32|         2|          -|          -|    16|    no    |
        |- Loop 3     |   262656|   262656|      1026|          -|          -|   256|    no    |
        | + Loop 3.1  |     1024|     1024|         2|          -|          -|   512|    no    |
        |- Loop 4     |      512|      512|         2|          -|          -|   256|    no    |
        |- Loop 5     |     5140|     5140|       514|          -|          -|    10|    no    |
        | + Loop 5.1  |      512|      512|         2|          -|          -|   256|    no    |
        |- Loop 6     |       18|       18|         2|          -|          -|     9|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    489|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        1|      -|     616|   2057|    -|
|Memory           |       14|      -|      28|     28|    0|
|Multiplexer      |        -|      -|       -|    641|    -|
|Register         |        -|      -|     264|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       15|      0|     908|   3215|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        5|      0|   ~0   |      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+-----+-----+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------------+----------------------+---------+-------+-----+-----+-----+
    |grp_conv_16_32_10_s_fu_432       |conv_16_32_10_s       |        1|      0|  191|  507|    0|
    |grp_conv_1_16_18_s_fu_442        |conv_1_16_18_s        |        0|      0|  136|  436|    0|
    |grp_flatten_fu_470               |flatten               |        0|      0|   61|  184|    0|
    |grp_initialize_padded_me_fu_476  |initialize_padded_me  |        0|      0|   45|  178|    0|
    |grp_max_pool_16_16_s_fu_452      |max_pool_16_16_s      |        0|      0|   62|  271|    0|
    |grp_max_pool_32_8_s_fu_458       |max_pool_32_8_s       |        0|      0|   57|  264|    0|
    |grp_pad_16_8_s_fu_464            |pad_16_8_s            |        0|      0|   64|  217|    0|
    +---------------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                            |                      |        1|      0|  616| 2057|    0|
    +---------------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------------+----------------------+---------+----+----+-----+--------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF | LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+----+----+-----+--------+-----+------+-------------+
    |conv1_U                |bnn_xcel_conv1        |        1|   0|   0|    0|    4096|    1|     1|         4096|
    |conv1_pooled_U         |bnn_xcel_conv1_pog8j  |        1|   0|   0|    0|    1024|    1|     1|         1024|
    |conv1_pooled_padded_U  |bnn_xcel_conv1_pohbi  |        1|   0|   0|    0|    1600|    1|     1|         1600|
    |conv2_U                |bnn_xcel_conv2        |        1|   0|   0|    0|    2048|    1|     1|         2048|
    |conv2_pooled_U         |bnn_xcel_conv2_poibs  |        0|   2|   8|    0|     512|    1|     1|          512|
    |reshaped_U             |bnn_xcel_conv2_poibs  |        0|   2|   8|    0|     512|    1|     1|          512|
    |dense1_V_U             |bnn_xcel_dense1_V     |        1|   0|   0|    0|     256|   11|     1|         2816|
    |dense2_V_U             |bnn_xcel_dense2_V     |        0|  20|   2|    0|      10|   10|     1|          100|
    |input_padded_0_U       |bnn_xcel_input_pafYi  |        0|   2|   6|    0|     324|    1|     1|          324|
    |signed1_U              |bnn_xcel_signed1      |        0|   2|   4|    0|     256|    1|     1|          256|
    |w_fc1_U                |bnn_xcel_w_fc1        |        8|   0|   0|    0|  131072|    1|     1|       131072|
    |w_fc2_U                |bnn_xcel_w_fc2        |        1|   0|   0|    0|    2560|    1|     1|         2560|
    +-----------------------+----------------------+---------+----+----+-----+--------+-----+------+-------------+
    |Total                  |                      |       14|  28|  28|    0|  144270|   31|    12|       146920|
    +-----------------------+----------------------+---------+----+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |accum_V_2_fu_870_p2       |     +    |      0|  0|  15|           9|           9|
    |accum_V_fu_732_p2         |     +    |      0|  0|  14|          10|          10|
    |add_ln168_1_fu_823_p2     |     +    |      0|  0|  13|          13|          13|
    |add_ln168_2_fu_829_p2     |     +    |      0|  0|  13|          13|          13|
    |add_ln168_fu_691_p2       |     +    |      0|  0|  26|          19|          19|
    |add_ln25_10_fu_633_p2     |     +    |      0|  0|  13|          10|          10|
    |add_ln25_1_fu_575_p2      |     +    |      0|  0|  15|           5|           1|
    |add_ln25_8_fu_593_p2      |     +    |      0|  0|  14|          10|          10|
    |add_ln25_9_fu_627_p2      |     +    |      0|  0|  13|          10|          10|
    |add_ln25_fu_555_p2        |     +    |      0|  0|  15|           5|           1|
    |add_ln39_fu_487_p2        |     +    |      0|  0|  15|           5|           1|
    |add_ln40_fu_529_p2        |     +    |      0|  0|  15|           5|           1|
    |add_ln41_4_fu_539_p2      |     +    |      0|  0|  14|          10|          10|
    |add_ln41_fu_517_p2        |     +    |      0|  0|  14|          10|          10|
    |dense1_V_d0               |     +    |      0|  0|  13|          11|          11|
    |dense2_V_d0               |     +    |      0|  0|  14|          10|          10|
    |i_fu_917_p2               |     +    |      0|  0|  13|           4|           1|
    |m_1_fu_668_p2             |     +    |      0|  0|  14|          10|           1|
    |m_2_fu_788_p2             |     +    |      0|  0|  15|           9|           1|
    |m_fu_744_p2               |     +    |      0|  0|  15|           9|           1|
    |n_1_fu_768_p2             |     +    |      0|  0|  13|           4|           1|
    |n_fu_648_p2               |     +    |      0|  0|  15|           9|           1|
    |icmp_ln130_fu_738_p2      |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln144_fu_880_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln164_1_fu_762_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln164_fu_642_p2      |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln166_1_fu_782_p2    |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln166_fu_662_p2      |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln23_fu_549_p2       |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln24_fu_569_p2       |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln39_fu_481_p2       |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln40_fu_523_p2       |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln895_1_fu_895_p2    |   icmp   |      0|  0|  13|          16|          16|
    |signed1_d0                |   icmp   |      0|  0|  13|          11|           1|
    |select_ln145_1_fu_909_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln145_fu_901_p3    |  select  |      0|  0|   4|           1|           4|
    |xor_ln168_1_fu_722_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln168_2_fu_854_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln168_3_fu_860_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln168_fu_716_p2       |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 489|         298|         259|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |agg_result_V_0_i_reg_398      |    9|          2|    4|          8|
    |ap_NS_fsm                     |  137|         30|    1|         30|
    |ap_return                     |    9|          2|    4|          8|
    |conv1_address0                |   15|          3|   12|         36|
    |conv1_ce0                     |   15|          3|    1|          3|
    |conv1_pooled_address0         |   15|          3|   10|         30|
    |conv1_pooled_ce0              |   15|          3|    1|          3|
    |conv1_pooled_padded_address0  |   21|          4|   11|         44|
    |conv1_pooled_padded_ce0       |   21|          4|    1|          4|
    |conv1_pooled_padded_d0        |   15|          3|    1|          3|
    |conv1_pooled_padded_we0       |   15|          3|    1|          3|
    |conv1_pooled_we0              |    9|          2|    1|          2|
    |conv1_we0                     |    9|          2|    1|          2|
    |conv2_address0                |   15|          3|   11|         33|
    |conv2_ce0                     |   15|          3|    1|          3|
    |conv2_pooled_address0         |   15|          3|    9|         27|
    |conv2_pooled_ce0              |   15|          3|    1|          3|
    |conv2_pooled_we0              |    9|          2|    1|          2|
    |conv2_we0                     |    9|          2|    1|          2|
    |dense1_V_address0             |   15|          3|    8|         24|
    |dense2_V_address0             |   21|          4|    4|         16|
    |input_padded_0_address0       |   21|          4|    9|         36|
    |input_padded_0_ce0            |   15|          3|    1|          3|
    |input_padded_0_d0             |   15|          3|    1|          3|
    |m_0_i14_reg_387               |    9|          2|    9|         18|
    |m_0_i7_reg_353                |    9|          2|    9|         18|
    |m_0_i_reg_342                 |    9|          2|   10|         20|
    |max_id_V_reg_420              |    9|          2|    4|          8|
    |n_0_i9_reg_364                |    9|          2|    4|          8|
    |n_0_i_reg_319                 |    9|          2|    9|         18|
    |p_012_0_i_reg_410             |    9|          2|   16|         32|
    |p_04_0_i13_reg_375            |    9|          2|    9|         18|
    |p_04_0_i_reg_330              |    9|          2|   10|         20|
    |reshaped_address0             |   15|          3|    9|         27|
    |reshaped_ce0                  |   15|          3|    1|          3|
    |reshaped_we0                  |    9|          2|    1|          2|
    |signed1_address0              |   15|          3|    8|         24|
    |x_0_0_i1_reg_297              |    9|          2|    5|         10|
    |x_0_0_i_reg_275               |    9|          2|    5|         10|
    |y_0_0_i3_reg_308              |    9|          2|    5|         10|
    |y_0_0_i_reg_286               |    9|          2|    5|         10|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  641|        134|  215|        584|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |add_ln25_10_reg_975                           |  10|   0|   10|          0|
    |add_ln25_1_reg_965                            |   5|   0|    5|          0|
    |add_ln25_reg_947                              |   5|   0|    5|          0|
    |add_ln39_reg_926                              |   5|   0|    5|          0|
    |add_ln41_reg_931                              |   9|   0|   10|          1|
    |agg_result_V_0_i_reg_398                      |   4|   0|    4|          0|
    |ap_CS_fsm                                     |  29|   0|   29|          0|
    |ap_return_preg                                |   4|   0|    4|          0|
    |grp_conv_16_32_10_s_fu_432_ap_start_reg       |   1|   0|    1|          0|
    |grp_conv_1_16_18_s_fu_442_ap_start_reg        |   1|   0|    1|          0|
    |grp_flatten_fu_470_ap_start_reg               |   1|   0|    1|          0|
    |grp_initialize_padded_me_fu_476_ap_start_reg  |   1|   0|    1|          0|
    |grp_max_pool_16_16_s_fu_452_ap_start_reg      |   1|   0|    1|          0|
    |grp_max_pool_32_8_s_fu_458_ap_start_reg       |   1|   0|    1|          0|
    |grp_pad_16_8_s_fu_464_ap_start_reg            |   1|   0|    1|          0|
    |m_0_i14_reg_387                               |   9|   0|    9|          0|
    |m_0_i7_reg_353                                |   9|   0|    9|          0|
    |m_0_i_reg_342                                 |  10|   0|   10|          0|
    |m_1_reg_1001                                  |  10|   0|   10|          0|
    |m_2_reg_1065                                  |   9|   0|    9|          0|
    |m_reg_1024                                    |   9|   0|    9|          0|
    |max_id_V_reg_420                              |   4|   0|    4|          0|
    |n_0_i9_reg_364                                |   4|   0|    4|          0|
    |n_0_i_reg_319                                 |   9|   0|    9|          0|
    |n_1_reg_1042                                  |   4|   0|    4|          0|
    |n_reg_983                                     |   9|   0|    9|          0|
    |p_012_0_i_reg_410                             |  16|   0|   16|          0|
    |p_04_0_i13_reg_375                            |   9|   0|    9|          0|
    |p_04_0_i_reg_330                              |  10|   0|   10|          0|
    |x_0_0_i1_reg_297                              |   5|   0|    5|          0|
    |x_0_0_i_reg_275                               |   5|   0|    5|          0|
    |y_0_0_i3_reg_308                              |   5|   0|    5|          0|
    |y_0_0_i_reg_286                               |   5|   0|    5|          0|
    |zext_ln131_reg_1029                           |   9|   0|   64|         55|
    |zext_ln166_1_reg_1052                         |   4|   0|   13|          9|
    |zext_ln166_reg_993                            |   9|   0|   19|         10|
    |zext_ln168_2_reg_1047                         |   4|   0|   64|         60|
    |zext_ln168_reg_988                            |   9|   0|   64|         55|
    |zext_ln24_reg_957                             |   5|   0|   10|          5|
    |zext_ln25_reg_952                             |   5|   0|   10|          5|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 264|   0|  464|        200|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |   bnn_xcel   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |   bnn_xcel   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |   bnn_xcel   | return value |
|ap_done           | out |    1| ap_ctrl_hs |   bnn_xcel   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |   bnn_xcel   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |   bnn_xcel   | return value |
|ap_return         | out |    4| ap_ctrl_hs |   bnn_xcel   | return value |
|input_0_address0  | out |    8|  ap_memory |    input_0   |     array    |
|input_0_ce0       | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0        |  in |    1|  ap_memory |    input_0   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 3 2 
4 --> 5 
5 --> 8 6 
6 --> 7 5 
7 --> 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 22 
20 --> 21 19 
21 --> 20 
22 --> 23 24 
23 --> 22 
24 --> 27 25 
25 --> 26 24 
26 --> 25 
27 --> 28 
28 --> 29 
29 --> 28 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 30 [1/1] (2.34ns)   --->   "%input_padded_0 = alloca [324 x i1], align 1" [bnn.cpp:47]   --->   Operation 30 'alloca' 'input_padded_0' <Predicate = true> <Delay = 2.34> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%conv1 = alloca [4096 x i1], align 1" [bnn.cpp:49]   --->   Operation 31 'alloca' 'conv1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%conv1_pooled = alloca [1024 x i1], align 1" [bnn.cpp:50]   --->   Operation 32 'alloca' 'conv1_pooled' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%conv1_pooled_padded = alloca [1600 x i1], align 1" [bnn.cpp:51]   --->   Operation 33 'alloca' 'conv1_pooled_padded' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%conv2 = alloca [2048 x i1], align 1" [bnn.cpp:55]   --->   Operation 34 'alloca' 'conv2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 35 [1/1] (2.56ns)   --->   "%conv2_pooled = alloca [512 x i1], align 1" [bnn.cpp:56]   --->   Operation 35 'alloca' 'conv2_pooled' <Predicate = true> <Delay = 2.56>
ST_1 : Operation 36 [1/1] (2.56ns)   --->   "%reshaped = alloca [512 x i1], align 16"   --->   Operation 36 'alloca' 'reshaped' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%dense1_V = alloca [256 x i11], align 2" [bnn.cpp:59]   --->   Operation 37 'alloca' 'dense1_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 38 [1/1] (2.26ns)   --->   "%signed1 = alloca [256 x i1], align 16" [bnn.cpp:60]   --->   Operation 38 'alloca' 'signed1' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 39 [1/1] (2.32ns)   --->   "%dense2_V = alloca [10 x i10], align 2" [bnn.cpp:61]   --->   Operation 39 'alloca' 'dense2_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 40 [1/1] (1.76ns)   --->   "br label %.preheader1.0.i" [./layer.h:39->bnn.cpp:48]   --->   Operation 40 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%x_0_0_i = phi i5 [ 0, %arrayctor.loop1.preheader ], [ %add_ln39, %.preheader1.0.i.loopexit ]" [./layer.h:39->bnn.cpp:48]   --->   Operation 41 'phi' 'x_0_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.36ns)   --->   "%icmp_ln39 = icmp eq i5 %x_0_0_i, -14" [./layer.h:39->bnn.cpp:48]   --->   Operation 42 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.78ns)   --->   "%add_ln39 = add i5 %x_0_0_i, 1" [./layer.h:39->bnn.cpp:48]   --->   Operation 44 'add' 'add_ln39' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %"initialize_padded_memory<1, 18, 1>.exit", label %.preheader.preheader.0.i" [./layer.h:39->bnn.cpp:48]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %x_0_0_i, i4 0)" [./layer.h:41->bnn.cpp:48]   --->   Operation 46 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i9 %tmp to i10" [./layer.h:41->bnn.cpp:48]   --->   Operation 47 'zext' 'zext_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %x_0_0_i, i1 false)" [./layer.h:41->bnn.cpp:48]   --->   Operation 48 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln41_6 = zext i6 %tmp_s to i10" [./layer.h:41->bnn.cpp:48]   --->   Operation 49 'zext' 'zext_ln41_6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.82ns)   --->   "%add_ln41 = add i10 %zext_ln41_6, %zext_ln41" [./layer.h:41->bnn.cpp:48]   --->   Operation 50 'add' 'add_ln41' <Predicate = (!icmp_ln39)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.76ns)   --->   "br label %.preheader.0.i" [./layer.h:40->bnn.cpp:48]   --->   Operation 51 'br' <Predicate = (!icmp_ln39)> <Delay = 1.76>
ST_2 : Operation 52 [2/2] (0.00ns)   --->   "call fastcc void @initialize_padded_me([1600 x i1]* %conv1_pooled_padded)" [bnn.cpp:53]   --->   Operation 52 'call' <Predicate = (icmp_ln39)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.07>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%y_0_0_i = phi i5 [ %add_ln40, %0 ], [ 0, %.preheader.preheader.0.i ]" [./layer.h:40->bnn.cpp:48]   --->   Operation 53 'phi' 'y_0_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.36ns)   --->   "%icmp_ln40 = icmp eq i5 %y_0_0_i, -14" [./layer.h:40->bnn.cpp:48]   --->   Operation 54 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)"   --->   Operation 55 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.78ns)   --->   "%add_ln40 = add i5 %y_0_0_i, 1" [./layer.h:40->bnn.cpp:48]   --->   Operation 56 'add' 'add_ln40' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln40, label %.preheader1.0.i.loopexit, label %0" [./layer.h:40->bnn.cpp:48]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln41_7 = zext i5 %y_0_0_i to i10" [./layer.h:41->bnn.cpp:48]   --->   Operation 58 'zext' 'zext_ln41_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.73ns)   --->   "%add_ln41_4 = add i10 %add_ln41, %zext_ln41_7" [./layer.h:41->bnn.cpp:48]   --->   Operation 59 'add' 'add_ln41_4' <Predicate = (!icmp_ln40)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln41_8 = zext i10 %add_ln41_4 to i64" [./layer.h:41->bnn.cpp:48]   --->   Operation 60 'zext' 'zext_ln41_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%input_padded_0_addr = getelementptr [324 x i1]* %input_padded_0, i64 0, i64 %zext_ln41_8" [./layer.h:41->bnn.cpp:48]   --->   Operation 61 'getelementptr' 'input_padded_0_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (2.34ns)   --->   "store i1 true, i1* %input_padded_0_addr, align 1" [./layer.h:41->bnn.cpp:48]   --->   Operation 62 'store' <Predicate = (!icmp_ln40)> <Delay = 2.34> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br label %.preheader.0.i" [./layer.h:40->bnn.cpp:48]   --->   Operation 63 'br' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br label %.preheader1.0.i"   --->   Operation 64 'br' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 65 [1/2] (0.00ns)   --->   "call fastcc void @initialize_padded_me([1600 x i1]* %conv1_pooled_padded)" [bnn.cpp:53]   --->   Operation 65 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 66 [1/1] (1.76ns)   --->   "br label %.preheader1.0.i2" [./layer.h:23->bnn.cpp:65]   --->   Operation 66 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 3> <Delay = 1.78>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%x_0_0_i1 = phi i5 [ 0, %"initialize_padded_memory<1, 18, 1>.exit" ], [ %add_ln25, %.preheader1.0.i2.loopexit ]" [./layer.h:25->bnn.cpp:65]   --->   Operation 67 'phi' 'x_0_0_i1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %x_0_0_i1, -16" [./layer.h:23->bnn.cpp:65]   --->   Operation 68 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 69 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.78ns)   --->   "%add_ln25 = add i5 %x_0_0_i1, 1" [./layer.h:25->bnn.cpp:65]   --->   Operation 70 'add' 'add_ln25' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %"pad<1, 16>.exit", label %.preheader.preheader.0.i5" [./layer.h:23->bnn.cpp:65]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i5 %x_0_0_i1 to i10" [./layer.h:25->bnn.cpp:65]   --->   Operation 72 'zext' 'zext_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i5 %add_ln25 to i10" [./layer.h:24->bnn.cpp:65]   --->   Operation 73 'zext' 'zext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.76ns)   --->   "br label %.preheader.0.i4" [./layer.h:24->bnn.cpp:65]   --->   Operation 74 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_5 : Operation 75 [2/2] (0.00ns)   --->   "call fastcc void @"conv<1, 16, 18>"([324 x i1]* %input_padded_0, [4096 x i1]* %conv1)" [bnn.cpp:66]   --->   Operation 75 'call' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 5.50>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%y_0_0_i3 = phi i5 [ %add_ln25_1, %1 ], [ 0, %.preheader.preheader.0.i5 ]" [./layer.h:25->bnn.cpp:65]   --->   Operation 76 'phi' 'y_0_0_i3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.36ns)   --->   "%icmp_ln24 = icmp eq i5 %y_0_0_i3, -16" [./layer.h:24->bnn.cpp:65]   --->   Operation 77 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 78 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (1.78ns)   --->   "%add_ln25_1 = add i5 %y_0_0_i3, 1" [./layer.h:25->bnn.cpp:65]   --->   Operation 79 'add' 'add_ln25_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %.preheader1.0.i2.loopexit, label %1" [./layer.h:24->bnn.cpp:65]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_5 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %y_0_0_i3, i4 0)" [./layer.h:25->bnn.cpp:65]   --->   Operation 81 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln25_7 = zext i9 %tmp_5 to i10" [./layer.h:25->bnn.cpp:65]   --->   Operation 82 'zext' 'zext_ln25_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.82ns)   --->   "%add_ln25_8 = add i10 %zext_ln25_7, %zext_ln25" [./layer.h:25->bnn.cpp:65]   --->   Operation 83 'add' 'add_ln25_8' <Predicate = (!icmp_ln24)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln25_8 = zext i10 %add_ln25_8 to i64" [./layer.h:25->bnn.cpp:65]   --->   Operation 84 'zext' 'zext_ln25_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [256 x i1]* %input_0, i64 0, i64 %zext_ln25_8" [./layer.h:25->bnn.cpp:65]   --->   Operation 85 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 86 [2/2] (2.26ns)   --->   "%input_0_load = load i1* %input_0_addr, align 1" [./layer.h:25->bnn.cpp:65]   --->   Operation 86 'load' 'input_0_load' <Predicate = (!icmp_ln24)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_6 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln25_1, i4 0)" [./layer.h:25->bnn.cpp:65]   --->   Operation 87 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln25_9 = zext i9 %tmp_6 to i10" [./layer.h:25->bnn.cpp:65]   --->   Operation 88 'zext' 'zext_ln25_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_7 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln25_1, i1 false)" [./layer.h:25->bnn.cpp:65]   --->   Operation 89 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln25_10 = zext i6 %tmp_7 to i10" [./layer.h:25->bnn.cpp:65]   --->   Operation 90 'zext' 'zext_ln25_10' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_9 = add i10 %zext_ln25_10, %zext_ln25_9" [./layer.h:25->bnn.cpp:65]   --->   Operation 91 'add' 'add_ln25_9' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 92 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln25_10 = add i10 %add_ln25_9, %zext_ln24" [./layer.h:25->bnn.cpp:65]   --->   Operation 92 'add' 'add_ln25_10' <Predicate = (!icmp_ln24)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader1.0.i2"   --->   Operation 93 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 4.61>
ST_7 : Operation 94 [1/2] (2.26ns)   --->   "%input_0_load = load i1* %input_0_addr, align 1" [./layer.h:25->bnn.cpp:65]   --->   Operation 94 'load' 'input_0_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln25_11 = zext i10 %add_ln25_10 to i64" [./layer.h:25->bnn.cpp:65]   --->   Operation 95 'zext' 'zext_ln25_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%input_padded_0_addr_1 = getelementptr [324 x i1]* %input_padded_0, i64 0, i64 %zext_ln25_11" [./layer.h:25->bnn.cpp:65]   --->   Operation 96 'getelementptr' 'input_padded_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (2.34ns)   --->   "store i1 %input_0_load, i1* %input_padded_0_addr_1, align 1" [./layer.h:25->bnn.cpp:65]   --->   Operation 97 'store' <Predicate = true> <Delay = 2.34> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "br label %.preheader.0.i4" [./layer.h:24->bnn.cpp:65]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 99 [1/2] (0.00ns)   --->   "call fastcc void @"conv<1, 16, 18>"([324 x i1]* %input_padded_0, [4096 x i1]* %conv1)" [bnn.cpp:66]   --->   Operation 99 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 100 [2/2] (0.00ns)   --->   "call fastcc void @"max_pool<16, 16>"([4096 x i1]* %conv1, [1024 x i1]* %conv1_pooled)" [bnn.cpp:68]   --->   Operation 100 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 101 [1/2] (0.00ns)   --->   "call fastcc void @"max_pool<16, 16>"([4096 x i1]* %conv1, [1024 x i1]* %conv1_pooled)" [bnn.cpp:68]   --->   Operation 101 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 102 [2/2] (0.00ns)   --->   "call fastcc void @"pad<16, 8>"([1024 x i1]* %conv1_pooled, [1600 x i1]* %conv1_pooled_padded)" [bnn.cpp:71]   --->   Operation 102 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 8> <Delay = 0.00>
ST_12 : Operation 103 [1/2] (0.00ns)   --->   "call fastcc void @"pad<16, 8>"([1024 x i1]* %conv1_pooled, [1600 x i1]* %conv1_pooled_padded)" [bnn.cpp:71]   --->   Operation 103 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 104 [2/2] (0.00ns)   --->   "call fastcc void @"conv<16, 32, 10>"([1600 x i1]* %conv1_pooled_padded, [2048 x i1]* %conv2)" [bnn.cpp:72]   --->   Operation 104 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 10> <Delay = 0.00>
ST_14 : Operation 105 [1/2] (0.00ns)   --->   "call fastcc void @"conv<16, 32, 10>"([1600 x i1]* %conv1_pooled_padded, [2048 x i1]* %conv2)" [bnn.cpp:72]   --->   Operation 105 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 11> <Delay = 0.00>
ST_15 : Operation 106 [2/2] (0.00ns)   --->   "call fastcc void @"max_pool<32, 8>"([2048 x i1]* %conv2, [512 x i1]* %conv2_pooled)" [bnn.cpp:74]   --->   Operation 106 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 12> <Delay = 0.00>
ST_16 : Operation 107 [1/2] (0.00ns)   --->   "call fastcc void @"max_pool<32, 8>"([2048 x i1]* %conv2, [512 x i1]* %conv2_pooled)" [bnn.cpp:74]   --->   Operation 107 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 13> <Delay = 0.00>
ST_17 : Operation 108 [2/2] (0.00ns)   --->   "call fastcc void @flatten([512 x i1]* %conv2_pooled, [512 x i1]* %reshaped)" [bnn.cpp:76]   --->   Operation 108 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 14> <Delay = 1.76>
ST_18 : Operation 109 [1/2] (0.00ns)   --->   "call fastcc void @flatten([512 x i1]* %conv2_pooled, [512 x i1]* %reshaped)" [bnn.cpp:76]   --->   Operation 109 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 110 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:164->bnn.cpp:79]   --->   Operation 110 'br' <Predicate = true> <Delay = 1.76>

State 19 <SV = 15> <Delay = 1.82>
ST_19 : Operation 111 [1/1] (0.00ns)   --->   "%n_0_i = phi i9 [ 0, %"pad<1, 16>.exit" ], [ %n, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i ]"   --->   Operation 111 'phi' 'n_0_i' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 112 [1/1] (1.66ns)   --->   "%icmp_ln164 = icmp eq i9 %n_0_i, -256" [./layer.h:164->bnn.cpp:79]   --->   Operation 112 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 113 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 113 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 114 [1/1] (1.82ns)   --->   "%n = add i9 %n_0_i, 1" [./layer.h:164->bnn.cpp:79]   --->   Operation 114 'add' 'n' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %icmp_ln164, label %"dense<512, 256>.exit.preheader", label %.preheader.preheader.i" [./layer.h:164->bnn.cpp:79]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i9 %n_0_i to i64" [./layer.h:168->bnn.cpp:79]   --->   Operation 116 'zext' 'zext_ln168' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i9 %n_0_i to i19" [./layer.h:166->bnn.cpp:79]   --->   Operation 117 'zext' 'zext_ln166' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (1.76ns)   --->   "br label %.preheader.i" [./layer.h:166->bnn.cpp:79]   --->   Operation 118 'br' <Predicate = (!icmp_ln164)> <Delay = 1.76>
ST_19 : Operation 119 [1/1] (1.76ns)   --->   "br label %"dense<512, 256>.exit"" [./layer.h:130->bnn.cpp:80]   --->   Operation 119 'br' <Predicate = (icmp_ln164)> <Delay = 1.76>

State 20 <SV = 16> <Delay = 5.39>
ST_20 : Operation 120 [1/1] (0.00ns)   --->   "%p_04_0_i = phi i10 [ %accum_V, %3 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 120 'phi' 'p_04_0_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 121 [1/1] (0.00ns)   --->   "%m_0_i = phi i10 [ %m_1, %3 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 121 'phi' 'm_0_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 122 [1/1] (1.77ns)   --->   "%icmp_ln166 = icmp eq i10 %m_0_i, -512" [./layer.h:166->bnn.cpp:79]   --->   Operation 122 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 123 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 123 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 124 [1/1] (1.73ns)   --->   "%m_1 = add i10 %m_0_i, 1" [./layer.h:166->bnn.cpp:79]   --->   Operation 124 'add' 'm_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %icmp_ln166, label %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i, label %3" [./layer.h:166->bnn.cpp:79]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln168_1 = zext i10 %m_0_i to i64" [./layer.h:168->bnn.cpp:79]   --->   Operation 126 'zext' 'zext_ln168_1' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_8 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %m_0_i, i8 0)" [./layer.h:168->bnn.cpp:79]   --->   Operation 127 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_20 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln168_4 = zext i18 %tmp_8 to i19" [./layer.h:168->bnn.cpp:79]   --->   Operation 128 'zext' 'zext_ln168_4' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_20 : Operation 129 [1/1] (2.13ns)   --->   "%add_ln168 = add i19 %zext_ln166, %zext_ln168_4" [./layer.h:168->bnn.cpp:79]   --->   Operation 129 'add' 'add_ln168' <Predicate = (!icmp_ln166)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln168_5 = zext i19 %add_ln168 to i64" [./layer.h:168->bnn.cpp:79]   --->   Operation 130 'zext' 'zext_ln168_5' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "%w_fc1_addr = getelementptr [131072 x i1]* @w_fc1, i64 0, i64 %zext_ln168_5" [./layer.h:168->bnn.cpp:79]   --->   Operation 131 'getelementptr' 'w_fc1_addr' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "%reshaped_addr = getelementptr [512 x i1]* %reshaped, i64 0, i64 %zext_ln168_1" [./layer.h:168->bnn.cpp:79]   --->   Operation 132 'getelementptr' 'reshaped_addr' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_20 : Operation 133 [2/2] (2.56ns)   --->   "%reshaped_load = load i1* %reshaped_addr, align 1" [./layer.h:168->bnn.cpp:79]   --->   Operation 133 'load' 'reshaped_load' <Predicate = (!icmp_ln166)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_20 : Operation 134 [2/2] (3.25ns)   --->   "%w_fc1_load = load i1* %w_fc1_addr, align 1" [./layer.h:168->bnn.cpp:79]   --->   Operation 134 'load' 'w_fc1_load' <Predicate = (!icmp_ln166)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 2560> <ROM>
ST_20 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %p_04_0_i, i1 false)" [./layer.h:170->bnn.cpp:79]   --->   Operation 135 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_20 : Operation 136 [1/1] (1.63ns)   --->   "%add_ln1503 = add i11 %shl_ln, -512" [./layer.h:170->bnn.cpp:79]   --->   Operation 136 'add' 'add_ln1503' <Predicate = (icmp_ln166)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "%dense1_V_addr_1 = getelementptr [256 x i11]* %dense1_V, i64 0, i64 %zext_ln168" [./layer.h:170->bnn.cpp:79]   --->   Operation 137 'getelementptr' 'dense1_V_addr_1' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_20 : Operation 138 [1/1] (3.25ns)   --->   "store i11 %add_ln1503, i11* %dense1_V_addr_1, align 2" [./layer.h:170->bnn.cpp:79]   --->   Operation 138 'store' <Predicate = (icmp_ln166)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:164->bnn.cpp:79]   --->   Operation 139 'br' <Predicate = (icmp_ln166)> <Delay = 0.00>

State 21 <SV = 17> <Delay = 4.98>
ST_21 : Operation 140 [1/2] (2.56ns)   --->   "%reshaped_load = load i1* %reshaped_addr, align 1" [./layer.h:168->bnn.cpp:79]   --->   Operation 140 'load' 'reshaped_load' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_21 : Operation 141 [1/2] (3.25ns)   --->   "%w_fc1_load = load i1* %w_fc1_addr, align 1" [./layer.h:168->bnn.cpp:79]   --->   Operation 141 'load' 'w_fc1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 2560> <ROM>
ST_21 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node accum_V)   --->   "%xor_ln168 = xor i1 %w_fc1_load, true" [./layer.h:168->bnn.cpp:79]   --->   Operation 142 'xor' 'xor_ln168' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node accum_V)   --->   "%xor_ln168_1 = xor i1 %reshaped_load, %xor_ln168" [./layer.h:168->bnn.cpp:79]   --->   Operation 143 'xor' 'xor_ln168_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node accum_V)   --->   "%zext_ln700 = zext i1 %xor_ln168_1 to i10" [./layer.h:168->bnn.cpp:79]   --->   Operation 144 'zext' 'zext_ln700' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 145 [1/1] (1.73ns) (out node of the LUT)   --->   "%accum_V = add i10 %zext_ln700, %p_04_0_i" [./layer.h:168->bnn.cpp:79]   --->   Operation 145 'add' 'accum_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 146 [1/1] (0.00ns)   --->   "br label %.preheader.i" [./layer.h:166->bnn.cpp:79]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 16> <Delay = 3.25>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%m_0_i7 = phi i9 [ %m, %4 ], [ 0, %"dense<512, 256>.exit.preheader" ]"   --->   Operation 147 'phi' 'm_0_i7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 148 [1/1] (1.66ns)   --->   "%icmp_ln130 = icmp eq i9 %m_0_i7, -256" [./layer.h:130->bnn.cpp:80]   --->   Operation 148 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 149 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 150 [1/1] (1.82ns)   --->   "%m = add i9 %m_0_i7, 1" [./layer.h:130->bnn.cpp:80]   --->   Operation 150 'add' 'm' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130, label %"sign<256>.exit.preheader", label %4" [./layer.h:130->bnn.cpp:80]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i9 %m_0_i7 to i64" [./layer.h:131->bnn.cpp:80]   --->   Operation 152 'zext' 'zext_ln131' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%dense1_V_addr = getelementptr [256 x i11]* %dense1_V, i64 0, i64 %zext_ln131" [./layer.h:131->bnn.cpp:80]   --->   Operation 153 'getelementptr' 'dense1_V_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_22 : Operation 154 [2/2] (3.25ns)   --->   "%dense1_V_load = load i11* %dense1_V_addr, align 2" [./layer.h:131->bnn.cpp:80]   --->   Operation 154 'load' 'dense1_V_load' <Predicate = (!icmp_ln130)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_22 : Operation 155 [1/1] (1.76ns)   --->   "br label %"sign<256>.exit"" [./layer.h:164->bnn.cpp:81]   --->   Operation 155 'br' <Predicate = (icmp_ln130)> <Delay = 1.76>

State 23 <SV = 17> <Delay = 7.40>
ST_23 : Operation 156 [1/2] (3.25ns)   --->   "%dense1_V_load = load i11* %dense1_V_addr, align 2" [./layer.h:131->bnn.cpp:80]   --->   Operation 156 'load' 'dense1_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_23 : Operation 157 [1/1] (1.88ns)   --->   "%icmp_ln895 = icmp sgt i11 %dense1_V_load, 0" [./layer.h:131->bnn.cpp:80]   --->   Operation 157 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%signed1_addr = getelementptr [256 x i1]* %signed1, i64 0, i64 %zext_ln131" [./layer.h:131->bnn.cpp:80]   --->   Operation 158 'getelementptr' 'signed1_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 159 [1/1] (2.26ns)   --->   "store i1 %icmp_ln895, i1* %signed1_addr, align 1" [./layer.h:131->bnn.cpp:80]   --->   Operation 159 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "br label %"dense<512, 256>.exit"" [./layer.h:130->bnn.cpp:80]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 17> <Delay = 2.32>
ST_24 : Operation 161 [1/1] (0.00ns)   --->   "%n_0_i9 = phi i4 [ %n_1, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i28 ], [ 0, %"sign<256>.exit.preheader" ]"   --->   Operation 161 'phi' 'n_0_i9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 162 [1/1] (1.30ns)   --->   "%icmp_ln164_1 = icmp eq i4 %n_0_i9, -6" [./layer.h:164->bnn.cpp:81]   --->   Operation 162 'icmp' 'icmp_ln164_1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 163 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 164 [1/1] (1.73ns)   --->   "%n_1 = add i4 %n_0_i9, 1" [./layer.h:164->bnn.cpp:81]   --->   Operation 164 'add' 'n_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %icmp_ln164_1, label %"dense<256, 10>.exit", label %.preheader.preheader.i12" [./layer.h:164->bnn.cpp:81]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln168_2 = zext i4 %n_0_i9 to i64" [./layer.h:168->bnn.cpp:81]   --->   Operation 166 'zext' 'zext_ln168_2' <Predicate = (!icmp_ln164_1)> <Delay = 0.00>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln166_1 = zext i4 %n_0_i9 to i13" [./layer.h:166->bnn.cpp:81]   --->   Operation 167 'zext' 'zext_ln166_1' <Predicate = (!icmp_ln164_1)> <Delay = 0.00>
ST_24 : Operation 168 [1/1] (1.76ns)   --->   "br label %.preheader.i16" [./layer.h:166->bnn.cpp:81]   --->   Operation 168 'br' <Predicate = (!icmp_ln164_1)> <Delay = 1.76>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "%dense2_V_addr = getelementptr [10 x i10]* %dense2_V, i64 0, i64 0" [./layer.h:141->bnn.cpp:82]   --->   Operation 169 'getelementptr' 'dense2_V_addr' <Predicate = (icmp_ln164_1)> <Delay = 0.00>
ST_24 : Operation 170 [2/2] (2.32ns)   --->   "%dense2_V_load = load i10* %dense2_V_addr, align 2" [./layer.h:142->bnn.cpp:82]   --->   Operation 170 'load' 'dense2_V_load' <Predicate = (icmp_ln164_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>

State 25 <SV = 18> <Delay = 7.06>
ST_25 : Operation 171 [1/1] (0.00ns)   --->   "%p_04_0_i13 = phi i9 [ %accum_V_2, %5 ], [ 0, %.preheader.preheader.i12 ]"   --->   Operation 171 'phi' 'p_04_0_i13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%m_0_i14 = phi i9 [ %m_2, %5 ], [ 0, %.preheader.preheader.i12 ]"   --->   Operation 172 'phi' 'm_0_i14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (1.66ns)   --->   "%icmp_ln166_1 = icmp eq i9 %m_0_i14, -256" [./layer.h:166->bnn.cpp:81]   --->   Operation 173 'icmp' 'icmp_ln166_1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 174 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 175 [1/1] (1.82ns)   --->   "%m_2 = add i9 %m_0_i14, 1" [./layer.h:166->bnn.cpp:81]   --->   Operation 175 'add' 'm_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %icmp_ln166_1, label %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i28, label %5" [./layer.h:166->bnn.cpp:81]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln168_3 = zext i9 %m_0_i14 to i64" [./layer.h:168->bnn.cpp:81]   --->   Operation 177 'zext' 'zext_ln168_3' <Predicate = (!icmp_ln166_1)> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_9 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %m_0_i14, i3 0)" [./layer.h:168->bnn.cpp:81]   --->   Operation 178 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln166_1)> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln168_6 = zext i12 %tmp_9 to i13" [./layer.h:168->bnn.cpp:81]   --->   Operation 179 'zext' 'zext_ln168_6' <Predicate = (!icmp_ln166_1)> <Delay = 0.00>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_10 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %m_0_i14, i1 false)" [./layer.h:168->bnn.cpp:81]   --->   Operation 180 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln166_1)> <Delay = 0.00>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln168_7 = zext i10 %tmp_10 to i13" [./layer.h:168->bnn.cpp:81]   --->   Operation 181 'zext' 'zext_ln168_7' <Predicate = (!icmp_ln166_1)> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln168_1 = add i13 %zext_ln168_7, %zext_ln168_6" [./layer.h:168->bnn.cpp:81]   --->   Operation 182 'add' 'add_ln168_1' <Predicate = (!icmp_ln166_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 183 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln168_2 = add i13 %add_ln168_1, %zext_ln166_1" [./layer.h:168->bnn.cpp:81]   --->   Operation 183 'add' 'add_ln168_2' <Predicate = (!icmp_ln166_1)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln168_8 = zext i13 %add_ln168_2 to i64" [./layer.h:168->bnn.cpp:81]   --->   Operation 184 'zext' 'zext_ln168_8' <Predicate = (!icmp_ln166_1)> <Delay = 0.00>
ST_25 : Operation 185 [1/1] (0.00ns)   --->   "%w_fc2_addr = getelementptr [2560 x i1]* @w_fc2, i64 0, i64 %zext_ln168_8" [./layer.h:168->bnn.cpp:81]   --->   Operation 185 'getelementptr' 'w_fc2_addr' <Predicate = (!icmp_ln166_1)> <Delay = 0.00>
ST_25 : Operation 186 [1/1] (0.00ns)   --->   "%signed1_addr_1 = getelementptr [256 x i1]* %signed1, i64 0, i64 %zext_ln168_3" [./layer.h:168->bnn.cpp:81]   --->   Operation 186 'getelementptr' 'signed1_addr_1' <Predicate = (!icmp_ln166_1)> <Delay = 0.00>
ST_25 : Operation 187 [2/2] (2.26ns)   --->   "%signed1_load = load i1* %signed1_addr_1, align 1" [./layer.h:168->bnn.cpp:81]   --->   Operation 187 'load' 'signed1_load' <Predicate = (!icmp_ln166_1)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_25 : Operation 188 [2/2] (3.25ns)   --->   "%w_fc2_load = load i1* %w_fc2_addr, align 1" [./layer.h:168->bnn.cpp:81]   --->   Operation 188 'load' 'w_fc2_load' <Predicate = (!icmp_ln166_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 2560> <ROM>
ST_25 : Operation 189 [1/1] (0.00ns)   --->   "%shl_ln1503_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_04_0_i13, i1 false)" [./layer.h:170->bnn.cpp:81]   --->   Operation 189 'bitconcatenate' 'shl_ln1503_1' <Predicate = (icmp_ln166_1)> <Delay = 0.00>
ST_25 : Operation 190 [1/1] (1.73ns)   --->   "%add_ln1503_1 = add i10 %shl_ln1503_1, -256" [./layer.h:170->bnn.cpp:81]   --->   Operation 190 'add' 'add_ln1503_1' <Predicate = (icmp_ln166_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 191 [1/1] (0.00ns)   --->   "%dense2_V_addr_2 = getelementptr [10 x i10]* %dense2_V, i64 0, i64 %zext_ln168_2" [./layer.h:170->bnn.cpp:81]   --->   Operation 191 'getelementptr' 'dense2_V_addr_2' <Predicate = (icmp_ln166_1)> <Delay = 0.00>
ST_25 : Operation 192 [1/1] (2.32ns)   --->   "store i10 %add_ln1503_1, i10* %dense2_V_addr_2, align 2" [./layer.h:170->bnn.cpp:81]   --->   Operation 192 'store' <Predicate = (icmp_ln166_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_25 : Operation 193 [1/1] (0.00ns)   --->   "br label %"sign<256>.exit"" [./layer.h:164->bnn.cpp:81]   --->   Operation 193 'br' <Predicate = (icmp_ln166_1)> <Delay = 0.00>

State 26 <SV = 19> <Delay = 5.07>
ST_26 : Operation 194 [1/2] (2.26ns)   --->   "%signed1_load = load i1* %signed1_addr_1, align 1" [./layer.h:168->bnn.cpp:81]   --->   Operation 194 'load' 'signed1_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_26 : Operation 195 [1/2] (3.25ns)   --->   "%w_fc2_load = load i1* %w_fc2_addr, align 1" [./layer.h:168->bnn.cpp:81]   --->   Operation 195 'load' 'w_fc2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 2560> <ROM>
ST_26 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node accum_V_2)   --->   "%xor_ln168_2 = xor i1 %w_fc2_load, true" [./layer.h:168->bnn.cpp:81]   --->   Operation 196 'xor' 'xor_ln168_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node accum_V_2)   --->   "%xor_ln168_3 = xor i1 %signed1_load, %xor_ln168_2" [./layer.h:168->bnn.cpp:81]   --->   Operation 197 'xor' 'xor_ln168_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node accum_V_2)   --->   "%zext_ln700_1 = zext i1 %xor_ln168_3 to i9" [./layer.h:168->bnn.cpp:81]   --->   Operation 198 'zext' 'zext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 199 [1/1] (1.82ns) (out node of the LUT)   --->   "%accum_V_2 = add i9 %p_04_0_i13, %zext_ln700_1" [./layer.h:168->bnn.cpp:81]   --->   Operation 199 'add' 'accum_V_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 200 [1/1] (0.00ns)   --->   "br label %.preheader.i16" [./layer.h:166->bnn.cpp:81]   --->   Operation 200 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 18> <Delay = 2.32>
ST_27 : Operation 201 [1/2] (2.32ns)   --->   "%dense2_V_load = load i10* %dense2_V_addr, align 2" [./layer.h:142->bnn.cpp:82]   --->   Operation 201 'load' 'dense2_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_27 : Operation 202 [1/1] (0.00ns)   --->   "%max_V = sext i10 %dense2_V_load to i16" [./layer.h:142->bnn.cpp:82]   --->   Operation 202 'sext' 'max_V' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 203 [1/1] (1.76ns)   --->   "br label %6" [./layer.h:144->bnn.cpp:82]   --->   Operation 203 'br' <Predicate = true> <Delay = 1.76>

State 28 <SV = 19> <Delay = 2.32>
ST_28 : Operation 204 [1/1] (0.00ns)   --->   "%agg_result_V_0_i = phi i4 [ 0, %"dense<256, 10>.exit" ], [ %select_ln145, %._crit_edge.i ]" [./layer.h:145->bnn.cpp:82]   --->   Operation 204 'phi' 'agg_result_V_0_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 205 [1/1] (0.00ns)   --->   "%p_012_0_i = phi i16 [ %max_V, %"dense<256, 10>.exit" ], [ %select_ln145_1, %._crit_edge.i ]"   --->   Operation 205 'phi' 'p_012_0_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 206 [1/1] (0.00ns)   --->   "%max_id_V = phi i4 [ 1, %"dense<256, 10>.exit" ], [ %i, %._crit_edge.i ]"   --->   Operation 206 'phi' 'max_id_V' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 207 [1/1] (1.30ns)   --->   "%icmp_ln144 = icmp eq i4 %max_id_V, -6" [./layer.h:144->bnn.cpp:82]   --->   Operation 207 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 208 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 208 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 209 [1/1] (0.00ns)   --->   "br i1 %icmp_ln144, label %argmax.exit, label %._crit_edge.i" [./layer.h:144->bnn.cpp:82]   --->   Operation 209 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i4 %max_id_V to i64" [./layer.h:145->bnn.cpp:82]   --->   Operation 210 'zext' 'zext_ln145' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_28 : Operation 211 [1/1] (0.00ns)   --->   "%dense2_V_addr_1 = getelementptr [10 x i10]* %dense2_V, i64 0, i64 %zext_ln145" [./layer.h:145->bnn.cpp:82]   --->   Operation 211 'getelementptr' 'dense2_V_addr_1' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_28 : Operation 212 [2/2] (2.32ns)   --->   "%dense2_V_load_1 = load i10* %dense2_V_addr_1, align 2" [./layer.h:145->bnn.cpp:82]   --->   Operation 212 'load' 'dense2_V_load_1' <Predicate = (!icmp_ln144)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_28 : Operation 213 [1/1] (0.00ns)   --->   "ret i4 %agg_result_V_0_i" [bnn.cpp:84]   --->   Operation 213 'ret' <Predicate = (icmp_ln144)> <Delay = 0.00>

State 29 <SV = 20> <Delay = 5.77>
ST_29 : Operation 214 [1/2] (2.32ns)   --->   "%dense2_V_load_1 = load i10* %dense2_V_addr_1, align 2" [./layer.h:145->bnn.cpp:82]   --->   Operation 214 'load' 'dense2_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_29 : Operation 215 [1/1] (0.00ns)   --->   "%max_V_1 = sext i10 %dense2_V_load_1 to i16" [./layer.h:145->bnn.cpp:82]   --->   Operation 215 'sext' 'max_V_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 216 [1/1] (2.42ns)   --->   "%icmp_ln895_1 = icmp sgt i16 %max_V_1, %p_012_0_i" [./layer.h:145->bnn.cpp:82]   --->   Operation 216 'icmp' 'icmp_ln895_1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 217 [1/1] (1.02ns)   --->   "%select_ln145 = select i1 %icmp_ln895_1, i4 %max_id_V, i4 %agg_result_V_0_i" [./layer.h:145->bnn.cpp:82]   --->   Operation 217 'select' 'select_ln145' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 218 [1/1] (0.80ns)   --->   "%select_ln145_1 = select i1 %icmp_ln895_1, i16 %max_V_1, i16 %p_012_0_i" [./layer.h:145->bnn.cpp:82]   --->   Operation 218 'select' 'select_ln145_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 219 [1/1] (1.73ns)   --->   "%i = add i4 %max_id_V, 1" [./layer.h:144->bnn.cpp:82]   --->   Operation 219 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 220 [1/1] (0.00ns)   --->   "br label %6" [./layer.h:144->bnn.cpp:82]   --->   Operation 220 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold_conv1_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_conv1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshold_conv2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_conv2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_fc1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_fc2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_padded_0        (alloca           ) [ 001111111000000000000000000000]
conv1                 (alloca           ) [ 001111111110000000000000000000]
conv1_pooled          (alloca           ) [ 001111111111100000000000000000]
conv1_pooled_padded   (alloca           ) [ 001111111111111000000000000000]
conv2                 (alloca           ) [ 001111111111111110000000000000]
conv2_pooled          (alloca           ) [ 001111111111111111100000000000]
reshaped              (alloca           ) [ 001111111111111111111100000000]
dense1_V              (alloca           ) [ 001111111111111111111111000000]
signed1               (alloca           ) [ 001111111111111111111111111000]
dense2_V              (alloca           ) [ 001111111111111111111111111111]
br_ln39               (br               ) [ 011100000000000000000000000000]
x_0_0_i               (phi              ) [ 001000000000000000000000000000]
icmp_ln39             (icmp             ) [ 001100000000000000000000000000]
empty                 (speclooptripcount) [ 000000000000000000000000000000]
add_ln39              (add              ) [ 011100000000000000000000000000]
br_ln39               (br               ) [ 000000000000000000000000000000]
tmp                   (bitconcatenate   ) [ 000000000000000000000000000000]
zext_ln41             (zext             ) [ 000000000000000000000000000000]
tmp_s                 (bitconcatenate   ) [ 000000000000000000000000000000]
zext_ln41_6           (zext             ) [ 000000000000000000000000000000]
add_ln41              (add              ) [ 000100000000000000000000000000]
br_ln40               (br               ) [ 001100000000000000000000000000]
y_0_0_i               (phi              ) [ 000100000000000000000000000000]
icmp_ln40             (icmp             ) [ 001100000000000000000000000000]
empty_30              (speclooptripcount) [ 000000000000000000000000000000]
add_ln40              (add              ) [ 001100000000000000000000000000]
br_ln40               (br               ) [ 000000000000000000000000000000]
zext_ln41_7           (zext             ) [ 000000000000000000000000000000]
add_ln41_4            (add              ) [ 000000000000000000000000000000]
zext_ln41_8           (zext             ) [ 000000000000000000000000000000]
input_padded_0_addr   (getelementptr    ) [ 000000000000000000000000000000]
store_ln41            (store            ) [ 000000000000000000000000000000]
br_ln40               (br               ) [ 001100000000000000000000000000]
br_ln0                (br               ) [ 011100000000000000000000000000]
call_ln53             (call             ) [ 000000000000000000000000000000]
br_ln23               (br               ) [ 000011110000000000000000000000]
x_0_0_i1              (phi              ) [ 000001000000000000000000000000]
icmp_ln23             (icmp             ) [ 000001110000000000000000000000]
empty_31              (speclooptripcount) [ 000000000000000000000000000000]
add_ln25              (add              ) [ 000011110000000000000000000000]
br_ln23               (br               ) [ 000000000000000000000000000000]
zext_ln25             (zext             ) [ 000000110000000000000000000000]
zext_ln24             (zext             ) [ 000000110000000000000000000000]
br_ln24               (br               ) [ 000001110000000000000000000000]
y_0_0_i3              (phi              ) [ 000000100000000000000000000000]
icmp_ln24             (icmp             ) [ 000001110000000000000000000000]
empty_32              (speclooptripcount) [ 000000000000000000000000000000]
add_ln25_1            (add              ) [ 000001110000000000000000000000]
br_ln24               (br               ) [ 000000000000000000000000000000]
tmp_5                 (bitconcatenate   ) [ 000000000000000000000000000000]
zext_ln25_7           (zext             ) [ 000000000000000000000000000000]
add_ln25_8            (add              ) [ 000000000000000000000000000000]
zext_ln25_8           (zext             ) [ 000000000000000000000000000000]
input_0_addr          (getelementptr    ) [ 000000010000000000000000000000]
tmp_6                 (bitconcatenate   ) [ 000000000000000000000000000000]
zext_ln25_9           (zext             ) [ 000000000000000000000000000000]
tmp_7                 (bitconcatenate   ) [ 000000000000000000000000000000]
zext_ln25_10          (zext             ) [ 000000000000000000000000000000]
add_ln25_9            (add              ) [ 000000000000000000000000000000]
add_ln25_10           (add              ) [ 000000010000000000000000000000]
br_ln0                (br               ) [ 000011110000000000000000000000]
input_0_load          (load             ) [ 000000000000000000000000000000]
zext_ln25_11          (zext             ) [ 000000000000000000000000000000]
input_padded_0_addr_1 (getelementptr    ) [ 000000000000000000000000000000]
store_ln25            (store            ) [ 000000000000000000000000000000]
br_ln24               (br               ) [ 000001110000000000000000000000]
call_ln66             (call             ) [ 000000000000000000000000000000]
call_ln68             (call             ) [ 000000000000000000000000000000]
call_ln71             (call             ) [ 000000000000000000000000000000]
call_ln72             (call             ) [ 000000000000000000000000000000]
call_ln74             (call             ) [ 000000000000000000000000000000]
call_ln76             (call             ) [ 000000000000000000000000000000]
br_ln164              (br               ) [ 000000000000000000111100000000]
n_0_i                 (phi              ) [ 000000000000000000010000000000]
icmp_ln164            (icmp             ) [ 000000000000000000011100000000]
empty_33              (speclooptripcount) [ 000000000000000000000000000000]
n                     (add              ) [ 000000000000000000111100000000]
br_ln164              (br               ) [ 000000000000000000000000000000]
zext_ln168            (zext             ) [ 000000000000000000001100000000]
zext_ln166            (zext             ) [ 000000000000000000001100000000]
br_ln166              (br               ) [ 000000000000000000011100000000]
br_ln130              (br               ) [ 000000000000000000011111000000]
p_04_0_i              (phi              ) [ 000000000000000000001100000000]
m_0_i                 (phi              ) [ 000000000000000000001000000000]
icmp_ln166            (icmp             ) [ 000000000000000000011100000000]
empty_34              (speclooptripcount) [ 000000000000000000000000000000]
m_1                   (add              ) [ 000000000000000000011100000000]
br_ln166              (br               ) [ 000000000000000000000000000000]
zext_ln168_1          (zext             ) [ 000000000000000000000000000000]
tmp_8                 (bitconcatenate   ) [ 000000000000000000000000000000]
zext_ln168_4          (zext             ) [ 000000000000000000000000000000]
add_ln168             (add              ) [ 000000000000000000000000000000]
zext_ln168_5          (zext             ) [ 000000000000000000000000000000]
w_fc1_addr            (getelementptr    ) [ 000000000000000000000100000000]
reshaped_addr         (getelementptr    ) [ 000000000000000000000100000000]
shl_ln                (bitconcatenate   ) [ 000000000000000000000000000000]
add_ln1503            (add              ) [ 000000000000000000000000000000]
dense1_V_addr_1       (getelementptr    ) [ 000000000000000000000000000000]
store_ln170           (store            ) [ 000000000000000000000000000000]
br_ln164              (br               ) [ 000000000000000000111100000000]
reshaped_load         (load             ) [ 000000000000000000000000000000]
w_fc1_load            (load             ) [ 000000000000000000000000000000]
xor_ln168             (xor              ) [ 000000000000000000000000000000]
xor_ln168_1           (xor              ) [ 000000000000000000000000000000]
zext_ln700            (zext             ) [ 000000000000000000000000000000]
accum_V               (add              ) [ 000000000000000000011100000000]
br_ln166              (br               ) [ 000000000000000000011100000000]
m_0_i7                (phi              ) [ 000000000000000000000010000000]
icmp_ln130            (icmp             ) [ 000000000000000000000011000000]
empty_35              (speclooptripcount) [ 000000000000000000000000000000]
m                     (add              ) [ 000000000000000000010011000000]
br_ln130              (br               ) [ 000000000000000000000000000000]
zext_ln131            (zext             ) [ 000000000000000000000001000000]
dense1_V_addr         (getelementptr    ) [ 000000000000000000000001000000]
br_ln164              (br               ) [ 000000000000000000000011111000]
dense1_V_load         (load             ) [ 000000000000000000000000000000]
icmp_ln895            (icmp             ) [ 000000000000000000000000000000]
signed1_addr          (getelementptr    ) [ 000000000000000000000000000000]
store_ln131           (store            ) [ 000000000000000000000000000000]
br_ln130              (br               ) [ 000000000000000000010011000000]
n_0_i9                (phi              ) [ 000000000000000000000000100000]
icmp_ln164_1          (icmp             ) [ 000000000000000000000000111000]
empty_36              (speclooptripcount) [ 000000000000000000000000000000]
n_1                   (add              ) [ 000000000000000000000010111000]
br_ln164              (br               ) [ 000000000000000000000000000000]
zext_ln168_2          (zext             ) [ 000000000000000000000000011000]
zext_ln166_1          (zext             ) [ 000000000000000000000000011000]
br_ln166              (br               ) [ 000000000000000000000000111000]
dense2_V_addr         (getelementptr    ) [ 000000000000000000000000000100]
p_04_0_i13            (phi              ) [ 000000000000000000000000011000]
m_0_i14               (phi              ) [ 000000000000000000000000010000]
icmp_ln166_1          (icmp             ) [ 000000000000000000000000111000]
empty_37              (speclooptripcount) [ 000000000000000000000000000000]
m_2                   (add              ) [ 000000000000000000000000111000]
br_ln166              (br               ) [ 000000000000000000000000000000]
zext_ln168_3          (zext             ) [ 000000000000000000000000000000]
tmp_9                 (bitconcatenate   ) [ 000000000000000000000000000000]
zext_ln168_6          (zext             ) [ 000000000000000000000000000000]
tmp_10                (bitconcatenate   ) [ 000000000000000000000000000000]
zext_ln168_7          (zext             ) [ 000000000000000000000000000000]
add_ln168_1           (add              ) [ 000000000000000000000000000000]
add_ln168_2           (add              ) [ 000000000000000000000000000000]
zext_ln168_8          (zext             ) [ 000000000000000000000000000000]
w_fc2_addr            (getelementptr    ) [ 000000000000000000000000001000]
signed1_addr_1        (getelementptr    ) [ 000000000000000000000000001000]
shl_ln1503_1          (bitconcatenate   ) [ 000000000000000000000000000000]
add_ln1503_1          (add              ) [ 000000000000000000000000000000]
dense2_V_addr_2       (getelementptr    ) [ 000000000000000000000000000000]
store_ln170           (store            ) [ 000000000000000000000000000000]
br_ln164              (br               ) [ 000000000000000000000010111000]
signed1_load          (load             ) [ 000000000000000000000000000000]
w_fc2_load            (load             ) [ 000000000000000000000000000000]
xor_ln168_2           (xor              ) [ 000000000000000000000000000000]
xor_ln168_3           (xor              ) [ 000000000000000000000000000000]
zext_ln700_1          (zext             ) [ 000000000000000000000000000000]
accum_V_2             (add              ) [ 000000000000000000000000111000]
br_ln166              (br               ) [ 000000000000000000000000111000]
dense2_V_load         (load             ) [ 000000000000000000000000000000]
max_V                 (sext             ) [ 000000000000000000000000000111]
br_ln144              (br               ) [ 000000000000000000000000000111]
agg_result_V_0_i      (phi              ) [ 000000000000000000000000000011]
p_012_0_i             (phi              ) [ 000000000000000000000000000011]
max_id_V              (phi              ) [ 000000000000000000000000000011]
icmp_ln144            (icmp             ) [ 000000000000000000000000000011]
empty_38              (speclooptripcount) [ 000000000000000000000000000000]
br_ln144              (br               ) [ 000000000000000000000000000000]
zext_ln145            (zext             ) [ 000000000000000000000000000000]
dense2_V_addr_1       (getelementptr    ) [ 000000000000000000000000000001]
ret_ln84              (ret              ) [ 000000000000000000000000000000]
dense2_V_load_1       (load             ) [ 000000000000000000000000000000]
max_V_1               (sext             ) [ 000000000000000000000000000000]
icmp_ln895_1          (icmp             ) [ 000000000000000000000000000000]
select_ln145          (select           ) [ 000000000000000000000000000111]
select_ln145_1        (select           ) [ 000000000000000000000000000111]
i                     (add              ) [ 000000000000000000000000000111]
br_ln144              (br               ) [ 000000000000000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="threshold_conv1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold_conv1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w_conv1_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_conv1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="threshold_conv2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold_conv2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_conv2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_conv2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w_fc1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_fc1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w_fc2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_fc2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="initialize_padded_me"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv<1, 16, 18>"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool<16, 16>"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad<16, 8>"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv<16, 32, 10>"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool<32, 8>"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flatten"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="input_padded_0_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_padded_0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="conv1_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="conv1_pooled_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_pooled/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="conv1_pooled_padded_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_pooled_padded/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="conv2_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv2/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="conv2_pooled_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv2_pooled/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="reshaped_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reshaped/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="dense1_V_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense1_V/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="signed1_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="signed1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="dense2_V_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense2_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="input_padded_0_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="10" slack="0"/>
<pin id="142" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_padded_0_addr/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="9" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/3 store_ln25/7 "/>
</bind>
</comp>

<comp id="151" class="1004" name="input_0_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="10" slack="0"/>
<pin id="155" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/6 "/>
</bind>
</comp>

<comp id="164" class="1004" name="input_padded_0_addr_1_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="10" slack="0"/>
<pin id="168" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_padded_0_addr_1/7 "/>
</bind>
</comp>

<comp id="172" class="1004" name="w_fc1_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="19" slack="0"/>
<pin id="176" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_fc1_addr/20 "/>
</bind>
</comp>

<comp id="179" class="1004" name="reshaped_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="10" slack="0"/>
<pin id="183" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reshaped_addr/20 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="9" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reshaped_load/20 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="17" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_fc1_load/20 "/>
</bind>
</comp>

<comp id="197" class="1004" name="dense1_V_addr_1_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="9" slack="1"/>
<pin id="201" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense1_V_addr_1/20 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="11" slack="0"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln170/20 dense1_V_load/22 "/>
</bind>
</comp>

<comp id="209" class="1004" name="dense1_V_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="9" slack="0"/>
<pin id="213" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense1_V_addr/22 "/>
</bind>
</comp>

<comp id="216" class="1004" name="signed1_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="9" slack="1"/>
<pin id="220" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="signed1_addr/23 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln131/23 signed1_load/25 "/>
</bind>
</comp>

<comp id="228" class="1004" name="dense2_V_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense2_V_addr/24 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="10" slack="0"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="dense2_V_load/24 store_ln170/25 dense2_V_load_1/28 "/>
</bind>
</comp>

<comp id="241" class="1004" name="w_fc2_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="13" slack="0"/>
<pin id="245" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_fc2_addr/25 "/>
</bind>
</comp>

<comp id="248" class="1004" name="signed1_addr_1_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="9" slack="0"/>
<pin id="252" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="signed1_addr_1/25 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="12" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_fc2_load/25 "/>
</bind>
</comp>

<comp id="261" class="1004" name="dense2_V_addr_2_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="4" slack="1"/>
<pin id="265" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense2_V_addr_2/25 "/>
</bind>
</comp>

<comp id="268" class="1004" name="dense2_V_addr_1_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="4" slack="0"/>
<pin id="272" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense2_V_addr_1/28 "/>
</bind>
</comp>

<comp id="275" class="1005" name="x_0_0_i_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="1"/>
<pin id="277" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_0_0_i (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="x_0_0_i_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="5" slack="0"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0_0_i/2 "/>
</bind>
</comp>

<comp id="286" class="1005" name="y_0_0_i_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="1"/>
<pin id="288" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="y_0_0_i (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="y_0_0_i_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="1" slack="1"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0_0_i/3 "/>
</bind>
</comp>

<comp id="297" class="1005" name="x_0_0_i1_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="1"/>
<pin id="299" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_0_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="x_0_0_i1_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="5" slack="0"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0_0_i1/5 "/>
</bind>
</comp>

<comp id="308" class="1005" name="y_0_0_i3_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="1"/>
<pin id="310" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="y_0_0_i3 (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="y_0_0_i3_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="1" slack="1"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0_0_i3/6 "/>
</bind>
</comp>

<comp id="319" class="1005" name="n_0_i_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="9" slack="1"/>
<pin id="321" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="n_0_i (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="n_0_i_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="9" slack="0"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_0_i/19 "/>
</bind>
</comp>

<comp id="330" class="1005" name="p_04_0_i_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="1"/>
<pin id="332" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_04_0_i (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_04_0_i_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="1"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="1" slack="1"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_04_0_i/20 "/>
</bind>
</comp>

<comp id="342" class="1005" name="m_0_i_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="10" slack="1"/>
<pin id="344" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="m_0_i (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="m_0_i_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="0"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="1" slack="1"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_0_i/20 "/>
</bind>
</comp>

<comp id="353" class="1005" name="m_0_i7_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="9" slack="1"/>
<pin id="355" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="m_0_i7 (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="m_0_i7_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="9" slack="0"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="1" slack="1"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_0_i7/22 "/>
</bind>
</comp>

<comp id="364" class="1005" name="n_0_i9_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="1"/>
<pin id="366" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="n_0_i9 (phireg) "/>
</bind>
</comp>

<comp id="368" class="1004" name="n_0_i9_phi_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="0"/>
<pin id="370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="1" slack="1"/>
<pin id="372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_0_i9/24 "/>
</bind>
</comp>

<comp id="375" class="1005" name="p_04_0_i13_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="9" slack="1"/>
<pin id="377" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_04_0_i13 (phireg) "/>
</bind>
</comp>

<comp id="379" class="1004" name="p_04_0_i13_phi_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="9" slack="1"/>
<pin id="381" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="1" slack="1"/>
<pin id="383" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_04_0_i13/25 "/>
</bind>
</comp>

<comp id="387" class="1005" name="m_0_i14_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="9" slack="1"/>
<pin id="389" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="m_0_i14 (phireg) "/>
</bind>
</comp>

<comp id="391" class="1004" name="m_0_i14_phi_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="9" slack="0"/>
<pin id="393" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="1" slack="1"/>
<pin id="395" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_0_i14/25 "/>
</bind>
</comp>

<comp id="398" class="1005" name="agg_result_V_0_i_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="1"/>
<pin id="400" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_0_i (phireg) "/>
</bind>
</comp>

<comp id="402" class="1004" name="agg_result_V_0_i_phi_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="4" slack="1"/>
<pin id="406" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V_0_i/28 "/>
</bind>
</comp>

<comp id="410" class="1005" name="p_012_0_i_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="1"/>
<pin id="412" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_012_0_i (phireg) "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_012_0_i_phi_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="10" slack="1"/>
<pin id="415" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="416" dir="0" index="2" bw="16" slack="1"/>
<pin id="417" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_012_0_i/28 "/>
</bind>
</comp>

<comp id="420" class="1005" name="max_id_V_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="1"/>
<pin id="422" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_id_V (phireg) "/>
</bind>
</comp>

<comp id="424" class="1004" name="max_id_V_phi_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="4" slack="1"/>
<pin id="428" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_id_V/28 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_conv_16_32_10_s_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="0" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="436" dir="0" index="3" bw="5" slack="0"/>
<pin id="437" dir="0" index="4" bw="1" slack="0"/>
<pin id="438" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln72/13 "/>
</bind>
</comp>

<comp id="442" class="1004" name="grp_conv_1_16_18_s_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="0" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="445" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="446" dir="0" index="3" bw="4" slack="0"/>
<pin id="447" dir="0" index="4" bw="1" slack="0"/>
<pin id="448" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="grp_max_pool_16_16_s_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="0" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="455" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="456" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln68/9 "/>
</bind>
</comp>

<comp id="458" class="1004" name="grp_max_pool_32_8_s_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="0" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="461" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="462" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln74/15 "/>
</bind>
</comp>

<comp id="464" class="1004" name="grp_pad_16_8_s_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="0" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="467" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="468" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln71/11 "/>
</bind>
</comp>

<comp id="470" class="1004" name="grp_flatten_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="0" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="473" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="474" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln76/17 "/>
</bind>
</comp>

<comp id="476" class="1004" name="grp_initialize_padded_me_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="0" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="icmp_ln39_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="5" slack="0"/>
<pin id="483" dir="0" index="1" bw="5" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="add_ln39_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="5" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="9" slack="0"/>
<pin id="495" dir="0" index="1" bw="5" slack="0"/>
<pin id="496" dir="0" index="2" bw="1" slack="0"/>
<pin id="497" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln41_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="9" slack="0"/>
<pin id="503" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_s_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="6" slack="0"/>
<pin id="507" dir="0" index="1" bw="5" slack="0"/>
<pin id="508" dir="0" index="2" bw="1" slack="0"/>
<pin id="509" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="zext_ln41_6_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="6" slack="0"/>
<pin id="515" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_6/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln41_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="6" slack="0"/>
<pin id="519" dir="0" index="1" bw="9" slack="0"/>
<pin id="520" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="icmp_ln40_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="5" slack="0"/>
<pin id="525" dir="0" index="1" bw="5" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="add_ln40_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="5" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="zext_ln41_7_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="5" slack="0"/>
<pin id="537" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_7/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="add_ln41_4_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="10" slack="1"/>
<pin id="541" dir="0" index="1" bw="5" slack="0"/>
<pin id="542" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_4/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln41_8_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="10" slack="0"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_8/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="icmp_ln23_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="5" slack="0"/>
<pin id="551" dir="0" index="1" bw="5" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/5 "/>
</bind>
</comp>

<comp id="555" class="1004" name="add_ln25_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln25_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="5" slack="0"/>
<pin id="563" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln24_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="5" slack="0"/>
<pin id="567" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="icmp_ln24_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="5" slack="0"/>
<pin id="571" dir="0" index="1" bw="5" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/6 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln25_1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="5" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/6 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_5_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="9" slack="0"/>
<pin id="583" dir="0" index="1" bw="5" slack="0"/>
<pin id="584" dir="0" index="2" bw="1" slack="0"/>
<pin id="585" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="589" class="1004" name="zext_ln25_7_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="9" slack="0"/>
<pin id="591" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_7/6 "/>
</bind>
</comp>

<comp id="593" class="1004" name="add_ln25_8_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="9" slack="0"/>
<pin id="595" dir="0" index="1" bw="5" slack="1"/>
<pin id="596" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_8/6 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln25_8_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="10" slack="0"/>
<pin id="600" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_8/6 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_6_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="9" slack="0"/>
<pin id="605" dir="0" index="1" bw="5" slack="0"/>
<pin id="606" dir="0" index="2" bw="1" slack="0"/>
<pin id="607" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln25_9_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="9" slack="0"/>
<pin id="613" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_9/6 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_7_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="6" slack="0"/>
<pin id="617" dir="0" index="1" bw="5" slack="0"/>
<pin id="618" dir="0" index="2" bw="1" slack="0"/>
<pin id="619" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="623" class="1004" name="zext_ln25_10_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="6" slack="0"/>
<pin id="625" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_10/6 "/>
</bind>
</comp>

<comp id="627" class="1004" name="add_ln25_9_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="6" slack="0"/>
<pin id="629" dir="0" index="1" bw="9" slack="0"/>
<pin id="630" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_9/6 "/>
</bind>
</comp>

<comp id="633" class="1004" name="add_ln25_10_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="10" slack="0"/>
<pin id="635" dir="0" index="1" bw="5" slack="1"/>
<pin id="636" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_10/6 "/>
</bind>
</comp>

<comp id="638" class="1004" name="zext_ln25_11_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="10" slack="1"/>
<pin id="640" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_11/7 "/>
</bind>
</comp>

<comp id="642" class="1004" name="icmp_ln164_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="9" slack="0"/>
<pin id="644" dir="0" index="1" bw="9" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln164/19 "/>
</bind>
</comp>

<comp id="648" class="1004" name="n_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="9" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/19 "/>
</bind>
</comp>

<comp id="654" class="1004" name="zext_ln168_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="9" slack="0"/>
<pin id="656" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168/19 "/>
</bind>
</comp>

<comp id="658" class="1004" name="zext_ln166_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="9" slack="0"/>
<pin id="660" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln166/19 "/>
</bind>
</comp>

<comp id="662" class="1004" name="icmp_ln166_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="10" slack="0"/>
<pin id="664" dir="0" index="1" bw="10" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln166/20 "/>
</bind>
</comp>

<comp id="668" class="1004" name="m_1_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="10" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/20 "/>
</bind>
</comp>

<comp id="674" class="1004" name="zext_ln168_1_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="10" slack="0"/>
<pin id="676" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168_1/20 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_8_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="18" slack="0"/>
<pin id="681" dir="0" index="1" bw="10" slack="0"/>
<pin id="682" dir="0" index="2" bw="1" slack="0"/>
<pin id="683" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/20 "/>
</bind>
</comp>

<comp id="687" class="1004" name="zext_ln168_4_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="18" slack="0"/>
<pin id="689" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168_4/20 "/>
</bind>
</comp>

<comp id="691" class="1004" name="add_ln168_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="9" slack="1"/>
<pin id="693" dir="0" index="1" bw="18" slack="0"/>
<pin id="694" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln168/20 "/>
</bind>
</comp>

<comp id="696" class="1004" name="zext_ln168_5_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="19" slack="0"/>
<pin id="698" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168_5/20 "/>
</bind>
</comp>

<comp id="701" class="1004" name="shl_ln_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="11" slack="0"/>
<pin id="703" dir="0" index="1" bw="10" slack="0"/>
<pin id="704" dir="0" index="2" bw="1" slack="0"/>
<pin id="705" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/20 "/>
</bind>
</comp>

<comp id="709" class="1004" name="add_ln1503_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="11" slack="0"/>
<pin id="711" dir="0" index="1" bw="10" slack="0"/>
<pin id="712" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1503/20 "/>
</bind>
</comp>

<comp id="716" class="1004" name="xor_ln168_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln168/21 "/>
</bind>
</comp>

<comp id="722" class="1004" name="xor_ln168_1_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln168_1/21 "/>
</bind>
</comp>

<comp id="728" class="1004" name="zext_ln700_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700/21 "/>
</bind>
</comp>

<comp id="732" class="1004" name="accum_V_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="10" slack="1"/>
<pin id="735" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="accum_V/21 "/>
</bind>
</comp>

<comp id="738" class="1004" name="icmp_ln130_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="9" slack="0"/>
<pin id="740" dir="0" index="1" bw="9" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/22 "/>
</bind>
</comp>

<comp id="744" class="1004" name="m_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="9" slack="0"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/22 "/>
</bind>
</comp>

<comp id="750" class="1004" name="zext_ln131_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="9" slack="0"/>
<pin id="752" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131/22 "/>
</bind>
</comp>

<comp id="755" class="1004" name="icmp_ln895_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="11" slack="0"/>
<pin id="757" dir="0" index="1" bw="11" slack="0"/>
<pin id="758" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/23 "/>
</bind>
</comp>

<comp id="762" class="1004" name="icmp_ln164_1_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="4" slack="0"/>
<pin id="764" dir="0" index="1" bw="4" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln164_1/24 "/>
</bind>
</comp>

<comp id="768" class="1004" name="n_1_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="4" slack="0"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/24 "/>
</bind>
</comp>

<comp id="774" class="1004" name="zext_ln168_2_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="4" slack="0"/>
<pin id="776" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168_2/24 "/>
</bind>
</comp>

<comp id="778" class="1004" name="zext_ln166_1_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="4" slack="0"/>
<pin id="780" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln166_1/24 "/>
</bind>
</comp>

<comp id="782" class="1004" name="icmp_ln166_1_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="9" slack="0"/>
<pin id="784" dir="0" index="1" bw="9" slack="0"/>
<pin id="785" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln166_1/25 "/>
</bind>
</comp>

<comp id="788" class="1004" name="m_2_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="9" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/25 "/>
</bind>
</comp>

<comp id="794" class="1004" name="zext_ln168_3_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="9" slack="0"/>
<pin id="796" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168_3/25 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_9_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="12" slack="0"/>
<pin id="801" dir="0" index="1" bw="9" slack="0"/>
<pin id="802" dir="0" index="2" bw="1" slack="0"/>
<pin id="803" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/25 "/>
</bind>
</comp>

<comp id="807" class="1004" name="zext_ln168_6_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="12" slack="0"/>
<pin id="809" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168_6/25 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_10_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="10" slack="0"/>
<pin id="813" dir="0" index="1" bw="9" slack="0"/>
<pin id="814" dir="0" index="2" bw="1" slack="0"/>
<pin id="815" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/25 "/>
</bind>
</comp>

<comp id="819" class="1004" name="zext_ln168_7_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="10" slack="0"/>
<pin id="821" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168_7/25 "/>
</bind>
</comp>

<comp id="823" class="1004" name="add_ln168_1_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="10" slack="0"/>
<pin id="825" dir="0" index="1" bw="12" slack="0"/>
<pin id="826" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln168_1/25 "/>
</bind>
</comp>

<comp id="829" class="1004" name="add_ln168_2_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="13" slack="0"/>
<pin id="831" dir="0" index="1" bw="4" slack="1"/>
<pin id="832" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln168_2/25 "/>
</bind>
</comp>

<comp id="834" class="1004" name="zext_ln168_8_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="13" slack="0"/>
<pin id="836" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168_8/25 "/>
</bind>
</comp>

<comp id="839" class="1004" name="shl_ln1503_1_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="10" slack="0"/>
<pin id="841" dir="0" index="1" bw="9" slack="0"/>
<pin id="842" dir="0" index="2" bw="1" slack="0"/>
<pin id="843" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1503_1/25 "/>
</bind>
</comp>

<comp id="847" class="1004" name="add_ln1503_1_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="10" slack="0"/>
<pin id="849" dir="0" index="1" bw="9" slack="0"/>
<pin id="850" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1503_1/25 "/>
</bind>
</comp>

<comp id="854" class="1004" name="xor_ln168_2_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="0" index="1" bw="1" slack="0"/>
<pin id="857" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln168_2/26 "/>
</bind>
</comp>

<comp id="860" class="1004" name="xor_ln168_3_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="0"/>
<pin id="862" dir="0" index="1" bw="1" slack="0"/>
<pin id="863" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln168_3/26 "/>
</bind>
</comp>

<comp id="866" class="1004" name="zext_ln700_1_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="0"/>
<pin id="868" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_1/26 "/>
</bind>
</comp>

<comp id="870" class="1004" name="accum_V_2_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="9" slack="1"/>
<pin id="872" dir="0" index="1" bw="1" slack="0"/>
<pin id="873" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="accum_V_2/26 "/>
</bind>
</comp>

<comp id="876" class="1004" name="max_V_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="10" slack="0"/>
<pin id="878" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="max_V/27 "/>
</bind>
</comp>

<comp id="880" class="1004" name="icmp_ln144_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="4" slack="0"/>
<pin id="882" dir="0" index="1" bw="4" slack="0"/>
<pin id="883" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/28 "/>
</bind>
</comp>

<comp id="886" class="1004" name="zext_ln145_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="4" slack="0"/>
<pin id="888" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/28 "/>
</bind>
</comp>

<comp id="891" class="1004" name="max_V_1_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="10" slack="0"/>
<pin id="893" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="max_V_1/29 "/>
</bind>
</comp>

<comp id="895" class="1004" name="icmp_ln895_1_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="16" slack="0"/>
<pin id="897" dir="0" index="1" bw="16" slack="1"/>
<pin id="898" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_1/29 "/>
</bind>
</comp>

<comp id="901" class="1004" name="select_ln145_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="0"/>
<pin id="903" dir="0" index="1" bw="4" slack="1"/>
<pin id="904" dir="0" index="2" bw="4" slack="1"/>
<pin id="905" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln145/29 "/>
</bind>
</comp>

<comp id="909" class="1004" name="select_ln145_1_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="0"/>
<pin id="911" dir="0" index="1" bw="16" slack="0"/>
<pin id="912" dir="0" index="2" bw="16" slack="1"/>
<pin id="913" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln145_1/29 "/>
</bind>
</comp>

<comp id="917" class="1004" name="i_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="4" slack="1"/>
<pin id="919" dir="0" index="1" bw="1" slack="0"/>
<pin id="920" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/29 "/>
</bind>
</comp>

<comp id="926" class="1005" name="add_ln39_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="5" slack="0"/>
<pin id="928" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="931" class="1005" name="add_ln41_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="10" slack="1"/>
<pin id="933" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln41 "/>
</bind>
</comp>

<comp id="939" class="1005" name="add_ln40_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="5" slack="0"/>
<pin id="941" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="947" class="1005" name="add_ln25_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="5" slack="0"/>
<pin id="949" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="952" class="1005" name="zext_ln25_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="10" slack="1"/>
<pin id="954" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln25 "/>
</bind>
</comp>

<comp id="957" class="1005" name="zext_ln24_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="10" slack="1"/>
<pin id="959" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="965" class="1005" name="add_ln25_1_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="5" slack="0"/>
<pin id="967" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln25_1 "/>
</bind>
</comp>

<comp id="970" class="1005" name="input_0_addr_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="8" slack="1"/>
<pin id="972" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="975" class="1005" name="add_ln25_10_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="10" slack="1"/>
<pin id="977" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25_10 "/>
</bind>
</comp>

<comp id="983" class="1005" name="n_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="9" slack="0"/>
<pin id="985" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="988" class="1005" name="zext_ln168_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="64" slack="1"/>
<pin id="990" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln168 "/>
</bind>
</comp>

<comp id="993" class="1005" name="zext_ln166_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="19" slack="1"/>
<pin id="995" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln166 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="m_1_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="10" slack="0"/>
<pin id="1003" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="w_fc1_addr_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="17" slack="1"/>
<pin id="1008" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="w_fc1_addr "/>
</bind>
</comp>

<comp id="1011" class="1005" name="reshaped_addr_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="9" slack="1"/>
<pin id="1013" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="reshaped_addr "/>
</bind>
</comp>

<comp id="1016" class="1005" name="accum_V_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="10" slack="1"/>
<pin id="1018" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="accum_V "/>
</bind>
</comp>

<comp id="1024" class="1005" name="m_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="9" slack="0"/>
<pin id="1026" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="1029" class="1005" name="zext_ln131_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="64" slack="1"/>
<pin id="1031" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln131 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="dense1_V_addr_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="8" slack="1"/>
<pin id="1036" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dense1_V_addr "/>
</bind>
</comp>

<comp id="1042" class="1005" name="n_1_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="4" slack="0"/>
<pin id="1044" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="zext_ln168_2_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="64" slack="1"/>
<pin id="1049" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln168_2 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="zext_ln166_1_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="13" slack="1"/>
<pin id="1054" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln166_1 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="dense2_V_addr_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="4" slack="1"/>
<pin id="1059" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense2_V_addr "/>
</bind>
</comp>

<comp id="1065" class="1005" name="m_2_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="9" slack="0"/>
<pin id="1067" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="m_2 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="w_fc2_addr_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="12" slack="1"/>
<pin id="1072" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="w_fc2_addr "/>
</bind>
</comp>

<comp id="1075" class="1005" name="signed1_addr_1_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="8" slack="1"/>
<pin id="1077" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="signed1_addr_1 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="accum_V_2_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="9" slack="1"/>
<pin id="1082" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="accum_V_2 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="max_V_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="16" slack="1"/>
<pin id="1087" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="max_V "/>
</bind>
</comp>

<comp id="1093" class="1005" name="dense2_V_addr_1_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="4" slack="1"/>
<pin id="1095" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense2_V_addr_1 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="select_ln145_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="4" slack="1"/>
<pin id="1100" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln145 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="select_ln145_1_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="16" slack="1"/>
<pin id="1105" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln145_1 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="i_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="4" slack="1"/>
<pin id="1110" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="151" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="144" pin=1"/></net>

<net id="171"><net_src comp="164" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="179" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="172" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="197" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="36" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="215"><net_src comp="209" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="216" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="36" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="240"><net_src comp="228" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="12" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="36" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="254"><net_src comp="248" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="260"><net_src comp="241" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="266"><net_src comp="36" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="267"><net_src comp="261" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="273"><net_src comp="36" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="268" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="278"><net_src comp="16" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="16" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="300"><net_src comp="16" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="16" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="322"><net_src comp="56" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="64" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="341"><net_src comp="334" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="345"><net_src comp="64" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="356"><net_src comp="56" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="353" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="367"><net_src comp="28" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="364" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="378"><net_src comp="56" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="385"><net_src comp="375" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="386"><net_src comp="379" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="390"><net_src comp="56" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="401"><net_src comp="28" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="408"><net_src comp="398" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="402" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="419"><net_src comp="413" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="423"><net_src comp="86" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="430"><net_src comp="420" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="424" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="439"><net_src comp="50" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="6" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="441"><net_src comp="8" pin="0"/><net_sink comp="432" pin=4"/></net>

<net id="449"><net_src comp="44" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="2" pin="0"/><net_sink comp="442" pin=3"/></net>

<net id="451"><net_src comp="4" pin="0"/><net_sink comp="442" pin=4"/></net>

<net id="457"><net_src comp="46" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="463"><net_src comp="52" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="469"><net_src comp="48" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="475"><net_src comp="54" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="480"><net_src comp="34" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="279" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="18" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="279" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="24" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="498"><net_src comp="26" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="279" pin="4"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="28" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="504"><net_src comp="493" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="30" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="279" pin="4"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="32" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="516"><net_src comp="505" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="513" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="501" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="290" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="18" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="290" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="24" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="538"><net_src comp="290" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="535" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="547"><net_src comp="539" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="553"><net_src comp="301" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="40" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="301" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="24" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="301" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="555" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="312" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="40" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="312" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="24" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="586"><net_src comp="26" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="312" pin="4"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="28" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="592"><net_src comp="581" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="589" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="593" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="608"><net_src comp="26" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="575" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="28" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="614"><net_src comp="603" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="620"><net_src comp="30" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="575" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="32" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="615" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="631"><net_src comp="623" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="611" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="627" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="638" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="646"><net_src comp="323" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="58" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="323" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="62" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="657"><net_src comp="323" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="323" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="346" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="66" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="346" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="70" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="677"><net_src comp="346" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="684"><net_src comp="72" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="346" pin="4"/><net_sink comp="679" pin=1"/></net>

<net id="686"><net_src comp="74" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="690"><net_src comp="679" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="687" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="699"><net_src comp="691" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="706"><net_src comp="76" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="334" pin="4"/><net_sink comp="701" pin=1"/></net>

<net id="708"><net_src comp="32" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="713"><net_src comp="701" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="78" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="715"><net_src comp="709" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="720"><net_src comp="191" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="38" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="185" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="716" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="731"><net_src comp="722" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="736"><net_src comp="728" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="330" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="357" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="58" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="357" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="62" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="753"><net_src comp="357" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="759"><net_src comp="203" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="80" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="761"><net_src comp="755" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="766"><net_src comp="368" pin="4"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="82" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="368" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="86" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="777"><net_src comp="368" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="368" pin="4"/><net_sink comp="778" pin=0"/></net>

<net id="786"><net_src comp="391" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="58" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="391" pin="4"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="62" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="797"><net_src comp="391" pin="4"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="804"><net_src comp="88" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="391" pin="4"/><net_sink comp="799" pin=1"/></net>

<net id="806"><net_src comp="90" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="810"><net_src comp="799" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="816"><net_src comp="92" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="391" pin="4"/><net_sink comp="811" pin=1"/></net>

<net id="818"><net_src comp="32" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="822"><net_src comp="811" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="827"><net_src comp="819" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="807" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="833"><net_src comp="823" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="837"><net_src comp="829" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="844"><net_src comp="92" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="845"><net_src comp="379" pin="4"/><net_sink comp="839" pin=1"/></net>

<net id="846"><net_src comp="32" pin="0"/><net_sink comp="839" pin=2"/></net>

<net id="851"><net_src comp="839" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="94" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="853"><net_src comp="847" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="858"><net_src comp="255" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="38" pin="0"/><net_sink comp="854" pin=1"/></net>

<net id="864"><net_src comp="222" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="854" pin="2"/><net_sink comp="860" pin=1"/></net>

<net id="869"><net_src comp="860" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="874"><net_src comp="375" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="866" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="879"><net_src comp="235" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="884"><net_src comp="424" pin="4"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="82" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="889"><net_src comp="424" pin="4"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="894"><net_src comp="235" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="899"><net_src comp="891" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="410" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="906"><net_src comp="895" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="907"><net_src comp="420" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="908"><net_src comp="398" pin="1"/><net_sink comp="901" pin=2"/></net>

<net id="914"><net_src comp="895" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="915"><net_src comp="891" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="916"><net_src comp="410" pin="1"/><net_sink comp="909" pin=2"/></net>

<net id="921"><net_src comp="420" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="86" pin="0"/><net_sink comp="917" pin=1"/></net>

<net id="929"><net_src comp="487" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="934"><net_src comp="517" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="942"><net_src comp="529" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="950"><net_src comp="555" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="955"><net_src comp="561" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="960"><net_src comp="565" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="968"><net_src comp="575" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="973"><net_src comp="151" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="978"><net_src comp="633" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="986"><net_src comp="648" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="991"><net_src comp="654" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="996"><net_src comp="658" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="1004"><net_src comp="668" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1009"><net_src comp="172" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="1014"><net_src comp="179" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1019"><net_src comp="732" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1027"><net_src comp="744" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1032"><net_src comp="750" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="1037"><net_src comp="209" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1045"><net_src comp="768" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="1050"><net_src comp="774" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="1055"><net_src comp="778" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="1060"><net_src comp="228" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="1068"><net_src comp="788" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="1073"><net_src comp="241" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="1078"><net_src comp="248" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="1083"><net_src comp="870" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="1088"><net_src comp="876" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1096"><net_src comp="268" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="1101"><net_src comp="901" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="1106"><net_src comp="909" pin="3"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="1111"><net_src comp="917" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="424" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: threshold_conv1_V | {}
	Port: w_conv1_0 | {}
	Port: threshold_conv2_V | {}
	Port: w_conv2 | {}
	Port: w_fc1 | {}
	Port: w_fc2 | {}
 - Input state : 
	Port: bnn_xcel : input_0 | {6 7 }
	Port: bnn_xcel : threshold_conv1_V | {5 8 }
	Port: bnn_xcel : w_conv1_0 | {5 8 }
	Port: bnn_xcel : threshold_conv2_V | {13 14 }
	Port: bnn_xcel : w_conv2 | {13 14 }
	Port: bnn_xcel : w_fc1 | {20 21 }
	Port: bnn_xcel : w_fc2 | {25 26 }
  - Chain level:
	State 1
	State 2
		icmp_ln39 : 1
		add_ln39 : 1
		br_ln39 : 2
		tmp : 1
		zext_ln41 : 2
		tmp_s : 1
		zext_ln41_6 : 2
		add_ln41 : 3
	State 3
		icmp_ln40 : 1
		add_ln40 : 1
		br_ln40 : 2
		zext_ln41_7 : 1
		add_ln41_4 : 2
		zext_ln41_8 : 3
		input_padded_0_addr : 4
		store_ln41 : 5
	State 4
	State 5
		icmp_ln23 : 1
		add_ln25 : 1
		br_ln23 : 2
		zext_ln25 : 1
		zext_ln24 : 2
	State 6
		icmp_ln24 : 1
		add_ln25_1 : 1
		br_ln24 : 2
		tmp_5 : 1
		zext_ln25_7 : 2
		add_ln25_8 : 3
		zext_ln25_8 : 4
		input_0_addr : 5
		input_0_load : 6
		tmp_6 : 2
		zext_ln25_9 : 3
		tmp_7 : 2
		zext_ln25_10 : 3
		add_ln25_9 : 4
		add_ln25_10 : 5
	State 7
		input_padded_0_addr_1 : 1
		store_ln25 : 2
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		icmp_ln164 : 1
		n : 1
		br_ln164 : 2
		zext_ln168 : 1
		zext_ln166 : 1
	State 20
		icmp_ln166 : 1
		m_1 : 1
		br_ln166 : 2
		zext_ln168_1 : 1
		tmp_8 : 1
		zext_ln168_4 : 2
		add_ln168 : 3
		zext_ln168_5 : 4
		w_fc1_addr : 5
		reshaped_addr : 2
		reshaped_load : 3
		w_fc1_load : 6
		shl_ln : 1
		add_ln1503 : 2
		store_ln170 : 3
	State 21
		xor_ln168 : 1
		xor_ln168_1 : 1
		zext_ln700 : 1
		accum_V : 2
	State 22
		icmp_ln130 : 1
		m : 1
		br_ln130 : 2
		zext_ln131 : 1
		dense1_V_addr : 2
		dense1_V_load : 3
	State 23
		icmp_ln895 : 1
		store_ln131 : 2
	State 24
		icmp_ln164_1 : 1
		n_1 : 1
		br_ln164 : 2
		zext_ln168_2 : 1
		zext_ln166_1 : 1
		dense2_V_load : 1
	State 25
		icmp_ln166_1 : 1
		m_2 : 1
		br_ln166 : 2
		zext_ln168_3 : 1
		tmp_9 : 1
		zext_ln168_6 : 2
		tmp_10 : 1
		zext_ln168_7 : 2
		add_ln168_1 : 3
		add_ln168_2 : 4
		zext_ln168_8 : 5
		w_fc2_addr : 6
		signed1_addr_1 : 2
		signed1_load : 3
		w_fc2_load : 7
		shl_ln1503_1 : 1
		add_ln1503_1 : 2
		store_ln170 : 3
	State 26
		xor_ln168_2 : 1
		xor_ln168_3 : 1
		zext_ln700_1 : 1
		accum_V_2 : 2
	State 27
		max_V : 1
	State 28
		icmp_ln144 : 1
		br_ln144 : 2
		zext_ln145 : 1
		dense2_V_addr_1 : 2
		dense2_V_load_1 : 3
		ret_ln84 : 1
	State 29
		max_V_1 : 1
		icmp_ln895_1 : 2
		select_ln145 : 3
		select_ln145_1 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |    grp_conv_16_32_10_s_fu_432   |  12.383 |   326   |   434   |
|          |    grp_conv_1_16_18_s_fu_442    |  12.383 |   185   |   386   |
|          |   grp_max_pool_16_16_s_fu_452   |  7.076  |    82   |   197   |
|   call   |    grp_max_pool_32_8_s_fu_458   |  7.076  |    75   |   194   |
|          |      grp_pad_16_8_s_fu_464      |  1.769  |    90   |   162   |
|          |        grp_flatten_fu_470       |  1.769  |    75   |   133   |
|          | grp_initialize_padded_me_fu_476 |    0    |    47   |   124   |
|----------|---------------------------------|---------|---------|---------|
|          |         add_ln39_fu_487         |    0    |    0    |    15   |
|          |         add_ln41_fu_517         |    0    |    0    |    15   |
|          |         add_ln40_fu_529         |    0    |    0    |    15   |
|          |        add_ln41_4_fu_539        |    0    |    0    |    14   |
|          |         add_ln25_fu_555         |    0    |    0    |    15   |
|          |        add_ln25_1_fu_575        |    0    |    0    |    15   |
|          |        add_ln25_8_fu_593        |    0    |    0    |    15   |
|          |        add_ln25_9_fu_627        |    0    |    0    |    13   |
|          |        add_ln25_10_fu_633       |    0    |    0    |    13   |
|          |             n_fu_648            |    0    |    0    |    15   |
|    add   |            m_1_fu_668           |    0    |    0    |    14   |
|          |         add_ln168_fu_691        |    0    |    0    |    25   |
|          |        add_ln1503_fu_709        |    0    |    0    |    13   |
|          |          accum_V_fu_732         |    0    |    0    |    14   |
|          |             m_fu_744            |    0    |    0    |    15   |
|          |            n_1_fu_768           |    0    |    0    |    13   |
|          |            m_2_fu_788           |    0    |    0    |    15   |
|          |        add_ln168_1_fu_823       |    0    |    0    |    13   |
|          |        add_ln168_2_fu_829       |    0    |    0    |    13   |
|          |       add_ln1503_1_fu_847       |    0    |    0    |    14   |
|          |         accum_V_2_fu_870        |    0    |    0    |    15   |
|          |             i_fu_917            |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|
|          |         icmp_ln39_fu_481        |    0    |    0    |    11   |
|          |         icmp_ln40_fu_523        |    0    |    0    |    11   |
|          |         icmp_ln23_fu_549        |    0    |    0    |    11   |
|          |         icmp_ln24_fu_569        |    0    |    0    |    11   |
|          |        icmp_ln164_fu_642        |    0    |    0    |    13   |
|   icmp   |        icmp_ln166_fu_662        |    0    |    0    |    13   |
|          |        icmp_ln130_fu_738        |    0    |    0    |    13   |
|          |        icmp_ln895_fu_755        |    0    |    0    |    13   |
|          |       icmp_ln164_1_fu_762       |    0    |    0    |    9    |
|          |       icmp_ln166_1_fu_782       |    0    |    0    |    13   |
|          |        icmp_ln144_fu_880        |    0    |    0    |    9    |
|          |       icmp_ln895_1_fu_895       |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|
|  select  |       select_ln145_fu_901       |    0    |    0    |    4    |
|          |      select_ln145_1_fu_909      |    0    |    0    |    16   |
|----------|---------------------------------|---------|---------|---------|
|          |         xor_ln168_fu_716        |    0    |    0    |    2    |
|    xor   |        xor_ln168_1_fu_722       |    0    |    0    |    2    |
|          |        xor_ln168_2_fu_854       |    0    |    0    |    2    |
|          |        xor_ln168_3_fu_860       |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|          |            tmp_fu_493           |    0    |    0    |    0    |
|          |           tmp_s_fu_505          |    0    |    0    |    0    |
|          |           tmp_5_fu_581          |    0    |    0    |    0    |
|          |           tmp_6_fu_603          |    0    |    0    |    0    |
|bitconcatenate|           tmp_7_fu_615          |    0    |    0    |    0    |
|          |           tmp_8_fu_679          |    0    |    0    |    0    |
|          |          shl_ln_fu_701          |    0    |    0    |    0    |
|          |           tmp_9_fu_799          |    0    |    0    |    0    |
|          |          tmp_10_fu_811          |    0    |    0    |    0    |
|          |       shl_ln1503_1_fu_839       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |         zext_ln41_fu_501        |    0    |    0    |    0    |
|          |        zext_ln41_6_fu_513       |    0    |    0    |    0    |
|          |        zext_ln41_7_fu_535       |    0    |    0    |    0    |
|          |        zext_ln41_8_fu_544       |    0    |    0    |    0    |
|          |         zext_ln25_fu_561        |    0    |    0    |    0    |
|          |         zext_ln24_fu_565        |    0    |    0    |    0    |
|          |        zext_ln25_7_fu_589       |    0    |    0    |    0    |
|          |        zext_ln25_8_fu_598       |    0    |    0    |    0    |
|          |        zext_ln25_9_fu_611       |    0    |    0    |    0    |
|          |       zext_ln25_10_fu_623       |    0    |    0    |    0    |
|          |       zext_ln25_11_fu_638       |    0    |    0    |    0    |
|          |        zext_ln168_fu_654        |    0    |    0    |    0    |
|   zext   |        zext_ln166_fu_658        |    0    |    0    |    0    |
|          |       zext_ln168_1_fu_674       |    0    |    0    |    0    |
|          |       zext_ln168_4_fu_687       |    0    |    0    |    0    |
|          |       zext_ln168_5_fu_696       |    0    |    0    |    0    |
|          |        zext_ln700_fu_728        |    0    |    0    |    0    |
|          |        zext_ln131_fu_750        |    0    |    0    |    0    |
|          |       zext_ln168_2_fu_774       |    0    |    0    |    0    |
|          |       zext_ln166_1_fu_778       |    0    |    0    |    0    |
|          |       zext_ln168_3_fu_794       |    0    |    0    |    0    |
|          |       zext_ln168_6_fu_807       |    0    |    0    |    0    |
|          |       zext_ln168_7_fu_819       |    0    |    0    |    0    |
|          |       zext_ln168_8_fu_834       |    0    |    0    |    0    |
|          |       zext_ln700_1_fu_866       |    0    |    0    |    0    |
|          |        zext_ln145_fu_886        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   sext   |           max_V_fu_876          |    0    |    0    |    0    |
|          |          max_V_1_fu_891         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |  42.456 |   880   |   2120  |
|----------|---------------------------------|---------|---------|---------|

Memories:
+-------------------+--------+--------+--------+--------+
|                   |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------------+--------+--------+--------+--------+
|       conv1       |    1   |    0   |    0   |    0   |
|    conv1_pooled   |    1   |    0   |    0   |    0   |
|conv1_pooled_padded|    1   |    0   |    0   |    0   |
|       conv2       |    1   |    0   |    0   |    0   |
|    conv2_pooled   |    0   |    2   |    8   |    0   |
|      dense1_V     |    1   |    0   |    0   |    0   |
|      dense2_V     |    0   |   20   |    2   |    0   |
|   input_padded_0  |    0   |    2   |    6   |    0   |
|      reshaped     |    0   |    2   |    8   |    0   |
|      signed1      |    0   |    2   |    4   |    0   |
+-------------------+--------+--------+--------+--------+
|       Total       |    5   |   28   |   28   |    0   |
+-------------------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   accum_V_2_reg_1080   |    9   |
|    accum_V_reg_1016    |   10   |
|   add_ln25_10_reg_975  |   10   |
|   add_ln25_1_reg_965   |    5   |
|    add_ln25_reg_947    |    5   |
|    add_ln39_reg_926    |    5   |
|    add_ln40_reg_939    |    5   |
|    add_ln41_reg_931    |   10   |
|agg_result_V_0_i_reg_398|    4   |
| dense1_V_addr_reg_1034 |    8   |
|dense2_V_addr_1_reg_1093|    4   |
| dense2_V_addr_reg_1057 |    4   |
|       i_reg_1108       |    4   |
|  input_0_addr_reg_970  |    8   |
|     m_0_i14_reg_387    |    9   |
|     m_0_i7_reg_353     |    9   |
|      m_0_i_reg_342     |   10   |
|      m_1_reg_1001      |   10   |
|      m_2_reg_1065      |    9   |
|       m_reg_1024       |    9   |
|     max_V_reg_1085     |   16   |
|    max_id_V_reg_420    |    4   |
|     n_0_i9_reg_364     |    4   |
|      n_0_i_reg_319     |    9   |
|      n_1_reg_1042      |    4   |
|        n_reg_983       |    9   |
|    p_012_0_i_reg_410   |   16   |
|   p_04_0_i13_reg_375   |    9   |
|    p_04_0_i_reg_330    |   10   |
| reshaped_addr_reg_1011 |    9   |
| select_ln145_1_reg_1103|   16   |
|  select_ln145_reg_1098 |    4   |
| signed1_addr_1_reg_1075|    8   |
|   w_fc1_addr_reg_1006  |   17   |
|   w_fc2_addr_reg_1070  |   12   |
|    x_0_0_i1_reg_297    |    5   |
|     x_0_0_i_reg_275    |    5   |
|    y_0_0_i3_reg_308    |    5   |
|     y_0_0_i_reg_286    |    5   |
|   zext_ln131_reg_1029  |   64   |
|  zext_ln166_1_reg_1052 |   13   |
|   zext_ln166_reg_993   |   19   |
|  zext_ln168_2_reg_1047 |   64   |
|   zext_ln168_reg_988   |   64   |
|    zext_ln24_reg_957   |   10   |
|    zext_ln25_reg_952   |   10   |
+------------------------+--------+
|          Total         |   558  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_144    |  p0  |   2  |   9  |   18   ||    9    |
|     grp_access_fu_144    |  p1  |   2  |   1  |    2   ||    9    |
|     grp_access_fu_158    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_access_fu_185    |  p0  |   2  |   9  |   18   ||    9    |
|     grp_access_fu_191    |  p0  |   2  |  17  |   34   ||    9    |
|     grp_access_fu_203    |  p0  |   3  |   8  |   24   ||    15   |
|     grp_access_fu_222    |  p0  |   3  |   8  |   24   ||    15   |
|     grp_access_fu_235    |  p0  |   5  |   4  |   20   ||    27   |
|     grp_access_fu_255    |  p0  |   2  |  12  |   24   ||    9    |
|     p_04_0_i_reg_330     |  p0  |   2  |  10  |   20   ||    9    |
|    p_04_0_i13_reg_375    |  p0  |   2  |   9  |   18   ||    9    |
| agg_result_V_0_i_reg_398 |  p0  |   2  |   4  |    8   ||    9    |
|     max_id_V_reg_420     |  p0  |   2  |   4  |    8   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   234  || 23.2257 ||   147   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   42   |   880  |  2120  |    -   |
|   Memory  |    5   |    -   |   28   |   28   |    0   |
|Multiplexer|    -   |   23   |    -   |   147  |    -   |
|  Register |    -   |    -   |   558  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |   65   |  1466  |  2295  |    0   |
+-----------+--------+--------+--------+--------+--------+
