INFO: [XSIM 43-3496] Using init file passed via -initfile option "/data1/scratch/syan/HLS_2019_2/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_jet_hw_top glbl -prj jet_hw.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm --initfile /data1/scratch/syan/HLS_2019_2/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s jet_hw -debug wave 
Multi-threading is on. Using 94 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/jet_hw.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_jet_hw_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/ProjX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ProjX'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/ProjY.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ProjY'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/sqrt_fixed_33_33_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sqrt_fixed_33_33_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/jet_hw.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jet_hw'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/jet_hw_mul_mul_16ns_16ns_32_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_mul_mul_16ns_16ns_32_1_1_DSP48_0'
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_mul_mul_16ns_16ns_32_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/ProjX_cos_table1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ProjX_cos_table1_rom'
INFO: [VRFC 10-3107] analyzing entity 'ProjX_cos_table1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/ProjY_sin_table2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ProjY_sin_table2_rom'
INFO: [VRFC 10-3107] analyzing entity 'ProjY_sin_table2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/jet_hw_udiv_17s_17ns_17_21_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_udiv_17s_17ns_17_21_1_div_u'
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_udiv_17s_17ns_17_21_1_div'
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_udiv_17s_17ns_17_21_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/jet_hw_mul_mul_17s_17s_32_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_mul_mul_17s_17s_32_1_1_DSP48_1'
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_mul_mul_17s_17s_32_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/jet_hw_mac_muladd_17s_17s_32s_32_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_mac_muladd_17s_17s_32s_32_1_1_DSP48_2'
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_mac_muladd_17s_17s_32s_32_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/syan/work/hlsmht/proj0/solution1/sim/vhdl/jet_hw_atan_table4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_atan_table4_rom'
INFO: [VRFC 10-3107] analyzing entity 'jet_hw_atan_table4'
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture rtl of entity xil_defaultlib.jet_hw_atan_table4_rom [jet_hw_atan_table4_rom_default]
Compiling architecture arch of entity xil_defaultlib.jet_hw_atan_table4 [jet_hw_atan_table4_default]
Compiling architecture behav of entity xil_defaultlib.sqrt_fixed_33_33_s [sqrt_fixed_33_33_s_default]
Compiling architecture rtl of entity xil_defaultlib.ProjX_cos_table1_rom [projx_cos_table1_rom_default]
Compiling architecture arch of entity xil_defaultlib.ProjX_cos_table1 [projx_cos_table1_default]
Compiling architecture behav of entity xil_defaultlib.jet_hw_mul_mul_16ns_16ns_32_1_1_DSP48_0 [jet_hw_mul_mul_16ns_16ns_32_1_1_...]
Compiling architecture arch of entity xil_defaultlib.jet_hw_mul_mul_16ns_16ns_32_1_1 [\jet_hw_mul_mul_16ns_16ns_32_1_1...]
Compiling architecture behav of entity xil_defaultlib.ProjX [projx_default]
Compiling architecture rtl of entity xil_defaultlib.ProjY_sin_table2_rom [projy_sin_table2_rom_default]
Compiling architecture arch of entity xil_defaultlib.ProjY_sin_table2 [projy_sin_table2_default]
Compiling architecture behav of entity xil_defaultlib.ProjY [projy_default]
Compiling architecture rtl of entity xil_defaultlib.jet_hw_udiv_17s_17ns_17_21_1_div_u [\jet_hw_udiv_17s_17ns_17_21_1_di...]
Compiling architecture rtl of entity xil_defaultlib.jet_hw_udiv_17s_17ns_17_21_1_div [\jet_hw_udiv_17s_17ns_17_21_1_di...]
Compiling architecture arch of entity xil_defaultlib.jet_hw_udiv_17s_17ns_17_21_1 [\jet_hw_udiv_17s_17ns_17_21_1(id...]
Compiling architecture behav of entity xil_defaultlib.jet_hw_mul_mul_17s_17s_32_1_1_DSP48_1 [jet_hw_mul_mul_17s_17s_32_1_1_ds...]
Compiling architecture arch of entity xil_defaultlib.jet_hw_mul_mul_17s_17s_32_1_1 [\jet_hw_mul_mul_17s_17s_32_1_1(i...]
Compiling architecture behav of entity xil_defaultlib.jet_hw_mac_muladd_17s_17s_32s_32_1_1_DSP48_2 [jet_hw_mac_muladd_17s_17s_32s_32...]
Compiling architecture arch of entity xil_defaultlib.jet_hw_mac_muladd_17s_17s_32s_32_1_1 [\jet_hw_mac_muladd_17s_17s_32s_3...]
Compiling architecture behav of entity xil_defaultlib.jet_hw [jet_hw_default]
Compiling architecture behav of entity xil_defaultlib.apatb_jet_hw_top
Built simulation snapshot jet_hw
