---
title: åŸºç¤ç·¨ ç¬¬3ç«  ãƒ—ãƒ­ã‚»ã‚¹æŠ€è¡“ã¨è¨­è¨ˆé™ç•Œã®ç†è§£ 
---

---

# ğŸ“˜ åŸºç¤ç·¨ ç¬¬3ç« ï¼šãƒ—ãƒ­ã‚»ã‚¹æŠ€è¡“ã¨è¨­è¨ˆé™ç•Œã®ç†è§£  
**Fundamentals-Chapter 3: Process Evolution and Design Limits in CMOS**

---

## ğŸ”— å…¬å¼ãƒªãƒ³ã‚¯ / *Official Links*

| è¨€èª / Language | GitHub Pages ğŸŒ | GitHub ğŸ’» |
|-----------------|----------------|-----------|
| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª / *Japanese* | [![GitHub Pages JP](https://img.shields.io/badge/GitHub%20Pages-æ—¥æœ¬èªç‰ˆ-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/chapter3_process_evolution/) | [![GitHub Repo JP](https://img.shields.io/badge/GitHub-æ—¥æœ¬èªç‰ˆ-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/chapter3_process_evolution) |

---

## ğŸ” å‰ç« ã¨ã®æ¥ç¶šï½œConnection to Previous Chapter

| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª | ğŸ‡ºğŸ‡¸ English |
|-----------|------------|
| ç¬¬2ç« ã§ã¯ã€**è«–ç†ã‚²ãƒ¼ãƒˆãƒ»çµ„ã¿åˆã‚ã›å›è·¯ãƒ»FSM**ãªã©ã€CMOSè«–ç†è¨­è¨ˆã®åŸºç¤ã‚’å­¦ç¿’ã—ã¾ã—ãŸã€‚ | Chapter 2 covered **logic gates, combinational logic, and FSMs** as fundamentals of CMOS design. |
| ç¬¬3ç« ã§ã¯ã€ãã‚Œã‚‰ã®è¨­è¨ˆãŒå®Ÿéš›ã«å‹•ä½œã™ã‚‹ãŸã‚ã®**ç‰©ç†çš„åŸºç›¤ï¼ˆãƒ—ãƒ­ã‚»ã‚¹æŠ€è¡“ï¼‰**ã«è¸ã¿è¾¼ã¿ã¾ã™ã€‚ | Chapter 3 now explores the **physical foundation (process technology)** that enables those designs. |

ğŸ“ [â† ç¬¬2ç« ï¼šãƒ‡ã‚¸ã‚¿ãƒ«è«–ç†ã¨è«–ç†å›è·¯è¨­è¨ˆ](../chapter2_comb_logic/README.md)  
ğŸ“ [â† Chapter 2: Digital Logic and Logic Circuit Design](../chapter2_comb_logic/README.md)

---

## ğŸ§­ æ¦‚è¦ï½œOverview

æœ¬ç« ã§ã¯ã€0.5Âµmã‹ã‚‰90nmãƒãƒ¼ãƒ‰ã«è‡³ã‚‹CMOSæŠ€è¡“ã®å¤‰é·ã‚’é€šã˜ã¦ã€  
**è¨­è¨ˆå¯èƒ½æ€§ã‚’å·¦å³ã™ã‚‹ãƒ—ãƒ­ã‚»ã‚¹æŠ€è¡“ã®é€²åŒ–ã¨ç‰©ç†é™ç•Œ**ã‚’ä½“ç³»çš„ã«å­¦ã³ã¾ã™ã€‚

> This chapter explores the evolution of CMOS technologies from 0.5Âµm to 90nm,  
> focusing on how process advancements and limitations shape circuit design.

---

## âœ¨ ä¸»ãªã‚­ãƒ¼ãƒ¯ãƒ¼ãƒ‰ï½œKey Concepts

```
STI, LDD, Salicide, Multi-Layer Interconnect, CMP, OPC, 
SCE, HCI, DIBL, Vth Variability, sky130, 0.18Âµm
```

---

## ğŸ¯ å­¦ç¿’ã®ã­ã‚‰ã„ï½œLearning Objectives

| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª                                                                                     | ğŸ‡ºğŸ‡¸ English                                                                                      |
|----------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------|
| ãƒ—ãƒ­ã‚»ã‚¹æŠ€è¡“ãŒ**è¨­è¨ˆåˆ¶ç´„ã«ä¸ãˆã‚‹å½±éŸ¿**ã‚’ç†è§£ã™ã‚‹                                               | Understand how process technologies affect **design constraints**.                           |
| å¾®ç´°åŒ–ã«ã‚ˆã‚‹**æ§‹é€ é©æ–°ã¨ä¿¡é ¼æ€§èª²é¡Œ**ã‚’ä½“ç³»çš„ã«æ•´ç†ã™ã‚‹                                        | Learn about **structural evolution and reliability issues** caused by scaling.               |
| æ•™æã¨ã—ã¦é©ã—ãŸãƒãƒ¼ãƒ‰ï¼ˆsky130, 0.18Âµmï¼‰ã‚’é¸å®šã§ãã‚‹                                          | Develop criteria to choose **educationally suitable process nodes** (e.g., sky130, 0.18Âµm). |

---

## ğŸ“š ç« æ§‹æˆã¨ãƒªãƒ³ã‚¯ï½œChapter Contents and Links

| ç¯€ç•ªå· | ãƒ•ã‚¡ã‚¤ãƒ«å / Filename                                               | å†…å®¹æ¦‚è¦ / Summary                                                                 |
|--------|----------------------------------------------------------------------|-------------------------------------------------------------------------------------|
| 3.1    | [`3.1_node_scaling_history.md`](./3.1_node_scaling_history.md)       | ãƒãƒ¼ãƒ‰å¾®ç´°åŒ–ã®æ­´å²ã¨å¯¸æ³•ãƒ«ãƒ¼ãƒ«ã®é€²åŒ–<br>ğŸ“ *Scaling History and Design Rules*       |
| 3.2    | [`3.2_cmos_structure_shift.md`](./3.2_cmos_structure_shift.md)       | STIãƒ»LDDãªã©æ§‹é€ é©æ–°ã«ã‚ˆã‚‹å¯¸æ³•ã¨ç‰¹æ€§ã®å¤‰åŒ–<br>ğŸ”¬ *Structural Innovations in CMOS*    |
| 3.3    | [`3.3_interconnect_and_litho.md`](./3.3_interconnect_and_litho.md)   | é…ç·šãƒ»CMPãƒ»RCé…å»¶ã®æŠ€è¡“é€²åŒ–ã¨è¨­è¨ˆå½±éŸ¿<br>ğŸ§µ *Interconnect and Delay Constraints*     |
| 3.4    | [`3.4_variation_and_reliability.md`](./3.4_variation_and_reliability.md) | DIBLã‚„HCIãªã©ä¿¡é ¼æ€§ã¨ã°ã‚‰ã¤ãã®ç‰©ç†é™ç•Œ<br>âš ï¸ *SCE and Reliability in Scaling*   |
| 3.5    | [`3.5_summary_and_scope.md`](./3.5_summary_and_scope.md)             | æ•™è‚²ãƒãƒ¼ãƒ‰ã®é¸å®šã¨å®Ÿè·µçš„æ„ç¾©ã®æ•´ç†<br>ğŸ“ *Choosing and Using Educational Nodes*     |

---

## ğŸ“ ä»˜éŒ²ï¼šãƒ—ãƒ­ã‚»ã‚¹æŠ€è¡“ãƒ•ãƒ­ãƒ¼ãƒãƒ£ãƒ¼ãƒˆï¼ˆAppendixï¼‰  
### Appendix: Process Technology Flow Charts

æœ¬ç« ã§æ‰±ã£ãŸå„ãƒãƒ¼ãƒ‰ãƒ»æ§‹é€ ãƒ»ææ–™ã«å¯¾å¿œã™ã‚‹ãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼ã‚„è£…ç½®ä¸€è¦§ã€æ§‹é€ æ¯”è¼ƒè³‡æ–™ã‚’ä»¥ä¸‹ã«æ•´ç†ã—ã¾ã™ã€‚  
These appendices provide detailed process flows, equipment lists, and structural comparisons for each technology node discussed.

| ãƒªãƒ•ã‚¡ãƒ¬ãƒ³ã‚¹ | ãƒ•ã‚¡ã‚¤ãƒ«å / Filename                                                                 | å†…å®¹æ¦‚è¦ / Description |
|--------------|------------------------------------------------------------------------------------------|-------------------------|
| A-1          | [`0.18um_Logic_ProcessFlow.md`](./docs/0.18um_Logic_ProcessFlow.md)                     | ğŸ§ª 0.18Âµm CMOSãƒ—ãƒ­ã‚»ã‚¹ï¼ˆåŸºæœ¬ãƒ•ãƒ­ãƒ¼ï¼‰<br>Standard 0.18Âµm CMOS process flow |
| A-1b         | [`0.18um_1.8V_3.3V_5V.md`](./docs/0.18um_1.8V_3.3V_5V.md)                                | âš¡ 1.8Vã€œ5Vå¯¾å¿œã®å¤šé›»åœ§CMOSãƒ—ãƒ­ã‚»ã‚¹<br>Multi-V CMOS process |
| A-1c         | [`0.18um_etests_summary_unified.md`](./docs/0.18um_etests_summary_unified.md)          | ğŸ“ E-Testç‰¹æ€§ã¾ã¨ã‚ï¼ˆé›»åœ§ãƒ»æ§‹é€ åˆ¥ï¼‰<br>Unified E-test characteristics |
| A-2          | [`0.18um_Logic_ProcessFlow_en.md`](./docs/0.18um_Logic_ProcessFlow_en.md)               | ğŸ§ª 0.18Âµm CMOS Process Flow (English version) |
| A-3          | [`0.13um_Logic_ProcessFlow.md`](./docs/0.13um_Logic_ProcessFlow.md)                     | ğŸ§ª 0.13Âµm CMOSãƒ—ãƒ­ã‚»ã‚¹ï¼ˆCu/Low-kå°å…¥ï¼‰<br>Cu & Low-k interconnect process |
| A-4          | [`0.09um_Logic_ProcessFlow.md`](./docs/0.09um_Logic_ProcessFlow.md)                     | ğŸ§ª 90nm CMOSãƒ—ãƒ­ã‚»ã‚¹ï¼ˆNiSi, strained-Siï¼‰<br>Advanced strain & silicide integration |
| A-5          | [`process_node_comparison.md`](./docs/process_node_comparison.md)                       | ğŸ“Š ãƒãƒ¼ãƒ‰æ¯”è¼ƒï¼šå¯¸æ³•ãƒ»ææ–™ãƒ»æ§‹é€ é·ç§»è¡¨<br>Comparison of node scaling and materials |
| A-6          | [`equipment_list_by_node.md`](./docs/equipment_list_by_node.md)                         | ğŸ› ï¸ ãƒãƒ¼ãƒ‰åˆ¥è£…ç½®ä¸€è¦§ï¼ˆå·¥ç¨‹åˆ¥ï¼‰<br>Tool list by node and step |
| A-7          | [`dual_damascene_comparison.md`](./docs/dual_damascene_comparison.md)                   | ğŸ§µ ãƒ‡ãƒ¥ã‚¢ãƒ«ãƒ€ãƒã‚·ãƒ³é…ç·šãƒ—ãƒ­ã‚»ã‚¹è©³ç´°ã¨æ¯”è¼ƒ<br>Cu dual damascene vs Al/W plug flow |

ğŸ§· **è£œè¶³è³‡æ–™ã¨ã—ã¦æ´»ç”¨ã—ã€ãƒ—ãƒ­ã‚»ã‚¹ã®å…¨ä½“åƒã‚’æ´ã‚€åŠ©ã‘ã¨ã—ã¦ãã ã•ã„ã€‚**  
Use these resources to reinforce understanding of semiconductor fabrication and process-node evolution.

---

## ğŸ”„ æ¬¡ç« ã¸ã®æ¥ç¶šï½œTransition to Chapter 4

| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª | ğŸ‡ºğŸ‡¸ English |
|----------|-----------|
| ç¬¬4ç« ã§ã¯ã€ã“ã“ã§æ‰±ã£ãŸCMOSãƒãƒ¼ãƒ‰ï¼ˆsky130 / 0.18Âµmï¼‰ã‚’åŸºç›¤ã¨ã—ã¦ã€**PDKãƒ»MOSç‰¹æ€§ãƒ»è¨­è¨ˆãƒ«ãƒ¼ãƒ«ã®ç†è§£**ã¸ã¨é€²ã¿ã¾ã™ã€‚ | In Chapter 4, we build on these CMOS nodes (sky130 / 0.18Âµm) to explore **PDKs, MOS characteristics, and design rules**. |

â¡ï¸ [**ç¬¬4ç« ï¼šMOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ç‰¹æ€§ã¨è¨­è¨ˆåŸºç›¤**](../chapter4_mos_characteristics/README.md)

---

## ğŸ‘¤ **è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ | Author & License**

| ğŸ“Œ é …ç›® / Item | ğŸ“„ å†…å®¹ / Details |
|------|------|
| **è‘—è€… / Author** | **ä¸‰æº çœŸä¸€**ï¼ˆShinichi Samizoï¼‰ |
| **ğŸ’» GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |
| **ğŸ“œ ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License** | [![Hybrid License](https://img.shields.io/badge/License-Hybrid-blueviolet?style=for-the-badge)](https://samizo-aitl.github.io/Edusemi-v4x/#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)<br>ã‚³ãƒ¼ãƒ‰ / Code: [MIT](https://opensource.org/licenses/MIT)<br>æ•™æãƒ†ã‚­ã‚¹ãƒˆ / Text: [CC BY 4.0](https://creativecommons.org/licenses/by/4.0/)<br>å›³è¡¨ / Figures: [CC BY-NC 4.0](https://creativecommons.org/licenses/by-nc/4.0/) |

---

## ğŸ”™ æˆ»ã‚‹ï½œBack to Top

ğŸ  [![Site](https://img.shields.io/badge/Site-Edusemi--v4x-lightgrey?style=for-the-badge&logo=githubpages&labelColor=555&color=brightgreen)](../) [![Repo](https://img.shields.io/badge/Repo-Edusemi--v4x-lightgrey?style=for-the-badge&logo=github&labelColor=555&color=blue)](https://github.com/Samizo-AITL/Edusemi-v4x)
