<stg><name>Loop_VConvH_proc</name>


<trans_list>

<trans id="455" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="8" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="25" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %h_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %h

]]></Node>
<StgValue><ssdm name="h_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %vconv_xlim_loc_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %vconv_xlim_loc

]]></Node>
<StgValue><ssdm name="vconv_xlim_loc_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:7 %write_ln64 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %h_out, i32 %h_read

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:9 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %vconv_xlim_loc_out, i32 %vconv_xlim_loc_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="32">
<![CDATA[
entry:12 %cast = zext i32 %h_read

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="32">
<![CDATA[
entry:13 %cast1 = zext i32 %vconv_xlim_loc_read

]]></Node>
<StgValue><ssdm name="cast1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:14 %bound = mul i64 %cast, i64 %cast1

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %hconv, void @empty_6, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %vconv, void @empty_6, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vconv_xlim_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %h, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %h_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vconv_xlim_loc_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %vconv, void @empty_6, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %hconv, void @empty_6, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:14 %bound = mul i64 %cast, i64 %cast1

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
entry:15 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i64 0, void %entry, i64 %add_ln64, void %._crit_edge4.i.i

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %row = phi i32 0, void %entry, i32 %add_ln65, void %._crit_edge4.i.i

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln64 = add i64 %indvar_flatten, i64 1

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %icmp_ln64 = icmp_eq  i64 %indvar_flatten, i64 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln64 = br i1 %icmp_ln64, void %._crit_edge642.loopexit.i.i, void %.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:1 %icmp_ln65 = icmp_eq  i32 %row, i32 %vconv_xlim_loc_read

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:2 %select_ln64 = select i1 %icmp_ln65, i32 0, i32 %row

]]></Node>
<StgValue><ssdm name="select_ln64"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:8 %zext_ln65 = zext i32 %select_ln64

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge642.loopexit.i.i:14 %linebuf_V_0_addr = getelementptr i24 %linebuf_V_0, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="linebuf_V_0_addr"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:15 %linebuf_V_0_load = load i11 %linebuf_V_0_addr

]]></Node>
<StgValue><ssdm name="linebuf_V_0_load"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge642.loopexit.i.i:22 %linebuf_V_1_addr = getelementptr i24 %linebuf_V_1, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="linebuf_V_1_addr"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="24" op_0_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:23 %linebuf_V_1_load = load i11 %linebuf_V_1_addr

]]></Node>
<StgValue><ssdm name="linebuf_V_1_load"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge642.loopexit.i.i:37 %linebuf_V_2_addr = getelementptr i24 %linebuf_V_2, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="linebuf_V_2_addr"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:38 %linebuf_V_2_load = load i11 %linebuf_V_2_addr

]]></Node>
<StgValue><ssdm name="linebuf_V_2_load"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge642.loopexit.i.i:46 %linebuf_V_3_addr = getelementptr i24 %linebuf_V_3, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="linebuf_V_3_addr"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:47 %linebuf_V_3_load = load i11 %linebuf_V_3_addr

]]></Node>
<StgValue><ssdm name="linebuf_V_3_load"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge642.loopexit.i.i:67 %linebuf_V_4_addr = getelementptr i24 %linebuf_V_4, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="linebuf_V_4_addr"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="24" op_0_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:68 %linebuf_V_4_load = load i11 %linebuf_V_4_addr

]]></Node>
<StgValue><ssdm name="linebuf_V_4_load"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge642.loopexit.i.i:76 %linebuf_V_5_addr = getelementptr i24 %linebuf_V_5, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="linebuf_V_5_addr"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:77 %linebuf_V_5_load = load i11 %linebuf_V_5_addr

]]></Node>
<StgValue><ssdm name="linebuf_V_5_load"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge642.loopexit.i.i:85 %linebuf_V_6_addr = getelementptr i24 %linebuf_V_6, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="linebuf_V_6_addr"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:86 %linebuf_V_6_load = load i11 %linebuf_V_6_addr

]]></Node>
<StgValue><ssdm name="linebuf_V_6_load"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge642.loopexit.i.i:94 %linebuf_V_7_addr = getelementptr i24 %linebuf_V_7, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="linebuf_V_7_addr"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:95 %linebuf_V_7_load = load i11 %linebuf_V_7_addr

]]></Node>
<StgValue><ssdm name="linebuf_V_7_load"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge642.loopexit.i.i:124 %linebuf_V_8_addr = getelementptr i24 %linebuf_V_8, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="linebuf_V_8_addr"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="24" op_0_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:125 %linebuf_V_8_load = load i11 %linebuf_V_8_addr

]]></Node>
<StgValue><ssdm name="linebuf_V_8_load"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge642.loopexit.i.i:133 %linebuf_V_9_addr = getelementptr i24 %linebuf_V_9, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="linebuf_V_9_addr"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:134 %linebuf_V_9_load = load i11 %linebuf_V_9_addr

]]></Node>
<StgValue><ssdm name="linebuf_V_9_load"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge642.loopexit.i.i:142 %linebuf_V_10_addr = getelementptr i24 %linebuf_V_10, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="linebuf_V_10_addr"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="24" op_0_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:143 %linebuf_V_10_load = load i11 %linebuf_V_10_addr

]]></Node>
<StgValue><ssdm name="linebuf_V_10_load"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge642.loopexit.i.i:151 %linebuf_V_11_addr = getelementptr i24 %linebuf_V_11, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="linebuf_V_11_addr"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:152 %linebuf_V_11_load = load i11 %linebuf_V_11_addr

]]></Node>
<StgValue><ssdm name="linebuf_V_11_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge642.loopexit.i.i:160 %linebuf_V_12_addr = getelementptr i24 %linebuf_V_12, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="linebuf_V_12_addr"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="24" op_0_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:161 %linebuf_V_12_load = load i11 %linebuf_V_12_addr

]]></Node>
<StgValue><ssdm name="linebuf_V_12_load"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge642.loopexit.i.i:169 %linebuf_V_13_addr = getelementptr i24 %linebuf_V_13, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="linebuf_V_13_addr"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="24" op_0_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:170 %linebuf_V_13_load = load i11 %linebuf_V_13_addr

]]></Node>
<StgValue><ssdm name="linebuf_V_13_load"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4.i.i:0 %add_ln65 = add i32 %select_ln64, i32 1

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge4.i.i:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="82" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge642.loopexit.i.i:11 %tmp = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %hconv

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="24">
<![CDATA[
._crit_edge642.loopexit.i.i:12 %trunc_ln155 = trunc i24 %tmp

]]></Node>
<StgValue><ssdm name="trunc_ln155"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:13 %zext_ln155 = zext i8 %trunc_ln155

]]></Node>
<StgValue><ssdm name="zext_ln155"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:15 %linebuf_V_0_load = load i11 %linebuf_V_0_addr

]]></Node>
<StgValue><ssdm name="linebuf_V_0_load"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="24">
<![CDATA[
._crit_edge642.loopexit.i.i:16 %empty = trunc i24 %linebuf_V_0_load

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:17 %zext_ln72 = zext i8 %empty

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:18 %trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_0_load, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:19 %zext_ln1497 = zext i8 %trunc_ln2

]]></Node>
<StgValue><ssdm name="zext_ln1497"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:20 %trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_0_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:21 %zext_ln1348 = zext i8 %trunc_ln3

]]></Node>
<StgValue><ssdm name="zext_ln1348"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="24" op_0_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:23 %linebuf_V_1_load = load i11 %linebuf_V_1_addr

]]></Node>
<StgValue><ssdm name="linebuf_V_1_load"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="24">
<![CDATA[
._crit_edge642.loopexit.i.i:24 %empty_48 = trunc i24 %linebuf_V_1_load

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:25 %zext_ln691 = zext i8 %empty_48

]]></Node>
<StgValue><ssdm name="zext_ln691"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:26 %add_ln691 = add i9 %zext_ln691, i9 %zext_ln72

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:27 %zext_ln78 = zext i9 %add_ln691

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:28 %trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_1_load, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:29 %zext_ln691_1 = zext i8 %trunc_ln4

]]></Node>
<StgValue><ssdm name="zext_ln691_1"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:30 %add_ln691_1 = add i9 %zext_ln691_1, i9 %zext_ln1497

]]></Node>
<StgValue><ssdm name="add_ln691_1"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:31 %zext_ln1497_1 = zext i9 %add_ln691_1

]]></Node>
<StgValue><ssdm name="zext_ln1497_1"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:32 %trunc_ln691_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_1_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln691_1"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:33 %zext_ln691_2 = zext i8 %trunc_ln691_1

]]></Node>
<StgValue><ssdm name="zext_ln691_2"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:34 %add_ln691_2 = add i9 %zext_ln691_2, i9 %zext_ln1348

]]></Node>
<StgValue><ssdm name="add_ln691_2"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:35 %zext_ln1348_1 = zext i9 %add_ln691_2

]]></Node>
<StgValue><ssdm name="zext_ln1348_1"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="24" op_1_bw="11" op_2_bw="0">
<![CDATA[
._crit_edge642.loopexit.i.i:36 %store_ln78 = store i24 %linebuf_V_1_load, i11 %linebuf_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:38 %linebuf_V_2_load = load i11 %linebuf_V_2_addr

]]></Node>
<StgValue><ssdm name="linebuf_V_2_load"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="24">
<![CDATA[
._crit_edge642.loopexit.i.i:39 %empty_49 = trunc i24 %linebuf_V_2_load

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:40 %zext_ln1497_4 = zext i8 %empty_49

]]></Node>
<StgValue><ssdm name="zext_ln1497_4"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:41 %trunc_ln1497_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_2_load, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln1497_1"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:42 %zext_ln1497_5 = zext i8 %trunc_ln1497_1

]]></Node>
<StgValue><ssdm name="zext_ln1497_5"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:43 %trunc_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_2_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:44 %zext_ln78_3 = zext i8 %trunc_ln5

]]></Node>
<StgValue><ssdm name="zext_ln78_3"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="24" op_1_bw="11" op_2_bw="0">
<![CDATA[
._crit_edge642.loopexit.i.i:45 %store_ln78 = store i24 %linebuf_V_2_load, i11 %linebuf_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:47 %linebuf_V_3_load = load i11 %linebuf_V_3_addr

]]></Node>
<StgValue><ssdm name="linebuf_V_3_load"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="24">
<![CDATA[
._crit_edge642.loopexit.i.i:48 %empty_50 = trunc i24 %linebuf_V_3_load

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:49 %zext_ln691_3 = zext i8 %empty_50

]]></Node>
<StgValue><ssdm name="zext_ln691_3"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:50 %add_ln691_3 = add i9 %zext_ln1497_4, i9 %zext_ln691_3

]]></Node>
<StgValue><ssdm name="add_ln691_3"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:51 %zext_ln691_4 = zext i9 %add_ln691_3

]]></Node>
<StgValue><ssdm name="zext_ln691_4"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge642.loopexit.i.i:52 %add_ln691_4 = add i10 %zext_ln691_4, i10 %zext_ln78

]]></Node>
<StgValue><ssdm name="add_ln691_4"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:54 %trunc_ln691_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_3_load, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln691_2"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:55 %zext_ln691_5 = zext i8 %trunc_ln691_2

]]></Node>
<StgValue><ssdm name="zext_ln691_5"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:56 %add_ln691_5 = add i9 %zext_ln1497_5, i9 %zext_ln691_5

]]></Node>
<StgValue><ssdm name="add_ln691_5"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:57 %zext_ln691_6 = zext i9 %add_ln691_5

]]></Node>
<StgValue><ssdm name="zext_ln691_6"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge642.loopexit.i.i:58 %add_ln691_6 = add i10 %zext_ln691_6, i10 %zext_ln1497_1

]]></Node>
<StgValue><ssdm name="add_ln691_6"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:60 %trunc_ln691_3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_3_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln691_3"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:61 %zext_ln691_7 = zext i8 %trunc_ln691_3

]]></Node>
<StgValue><ssdm name="zext_ln691_7"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:62 %add_ln691_7 = add i9 %zext_ln78_3, i9 %zext_ln691_7

]]></Node>
<StgValue><ssdm name="add_ln691_7"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:63 %zext_ln691_8 = zext i9 %add_ln691_7

]]></Node>
<StgValue><ssdm name="zext_ln691_8"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge642.loopexit.i.i:64 %add_ln691_8 = add i10 %zext_ln691_8, i10 %zext_ln1348_1

]]></Node>
<StgValue><ssdm name="add_ln691_8"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="24" op_1_bw="11" op_2_bw="0">
<![CDATA[
._crit_edge642.loopexit.i.i:66 %store_ln78 = store i24 %linebuf_V_3_load, i11 %linebuf_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="24" op_0_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:68 %linebuf_V_4_load = load i11 %linebuf_V_4_addr

]]></Node>
<StgValue><ssdm name="linebuf_V_4_load"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="24">
<![CDATA[
._crit_edge642.loopexit.i.i:69 %empty_51 = trunc i24 %linebuf_V_4_load

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:71 %trunc_ln691_4 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_4_load, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln691_4"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:73 %trunc_ln691_5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_4_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln691_5"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="24" op_1_bw="11" op_2_bw="0">
<![CDATA[
._crit_edge642.loopexit.i.i:75 %store_ln78 = store i24 %linebuf_V_4_load, i11 %linebuf_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:77 %linebuf_V_5_load = load i11 %linebuf_V_5_addr

]]></Node>
<StgValue><ssdm name="linebuf_V_5_load"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="24">
<![CDATA[
._crit_edge642.loopexit.i.i:78 %empty_52 = trunc i24 %linebuf_V_5_load

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:79 %zext_ln1497_6 = zext i8 %empty_52

]]></Node>
<StgValue><ssdm name="zext_ln1497_6"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:80 %trunc_ln1497_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_5_load, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln1497_2"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:81 %zext_ln1497_7 = zext i8 %trunc_ln1497_2

]]></Node>
<StgValue><ssdm name="zext_ln1497_7"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:82 %trunc_ln78_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_5_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln78_1"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:83 %zext_ln78_4 = zext i8 %trunc_ln78_1

]]></Node>
<StgValue><ssdm name="zext_ln78_4"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="24" op_1_bw="11" op_2_bw="0">
<![CDATA[
._crit_edge642.loopexit.i.i:84 %store_ln78 = store i24 %linebuf_V_5_load, i11 %linebuf_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:86 %linebuf_V_6_load = load i11 %linebuf_V_6_addr

]]></Node>
<StgValue><ssdm name="linebuf_V_6_load"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="24">
<![CDATA[
._crit_edge642.loopexit.i.i:87 %empty_53 = trunc i24 %linebuf_V_6_load

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:88 %zext_ln1497_8 = zext i8 %empty_53

]]></Node>
<StgValue><ssdm name="zext_ln1497_8"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:89 %trunc_ln1497_3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_6_load, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln1497_3"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:90 %zext_ln1497_9 = zext i8 %trunc_ln1497_3

]]></Node>
<StgValue><ssdm name="zext_ln1497_9"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:91 %trunc_ln78_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_6_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln78_2"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:92 %zext_ln78_5 = zext i8 %trunc_ln78_2

]]></Node>
<StgValue><ssdm name="zext_ln78_5"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="24" op_1_bw="11" op_2_bw="0">
<![CDATA[
._crit_edge642.loopexit.i.i:93 %store_ln78 = store i24 %linebuf_V_6_load, i11 %linebuf_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:95 %linebuf_V_7_load = load i11 %linebuf_V_7_addr

]]></Node>
<StgValue><ssdm name="linebuf_V_7_load"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="24">
<![CDATA[
._crit_edge642.loopexit.i.i:96 %empty_54 = trunc i24 %linebuf_V_7_load

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:97 %zext_ln691_12 = zext i8 %empty_54

]]></Node>
<StgValue><ssdm name="zext_ln691_12"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:99 %add_ln691_10 = add i9 %zext_ln1497_8, i9 %zext_ln691_12

]]></Node>
<StgValue><ssdm name="add_ln691_10"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:100 %zext_ln691_13 = zext i9 %add_ln691_10

]]></Node>
<StgValue><ssdm name="zext_ln691_13"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge642.loopexit.i.i:101 %add_ln691_11 = add i10 %zext_ln691_13, i10 %zext_ln1497_6

]]></Node>
<StgValue><ssdm name="add_ln691_11"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:105 %trunc_ln691_6 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_7_load, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln691_6"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:106 %zext_ln691_15 = zext i8 %trunc_ln691_6

]]></Node>
<StgValue><ssdm name="zext_ln691_15"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:108 %add_ln691_14 = add i9 %zext_ln1497_9, i9 %zext_ln691_15

]]></Node>
<StgValue><ssdm name="add_ln691_14"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:109 %zext_ln691_16 = zext i9 %add_ln691_14

]]></Node>
<StgValue><ssdm name="zext_ln691_16"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge642.loopexit.i.i:110 %add_ln691_15 = add i10 %zext_ln691_16, i10 %zext_ln1497_7

]]></Node>
<StgValue><ssdm name="add_ln691_15"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:114 %trunc_ln691_7 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_7_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln691_7"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:115 %zext_ln691_18 = zext i8 %trunc_ln691_7

]]></Node>
<StgValue><ssdm name="zext_ln691_18"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:117 %add_ln691_18 = add i9 %zext_ln78_5, i9 %zext_ln691_18

]]></Node>
<StgValue><ssdm name="add_ln691_18"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:118 %zext_ln691_19 = zext i9 %add_ln691_18

]]></Node>
<StgValue><ssdm name="zext_ln691_19"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge642.loopexit.i.i:119 %add_ln691_19 = add i10 %zext_ln691_19, i10 %zext_ln78_4

]]></Node>
<StgValue><ssdm name="add_ln691_19"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="24" op_1_bw="11" op_2_bw="0">
<![CDATA[
._crit_edge642.loopexit.i.i:123 %store_ln78 = store i24 %linebuf_V_7_load, i11 %linebuf_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="24" op_0_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:125 %linebuf_V_8_load = load i11 %linebuf_V_8_addr

]]></Node>
<StgValue><ssdm name="linebuf_V_8_load"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="24">
<![CDATA[
._crit_edge642.loopexit.i.i:126 %empty_55 = trunc i24 %linebuf_V_8_load

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:128 %trunc_ln691_8 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_8_load, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln691_8"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:130 %trunc_ln691_9 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_8_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln691_9"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="24" op_1_bw="11" op_2_bw="0">
<![CDATA[
._crit_edge642.loopexit.i.i:132 %store_ln78 = store i24 %linebuf_V_8_load, i11 %linebuf_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:134 %linebuf_V_9_load = load i11 %linebuf_V_9_addr

]]></Node>
<StgValue><ssdm name="linebuf_V_9_load"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="24">
<![CDATA[
._crit_edge642.loopexit.i.i:135 %empty_56 = trunc i24 %linebuf_V_9_load

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:136 %zext_ln1497_10 = zext i8 %empty_56

]]></Node>
<StgValue><ssdm name="zext_ln1497_10"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:137 %trunc_ln1497_4 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_9_load, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln1497_4"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:138 %zext_ln1497_11 = zext i8 %trunc_ln1497_4

]]></Node>
<StgValue><ssdm name="zext_ln1497_11"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:139 %trunc_ln78_3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_9_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln78_3"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:140 %zext_ln78_6 = zext i8 %trunc_ln78_3

]]></Node>
<StgValue><ssdm name="zext_ln78_6"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="24" op_1_bw="11" op_2_bw="0">
<![CDATA[
._crit_edge642.loopexit.i.i:141 %store_ln78 = store i24 %linebuf_V_9_load, i11 %linebuf_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="24" op_0_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:143 %linebuf_V_10_load = load i11 %linebuf_V_10_addr

]]></Node>
<StgValue><ssdm name="linebuf_V_10_load"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="24">
<![CDATA[
._crit_edge642.loopexit.i.i:144 %empty_57 = trunc i24 %linebuf_V_10_load

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:145 %zext_ln1497_12 = zext i8 %empty_57

]]></Node>
<StgValue><ssdm name="zext_ln1497_12"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:146 %trunc_ln1497_5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_10_load, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln1497_5"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:147 %zext_ln1497_13 = zext i8 %trunc_ln1497_5

]]></Node>
<StgValue><ssdm name="zext_ln1497_13"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:148 %trunc_ln78_4 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_10_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln78_4"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:149 %zext_ln78_7 = zext i8 %trunc_ln78_4

]]></Node>
<StgValue><ssdm name="zext_ln78_7"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="24" op_1_bw="11" op_2_bw="0">
<![CDATA[
._crit_edge642.loopexit.i.i:150 %store_ln78 = store i24 %linebuf_V_10_load, i11 %linebuf_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:152 %linebuf_V_11_load = load i11 %linebuf_V_11_addr

]]></Node>
<StgValue><ssdm name="linebuf_V_11_load"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="24">
<![CDATA[
._crit_edge642.loopexit.i.i:153 %empty_58 = trunc i24 %linebuf_V_11_load

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:154 %zext_ln1497_14 = zext i8 %empty_58

]]></Node>
<StgValue><ssdm name="zext_ln1497_14"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:155 %trunc_ln1497_6 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_11_load, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln1497_6"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:156 %zext_ln1497_15 = zext i8 %trunc_ln1497_6

]]></Node>
<StgValue><ssdm name="zext_ln1497_15"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:157 %trunc_ln78_5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_11_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln78_5"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:158 %zext_ln78_8 = zext i8 %trunc_ln78_5

]]></Node>
<StgValue><ssdm name="zext_ln78_8"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="24" op_1_bw="11" op_2_bw="0">
<![CDATA[
._crit_edge642.loopexit.i.i:159 %store_ln78 = store i24 %linebuf_V_11_load, i11 %linebuf_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="24" op_0_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:161 %linebuf_V_12_load = load i11 %linebuf_V_12_addr

]]></Node>
<StgValue><ssdm name="linebuf_V_12_load"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="24">
<![CDATA[
._crit_edge642.loopexit.i.i:162 %empty_59 = trunc i24 %linebuf_V_12_load

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:163 %zext_ln1497_16 = zext i8 %empty_59

]]></Node>
<StgValue><ssdm name="zext_ln1497_16"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:164 %trunc_ln1497_7 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_12_load, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln1497_7"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:165 %zext_ln1497_17 = zext i8 %trunc_ln1497_7

]]></Node>
<StgValue><ssdm name="zext_ln1497_17"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:166 %trunc_ln78_6 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_12_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln78_6"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:167 %zext_ln78_9 = zext i8 %trunc_ln78_6

]]></Node>
<StgValue><ssdm name="zext_ln78_9"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="24" op_1_bw="11" op_2_bw="0">
<![CDATA[
._crit_edge642.loopexit.i.i:168 %store_ln78 = store i24 %linebuf_V_12_load, i11 %linebuf_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="24" op_0_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:170 %linebuf_V_13_load = load i11 %linebuf_V_13_addr

]]></Node>
<StgValue><ssdm name="linebuf_V_13_load"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="24">
<![CDATA[
._crit_edge642.loopexit.i.i:171 %empty_60 = trunc i24 %linebuf_V_13_load

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:172 %zext_ln691_24 = zext i8 %empty_60

]]></Node>
<StgValue><ssdm name="zext_ln691_24"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:174 %add_ln691_22 = add i9 %zext_ln1497_10, i9 %zext_ln1497_12

]]></Node>
<StgValue><ssdm name="add_ln691_22"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:177 %add_ln691_24 = add i9 %zext_ln1497_14, i9 %zext_ln1497_16

]]></Node>
<StgValue><ssdm name="add_ln691_24"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:179 %add_ln691_25 = add i9 %zext_ln691_24, i9 %zext_ln155

]]></Node>
<StgValue><ssdm name="add_ln691_25"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:184 %trunc_ln1497_8 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_13_load, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln1497_8"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:185 %zext_ln1497_18 = zext i8 %trunc_ln1497_8

]]></Node>
<StgValue><ssdm name="zext_ln1497_18"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:186 %trunc_ln78_7 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %linebuf_V_13_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln78_7"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:187 %zext_ln78_10 = zext i8 %trunc_ln78_7

]]></Node>
<StgValue><ssdm name="zext_ln78_10"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="24" op_1_bw="11" op_2_bw="0">
<![CDATA[
._crit_edge642.loopexit.i.i:188 %store_ln78 = store i24 %linebuf_V_13_load, i11 %linebuf_V_12_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:189 %trunc_ln691_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln691_s"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:190 %zext_ln691_29 = zext i8 %trunc_ln691_s

]]></Node>
<StgValue><ssdm name="zext_ln691_29"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:192 %add_ln691_29 = add i9 %zext_ln1497_11, i9 %zext_ln1497_13

]]></Node>
<StgValue><ssdm name="add_ln691_29"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:195 %add_ln691_31 = add i9 %zext_ln1497_15, i9 %zext_ln1497_17

]]></Node>
<StgValue><ssdm name="add_ln691_31"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:197 %add_ln691_32 = add i9 %zext_ln1497_18, i9 %zext_ln691_29

]]></Node>
<StgValue><ssdm name="add_ln691_32"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge642.loopexit.i.i:202 %trunc_ln691_10 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln691_10"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:203 %zext_ln691_34 = zext i8 %trunc_ln691_10

]]></Node>
<StgValue><ssdm name="zext_ln691_34"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:205 %add_ln691_36 = add i9 %zext_ln78_6, i9 %zext_ln78_7

]]></Node>
<StgValue><ssdm name="add_ln691_36"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:208 %add_ln691_38 = add i9 %zext_ln78_8, i9 %zext_ln78_9

]]></Node>
<StgValue><ssdm name="add_ln691_38"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:210 %add_ln691_39 = add i9 %zext_ln78_10, i9 %zext_ln691_34

]]></Node>
<StgValue><ssdm name="add_ln691_39"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="24" op_1_bw="11" op_2_bw="0">
<![CDATA[
._crit_edge642.loopexit.i.i:215 %store_ln78 = store i24 %tmp, i11 %linebuf_V_13_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge642.loopexit.i.i:53 %zext_ln78_1 = zext i10 %add_ln691_4

]]></Node>
<StgValue><ssdm name="zext_ln78_1"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge642.loopexit.i.i:59 %zext_ln1497_2 = zext i10 %add_ln691_6

]]></Node>
<StgValue><ssdm name="zext_ln1497_2"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge642.loopexit.i.i:65 %zext_ln1348_2 = zext i10 %add_ln691_8

]]></Node>
<StgValue><ssdm name="zext_ln1348_2"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:70 %zext_ln691_9 = zext i8 %empty_51

]]></Node>
<StgValue><ssdm name="zext_ln691_9"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:72 %zext_ln691_10 = zext i8 %trunc_ln691_4

]]></Node>
<StgValue><ssdm name="zext_ln691_10"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:74 %zext_ln691_11 = zext i8 %trunc_ln691_5

]]></Node>
<StgValue><ssdm name="zext_ln691_11"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:98 %add_ln691_9 = add i11 %zext_ln78_1, i11 %zext_ln691_9

]]></Node>
<StgValue><ssdm name="add_ln691_9"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge642.loopexit.i.i:102 %zext_ln691_14 = zext i10 %add_ln691_11

]]></Node>
<StgValue><ssdm name="zext_ln691_14"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:103 %add_ln691_12 = add i11 %zext_ln691_14, i11 %add_ln691_9

]]></Node>
<StgValue><ssdm name="add_ln691_12"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:104 %zext_ln78_2 = zext i11 %add_ln691_12

]]></Node>
<StgValue><ssdm name="zext_ln78_2"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:107 %add_ln691_13 = add i11 %zext_ln1497_2, i11 %zext_ln691_10

]]></Node>
<StgValue><ssdm name="add_ln691_13"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge642.loopexit.i.i:111 %zext_ln691_17 = zext i10 %add_ln691_15

]]></Node>
<StgValue><ssdm name="zext_ln691_17"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:112 %add_ln691_16 = add i11 %zext_ln691_17, i11 %add_ln691_13

]]></Node>
<StgValue><ssdm name="add_ln691_16"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:113 %zext_ln1497_3 = zext i11 %add_ln691_16

]]></Node>
<StgValue><ssdm name="zext_ln1497_3"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:116 %add_ln691_17 = add i11 %zext_ln1348_2, i11 %zext_ln691_11

]]></Node>
<StgValue><ssdm name="add_ln691_17"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge642.loopexit.i.i:120 %zext_ln691_20 = zext i10 %add_ln691_19

]]></Node>
<StgValue><ssdm name="zext_ln691_20"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:121 %add_ln691_20 = add i11 %zext_ln691_20, i11 %add_ln691_17

]]></Node>
<StgValue><ssdm name="add_ln691_20"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:122 %zext_ln1348_3 = zext i11 %add_ln691_20

]]></Node>
<StgValue><ssdm name="zext_ln1348_3"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:127 %zext_ln691_21 = zext i8 %empty_55

]]></Node>
<StgValue><ssdm name="zext_ln691_21"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:129 %zext_ln691_22 = zext i8 %trunc_ln691_8

]]></Node>
<StgValue><ssdm name="zext_ln691_22"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="8">
<![CDATA[
._crit_edge642.loopexit.i.i:131 %zext_ln691_23 = zext i8 %trunc_ln691_9

]]></Node>
<StgValue><ssdm name="zext_ln691_23"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge642.loopexit.i.i:173 %add_ln691_21 = add i12 %zext_ln78_2, i12 %zext_ln691_21

]]></Node>
<StgValue><ssdm name="add_ln691_21"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:178 %zext_ln691_26 = zext i9 %add_ln691_24

]]></Node>
<StgValue><ssdm name="zext_ln691_26"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:180 %zext_ln691_27 = zext i9 %add_ln691_25

]]></Node>
<StgValue><ssdm name="zext_ln691_27"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge642.loopexit.i.i:181 %add_ln691_26 = add i10 %zext_ln691_27, i10 %zext_ln691_26

]]></Node>
<StgValue><ssdm name="add_ln691_26"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge642.loopexit.i.i:191 %add_ln691_28 = add i12 %zext_ln1497_3, i12 %zext_ln691_22

]]></Node>
<StgValue><ssdm name="add_ln691_28"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:196 %zext_ln691_31 = zext i9 %add_ln691_31

]]></Node>
<StgValue><ssdm name="zext_ln691_31"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:198 %zext_ln691_32 = zext i9 %add_ln691_32

]]></Node>
<StgValue><ssdm name="zext_ln691_32"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge642.loopexit.i.i:199 %add_ln691_33 = add i10 %zext_ln691_32, i10 %zext_ln691_31

]]></Node>
<StgValue><ssdm name="add_ln691_33"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge642.loopexit.i.i:204 %add_ln691_35 = add i12 %zext_ln1348_3, i12 %zext_ln691_23

]]></Node>
<StgValue><ssdm name="add_ln691_35"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:209 %zext_ln691_36 = zext i9 %add_ln691_38

]]></Node>
<StgValue><ssdm name="zext_ln691_36"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:211 %zext_ln691_37 = zext i9 %add_ln691_39

]]></Node>
<StgValue><ssdm name="zext_ln691_37"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge642.loopexit.i.i:212 %add_ln691_40 = add i10 %zext_ln691_37, i10 %zext_ln691_36

]]></Node>
<StgValue><ssdm name="add_ln691_40"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:175 %zext_ln691_25 = zext i9 %add_ln691_22

]]></Node>
<StgValue><ssdm name="zext_ln691_25"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge642.loopexit.i.i:176 %add_ln691_23 = add i12 %zext_ln691_25, i12 %add_ln691_21

]]></Node>
<StgValue><ssdm name="add_ln691_23"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="10">
<![CDATA[
._crit_edge642.loopexit.i.i:182 %zext_ln691_28 = zext i10 %add_ln691_26

]]></Node>
<StgValue><ssdm name="zext_ln691_28"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge642.loopexit.i.i:183 %add_ln691_27 = add i12 %zext_ln691_28, i12 %add_ln691_23

]]></Node>
<StgValue><ssdm name="add_ln691_27"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:193 %zext_ln691_30 = zext i9 %add_ln691_29

]]></Node>
<StgValue><ssdm name="zext_ln691_30"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge642.loopexit.i.i:194 %add_ln691_30 = add i12 %zext_ln691_30, i12 %add_ln691_28

]]></Node>
<StgValue><ssdm name="add_ln691_30"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="10">
<![CDATA[
._crit_edge642.loopexit.i.i:200 %zext_ln691_33 = zext i10 %add_ln691_33

]]></Node>
<StgValue><ssdm name="zext_ln691_33"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge642.loopexit.i.i:201 %add_ln691_34 = add i12 %zext_ln691_33, i12 %add_ln691_30

]]></Node>
<StgValue><ssdm name="add_ln691_34"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="9">
<![CDATA[
._crit_edge642.loopexit.i.i:206 %zext_ln691_35 = zext i9 %add_ln691_36

]]></Node>
<StgValue><ssdm name="zext_ln691_35"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge642.loopexit.i.i:207 %add_ln691_37 = add i12 %zext_ln691_35, i12 %add_ln691_35

]]></Node>
<StgValue><ssdm name="add_ln691_37"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="10">
<![CDATA[
._crit_edge642.loopexit.i.i:213 %zext_ln691_38 = zext i10 %add_ln691_40

]]></Node>
<StgValue><ssdm name="zext_ln691_38"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge642.loopexit.i.i:214 %add_ln691_41 = add i12 %zext_ln691_38, i12 %add_ln691_37

]]></Node>
<StgValue><ssdm name="add_ln691_41"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:1 %col = phi i11 0, void %entry, i11 %select_ln64_2, void %._crit_edge4.i.i

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge642.loopexit.i.i:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VConvH_VConvW_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:3 %add_ln64_1 = add i11 %col, i11 1

]]></Node>
<StgValue><ssdm name="add_ln64_1"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:4 %cmp76_i_i_i_mid1 = icmp_ugt  i11 %add_ln64_1, i11 13

]]></Node>
<StgValue><ssdm name="cmp76_i_i_i_mid1"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:5 %cmp76_i_i_i84 = icmp_ugt  i11 %col, i11 13

]]></Node>
<StgValue><ssdm name="cmp76_i_i_i84"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge642.loopexit.i.i:6 %select_ln64_1 = select i1 %icmp_ln65, i1 %cmp76_i_i_i_mid1, i1 %cmp76_i_i_i84

]]></Node>
<StgValue><ssdm name="select_ln64_1"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge642.loopexit.i.i:7 %select_ln64_2 = select i1 %icmp_ln65, i11 %add_ln64_1, i11 %col

]]></Node>
<StgValue><ssdm name="select_ln64_2"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge642.loopexit.i.i:9 %specpipeline_ln65 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln65"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge642.loopexit.i.i:10 %specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln65"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge642.loopexit.i.i:216 %br_ln80 = br i1 %select_ln64_1, void %._crit_edge4.i.i, void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:0 %zext_ln1423 = zext i12 %add_ln691_34

]]></Node>
<StgValue><ssdm name="zext_ln1423"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:1 %conv_i38_i_i_i = uitodp i32 %zext_ln1423

]]></Node>
<StgValue><ssdm name="conv_i38_i_i_i"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:43 %zext_ln1423_1 = zext i12 %add_ln691_41

]]></Node>
<StgValue><ssdm name="zext_ln1423_1"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:44 %conv_i33_i_i_i = uitodp i32 %zext_ln1423_1

]]></Node>
<StgValue><ssdm name="conv_i33_i_i_i"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:86 %zext_ln1423_2 = zext i12 %add_ln691_27

]]></Node>
<StgValue><ssdm name="zext_ln1423_2"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:87 %conv_i30_i_i_i = uitodp i32 %zext_ln1423_2

]]></Node>
<StgValue><ssdm name="conv_i30_i_i_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="289" st_id="9" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:1 %conv_i38_i_i_i = uitodp i32 %zext_ln1423

]]></Node>
<StgValue><ssdm name="conv_i38_i_i_i"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:44 %conv_i33_i_i_i = uitodp i32 %zext_ln1423_1

]]></Node>
<StgValue><ssdm name="conv_i33_i_i_i"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:87 %conv_i30_i_i_i = uitodp i32 %zext_ln1423_2

]]></Node>
<StgValue><ssdm name="conv_i30_i_i_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="292" st_id="10" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:1 %conv_i38_i_i_i = uitodp i32 %zext_ln1423

]]></Node>
<StgValue><ssdm name="conv_i38_i_i_i"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:44 %conv_i33_i_i_i = uitodp i32 %zext_ln1423_1

]]></Node>
<StgValue><ssdm name="conv_i33_i_i_i"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:87 %conv_i30_i_i_i = uitodp i32 %zext_ln1423_2

]]></Node>
<StgValue><ssdm name="conv_i30_i_i_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="295" st_id="11" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:1 %conv_i38_i_i_i = uitodp i32 %zext_ln1423

]]></Node>
<StgValue><ssdm name="conv_i38_i_i_i"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:44 %conv_i33_i_i_i = uitodp i32 %zext_ln1423_1

]]></Node>
<StgValue><ssdm name="conv_i33_i_i_i"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:87 %conv_i30_i_i_i = uitodp i32 %zext_ln1423_2

]]></Node>
<StgValue><ssdm name="conv_i30_i_i_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="298" st_id="12" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:1 %conv_i38_i_i_i = uitodp i32 %zext_ln1423

]]></Node>
<StgValue><ssdm name="conv_i38_i_i_i"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:44 %conv_i33_i_i_i = uitodp i32 %zext_ln1423_1

]]></Node>
<StgValue><ssdm name="conv_i33_i_i_i"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:87 %conv_i30_i_i_i = uitodp i32 %zext_ln1423_2

]]></Node>
<StgValue><ssdm name="conv_i30_i_i_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="301" st_id="13" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:1 %conv_i38_i_i_i = uitodp i32 %zext_ln1423

]]></Node>
<StgValue><ssdm name="conv_i38_i_i_i"/></StgValue>
</operation>

<operation id="302" st_id="13" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:44 %conv_i33_i_i_i = uitodp i32 %zext_ln1423_1

]]></Node>
<StgValue><ssdm name="conv_i33_i_i_i"/></StgValue>
</operation>

<operation id="303" st_id="13" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:87 %conv_i30_i_i_i = uitodp i32 %zext_ln1423_2

]]></Node>
<StgValue><ssdm name="conv_i30_i_i_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="304" st_id="14" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:2 %val = dmul i64 %conv_i38_i_i_i, i64 0.0666667

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:45 %val_1 = dmul i64 %conv_i33_i_i_i, i64 0.0666667

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:88 %val_2 = dmul i64 %conv_i30_i_i_i, i64 0.0666667

]]></Node>
<StgValue><ssdm name="val_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="307" st_id="15" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:2 %val = dmul i64 %conv_i38_i_i_i, i64 0.0666667

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:45 %val_1 = dmul i64 %conv_i33_i_i_i, i64 0.0666667

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:88 %val_2 = dmul i64 %conv_i30_i_i_i, i64 0.0666667

]]></Node>
<StgValue><ssdm name="val_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="310" st_id="16" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:2 %val = dmul i64 %conv_i38_i_i_i, i64 0.0666667

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="311" st_id="16" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:45 %val_1 = dmul i64 %conv_i33_i_i_i, i64 0.0666667

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:88 %val_2 = dmul i64 %conv_i30_i_i_i, i64 0.0666667

]]></Node>
<StgValue><ssdm name="val_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="313" st_id="17" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:2 %val = dmul i64 %conv_i38_i_i_i, i64 0.0666667

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="314" st_id="17" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:45 %val_1 = dmul i64 %conv_i33_i_i_i, i64 0.0666667

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:88 %val_2 = dmul i64 %conv_i30_i_i_i, i64 0.0666667

]]></Node>
<StgValue><ssdm name="val_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="316" st_id="18" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:2 %val = dmul i64 %conv_i38_i_i_i, i64 0.0666667

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="317" st_id="18" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:45 %val_1 = dmul i64 %conv_i33_i_i_i, i64 0.0666667

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>

<operation id="318" st_id="18" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:88 %val_2 = dmul i64 %conv_i30_i_i_i, i64 0.0666667

]]></Node>
<StgValue><ssdm name="val_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="319" st_id="19" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:2 %val = dmul i64 %conv_i38_i_i_i, i64 0.0666667

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:45 %val_1 = dmul i64 %conv_i33_i_i_i, i64 0.0666667

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:88 %val_2 = dmul i64 %conv_i30_i_i_i, i64 0.0666667

]]></Node>
<StgValue><ssdm name="val_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="322" st_id="20" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:2 %val = dmul i64 %conv_i38_i_i_i, i64 0.0666667

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="323" st_id="20" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:45 %val_1 = dmul i64 %conv_i33_i_i_i, i64 0.0666667

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>

<operation id="324" st_id="20" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:88 %val_2 = dmul i64 %conv_i30_i_i_i, i64 0.0666667

]]></Node>
<StgValue><ssdm name="val_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="325" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:3 %reg = bitcast i64 %val

]]></Node>
<StgValue><ssdm name="reg"/></StgValue>
</operation>

<operation id="326" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:4 %trunc_ln306 = trunc i64 %reg

]]></Node>
<StgValue><ssdm name="trunc_ln306"/></StgValue>
</operation>

<operation id="327" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:6 %exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp"/></StgValue>
</operation>

<operation id="328" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:7 %zext_ln311 = zext i11 %exp

]]></Node>
<StgValue><ssdm name="zext_ln311"/></StgValue>
</operation>

<operation id="329" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="64">
<![CDATA[
_ifconv:9 %trunc_ln328 = trunc i64 %reg

]]></Node>
<StgValue><ssdm name="trunc_ln328"/></StgValue>
</operation>

<operation id="330" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:12 %icmp_ln323 = icmp_eq  i63 %trunc_ln306, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln323"/></StgValue>
</operation>

<operation id="331" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:13 %sh_amt = sub i12 1075, i12 %zext_ln311

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="332" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="12">
<![CDATA[
_ifconv:14 %trunc_ln326 = trunc i12 %sh_amt

]]></Node>
<StgValue><ssdm name="trunc_ln326"/></StgValue>
</operation>

<operation id="333" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:15 %icmp_ln327 = icmp_eq  i11 %exp, i11 1075

]]></Node>
<StgValue><ssdm name="icmp_ln327"/></StgValue>
</operation>

<operation id="334" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:16 %icmp_ln329 = icmp_sgt  i12 %sh_amt, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln329"/></StgValue>
</operation>

<operation id="335" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:46 %reg_1 = bitcast i64 %val_1

]]></Node>
<StgValue><ssdm name="reg_1"/></StgValue>
</operation>

<operation id="336" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:47 %trunc_ln306_1 = trunc i64 %reg_1

]]></Node>
<StgValue><ssdm name="trunc_ln306_1"/></StgValue>
</operation>

<operation id="337" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:49 %exp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_1"/></StgValue>
</operation>

<operation id="338" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:50 %zext_ln311_1 = zext i11 %exp_1

]]></Node>
<StgValue><ssdm name="zext_ln311_1"/></StgValue>
</operation>

<operation id="339" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="64">
<![CDATA[
_ifconv:52 %trunc_ln328_1 = trunc i64 %reg_1

]]></Node>
<StgValue><ssdm name="trunc_ln328_1"/></StgValue>
</operation>

<operation id="340" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:55 %icmp_ln323_1 = icmp_eq  i63 %trunc_ln306_1, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln323_1"/></StgValue>
</operation>

<operation id="341" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:56 %sh_amt_2 = sub i12 1075, i12 %zext_ln311_1

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="342" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="10" op_0_bw="12">
<![CDATA[
_ifconv:57 %trunc_ln326_1 = trunc i12 %sh_amt_2

]]></Node>
<StgValue><ssdm name="trunc_ln326_1"/></StgValue>
</operation>

<operation id="343" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:58 %icmp_ln327_1 = icmp_eq  i11 %exp_1, i11 1075

]]></Node>
<StgValue><ssdm name="icmp_ln327_1"/></StgValue>
</operation>

<operation id="344" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:59 %icmp_ln329_1 = icmp_sgt  i12 %sh_amt_2, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln329_1"/></StgValue>
</operation>

<operation id="345" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:89 %reg_2 = bitcast i64 %val_2

]]></Node>
<StgValue><ssdm name="reg_2"/></StgValue>
</operation>

<operation id="346" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:90 %trunc_ln306_2 = trunc i64 %reg_2

]]></Node>
<StgValue><ssdm name="trunc_ln306_2"/></StgValue>
</operation>

<operation id="347" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:92 %exp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_2"/></StgValue>
</operation>

<operation id="348" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:93 %zext_ln311_2 = zext i11 %exp_2

]]></Node>
<StgValue><ssdm name="zext_ln311_2"/></StgValue>
</operation>

<operation id="349" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="24" op_0_bw="64">
<![CDATA[
_ifconv:95 %trunc_ln328_2 = trunc i64 %reg_2

]]></Node>
<StgValue><ssdm name="trunc_ln328_2"/></StgValue>
</operation>

<operation id="350" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:98 %icmp_ln323_2 = icmp_eq  i63 %trunc_ln306_2, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln323_2"/></StgValue>
</operation>

<operation id="351" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:99 %sh_amt_4 = sub i12 1075, i12 %zext_ln311_2

]]></Node>
<StgValue><ssdm name="sh_amt_4"/></StgValue>
</operation>

<operation id="352" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="10" op_0_bw="12">
<![CDATA[
_ifconv:100 %trunc_ln326_2 = trunc i12 %sh_amt_4

]]></Node>
<StgValue><ssdm name="trunc_ln326_2"/></StgValue>
</operation>

<operation id="353" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:101 %icmp_ln327_2 = icmp_eq  i11 %exp_2, i11 1075

]]></Node>
<StgValue><ssdm name="icmp_ln327_2"/></StgValue>
</operation>

<operation id="354" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:102 %icmp_ln329_2 = icmp_sgt  i12 %sh_amt_4, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln329_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="355" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:8 %trunc_ln315 = trunc i64 %reg

]]></Node>
<StgValue><ssdm name="trunc_ln315"/></StgValue>
</operation>

<operation id="356" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:10 %p_Result_1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln315

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="357" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:11 %zext_ln320 = zext i53 %p_Result_1

]]></Node>
<StgValue><ssdm name="zext_ln320"/></StgValue>
</operation>

<operation id="358" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:17 %icmp_ln330 = icmp_slt  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln330"/></StgValue>
</operation>

<operation id="359" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:18 %sh_amt_1 = sub i10 0, i10 %trunc_ln326

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="360" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:19 %icmp_ln337 = icmp_ult  i10 %sh_amt_1, i10 24

]]></Node>
<StgValue><ssdm name="icmp_ln337"/></StgValue>
</operation>

<operation id="361" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="12">
<![CDATA[
_ifconv:20 %trunc_ln331 = trunc i12 %sh_amt

]]></Node>
<StgValue><ssdm name="trunc_ln331"/></StgValue>
</operation>

<operation id="362" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="54" op_0_bw="6">
<![CDATA[
_ifconv:21 %zext_ln331 = zext i6 %trunc_ln331

]]></Node>
<StgValue><ssdm name="zext_ln331"/></StgValue>
</operation>

<operation id="363" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:22 %lshr_ln331 = lshr i54 %zext_ln320, i54 %zext_ln331

]]></Node>
<StgValue><ssdm name="lshr_ln331"/></StgValue>
</operation>

<operation id="364" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="54">
<![CDATA[
_ifconv:23 %trunc_ln331_1 = trunc i54 %lshr_ln331

]]></Node>
<StgValue><ssdm name="trunc_ln331_1"/></StgValue>
</operation>

<operation id="365" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:26 %or_ln327 = or i1 %icmp_ln323, i1 %icmp_ln327

]]></Node>
<StgValue><ssdm name="or_ln327"/></StgValue>
</operation>

<operation id="366" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:27 %xor_ln327 = xor i1 %or_ln327, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln327"/></StgValue>
</operation>

<operation id="367" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:28 %and_ln329 = and i1 %icmp_ln329, i1 %xor_ln327

]]></Node>
<StgValue><ssdm name="and_ln329"/></StgValue>
</operation>

<operation id="368" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:29 %and_ln330 = and i1 %and_ln329, i1 %icmp_ln330

]]></Node>
<StgValue><ssdm name="and_ln330"/></StgValue>
</operation>

<operation id="369" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:30 %select_ln330 = select i1 %and_ln330, i8 %trunc_ln331_1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln330"/></StgValue>
</operation>

<operation id="370" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:31 %or_ln329 = or i1 %or_ln327, i1 %icmp_ln329

]]></Node>
<StgValue><ssdm name="or_ln329"/></StgValue>
</operation>

<operation id="371" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:32 %xor_ln329 = xor i1 %or_ln329, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln329"/></StgValue>
</operation>

<operation id="372" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:33 %and_ln337 = and i1 %icmp_ln337, i1 %xor_ln329

]]></Node>
<StgValue><ssdm name="and_ln337"/></StgValue>
</operation>

<operation id="373" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:35 %xor_ln330 = xor i1 %icmp_ln330, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln330"/></StgValue>
</operation>

<operation id="374" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:36 %and_ln330_1 = and i1 %and_ln329, i1 %xor_ln330

]]></Node>
<StgValue><ssdm name="and_ln330_1"/></StgValue>
</operation>

<operation id="375" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:37 %or_ln330 = or i1 %and_ln330_1, i1 %icmp_ln323

]]></Node>
<StgValue><ssdm name="or_ln330"/></StgValue>
</operation>

<operation id="376" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:51 %trunc_ln315_1 = trunc i64 %reg_1

]]></Node>
<StgValue><ssdm name="trunc_ln315_1"/></StgValue>
</operation>

<operation id="377" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:53 %p_Result_3 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln315_1

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="378" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:54 %zext_ln320_1 = zext i53 %p_Result_3

]]></Node>
<StgValue><ssdm name="zext_ln320_1"/></StgValue>
</operation>

<operation id="379" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:60 %icmp_ln330_1 = icmp_slt  i12 %sh_amt_2, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln330_1"/></StgValue>
</operation>

<operation id="380" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:61 %sh_amt_3 = sub i10 0, i10 %trunc_ln326_1

]]></Node>
<StgValue><ssdm name="sh_amt_3"/></StgValue>
</operation>

<operation id="381" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:62 %icmp_ln337_1 = icmp_ult  i10 %sh_amt_3, i10 24

]]></Node>
<StgValue><ssdm name="icmp_ln337_1"/></StgValue>
</operation>

<operation id="382" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="6" op_0_bw="12">
<![CDATA[
_ifconv:63 %trunc_ln331_2 = trunc i12 %sh_amt_2

]]></Node>
<StgValue><ssdm name="trunc_ln331_2"/></StgValue>
</operation>

<operation id="383" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="54" op_0_bw="6">
<![CDATA[
_ifconv:64 %zext_ln331_1 = zext i6 %trunc_ln331_2

]]></Node>
<StgValue><ssdm name="zext_ln331_1"/></StgValue>
</operation>

<operation id="384" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:65 %lshr_ln331_1 = lshr i54 %zext_ln320_1, i54 %zext_ln331_1

]]></Node>
<StgValue><ssdm name="lshr_ln331_1"/></StgValue>
</operation>

<operation id="385" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="54">
<![CDATA[
_ifconv:66 %trunc_ln331_3 = trunc i54 %lshr_ln331_1

]]></Node>
<StgValue><ssdm name="trunc_ln331_3"/></StgValue>
</operation>

<operation id="386" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:69 %or_ln327_1 = or i1 %icmp_ln323_1, i1 %icmp_ln327_1

]]></Node>
<StgValue><ssdm name="or_ln327_1"/></StgValue>
</operation>

<operation id="387" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:70 %xor_ln327_1 = xor i1 %or_ln327_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln327_1"/></StgValue>
</operation>

<operation id="388" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:71 %and_ln329_1 = and i1 %icmp_ln329_1, i1 %xor_ln327_1

]]></Node>
<StgValue><ssdm name="and_ln329_1"/></StgValue>
</operation>

<operation id="389" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:72 %and_ln330_2 = and i1 %and_ln329_1, i1 %icmp_ln330_1

]]></Node>
<StgValue><ssdm name="and_ln330_2"/></StgValue>
</operation>

<operation id="390" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:73 %select_ln330_2 = select i1 %and_ln330_2, i16 %trunc_ln331_3, i16 0

]]></Node>
<StgValue><ssdm name="select_ln330_2"/></StgValue>
</operation>

<operation id="391" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:74 %or_ln329_1 = or i1 %or_ln327_1, i1 %icmp_ln329_1

]]></Node>
<StgValue><ssdm name="or_ln329_1"/></StgValue>
</operation>

<operation id="392" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:75 %xor_ln329_1 = xor i1 %or_ln329_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln329_1"/></StgValue>
</operation>

<operation id="393" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:76 %and_ln337_1 = and i1 %icmp_ln337_1, i1 %xor_ln329_1

]]></Node>
<StgValue><ssdm name="and_ln337_1"/></StgValue>
</operation>

<operation id="394" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:78 %xor_ln330_1 = xor i1 %icmp_ln330_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln330_1"/></StgValue>
</operation>

<operation id="395" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:79 %and_ln330_3 = and i1 %and_ln329_1, i1 %xor_ln330_1

]]></Node>
<StgValue><ssdm name="and_ln330_3"/></StgValue>
</operation>

<operation id="396" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:80 %or_ln330_1 = or i1 %and_ln330_3, i1 %icmp_ln323_1

]]></Node>
<StgValue><ssdm name="or_ln330_1"/></StgValue>
</operation>

<operation id="397" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:94 %trunc_ln315_2 = trunc i64 %reg_2

]]></Node>
<StgValue><ssdm name="trunc_ln315_2"/></StgValue>
</operation>

<operation id="398" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:96 %p_Result_5 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln315_2

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="399" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:97 %zext_ln320_2 = zext i53 %p_Result_5

]]></Node>
<StgValue><ssdm name="zext_ln320_2"/></StgValue>
</operation>

<operation id="400" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:103 %icmp_ln330_2 = icmp_slt  i12 %sh_amt_4, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln330_2"/></StgValue>
</operation>

<operation id="401" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:104 %sh_amt_5 = sub i10 0, i10 %trunc_ln326_2

]]></Node>
<StgValue><ssdm name="sh_amt_5"/></StgValue>
</operation>

<operation id="402" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:105 %icmp_ln337_2 = icmp_ult  i10 %sh_amt_5, i10 24

]]></Node>
<StgValue><ssdm name="icmp_ln337_2"/></StgValue>
</operation>

<operation id="403" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="6" op_0_bw="12">
<![CDATA[
_ifconv:106 %trunc_ln331_4 = trunc i12 %sh_amt_4

]]></Node>
<StgValue><ssdm name="trunc_ln331_4"/></StgValue>
</operation>

<operation id="404" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="54" op_0_bw="6">
<![CDATA[
_ifconv:107 %zext_ln331_2 = zext i6 %trunc_ln331_4

]]></Node>
<StgValue><ssdm name="zext_ln331_2"/></StgValue>
</operation>

<operation id="405" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:108 %lshr_ln331_2 = lshr i54 %zext_ln320_2, i54 %zext_ln331_2

]]></Node>
<StgValue><ssdm name="lshr_ln331_2"/></StgValue>
</operation>

<operation id="406" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="24" op_0_bw="54">
<![CDATA[
_ifconv:109 %trunc_ln331_5 = trunc i54 %lshr_ln331_2

]]></Node>
<StgValue><ssdm name="trunc_ln331_5"/></StgValue>
</operation>

<operation id="407" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:112 %or_ln327_2 = or i1 %icmp_ln323_2, i1 %icmp_ln327_2

]]></Node>
<StgValue><ssdm name="or_ln327_2"/></StgValue>
</operation>

<operation id="408" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:113 %xor_ln327_2 = xor i1 %or_ln327_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln327_2"/></StgValue>
</operation>

<operation id="409" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:114 %and_ln329_2 = and i1 %icmp_ln329_2, i1 %xor_ln327_2

]]></Node>
<StgValue><ssdm name="and_ln329_2"/></StgValue>
</operation>

<operation id="410" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:115 %and_ln330_4 = and i1 %and_ln329_2, i1 %icmp_ln330_2

]]></Node>
<StgValue><ssdm name="and_ln330_4"/></StgValue>
</operation>

<operation id="411" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:116 %select_ln330_4 = select i1 %and_ln330_4, i24 %trunc_ln331_5, i24 0

]]></Node>
<StgValue><ssdm name="select_ln330_4"/></StgValue>
</operation>

<operation id="412" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:117 %or_ln329_2 = or i1 %or_ln327_2, i1 %icmp_ln329_2

]]></Node>
<StgValue><ssdm name="or_ln329_2"/></StgValue>
</operation>

<operation id="413" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:118 %xor_ln329_2 = xor i1 %or_ln329_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln329_2"/></StgValue>
</operation>

<operation id="414" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:119 %and_ln337_2 = and i1 %icmp_ln337_2, i1 %xor_ln329_2

]]></Node>
<StgValue><ssdm name="and_ln337_2"/></StgValue>
</operation>

<operation id="415" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:121 %xor_ln330_2 = xor i1 %icmp_ln330_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln330_2"/></StgValue>
</operation>

<operation id="416" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:122 %and_ln330_5 = and i1 %and_ln329_2, i1 %xor_ln330_2

]]></Node>
<StgValue><ssdm name="and_ln330_5"/></StgValue>
</operation>

<operation id="417" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:123 %or_ln330_2 = or i1 %and_ln330_5, i1 %icmp_ln323_2

]]></Node>
<StgValue><ssdm name="or_ln330_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="418" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
<literal name="and_ln337" val="1"/>
<literal name="or_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:24 %sh_amt_1cast = trunc i10 %sh_amt_1

]]></Node>
<StgValue><ssdm name="sh_amt_1cast"/></StgValue>
</operation>

<operation id="419" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
<literal name="and_ln337" val="1"/>
<literal name="or_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:25 %shl_ln339 = shl i8 %trunc_ln328, i8 %sh_amt_1cast

]]></Node>
<StgValue><ssdm name="shl_ln339"/></StgValue>
</operation>

<operation id="420" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
<literal name="or_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:34 %select_ln337 = select i1 %and_ln337, i8 %shl_ln339, i8 %select_ln330

]]></Node>
<StgValue><ssdm name="select_ln337"/></StgValue>
</operation>

<operation id="421" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:38 %select_ln330_1 = select i1 %or_ln330, i8 0, i8 %select_ln337

]]></Node>
<StgValue><ssdm name="select_ln330_1"/></StgValue>
</operation>

<operation id="422" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:39 %xor_ln323 = xor i1 %icmp_ln323, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln323"/></StgValue>
</operation>

<operation id="423" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:40 %and_ln327 = and i1 %icmp_ln327, i1 %xor_ln323

]]></Node>
<StgValue><ssdm name="and_ln327"/></StgValue>
</operation>

<operation id="424" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:41 %select_ln327 = select i1 %and_ln327, i8 %trunc_ln328, i8 %select_ln330_1

]]></Node>
<StgValue><ssdm name="select_ln327"/></StgValue>
</operation>

<operation id="425" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
<literal name="and_ln337_1" val="1"/>
<literal name="or_ln330_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="10">
<![CDATA[
_ifconv:67 %sh_amt_3cast = zext i10 %sh_amt_3

]]></Node>
<StgValue><ssdm name="sh_amt_3cast"/></StgValue>
</operation>

<operation id="426" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
<literal name="and_ln337_1" val="1"/>
<literal name="or_ln330_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:68 %shl_ln339_1 = shl i16 %trunc_ln328_1, i16 %sh_amt_3cast

]]></Node>
<StgValue><ssdm name="shl_ln339_1"/></StgValue>
</operation>

<operation id="427" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
<literal name="or_ln330_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:77 %select_ln337_1 = select i1 %and_ln337_1, i16 %shl_ln339_1, i16 %select_ln330_2

]]></Node>
<StgValue><ssdm name="select_ln337_1"/></StgValue>
</operation>

<operation id="428" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:81 %select_ln330_3 = select i1 %or_ln330_1, i16 0, i16 %select_ln337_1

]]></Node>
<StgValue><ssdm name="select_ln330_3"/></StgValue>
</operation>

<operation id="429" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:82 %xor_ln323_1 = xor i1 %icmp_ln323_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln323_1"/></StgValue>
</operation>

<operation id="430" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:83 %and_ln327_1 = and i1 %icmp_ln327_1, i1 %xor_ln323_1

]]></Node>
<StgValue><ssdm name="and_ln327_1"/></StgValue>
</operation>

<operation id="431" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:84 %select_ln327_1 = select i1 %and_ln327_1, i16 %trunc_ln328_1, i16 %select_ln330_3

]]></Node>
<StgValue><ssdm name="select_ln327_1"/></StgValue>
</operation>

<operation id="432" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
<literal name="and_ln337_2" val="1"/>
<literal name="or_ln330_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="24" op_0_bw="10">
<![CDATA[
_ifconv:110 %sh_amt_5cast = zext i10 %sh_amt_5

]]></Node>
<StgValue><ssdm name="sh_amt_5cast"/></StgValue>
</operation>

<operation id="433" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
<literal name="and_ln337_2" val="1"/>
<literal name="or_ln330_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:111 %shl_ln339_2 = shl i24 %trunc_ln328_2, i24 %sh_amt_5cast

]]></Node>
<StgValue><ssdm name="shl_ln339_2"/></StgValue>
</operation>

<operation id="434" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
<literal name="or_ln330_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:120 %select_ln337_2 = select i1 %and_ln337_2, i24 %shl_ln339_2, i24 %select_ln330_4

]]></Node>
<StgValue><ssdm name="select_ln337_2"/></StgValue>
</operation>

<operation id="435" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:124 %select_ln330_5 = select i1 %or_ln330_2, i24 0, i24 %select_ln337_2

]]></Node>
<StgValue><ssdm name="select_ln330_5"/></StgValue>
</operation>

<operation id="436" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:125 %xor_ln323_2 = xor i1 %icmp_ln323_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln323_2"/></StgValue>
</operation>

<operation id="437" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:126 %and_ln327_2 = and i1 %icmp_ln327_2, i1 %xor_ln323_2

]]></Node>
<StgValue><ssdm name="and_ln327_2"/></StgValue>
</operation>

<operation id="438" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:127 %select_ln327_2 = select i1 %and_ln327_2, i24 %trunc_ln328_2, i24 %select_ln330_5

]]></Node>
<StgValue><ssdm name="select_ln327_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="439" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:5 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="440" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:42 %sub_ln455 = sub i8 0, i8 %select_ln327

]]></Node>
<StgValue><ssdm name="sub_ln455"/></StgValue>
</operation>

<operation id="441" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:48 %p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg_1, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="442" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:85 %sub_ln455_1 = sub i16 0, i16 %select_ln327_1

]]></Node>
<StgValue><ssdm name="sub_ln455_1"/></StgValue>
</operation>

<operation id="443" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:91 %p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg_2, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="444" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:128 %sub_ln455_2 = sub i24 0, i24 %select_ln327_2

]]></Node>
<StgValue><ssdm name="sub_ln455_2"/></StgValue>
</operation>

<operation id="445" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:129 %b_V = select i1 %p_Result_4, i24 %sub_ln455_2, i24 %select_ln327_2

]]></Node>
<StgValue><ssdm name="b_V"/></StgValue>
</operation>

<operation id="446" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:130 %select_ln345 = select i1 %p_Result_s, i8 %sub_ln455, i8 %select_ln327

]]></Node>
<StgValue><ssdm name="select_ln345"/></StgValue>
</operation>

<operation id="447" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
_ifconv:131 %shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %select_ln345, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="448" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:132 %select_ln345_1 = select i1 %p_Result_2, i16 %sub_ln455_1, i16 %select_ln327_1

]]></Node>
<StgValue><ssdm name="select_ln345_1"/></StgValue>
</operation>

<operation id="449" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ifconv:133 %shl_ln1349_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %select_ln345_1, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln1349_1"/></StgValue>
</operation>

<operation id="450" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:134 %or_ln1349 = or i24 %shl_ln, i24 %b_V

]]></Node>
<StgValue><ssdm name="or_ln1349"/></StgValue>
</operation>

<operation id="451" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:135 %ret_V = or i24 %or_ln1349, i24 %shl_ln1349_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="452" st_id="25" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:136 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %vconv, i24 %ret_V

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="453" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:137 %br_ln83 = br void %._crit_edge4.i.i

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="454" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0">
<![CDATA[
.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
