/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [3:0] celloutsig_0_19z;
  reg [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  reg [7:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [14:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  reg [7:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  reg [13:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_49z = ~(celloutsig_0_47z & celloutsig_0_37z);
  assign celloutsig_0_10z = ~(celloutsig_0_9z & celloutsig_0_5z);
  assign celloutsig_0_18z = ~(celloutsig_0_13z & celloutsig_0_14z);
  assign celloutsig_0_20z = ~(celloutsig_0_14z & celloutsig_0_12z);
  assign celloutsig_0_28z = ~(celloutsig_0_6z & celloutsig_0_24z);
  assign celloutsig_0_31z = ~((celloutsig_0_16z | celloutsig_0_7z) & (celloutsig_0_18z | celloutsig_0_12z));
  assign celloutsig_0_34z = ~((celloutsig_0_29z[7] | celloutsig_0_27z) & (celloutsig_0_10z | celloutsig_0_23z[4]));
  assign celloutsig_1_18z = ~((celloutsig_1_5z | celloutsig_1_10z) & (celloutsig_1_12z | celloutsig_1_6z));
  assign celloutsig_0_7z = ~((celloutsig_0_2z | celloutsig_0_4z) & (celloutsig_0_5z | celloutsig_0_1z[0]));
  assign celloutsig_0_8z = ~((celloutsig_0_7z | celloutsig_0_6z) & (celloutsig_0_3z[3] | celloutsig_0_5z));
  assign celloutsig_0_37z = celloutsig_0_15z ^ celloutsig_0_12z;
  assign celloutsig_0_48z = celloutsig_0_12z ^ celloutsig_0_32z;
  assign celloutsig_1_1z = in_data[106] ^ celloutsig_1_0z;
  assign celloutsig_1_9z = celloutsig_1_2z ^ celloutsig_1_7z;
  assign celloutsig_0_6z = celloutsig_0_3z[0] ^ celloutsig_0_2z;
  assign celloutsig_1_19z = celloutsig_1_17z[10] ^ celloutsig_1_0z;
  assign celloutsig_0_21z = celloutsig_0_19z[1] ^ celloutsig_0_7z;
  assign celloutsig_0_32z = celloutsig_0_30z[7:3] == celloutsig_0_29z[10:6];
  assign celloutsig_0_4z = celloutsig_0_0z == { in_data[49:47], celloutsig_0_3z };
  assign celloutsig_1_10z = { in_data[115:110], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_9z } == in_data[140:131];
  assign celloutsig_0_27z = { in_data[8:5], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_2z } == { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_16z };
  assign celloutsig_1_7z = { in_data[184:183], celloutsig_1_6z } === in_data[188:186];
  assign celloutsig_0_12z = celloutsig_0_4z & ~(celloutsig_0_9z);
  assign celloutsig_0_13z = celloutsig_0_7z & ~(celloutsig_0_9z);
  assign celloutsig_0_14z = celloutsig_0_0z[5] & ~(celloutsig_0_13z);
  assign celloutsig_0_23z = { celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_21z } * { celloutsig_0_1z[3], celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_7z };
  assign { celloutsig_0_29z[14:4], celloutsig_0_29z[2:0] } = celloutsig_0_13z ? { celloutsig_0_27z, celloutsig_0_0z, celloutsig_0_11z, 1'h1, celloutsig_0_16z, celloutsig_0_5z } : { 1'h0, celloutsig_0_28z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_22z };
  assign celloutsig_0_42z = & { celloutsig_0_34z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_1z[3:1] };
  assign celloutsig_0_40z = celloutsig_0_23z[1] & celloutsig_0_28z;
  assign celloutsig_0_5z = celloutsig_0_0z[6] & celloutsig_0_0z[1];
  assign celloutsig_1_12z = in_data[189] & celloutsig_1_0z;
  assign celloutsig_0_17z = celloutsig_0_1z[3] & celloutsig_0_13z;
  assign celloutsig_0_47z = | { celloutsig_0_42z, celloutsig_0_40z, celloutsig_0_35z, celloutsig_0_32z, celloutsig_0_31z, celloutsig_0_27z, celloutsig_0_25z[6:2], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_0z[8:7] };
  assign celloutsig_1_15z = | in_data[172:168];
  assign celloutsig_0_24z = | in_data[46:29];
  assign celloutsig_0_2z = | { celloutsig_0_1z, celloutsig_0_0z[8:7] };
  assign celloutsig_1_0z = ~^ in_data[176:168];
  assign celloutsig_1_2z = ~^ { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_3z = ~^ { in_data[159:158], celloutsig_1_0z };
  assign celloutsig_1_5z = ~^ { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_6z = ~^ { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_9z = ~^ { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_15z = ~^ { celloutsig_0_0z[5], celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_22z = ~^ { in_data[47:44], celloutsig_0_12z };
  assign celloutsig_0_0z = in_data[45:37] >> in_data[87:79];
  assign celloutsig_0_3z = { celloutsig_0_0z[2], celloutsig_0_1z, celloutsig_0_2z } >> { celloutsig_0_0z[8:4], celloutsig_0_2z };
  assign celloutsig_0_11z = ~((celloutsig_0_0z[4] & celloutsig_0_8z) | celloutsig_0_3z[1]);
  always_latch
    if (!clkin_data[96]) celloutsig_1_17z = 14'h0000;
    else if (clkin_data[32]) celloutsig_1_17z = { celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_1z = 4'h0;
    else if (celloutsig_1_18z) celloutsig_0_1z = in_data[90:87];
  always_latch
    if (!clkin_data[64]) celloutsig_0_19z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_19z = { celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_11z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_25z = 8'h00;
    else if (!celloutsig_1_18z) celloutsig_0_25z = { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_1z };
  always_latch
    if (clkin_data[64]) celloutsig_0_30z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_30z = { celloutsig_0_19z[2:1], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_27z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_0_35z = ~((celloutsig_0_27z & celloutsig_0_8z) | (celloutsig_0_10z & celloutsig_0_19z[3]));
  assign celloutsig_1_4z = ~((celloutsig_1_1z & celloutsig_1_2z) | (celloutsig_1_2z & in_data[140]));
  assign celloutsig_0_16z = ~((celloutsig_0_4z & celloutsig_0_4z) | (celloutsig_0_12z & celloutsig_0_2z));
  assign celloutsig_0_29z[3] = celloutsig_0_22z;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
