   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"stm32f10x_tim.c"
  14              		.section	.text.TI1_Config,"ax",%progbits
  15              		.align	1
  16              		.thumb
  17              		.thumb_func
  19              	TI1_Config:
  20              		@ args = 0, pretend = 0, frame = 0
  21              		@ frame_needed = 0, uses_anonymous_args = 0
  22 0000 30B5     		push	{r4, r5, lr}
  23 0002 048C     		ldrh	r4, [r0, #32]
  24 0004 24F00104 		bic	r4, r4, #1
  25 0008 2404     		lsls	r4, r4, #16
  26 000a 240C     		lsrs	r4, r4, #16
  27 000c 0484     		strh	r4, [r0, #32]	@ movhi
  28 000e 058B     		ldrh	r5, [r0, #24]
  29 0010 048C     		ldrh	r4, [r0, #32]
  30 0012 ADB2     		uxth	r5, r5
  31 0014 25F0F305 		bic	r5, r5, #243
  32 0018 2A43     		orrs	r2, r2, r5
  33 001a 42EA0312 		orr	r2, r2, r3, lsl #4
  34 001e 194B     		ldr	r3, .L6
  35 0020 A4B2     		uxth	r4, r4
  36 0022 C51A     		subs	r5, r0, r3
  37 0024 6B42     		rsbs	r3, r5, #0
  38 0026 43EB0503 		adc	r3, r3, r5
  39 002a 174D     		ldr	r5, .L6+4
  40 002c 92B2     		uxth	r2, r2
  41 002e A842     		cmp	r0, r5
  42 0030 08BF     		it	eq
  43 0032 43F00103 		orreq	r3, r3, #1
  44 0036 D3B9     		cbnz	r3, .L2
  45 0038 A0F1804C 		sub	ip, r0, #1073741824
  46 003c DCF10003 		rsbs	r3, ip, #0
  47 0040 43EB0C03 		adc	r3, r3, ip
  48 0044 A5F59835 		sub	r5, r5, #77824
  49 0048 A842     		cmp	r0, r5
  50 004a 08BF     		it	eq
  51 004c 43F00103 		orreq	r3, r3, #1
  52 0050 6BB9     		cbnz	r3, .L2
  53 0052 0E4B     		ldr	r3, .L6+8
  54 0054 05F50065 		add	r5, r5, #2048
  55 0058 C3EB000C 		rsb	ip, r3, r0
  56 005c DCF10003 		rsbs	r3, ip, #0
  57 0060 43EB0C03 		adc	r3, r3, ip
  58 0064 A842     		cmp	r0, r5
  59 0066 08BF     		it	eq
  60 0068 43F00103 		orreq	r3, r3, #1
  61 006c 13B1     		cbz	r3, .L3
  62              	.L2:
  63 006e 24F00204 		bic	r4, r4, #2
  64 0072 01E0     		b	.L5
  65              	.L3:
  66 0074 24F00A04 		bic	r4, r4, #10
  67              	.L5:
  68 0078 44F00104 		orr	r4, r4, #1
  69 007c 2143     		orrs	r1, r1, r4
  70 007e 0283     		strh	r2, [r0, #24]	@ movhi
  71 0080 0184     		strh	r1, [r0, #32]	@ movhi
  72 0082 30BD     		pop	{r4, r5, pc}
  73              	.L7:
  74              		.align	2
  75              	.L6:
  76 0084 002C0140 		.word	1073818624
  77 0088 00340140 		.word	1073820672
  78 008c 00080040 		.word	1073743872
  80              		.section	.text.TI2_Config,"ax",%progbits
  81              		.align	1
  82              		.thumb
  83              		.thumb_func
  85              	TI2_Config:
  86              		@ args = 0, pretend = 0, frame = 0
  87              		@ frame_needed = 0, uses_anonymous_args = 0
  88 0000 30B5     		push	{r4, r5, lr}
  89 0002 058C     		ldrh	r5, [r0, #32]
  90 0004 25F01005 		bic	r5, r5, #16
  91 0008 2D04     		lsls	r5, r5, #16
  92 000a 2D0C     		lsrs	r5, r5, #16
  93 000c 0584     		strh	r5, [r0, #32]	@ movhi
  94 000e 048B     		ldrh	r4, [r0, #24]
  95 0010 058C     		ldrh	r5, [r0, #32]
  96 0012 24F44074 		bic	r4, r4, #768
  97 0016 2405     		lsls	r4, r4, #20
  98 0018 240D     		lsrs	r4, r4, #20
  99 001a 44EA0222 		orr	r2, r4, r2, lsl #8
 100 001e 42EA0332 		orr	r2, r2, r3, lsl #12
 101 0022 1C4B     		ldr	r3, .L12
 102 0024 ADB2     		uxth	r5, r5
 103 0026 C41A     		subs	r4, r0, r3
 104 0028 6342     		rsbs	r3, r4, #0
 105 002a 43EB0403 		adc	r3, r3, r4
 106 002e 1A4C     		ldr	r4, .L12+4
 107 0030 92B2     		uxth	r2, r2
 108 0032 A042     		cmp	r0, r4
 109 0034 08BF     		it	eq
 110 0036 43F00103 		orreq	r3, r3, #1
 111 003a D3B9     		cbnz	r3, .L9
 112 003c A0F1804C 		sub	ip, r0, #1073741824
 113 0040 DCF10003 		rsbs	r3, ip, #0
 114 0044 43EB0C03 		adc	r3, r3, ip
 115 0048 A4F59834 		sub	r4, r4, #77824
 116 004c A042     		cmp	r0, r4
 117 004e 08BF     		it	eq
 118 0050 43F00103 		orreq	r3, r3, #1
 119 0054 6BB9     		cbnz	r3, .L9
 120 0056 114B     		ldr	r3, .L12+8
 121 0058 04F50064 		add	r4, r4, #2048
 122 005c C3EB000C 		rsb	ip, r3, r0
 123 0060 DCF10003 		rsbs	r3, ip, #0
 124 0064 43EB0C03 		adc	r3, r3, ip
 125 0068 A042     		cmp	r0, r4
 126 006a 08BF     		it	eq
 127 006c 43F00103 		orreq	r3, r3, #1
 128 0070 3BB1     		cbz	r3, .L10
 129              	.L9:
 130 0072 25F02005 		bic	r5, r5, #32
 131 0076 45F01005 		orr	r5, r5, #16
 132 007a 45EA0111 		orr	r1, r5, r1, lsl #4
 133 007e 89B2     		uxth	r1, r1
 134 0080 04E0     		b	.L11
 135              	.L10:
 136 0082 25F0A005 		bic	r5, r5, #160
 137 0086 45F01005 		orr	r5, r5, #16
 138 008a 2943     		orrs	r1, r1, r5
 139              	.L11:
 140 008c 0283     		strh	r2, [r0, #24]	@ movhi
 141 008e 0184     		strh	r1, [r0, #32]	@ movhi
 142 0090 30BD     		pop	{r4, r5, pc}
 143              	.L13:
 144 0092 00BF     		.align	2
 145              	.L12:
 146 0094 002C0140 		.word	1073818624
 147 0098 00340140 		.word	1073820672
 148 009c 00080040 		.word	1073743872
 150              		.section	.text.TIM_DeInit,"ax",%progbits
 151              		.align	1
 152              		.global	TIM_DeInit
 153              		.thumb
 154              		.thumb_func
 156              	TIM_DeInit:
 157              		@ args = 0, pretend = 0, frame = 0
 158              		@ frame_needed = 0, uses_anonymous_args = 0
 159 0000 08B5     		push	{r3, lr}
 160 0002 5A4B     		ldr	r3, .L34
 161 0004 9842     		cmp	r0, r3
 162 0006 07D1     		bne	.L15
 163 0008 4FF40060 		mov	r0, #2048
 164 000c 0121     		movs	r1, #1
 165 000e FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 166 0012 4FF40060 		mov	r0, #2048
 167 0016 A2E0     		b	.L32
 168              	.L15:
 169 0018 B0F1804F 		cmp	r0, #1073741824
 170 001c 05D1     		bne	.L16
 171 001e 0120     		movs	r0, #1
 172 0020 0146     		mov	r1, r0
 173 0022 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 174 0026 0120     		movs	r0, #1
 175 0028 07E0     		b	.L33
 176              	.L16:
 177 002a 514B     		ldr	r3, .L34+4
 178 002c 9842     		cmp	r0, r3
 179 002e 09D1     		bne	.L17
 180 0030 0220     		movs	r0, #2
 181 0032 0121     		movs	r1, #1
 182 0034 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 183 0038 0220     		movs	r0, #2
 184              	.L33:
 185 003a 0021     		movs	r1, #0
 186 003c BDE80840 		pop	{r3, lr}
 187 0040 FFF7FEBF 		b	RCC_APB1PeriphResetCmd
 188              	.L17:
 189 0044 4B4B     		ldr	r3, .L34+8
 190 0046 9842     		cmp	r0, r3
 191 0048 05D1     		bne	.L18
 192 004a 0420     		movs	r0, #4
 193 004c 0121     		movs	r1, #1
 194 004e FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 195 0052 0420     		movs	r0, #4
 196 0054 F1E7     		b	.L33
 197              	.L18:
 198 0056 484B     		ldr	r3, .L34+12
 199 0058 9842     		cmp	r0, r3
 200 005a 05D1     		bne	.L19
 201 005c 0820     		movs	r0, #8
 202 005e 0121     		movs	r1, #1
 203 0060 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 204 0064 0820     		movs	r0, #8
 205 0066 E8E7     		b	.L33
 206              	.L19:
 207 0068 444B     		ldr	r3, .L34+16
 208 006a 9842     		cmp	r0, r3
 209 006c 05D1     		bne	.L20
 210 006e 1020     		movs	r0, #16
 211 0070 0121     		movs	r1, #1
 212 0072 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 213 0076 1020     		movs	r0, #16
 214 0078 DFE7     		b	.L33
 215              	.L20:
 216 007a 414B     		ldr	r3, .L34+20
 217 007c 9842     		cmp	r0, r3
 218 007e 05D1     		bne	.L21
 219 0080 2020     		movs	r0, #32
 220 0082 0121     		movs	r1, #1
 221 0084 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 222 0088 2020     		movs	r0, #32
 223 008a D6E7     		b	.L33
 224              	.L21:
 225 008c 3D4B     		ldr	r3, .L34+24
 226 008e 9842     		cmp	r0, r3
 227 0090 07D1     		bne	.L22
 228 0092 4FF40050 		mov	r0, #8192
 229 0096 0121     		movs	r1, #1
 230 0098 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 231 009c 4FF40050 		mov	r0, #8192
 232 00a0 5DE0     		b	.L32
 233              	.L22:
 234 00a2 394B     		ldr	r3, .L34+28
 235 00a4 9842     		cmp	r0, r3
 236 00a6 07D1     		bne	.L23
 237 00a8 4FF40020 		mov	r0, #524288
 238 00ac 0121     		movs	r1, #1
 239 00ae FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 240 00b2 4FF40020 		mov	r0, #524288
 241 00b6 52E0     		b	.L32
 242              	.L23:
 243 00b8 344B     		ldr	r3, .L34+32
 244 00ba 9842     		cmp	r0, r3
 245 00bc 07D1     		bne	.L24
 246 00be 4FF48010 		mov	r0, #1048576
 247 00c2 0121     		movs	r1, #1
 248 00c4 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 249 00c8 4FF48010 		mov	r0, #1048576
 250 00cc 47E0     		b	.L32
 251              	.L24:
 252 00ce 304B     		ldr	r3, .L34+36
 253 00d0 9842     		cmp	r0, r3
 254 00d2 07D1     		bne	.L25
 255 00d4 4FF40010 		mov	r0, #2097152
 256 00d8 0121     		movs	r1, #1
 257 00da FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 258 00de 4FF40010 		mov	r0, #2097152
 259 00e2 3CE0     		b	.L32
 260              	.L25:
 261 00e4 2B4B     		ldr	r3, .L34+40
 262 00e6 9842     		cmp	r0, r3
 263 00e8 05D1     		bne	.L26
 264 00ea 4020     		movs	r0, #64
 265 00ec 0121     		movs	r1, #1
 266 00ee FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 267 00f2 4020     		movs	r0, #64
 268 00f4 A1E7     		b	.L33
 269              	.L26:
 270 00f6 284B     		ldr	r3, .L34+44
 271 00f8 9842     		cmp	r0, r3
 272 00fa 05D1     		bne	.L27
 273 00fc 8020     		movs	r0, #128
 274 00fe 0121     		movs	r1, #1
 275 0100 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 276 0104 8020     		movs	r0, #128
 277 0106 98E7     		b	.L33
 278              	.L27:
 279 0108 244B     		ldr	r3, .L34+48
 280 010a 9842     		cmp	r0, r3
 281 010c 07D1     		bne	.L28
 282 010e 4FF48070 		mov	r0, #256
 283 0112 0121     		movs	r1, #1
 284 0114 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 285 0118 4FF48070 		mov	r0, #256
 286 011c 8DE7     		b	.L33
 287              	.L28:
 288 011e 204B     		ldr	r3, .L34+52
 289 0120 9842     		cmp	r0, r3
 290 0122 07D1     		bne	.L29
 291 0124 4FF48030 		mov	r0, #65536
 292 0128 0121     		movs	r1, #1
 293 012a FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 294 012e 4FF48030 		mov	r0, #65536
 295 0132 14E0     		b	.L32
 296              	.L29:
 297 0134 1B4B     		ldr	r3, .L34+56
 298 0136 9842     		cmp	r0, r3
 299 0138 07D1     		bne	.L30
 300 013a 4FF40030 		mov	r0, #131072
 301 013e 0121     		movs	r1, #1
 302 0140 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 303 0144 4FF40030 		mov	r0, #131072
 304 0148 09E0     		b	.L32
 305              	.L30:
 306 014a 174B     		ldr	r3, .L34+60
 307 014c 9842     		cmp	r0, r3
 308 014e 0BD1     		bne	.L14
 309 0150 4FF48020 		mov	r0, #262144
 310 0154 0121     		movs	r1, #1
 311 0156 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 312 015a 4FF48020 		mov	r0, #262144
 313              	.L32:
 314 015e 0021     		movs	r1, #0
 315 0160 BDE80840 		pop	{r3, lr}
 316 0164 FFF7FEBF 		b	RCC_APB2PeriphResetCmd
 317              	.L14:
 318 0168 08BD     		pop	{r3, pc}
 319              	.L35:
 320 016a 00BF     		.align	2
 321              	.L34:
 322 016c 002C0140 		.word	1073818624
 323 0170 00040040 		.word	1073742848
 324 0174 00080040 		.word	1073743872
 325 0178 000C0040 		.word	1073744896
 326 017c 00100040 		.word	1073745920
 327 0180 00140040 		.word	1073746944
 328 0184 00340140 		.word	1073820672
 329 0188 004C0140 		.word	1073826816
 330 018c 00500140 		.word	1073827840
 331 0190 00540140 		.word	1073828864
 332 0194 00180040 		.word	1073747968
 333 0198 001C0040 		.word	1073748992
 334 019c 00200040 		.word	1073750016
 335 01a0 00400140 		.word	1073823744
 336 01a4 00440140 		.word	1073824768
 337 01a8 00480140 		.word	1073825792
 339              		.section	.text.TIM_TimeBaseInit,"ax",%progbits
 340              		.align	1
 341              		.global	TIM_TimeBaseInit
 342              		.thumb
 343              		.thumb_func
 345              	TIM_TimeBaseInit:
 346              		@ args = 0, pretend = 0, frame = 0
 347              		@ frame_needed = 0, uses_anonymous_args = 0
 348 0000 2B4A     		ldr	r2, .L42
 349 0002 30B5     		push	{r4, r5, lr}
 350 0004 C2EB000C 		rsb	ip, r2, r0
 351 0008 DCF10002 		rsbs	r2, ip, #0
 352 000c 294C     		ldr	r4, .L42+4
 353 000e 0388     		ldrh	r3, [r0, #0]
 354 0010 42EB0C02 		adc	r2, r2, ip
 355 0014 A042     		cmp	r0, r4
 356 0016 08BF     		it	eq
 357 0018 42F00102 		orreq	r2, r2, #1
 358 001c 9BB2     		uxth	r3, r3
 359 001e C2B9     		cbnz	r2, .L37
 360 0020 A0F18045 		sub	r5, r0, #1073741824
 361 0024 6C42     		rsbs	r4, r5, #0
 362 0026 44EB0504 		adc	r4, r4, r5
 363 002a 234D     		ldr	r5, .L42+8
 364 002c A842     		cmp	r0, r5
 365 002e 08BF     		it	eq
 366 0030 44F00104 		orreq	r4, r4, #1
 367 0034 6CB9     		cbnz	r4, .L37
 368 0036 214C     		ldr	r4, .L42+12
 369 0038 05F50065 		add	r5, r5, #2048
 370 003c C4EB000C 		rsb	ip, r4, r0
 371 0040 DCF10004 		rsbs	r4, ip, #0
 372 0044 44EB0C04 		adc	r4, r4, ip
 373 0048 A842     		cmp	r0, r5
 374 004a 08BF     		it	eq
 375 004c 44F00104 		orreq	r4, r4, #1
 376 0050 1CB1     		cbz	r4, .L38
 377              	.L37:
 378 0052 4C88     		ldrh	r4, [r1, #2]
 379 0054 23F07003 		bic	r3, r3, #112
 380 0058 2343     		orrs	r3, r3, r4
 381              	.L38:
 382 005a 194C     		ldr	r4, .L42+16
 383 005c 194D     		ldr	r5, .L42+20
 384 005e 041B     		subs	r4, r0, r4
 385 0060 18BF     		it	ne
 386 0062 0124     		movne	r4, #1
 387 0064 A842     		cmp	r0, r5
 388 0066 0CBF     		ite	eq
 389 0068 0024     		moveq	r4, #0
 390 006a 04F00104 		andne	r4, r4, #1
 391 006e 24B1     		cbz	r4, .L39
 392 0070 23F44073 		bic	r3, r3, #768
 393 0074 CC88     		ldrh	r4, [r1, #6]
 394 0076 9BB2     		uxth	r3, r3
 395 0078 2343     		orrs	r3, r3, r4
 396              	.L39:
 397 007a 0380     		strh	r3, [r0, #0]	@ movhi
 398 007c 8B88     		ldrh	r3, [r1, #4]
 399 007e 8385     		strh	r3, [r0, #44]	@ movhi
 400 0080 0B88     		ldrh	r3, [r1, #0]
 401 0082 0385     		strh	r3, [r0, #40]	@ movhi
 402 0084 7AB9     		cbnz	r2, .L40
 403 0086 104B     		ldr	r3, .L42+24
 404 0088 104A     		ldr	r2, .L42+28
 405 008a C3EB000C 		rsb	ip, r3, r0
 406 008e DCF10003 		rsbs	r3, ip, #0
 407 0092 43EB0C03 		adc	r3, r3, ip
 408 0096 9042     		cmp	r0, r2
 409 0098 08BF     		it	eq
 410 009a 43F00103 		orreq	r3, r3, #1
 411 009e 13B9     		cbnz	r3, .L40
 412 00a0 0B4B     		ldr	r3, .L42+32
 413 00a2 9842     		cmp	r0, r3
 414 00a4 01D1     		bne	.L41
 415              	.L40:
 416 00a6 0B7A     		ldrb	r3, [r1, #8]	@ zero_extendqisi2
 417 00a8 0386     		strh	r3, [r0, #48]	@ movhi
 418              	.L41:
 419 00aa 0123     		movs	r3, #1
 420 00ac 8382     		strh	r3, [r0, #20]	@ movhi
 421 00ae 30BD     		pop	{r4, r5, pc}
 422              	.L43:
 423              		.align	2
 424              	.L42:
 425 00b0 002C0140 		.word	1073818624
 426 00b4 00340140 		.word	1073820672
 427 00b8 00040040 		.word	1073742848
 428 00bc 00080040 		.word	1073743872
 429 00c0 00100040 		.word	1073745920
 430 00c4 00140040 		.word	1073746944
 431 00c8 00400140 		.word	1073823744
 432 00cc 00440140 		.word	1073824768
 433 00d0 00480140 		.word	1073825792
 435              		.section	.text.TIM_OC1Init,"ax",%progbits
 436              		.align	1
 437              		.global	TIM_OC1Init
 438              		.thumb
 439              		.thumb_func
 441              	TIM_OC1Init:
 442              		@ args = 0, pretend = 0, frame = 0
 443              		@ frame_needed = 0, uses_anonymous_args = 0
 444 0000 038C     		ldrh	r3, [r0, #32]
 445 0002 70B5     		push	{r4, r5, r6, lr}
 446 0004 23F00103 		bic	r3, r3, #1
 447 0008 1B04     		lsls	r3, r3, #16
 448 000a 1B0C     		lsrs	r3, r3, #16
 449 000c 0384     		strh	r3, [r0, #32]	@ movhi
 450 000e 038C     		ldrh	r3, [r0, #32]
 451 0010 8488     		ldrh	r4, [r0, #4]
 452 0012 028B     		ldrh	r2, [r0, #24]
 453 0014 0D88     		ldrh	r5, [r1, #0]
 454 0016 22F07302 		bic	r2, r2, #115
 455 001a 1204     		lsls	r2, r2, #16
 456 001c 120C     		lsrs	r2, r2, #16
 457 001e 4E88     		ldrh	r6, [r1, #2]
 458 0020 2A43     		orrs	r2, r2, r5
 459 0022 0D89     		ldrh	r5, [r1, #8]
 460 0024 23F00203 		bic	r3, r3, #2
 461 0028 1B04     		lsls	r3, r3, #16
 462 002a 3543     		orrs	r5, r5, r6
 463 002c 1B0C     		lsrs	r3, r3, #16
 464 002e ADB2     		uxth	r5, r5
 465 0030 2B43     		orrs	r3, r3, r5
 466 0032 194D     		ldr	r5, .L47
 467 0034 A4B2     		uxth	r4, r4
 468 0036 461B     		subs	r6, r0, r5
 469 0038 7542     		rsbs	r5, r6, #0
 470 003a 45EB0605 		adc	r5, r5, r6
 471 003e 174E     		ldr	r6, .L47+4
 472 0040 B042     		cmp	r0, r6
 473 0042 08BF     		it	eq
 474 0044 45F00105 		orreq	r5, r5, #1
 475 0048 85B9     		cbnz	r5, .L45
 476 004a 154D     		ldr	r5, .L47+8
 477 004c 06F58056 		add	r6, r6, #4096
 478 0050 C5EB000C 		rsb	ip, r5, r0
 479 0054 DCF10005 		rsbs	r5, ip, #0
 480 0058 45EB0C05 		adc	r5, r5, ip
 481 005c B042     		cmp	r0, r6
 482 005e 08BF     		it	eq
 483 0060 45F00105 		orreq	r5, r5, #1
 484 0064 15B9     		cbnz	r5, .L45
 485 0066 0F4D     		ldr	r5, .L47+12
 486 0068 A842     		cmp	r0, r5
 487 006a 0ED1     		bne	.L46
 488              	.L45:
 489 006c 4D89     		ldrh	r5, [r1, #10]
 490 006e 23F00803 		bic	r3, r3, #8
 491 0072 2B43     		orrs	r3, r3, r5
 492 0074 8D88     		ldrh	r5, [r1, #4]
 493 0076 23F00403 		bic	r3, r3, #4
 494 007a 2B43     		orrs	r3, r3, r5
 495 007c CE89     		ldrh	r6, [r1, #14]
 496 007e 8D89     		ldrh	r5, [r1, #12]
 497 0080 24F44074 		bic	r4, r4, #768
 498 0084 3543     		orrs	r5, r5, r6
 499 0086 ADB2     		uxth	r5, r5
 500 0088 2C43     		orrs	r4, r4, r5
 501              	.L46:
 502 008a 8480     		strh	r4, [r0, #4]	@ movhi
 503 008c 0283     		strh	r2, [r0, #24]	@ movhi
 504 008e CA88     		ldrh	r2, [r1, #6]
 505 0090 8286     		strh	r2, [r0, #52]	@ movhi
 506 0092 0384     		strh	r3, [r0, #32]	@ movhi
 507 0094 70BD     		pop	{r4, r5, r6, pc}
 508              	.L48:
 509 0096 00BF     		.align	2
 510              	.L47:
 511 0098 002C0140 		.word	1073818624
 512 009c 00340140 		.word	1073820672
 513 00a0 00400140 		.word	1073823744
 514 00a4 00480140 		.word	1073825792
 516              		.section	.text.TIM_OC2Init,"ax",%progbits
 517              		.align	1
 518              		.global	TIM_OC2Init
 519              		.thumb
 520              		.thumb_func
 522              	TIM_OC2Init:
 523              		@ args = 0, pretend = 0, frame = 0
 524              		@ frame_needed = 0, uses_anonymous_args = 0
 525 0000 038C     		ldrh	r3, [r0, #32]
 526 0002 70B5     		push	{r4, r5, r6, lr}
 527 0004 23F01003 		bic	r3, r3, #16
 528 0008 1B04     		lsls	r3, r3, #16
 529 000a 1B0C     		lsrs	r3, r3, #16
 530 000c 0384     		strh	r3, [r0, #32]	@ movhi
 531 000e 038C     		ldrh	r3, [r0, #32]
 532 0010 8288     		ldrh	r2, [r0, #4]
 533 0012 048B     		ldrh	r4, [r0, #24]
 534 0014 0D88     		ldrh	r5, [r1, #0]
 535 0016 24F4E644 		bic	r4, r4, #29440
 536 001a 2404     		lsls	r4, r4, #16
 537 001c 240C     		lsrs	r4, r4, #16
 538 001e 23F02003 		bic	r3, r3, #32
 539 0022 44EA0524 		orr	r4, r4, r5, lsl #8
 540 0026 1B04     		lsls	r3, r3, #16
 541 0028 0D89     		ldrh	r5, [r1, #8]
 542 002a 1B0C     		lsrs	r3, r3, #16
 543 002c 43EA0513 		orr	r3, r3, r5, lsl #4
 544 0030 4D88     		ldrh	r5, [r1, #2]
 545 0032 164E     		ldr	r6, .L51
 546 0034 43EA0513 		orr	r3, r3, r5, lsl #4
 547 0038 154D     		ldr	r5, .L51+4
 548 003a 92B2     		uxth	r2, r2
 549 003c C5EB000C 		rsb	ip, r5, r0
 550 0040 DCF10005 		rsbs	r5, ip, #0
 551 0044 45EB0C05 		adc	r5, r5, ip
 552 0048 B042     		cmp	r0, r6
 553 004a 08BF     		it	eq
 554 004c 45F00105 		orreq	r5, r5, #1
 555 0050 A4B2     		uxth	r4, r4
 556 0052 9BB2     		uxth	r3, r3
 557 0054 A5B1     		cbz	r5, .L50
 558 0056 4D89     		ldrh	r5, [r1, #10]
 559 0058 23F08003 		bic	r3, r3, #128
 560 005c 43EA0513 		orr	r3, r3, r5, lsl #4
 561 0060 4FF6BF75 		movw	r5, #65471
 562 0064 1D40     		ands	r5, r5, r3
 563 0066 8B88     		ldrh	r3, [r1, #4]
 564 0068 22F44062 		bic	r2, r2, #3072
 565 006c 45EA0313 		orr	r3, r5, r3, lsl #4
 566 0070 8D89     		ldrh	r5, [r1, #12]
 567 0072 9BB2     		uxth	r3, r3
 568 0074 42EA8502 		orr	r2, r2, r5, lsl #2
 569 0078 CD89     		ldrh	r5, [r1, #14]
 570 007a 42EA8502 		orr	r2, r2, r5, lsl #2
 571 007e 92B2     		uxth	r2, r2
 572              	.L50:
 573 0080 8280     		strh	r2, [r0, #4]	@ movhi
 574 0082 CA88     		ldrh	r2, [r1, #6]
 575 0084 0483     		strh	r4, [r0, #24]	@ movhi
 576 0086 0287     		strh	r2, [r0, #56]	@ movhi
 577 0088 0384     		strh	r3, [r0, #32]	@ movhi
 578 008a 70BD     		pop	{r4, r5, r6, pc}
 579              	.L52:
 580              		.align	2
 581              	.L51:
 582 008c 00340140 		.word	1073820672
 583 0090 002C0140 		.word	1073818624
 585              		.section	.text.TIM_OC3Init,"ax",%progbits
 586              		.align	1
 587              		.global	TIM_OC3Init
 588              		.thumb
 589              		.thumb_func
 591              	TIM_OC3Init:
 592              		@ args = 0, pretend = 0, frame = 0
 593              		@ frame_needed = 0, uses_anonymous_args = 0
 594 0000 038C     		ldrh	r3, [r0, #32]
 595 0002 70B5     		push	{r4, r5, r6, lr}
 596 0004 23F48073 		bic	r3, r3, #256
 597 0008 1B04     		lsls	r3, r3, #16
 598 000a 1B0C     		lsrs	r3, r3, #16
 599 000c 0384     		strh	r3, [r0, #32]	@ movhi
 600 000e 038C     		ldrh	r3, [r0, #32]
 601 0010 8288     		ldrh	r2, [r0, #4]
 602 0012 848B     		ldrh	r4, [r0, #28]
 603 0014 0D88     		ldrh	r5, [r1, #0]
 604 0016 24F07304 		bic	r4, r4, #115
 605 001a 2404     		lsls	r4, r4, #16
 606 001c 240C     		lsrs	r4, r4, #16
 607 001e 23F40073 		bic	r3, r3, #512
 608 0022 1B04     		lsls	r3, r3, #16
 609 0024 2C43     		orrs	r4, r4, r5
 610 0026 0D89     		ldrh	r5, [r1, #8]
 611 0028 1B0C     		lsrs	r3, r3, #16
 612 002a 43EA0523 		orr	r3, r3, r5, lsl #8
 613 002e 4D88     		ldrh	r5, [r1, #2]
 614 0030 92B2     		uxth	r2, r2
 615 0032 43EA0523 		orr	r3, r3, r5, lsl #8
 616 0036 134D     		ldr	r5, .L55
 617 0038 9BB2     		uxth	r3, r3
 618 003a 461B     		subs	r6, r0, r5
 619 003c 7542     		rsbs	r5, r6, #0
 620 003e 45EB0605 		adc	r5, r5, r6
 621 0042 114E     		ldr	r6, .L55+4
 622 0044 B042     		cmp	r0, r6
 623 0046 08BF     		it	eq
 624 0048 45F00105 		orreq	r5, r5, #1
 625 004c A5B1     		cbz	r5, .L54
 626 004e 4D89     		ldrh	r5, [r1, #10]
 627 0050 23F40063 		bic	r3, r3, #2048
 628 0054 43EA0523 		orr	r3, r3, r5, lsl #8
 629 0058 4FF6FF35 		movw	r5, #64511
 630 005c 1D40     		ands	r5, r5, r3
 631 005e 8B88     		ldrh	r3, [r1, #4]
 632 0060 22F44052 		bic	r2, r2, #12288
 633 0064 45EA0323 		orr	r3, r5, r3, lsl #8
 634 0068 8D89     		ldrh	r5, [r1, #12]
 635 006a 9BB2     		uxth	r3, r3
 636 006c 42EA0512 		orr	r2, r2, r5, lsl #4
 637 0070 CD89     		ldrh	r5, [r1, #14]
 638 0072 42EA0512 		orr	r2, r2, r5, lsl #4
 639 0076 92B2     		uxth	r2, r2
 640              	.L54:
 641 0078 8280     		strh	r2, [r0, #4]	@ movhi
 642 007a CA88     		ldrh	r2, [r1, #6]
 643 007c 8483     		strh	r4, [r0, #28]	@ movhi
 644 007e 8287     		strh	r2, [r0, #60]	@ movhi
 645 0080 0384     		strh	r3, [r0, #32]	@ movhi
 646 0082 70BD     		pop	{r4, r5, r6, pc}
 647              	.L56:
 648              		.align	2
 649              	.L55:
 650 0084 002C0140 		.word	1073818624
 651 0088 00340140 		.word	1073820672
 653              		.section	.text.TIM_OC4Init,"ax",%progbits
 654              		.align	1
 655              		.global	TIM_OC4Init
 656              		.thumb
 657              		.thumb_func
 659              	TIM_OC4Init:
 660              		@ args = 0, pretend = 0, frame = 0
 661              		@ frame_needed = 0, uses_anonymous_args = 0
 662 0000 038C     		ldrh	r3, [r0, #32]
 663 0002 70B5     		push	{r4, r5, r6, lr}
 664 0004 23F48053 		bic	r3, r3, #4096
 665 0008 1B04     		lsls	r3, r3, #16
 666 000a 1B0C     		lsrs	r3, r3, #16
 667 000c 0384     		strh	r3, [r0, #32]	@ movhi
 668 000e 038C     		ldrh	r3, [r0, #32]
 669 0010 8488     		ldrh	r4, [r0, #4]
 670 0012 828B     		ldrh	r2, [r0, #28]
 671 0014 0D88     		ldrh	r5, [r1, #0]
 672 0016 22F4E642 		bic	r2, r2, #29440
 673 001a 1204     		lsls	r2, r2, #16
 674 001c 120C     		lsrs	r2, r2, #16
 675 001e 23F40053 		bic	r3, r3, #8192
 676 0022 42EA0522 		orr	r2, r2, r5, lsl #8
 677 0026 1B04     		lsls	r3, r3, #16
 678 0028 0D89     		ldrh	r5, [r1, #8]
 679 002a 1B0C     		lsrs	r3, r3, #16
 680 002c 43EA0533 		orr	r3, r3, r5, lsl #12
 681 0030 4D88     		ldrh	r5, [r1, #2]
 682 0032 0F4E     		ldr	r6, .L59
 683 0034 43EA0533 		orr	r3, r3, r5, lsl #12
 684 0038 0E4D     		ldr	r5, .L59+4
 685 003a A4B2     		uxth	r4, r4
 686 003c C5EB000C 		rsb	ip, r5, r0
 687 0040 DCF10005 		rsbs	r5, ip, #0
 688 0044 45EB0C05 		adc	r5, r5, ip
 689 0048 B042     		cmp	r0, r6
 690 004a 08BF     		it	eq
 691 004c 45F00105 		orreq	r5, r5, #1
 692 0050 92B2     		uxth	r2, r2
 693 0052 9BB2     		uxth	r3, r3
 694 0054 2DB1     		cbz	r5, .L58
 695 0056 8D89     		ldrh	r5, [r1, #12]
 696 0058 24F48044 		bic	r4, r4, #16384
 697 005c 44EA8514 		orr	r4, r4, r5, lsl #6
 698 0060 A4B2     		uxth	r4, r4
 699              	.L58:
 700 0062 8480     		strh	r4, [r0, #4]	@ movhi
 701 0064 8283     		strh	r2, [r0, #28]	@ movhi
 702 0066 CA88     		ldrh	r2, [r1, #6]
 703 0068 A0F84020 		strh	r2, [r0, #64]	@ movhi
 704 006c 0384     		strh	r3, [r0, #32]	@ movhi
 705 006e 70BD     		pop	{r4, r5, r6, pc}
 706              	.L60:
 707              		.align	2
 708              	.L59:
 709 0070 00340140 		.word	1073820672
 710 0074 002C0140 		.word	1073818624
 712              		.section	.text.TIM_BDTRConfig,"ax",%progbits
 713              		.align	1
 714              		.global	TIM_BDTRConfig
 715              		.thumb
 716              		.thumb_func
 718              	TIM_BDTRConfig:
 719              		@ args = 0, pretend = 0, frame = 0
 720              		@ frame_needed = 0, uses_anonymous_args = 0
 721              		@ link register save eliminated.
 722 0000 4A88     		ldrh	r2, [r1, #2]
 723 0002 0B88     		ldrh	r3, [r1, #0]
 724 0004 1343     		orrs	r3, r3, r2
 725 0006 8A88     		ldrh	r2, [r1, #4]
 726 0008 1343     		orrs	r3, r3, r2
 727 000a CA88     		ldrh	r2, [r1, #6]
 728 000c 1343     		orrs	r3, r3, r2
 729 000e 0A89     		ldrh	r2, [r1, #8]
 730 0010 1343     		orrs	r3, r3, r2
 731 0012 4A89     		ldrh	r2, [r1, #10]
 732 0014 1343     		orrs	r3, r3, r2
 733 0016 8A89     		ldrh	r2, [r1, #12]
 734 0018 1343     		orrs	r3, r3, r2
 735 001a 9BB2     		uxth	r3, r3
 736 001c A0F84430 		strh	r3, [r0, #68]	@ movhi
 737 0020 7047     		bx	lr
 739              		.section	.text.TIM_TimeBaseStructInit,"ax",%progbits
 740              		.align	1
 741              		.global	TIM_TimeBaseStructInit
 742              		.thumb
 743              		.thumb_func
 745              	TIM_TimeBaseStructInit:
 746              		@ args = 0, pretend = 0, frame = 0
 747              		@ frame_needed = 0, uses_anonymous_args = 0
 748              		@ link register save eliminated.
 749 0000 4FF0FF33 		mov	r3, #-1	@ movhi
 750 0004 8380     		strh	r3, [r0, #4]	@ movhi
 751 0006 0023     		movs	r3, #0
 752 0008 0380     		strh	r3, [r0, #0]	@ movhi
 753 000a C380     		strh	r3, [r0, #6]	@ movhi
 754 000c 4380     		strh	r3, [r0, #2]	@ movhi
 755 000e 0372     		strb	r3, [r0, #8]
 756 0010 7047     		bx	lr
 758              		.section	.text.TIM_OCStructInit,"ax",%progbits
 759              		.align	1
 760              		.global	TIM_OCStructInit
 761              		.thumb
 762              		.thumb_func
 764              	TIM_OCStructInit:
 765              		@ args = 0, pretend = 0, frame = 0
 766              		@ frame_needed = 0, uses_anonymous_args = 0
 767              		@ link register save eliminated.
 768 0000 0023     		movs	r3, #0
 769 0002 0380     		strh	r3, [r0, #0]	@ movhi
 770 0004 4380     		strh	r3, [r0, #2]	@ movhi
 771 0006 8380     		strh	r3, [r0, #4]	@ movhi
 772 0008 C380     		strh	r3, [r0, #6]	@ movhi
 773 000a 0381     		strh	r3, [r0, #8]	@ movhi
 774 000c 4381     		strh	r3, [r0, #10]	@ movhi
 775 000e 8381     		strh	r3, [r0, #12]	@ movhi
 776 0010 C381     		strh	r3, [r0, #14]	@ movhi
 777 0012 7047     		bx	lr
 779              		.section	.text.TIM_ICStructInit,"ax",%progbits
 780              		.align	1
 781              		.global	TIM_ICStructInit
 782              		.thumb
 783              		.thumb_func
 785              	TIM_ICStructInit:
 786              		@ args = 0, pretend = 0, frame = 0
 787              		@ frame_needed = 0, uses_anonymous_args = 0
 788              		@ link register save eliminated.
 789 0000 0023     		movs	r3, #0
 790 0002 0122     		movs	r2, #1
 791 0004 0380     		strh	r3, [r0, #0]	@ movhi
 792 0006 4380     		strh	r3, [r0, #2]	@ movhi
 793 0008 8280     		strh	r2, [r0, #4]	@ movhi
 794 000a C380     		strh	r3, [r0, #6]	@ movhi
 795 000c 0381     		strh	r3, [r0, #8]	@ movhi
 796 000e 7047     		bx	lr
 798              		.section	.text.TIM_BDTRStructInit,"ax",%progbits
 799              		.align	1
 800              		.global	TIM_BDTRStructInit
 801              		.thumb
 802              		.thumb_func
 804              	TIM_BDTRStructInit:
 805              		@ args = 0, pretend = 0, frame = 0
 806              		@ frame_needed = 0, uses_anonymous_args = 0
 807              		@ link register save eliminated.
 808 0000 0023     		movs	r3, #0
 809 0002 0380     		strh	r3, [r0, #0]	@ movhi
 810 0004 4380     		strh	r3, [r0, #2]	@ movhi
 811 0006 8380     		strh	r3, [r0, #4]	@ movhi
 812 0008 C380     		strh	r3, [r0, #6]	@ movhi
 813 000a 0381     		strh	r3, [r0, #8]	@ movhi
 814 000c 4381     		strh	r3, [r0, #10]	@ movhi
 815 000e 8381     		strh	r3, [r0, #12]	@ movhi
 816 0010 7047     		bx	lr
 818              		.section	.text.TIM_Cmd,"ax",%progbits
 819              		.align	1
 820              		.global	TIM_Cmd
 821              		.thumb
 822              		.thumb_func
 824              	TIM_Cmd:
 825              		@ args = 0, pretend = 0, frame = 0
 826              		@ frame_needed = 0, uses_anonymous_args = 0
 827              		@ link register save eliminated.
 828 0000 0388     		ldrh	r3, [r0, #0]
 829 0002 19B1     		cbz	r1, .L67
 830 0004 9BB2     		uxth	r3, r3
 831 0006 43F00103 		orr	r3, r3, #1
 832 000a 03E0     		b	.L69
 833              	.L67:
 834 000c 23F00103 		bic	r3, r3, #1
 835 0010 1B04     		lsls	r3, r3, #16
 836 0012 1B0C     		lsrs	r3, r3, #16
 837              	.L69:
 838 0014 0380     		strh	r3, [r0, #0]	@ movhi
 839 0016 7047     		bx	lr
 841              		.section	.text.TIM_CtrlPWMOutputs,"ax",%progbits
 842              		.align	1
 843              		.global	TIM_CtrlPWMOutputs
 844              		.thumb
 845              		.thumb_func
 847              	TIM_CtrlPWMOutputs:
 848              		@ args = 0, pretend = 0, frame = 0
 849              		@ frame_needed = 0, uses_anonymous_args = 0
 850              		@ link register save eliminated.
 851 0000 B0F84430 		ldrh	r3, [r0, #68]
 852 0004 29B1     		cbz	r1, .L71
 853 0006 6FEA4343 		mvn	r3, r3, lsl #17
 854 000a 6FEA5343 		mvn	r3, r3, lsr #17
 855 000e 9BB2     		uxth	r3, r3
 856 0010 01E0     		b	.L73
 857              	.L71:
 858 0012 5B04     		lsls	r3, r3, #17
 859 0014 5B0C     		lsrs	r3, r3, #17
 860              	.L73:
 861 0016 A0F84430 		strh	r3, [r0, #68]	@ movhi
 862 001a 7047     		bx	lr
 864              		.section	.text.TIM_ITConfig,"ax",%progbits
 865              		.align	1
 866              		.global	TIM_ITConfig
 867              		.thumb
 868              		.thumb_func
 870              	TIM_ITConfig:
 871              		@ args = 0, pretend = 0, frame = 0
 872              		@ frame_needed = 0, uses_anonymous_args = 0
 873              		@ link register save eliminated.
 874 0000 8389     		ldrh	r3, [r0, #12]
 875 0002 9BB2     		uxth	r3, r3
 876 0004 0AB1     		cbz	r2, .L75
 877 0006 1943     		orrs	r1, r1, r3
 878 0008 01E0     		b	.L77
 879              	.L75:
 880 000a 23EA0101 		bic	r1, r3, r1
 881              	.L77:
 882 000e 8181     		strh	r1, [r0, #12]	@ movhi
 883 0010 7047     		bx	lr
 885              		.section	.text.TIM_GenerateEvent,"ax",%progbits
 886              		.align	1
 887              		.global	TIM_GenerateEvent
 888              		.thumb
 889              		.thumb_func
 891              	TIM_GenerateEvent:
 892              		@ args = 0, pretend = 0, frame = 0
 893              		@ frame_needed = 0, uses_anonymous_args = 0
 894              		@ link register save eliminated.
 895 0000 8182     		strh	r1, [r0, #20]	@ movhi
 896 0002 7047     		bx	lr
 898              		.section	.text.TIM_DMAConfig,"ax",%progbits
 899              		.align	1
 900              		.global	TIM_DMAConfig
 901              		.thumb
 902              		.thumb_func
 904              	TIM_DMAConfig:
 905              		@ args = 0, pretend = 0, frame = 0
 906              		@ frame_needed = 0, uses_anonymous_args = 0
 907              		@ link register save eliminated.
 908 0000 1143     		orrs	r1, r1, r2
 909 0002 A0F84810 		strh	r1, [r0, #72]	@ movhi
 910 0006 7047     		bx	lr
 912              		.section	.text.TIM_DMACmd,"ax",%progbits
 913              		.align	1
 914              		.global	TIM_DMACmd
 915              		.thumb
 916              		.thumb_func
 918              	TIM_DMACmd:
 919              		@ args = 0, pretend = 0, frame = 0
 920              		@ frame_needed = 0, uses_anonymous_args = 0
 921              		@ link register save eliminated.
 922 0000 8389     		ldrh	r3, [r0, #12]
 923 0002 9BB2     		uxth	r3, r3
 924 0004 0AB1     		cbz	r2, .L81
 925 0006 1943     		orrs	r1, r1, r3
 926 0008 01E0     		b	.L83
 927              	.L81:
 928 000a 23EA0101 		bic	r1, r3, r1
 929              	.L83:
 930 000e 8181     		strh	r1, [r0, #12]	@ movhi
 931 0010 7047     		bx	lr
 933              		.section	.text.TIM_InternalClockConfig,"ax",%progbits
 934              		.align	1
 935              		.global	TIM_InternalClockConfig
 936              		.thumb
 937              		.thumb_func
 939              	TIM_InternalClockConfig:
 940              		@ args = 0, pretend = 0, frame = 0
 941              		@ frame_needed = 0, uses_anonymous_args = 0
 942              		@ link register save eliminated.
 943 0000 0389     		ldrh	r3, [r0, #8]
 944 0002 23F00703 		bic	r3, r3, #7
 945 0006 1B04     		lsls	r3, r3, #16
 946 0008 1B0C     		lsrs	r3, r3, #16
 947 000a 0381     		strh	r3, [r0, #8]	@ movhi
 948 000c 7047     		bx	lr
 950              		.section	.text.TIM_ITRxExternalClockConfig,"ax",%progbits
 951              		.align	1
 952              		.global	TIM_ITRxExternalClockConfig
 953              		.thumb
 954              		.thumb_func
 956              	TIM_ITRxExternalClockConfig:
 957              		@ args = 0, pretend = 0, frame = 0
 958              		@ frame_needed = 0, uses_anonymous_args = 0
 959              		@ link register save eliminated.
 960 0000 0389     		ldrh	r3, [r0, #8]
 961 0002 23F07003 		bic	r3, r3, #112
 962 0006 1B04     		lsls	r3, r3, #16
 963 0008 1B0C     		lsrs	r3, r3, #16
 964 000a 0B43     		orrs	r3, r3, r1
 965 000c 0381     		strh	r3, [r0, #8]	@ movhi
 966 000e 0389     		ldrh	r3, [r0, #8]
 967 0010 9BB2     		uxth	r3, r3
 968 0012 43F00703 		orr	r3, r3, #7
 969 0016 0381     		strh	r3, [r0, #8]	@ movhi
 970 0018 7047     		bx	lr
 972              		.section	.text.TIM_TIxExternalClockConfig,"ax",%progbits
 973              		.align	1
 974              		.global	TIM_TIxExternalClockConfig
 975              		.thumb
 976              		.thumb_func
 978              	TIM_TIxExternalClockConfig:
 979              		@ args = 0, pretend = 0, frame = 0
 980              		@ frame_needed = 0, uses_anonymous_args = 0
 981 0000 38B5     		push	{r3, r4, r5, lr}
 982 0002 0D46     		mov	r5, r1
 983 0004 1146     		mov	r1, r2
 984 0006 0122     		movs	r2, #1
 985 0008 602D     		cmp	r5, #96
 986 000a 0446     		mov	r4, r0
 987 000c 02D1     		bne	.L87
 988 000e FFF7FEFF 		bl	TI2_Config
 989 0012 01E0     		b	.L88
 990              	.L87:
 991 0014 FFF7FEFF 		bl	TI1_Config
 992              	.L88:
 993 0018 2389     		ldrh	r3, [r4, #8]
 994 001a 23F07003 		bic	r3, r3, #112
 995 001e 1B04     		lsls	r3, r3, #16
 996 0020 1B0C     		lsrs	r3, r3, #16
 997 0022 1D43     		orrs	r5, r5, r3
 998 0024 2581     		strh	r5, [r4, #8]	@ movhi
 999 0026 2389     		ldrh	r3, [r4, #8]
 1000 0028 9BB2     		uxth	r3, r3
 1001 002a 43F00703 		orr	r3, r3, #7
 1002 002e 2381     		strh	r3, [r4, #8]	@ movhi
 1003 0030 38BD     		pop	{r3, r4, r5, pc}
 1005              		.section	.text.TIM_ETRConfig,"ax",%progbits
 1006              		.align	1
 1007              		.global	TIM_ETRConfig
 1008              		.thumb
 1009              		.thumb_func
 1011              	TIM_ETRConfig:
 1012              		@ args = 0, pretend = 0, frame = 0
 1013              		@ frame_needed = 0, uses_anonymous_args = 0
 1014 0000 10B5     		push	{r4, lr}
 1015 0002 0489     		ldrh	r4, [r0, #8]
 1016 0004 E4B2     		uxtb	r4, r4
 1017 0006 2143     		orrs	r1, r1, r4
 1018 0008 0A43     		orrs	r2, r2, r1
 1019 000a 42EA0322 		orr	r2, r2, r3, lsl #8
 1020 000e 92B2     		uxth	r2, r2
 1021 0010 0281     		strh	r2, [r0, #8]	@ movhi
 1022 0012 10BD     		pop	{r4, pc}
 1024              		.section	.text.TIM_ETRClockMode2Config,"ax",%progbits
 1025              		.align	1
 1026              		.global	TIM_ETRClockMode2Config
 1027              		.thumb
 1028              		.thumb_func
 1030              	TIM_ETRClockMode2Config:
 1031              		@ args = 0, pretend = 0, frame = 0
 1032              		@ frame_needed = 0, uses_anonymous_args = 0
 1033 0000 10B5     		push	{r4, lr}
 1034 0002 0446     		mov	r4, r0
 1035 0004 FFF7FEFF 		bl	TIM_ETRConfig
 1036 0008 2389     		ldrh	r3, [r4, #8]
 1037 000a 9BB2     		uxth	r3, r3
 1038 000c 43F48043 		orr	r3, r3, #16384
 1039 0010 2381     		strh	r3, [r4, #8]	@ movhi
 1040 0012 10BD     		pop	{r4, pc}
 1042              		.section	.text.TIM_ETRClockMode1Config,"ax",%progbits
 1043              		.align	1
 1044              		.global	TIM_ETRClockMode1Config
 1045              		.thumb
 1046              		.thumb_func
 1048              	TIM_ETRClockMode1Config:
 1049              		@ args = 0, pretend = 0, frame = 0
 1050              		@ frame_needed = 0, uses_anonymous_args = 0
 1051 0000 10B5     		push	{r4, lr}
 1052 0002 0446     		mov	r4, r0
 1053 0004 FFF7FEFF 		bl	TIM_ETRConfig
 1054 0008 2389     		ldrh	r3, [r4, #8]
 1055 000a 23F07703 		bic	r3, r3, #119
 1056 000e 1B04     		lsls	r3, r3, #16
 1057 0010 1B0C     		lsrs	r3, r3, #16
 1058 0012 43F07703 		orr	r3, r3, #119
 1059 0016 2381     		strh	r3, [r4, #8]	@ movhi
 1060 0018 10BD     		pop	{r4, pc}
 1062              		.section	.text.TIM_PrescalerConfig,"ax",%progbits
 1063              		.align	1
 1064              		.global	TIM_PrescalerConfig
 1065              		.thumb
 1066              		.thumb_func
 1068              	TIM_PrescalerConfig:
 1069              		@ args = 0, pretend = 0, frame = 0
 1070              		@ frame_needed = 0, uses_anonymous_args = 0
 1071              		@ link register save eliminated.
 1072 0000 0185     		strh	r1, [r0, #40]	@ movhi
 1073 0002 8282     		strh	r2, [r0, #20]	@ movhi
 1074 0004 7047     		bx	lr
 1076              		.section	.text.TIM_CounterModeConfig,"ax",%progbits
 1077              		.align	1
 1078              		.global	TIM_CounterModeConfig
 1079              		.thumb
 1080              		.thumb_func
 1082              	TIM_CounterModeConfig:
 1083              		@ args = 0, pretend = 0, frame = 0
 1084              		@ frame_needed = 0, uses_anonymous_args = 0
 1085              		@ link register save eliminated.
 1086 0000 0388     		ldrh	r3, [r0, #0]
 1087 0002 23F07003 		bic	r3, r3, #112
 1088 0006 1B04     		lsls	r3, r3, #16
 1089 0008 1B0C     		lsrs	r3, r3, #16
 1090 000a 0B43     		orrs	r3, r3, r1
 1091 000c 0380     		strh	r3, [r0, #0]	@ movhi
 1092 000e 7047     		bx	lr
 1094              		.section	.text.TIM_SelectInputTrigger,"ax",%progbits
 1095              		.align	1
 1096              		.global	TIM_SelectInputTrigger
 1097              		.thumb
 1098              		.thumb_func
 1100              	TIM_SelectInputTrigger:
 1101              		@ args = 0, pretend = 0, frame = 0
 1102              		@ frame_needed = 0, uses_anonymous_args = 0
 1103              		@ link register save eliminated.
 1104 0000 0389     		ldrh	r3, [r0, #8]
 1105 0002 23F07003 		bic	r3, r3, #112
 1106 0006 1B04     		lsls	r3, r3, #16
 1107 0008 1B0C     		lsrs	r3, r3, #16
 1108 000a 0B43     		orrs	r3, r3, r1
 1109 000c 0381     		strh	r3, [r0, #8]	@ movhi
 1110 000e 7047     		bx	lr
 1112              		.section	.text.TIM_EncoderInterfaceConfig,"ax",%progbits
 1113              		.align	1
 1114              		.global	TIM_EncoderInterfaceConfig
 1115              		.thumb
 1116              		.thumb_func
 1118              	TIM_EncoderInterfaceConfig:
 1119              		@ args = 0, pretend = 0, frame = 0
 1120              		@ frame_needed = 0, uses_anonymous_args = 0
 1121 0000 70B5     		push	{r4, r5, r6, lr}
 1122 0002 0589     		ldrh	r5, [r0, #8]
 1123 0004 048B     		ldrh	r4, [r0, #24]
 1124 0006 25F00705 		bic	r5, r5, #7
 1125 000a 068C     		ldrh	r6, [r0, #32]
 1126 000c 2D04     		lsls	r5, r5, #16
 1127 000e 24F44074 		bic	r4, r4, #768
 1128 0012 2D0C     		lsrs	r5, r5, #16
 1129 0014 B6B2     		uxth	r6, r6
 1130 0016 24F00304 		bic	r4, r4, #3
 1131 001a 2943     		orrs	r1, r1, r5
 1132 001c 2404     		lsls	r4, r4, #16
 1133 001e 26F02205 		bic	r5, r6, #34
 1134 0022 240C     		lsrs	r4, r4, #16
 1135 0024 2A43     		orrs	r2, r2, r5
 1136 0026 44F48074 		orr	r4, r4, #256
 1137 002a 42EA0312 		orr	r2, r2, r3, lsl #4
 1138 002e 44F00104 		orr	r4, r4, #1
 1139 0032 92B2     		uxth	r2, r2
 1140 0034 0181     		strh	r1, [r0, #8]	@ movhi
 1141 0036 0483     		strh	r4, [r0, #24]	@ movhi
 1142 0038 0284     		strh	r2, [r0, #32]	@ movhi
 1143 003a 70BD     		pop	{r4, r5, r6, pc}
 1145              		.section	.text.TIM_ForcedOC1Config,"ax",%progbits
 1146              		.align	1
 1147              		.global	TIM_ForcedOC1Config
 1148              		.thumb
 1149              		.thumb_func
 1151              	TIM_ForcedOC1Config:
 1152              		@ args = 0, pretend = 0, frame = 0
 1153              		@ frame_needed = 0, uses_anonymous_args = 0
 1154              		@ link register save eliminated.
 1155 0000 038B     		ldrh	r3, [r0, #24]
 1156 0002 23F07003 		bic	r3, r3, #112
 1157 0006 1B04     		lsls	r3, r3, #16
 1158 0008 1B0C     		lsrs	r3, r3, #16
 1159 000a 0B43     		orrs	r3, r3, r1
 1160 000c 0383     		strh	r3, [r0, #24]	@ movhi
 1161 000e 7047     		bx	lr
 1163              		.section	.text.TIM_ForcedOC2Config,"ax",%progbits
 1164              		.align	1
 1165              		.global	TIM_ForcedOC2Config
 1166              		.thumb
 1167              		.thumb_func
 1169              	TIM_ForcedOC2Config:
 1170              		@ args = 0, pretend = 0, frame = 0
 1171              		@ frame_needed = 0, uses_anonymous_args = 0
 1172              		@ link register save eliminated.
 1173 0000 038B     		ldrh	r3, [r0, #24]
 1174 0002 23F4E043 		bic	r3, r3, #28672
 1175 0006 1B04     		lsls	r3, r3, #16
 1176 0008 1B0C     		lsrs	r3, r3, #16
 1177 000a 43EA0123 		orr	r3, r3, r1, lsl #8
 1178 000e 9BB2     		uxth	r3, r3
 1179 0010 0383     		strh	r3, [r0, #24]	@ movhi
 1180 0012 7047     		bx	lr
 1182              		.section	.text.TIM_ForcedOC3Config,"ax",%progbits
 1183              		.align	1
 1184              		.global	TIM_ForcedOC3Config
 1185              		.thumb
 1186              		.thumb_func
 1188              	TIM_ForcedOC3Config:
 1189              		@ args = 0, pretend = 0, frame = 0
 1190              		@ frame_needed = 0, uses_anonymous_args = 0
 1191              		@ link register save eliminated.
 1192 0000 838B     		ldrh	r3, [r0, #28]
 1193 0002 23F07003 		bic	r3, r3, #112
 1194 0006 1B04     		lsls	r3, r3, #16
 1195 0008 1B0C     		lsrs	r3, r3, #16
 1196 000a 0B43     		orrs	r3, r3, r1
 1197 000c 8383     		strh	r3, [r0, #28]	@ movhi
 1198 000e 7047     		bx	lr
 1200              		.section	.text.TIM_ForcedOC4Config,"ax",%progbits
 1201              		.align	1
 1202              		.global	TIM_ForcedOC4Config
 1203              		.thumb
 1204              		.thumb_func
 1206              	TIM_ForcedOC4Config:
 1207              		@ args = 0, pretend = 0, frame = 0
 1208              		@ frame_needed = 0, uses_anonymous_args = 0
 1209              		@ link register save eliminated.
 1210 0000 838B     		ldrh	r3, [r0, #28]
 1211 0002 23F4E043 		bic	r3, r3, #28672
 1212 0006 1B04     		lsls	r3, r3, #16
 1213 0008 1B0C     		lsrs	r3, r3, #16
 1214 000a 43EA0123 		orr	r3, r3, r1, lsl #8
 1215 000e 9BB2     		uxth	r3, r3
 1216 0010 8383     		strh	r3, [r0, #28]	@ movhi
 1217 0012 7047     		bx	lr
 1219              		.section	.text.TIM_ARRPreloadConfig,"ax",%progbits
 1220              		.align	1
 1221              		.global	TIM_ARRPreloadConfig
 1222              		.thumb
 1223              		.thumb_func
 1225              	TIM_ARRPreloadConfig:
 1226              		@ args = 0, pretend = 0, frame = 0
 1227              		@ frame_needed = 0, uses_anonymous_args = 0
 1228              		@ link register save eliminated.
 1229 0000 0388     		ldrh	r3, [r0, #0]
 1230 0002 19B1     		cbz	r1, .L101
 1231 0004 9BB2     		uxth	r3, r3
 1232 0006 43F08003 		orr	r3, r3, #128
 1233 000a 03E0     		b	.L103
 1234              	.L101:
 1235 000c 23F08003 		bic	r3, r3, #128
 1236 0010 1B04     		lsls	r3, r3, #16
 1237 0012 1B0C     		lsrs	r3, r3, #16
 1238              	.L103:
 1239 0014 0380     		strh	r3, [r0, #0]	@ movhi
 1240 0016 7047     		bx	lr
 1242              		.section	.text.TIM_SelectCOM,"ax",%progbits
 1243              		.align	1
 1244              		.global	TIM_SelectCOM
 1245              		.thumb
 1246              		.thumb_func
 1248              	TIM_SelectCOM:
 1249              		@ args = 0, pretend = 0, frame = 0
 1250              		@ frame_needed = 0, uses_anonymous_args = 0
 1251              		@ link register save eliminated.
 1252 0000 8388     		ldrh	r3, [r0, #4]
 1253 0002 19B1     		cbz	r1, .L105
 1254 0004 9BB2     		uxth	r3, r3
 1255 0006 43F00403 		orr	r3, r3, #4
 1256 000a 03E0     		b	.L107
 1257              	.L105:
 1258 000c 23F00403 		bic	r3, r3, #4
 1259 0010 1B04     		lsls	r3, r3, #16
 1260 0012 1B0C     		lsrs	r3, r3, #16
 1261              	.L107:
 1262 0014 8380     		strh	r3, [r0, #4]	@ movhi
 1263 0016 7047     		bx	lr
 1265              		.section	.text.TIM_SelectCCDMA,"ax",%progbits
 1266              		.align	1
 1267              		.global	TIM_SelectCCDMA
 1268              		.thumb
 1269              		.thumb_func
 1271              	TIM_SelectCCDMA:
 1272              		@ args = 0, pretend = 0, frame = 0
 1273              		@ frame_needed = 0, uses_anonymous_args = 0
 1274              		@ link register save eliminated.
 1275 0000 8388     		ldrh	r3, [r0, #4]
 1276 0002 19B1     		cbz	r1, .L109
 1277 0004 9BB2     		uxth	r3, r3
 1278 0006 43F00803 		orr	r3, r3, #8
 1279 000a 03E0     		b	.L111
 1280              	.L109:
 1281 000c 23F00803 		bic	r3, r3, #8
 1282 0010 1B04     		lsls	r3, r3, #16
 1283 0012 1B0C     		lsrs	r3, r3, #16
 1284              	.L111:
 1285 0014 8380     		strh	r3, [r0, #4]	@ movhi
 1286 0016 7047     		bx	lr
 1288              		.section	.text.TIM_CCPreloadControl,"ax",%progbits
 1289              		.align	1
 1290              		.global	TIM_CCPreloadControl
 1291              		.thumb
 1292              		.thumb_func
 1294              	TIM_CCPreloadControl:
 1295              		@ args = 0, pretend = 0, frame = 0
 1296              		@ frame_needed = 0, uses_anonymous_args = 0
 1297              		@ link register save eliminated.
 1298 0000 8388     		ldrh	r3, [r0, #4]
 1299 0002 19B1     		cbz	r1, .L113
 1300 0004 9BB2     		uxth	r3, r3
 1301 0006 43F00103 		orr	r3, r3, #1
 1302 000a 03E0     		b	.L115
 1303              	.L113:
 1304 000c 23F00103 		bic	r3, r3, #1
 1305 0010 1B04     		lsls	r3, r3, #16
 1306 0012 1B0C     		lsrs	r3, r3, #16
 1307              	.L115:
 1308 0014 8380     		strh	r3, [r0, #4]	@ movhi
 1309 0016 7047     		bx	lr
 1311              		.section	.text.TIM_OC1PreloadConfig,"ax",%progbits
 1312              		.align	1
 1313              		.global	TIM_OC1PreloadConfig
 1314              		.thumb
 1315              		.thumb_func
 1317              	TIM_OC1PreloadConfig:
 1318              		@ args = 0, pretend = 0, frame = 0
 1319              		@ frame_needed = 0, uses_anonymous_args = 0
 1320              		@ link register save eliminated.
 1321 0000 038B     		ldrh	r3, [r0, #24]
 1322 0002 23F00803 		bic	r3, r3, #8
 1323 0006 1B04     		lsls	r3, r3, #16
 1324 0008 1B0C     		lsrs	r3, r3, #16
 1325 000a 0B43     		orrs	r3, r3, r1
 1326 000c 0383     		strh	r3, [r0, #24]	@ movhi
 1327 000e 7047     		bx	lr
 1329              		.section	.text.TIM_OC2PreloadConfig,"ax",%progbits
 1330              		.align	1
 1331              		.global	TIM_OC2PreloadConfig
 1332              		.thumb
 1333              		.thumb_func
 1335              	TIM_OC2PreloadConfig:
 1336              		@ args = 0, pretend = 0, frame = 0
 1337              		@ frame_needed = 0, uses_anonymous_args = 0
 1338              		@ link register save eliminated.
 1339 0000 038B     		ldrh	r3, [r0, #24]
 1340 0002 23F40063 		bic	r3, r3, #2048
 1341 0006 1B04     		lsls	r3, r3, #16
 1342 0008 1B0C     		lsrs	r3, r3, #16
 1343 000a 43EA0123 		orr	r3, r3, r1, lsl #8
 1344 000e 9BB2     		uxth	r3, r3
 1345 0010 0383     		strh	r3, [r0, #24]	@ movhi
 1346 0012 7047     		bx	lr
 1348              		.section	.text.TIM_OC3PreloadConfig,"ax",%progbits
 1349              		.align	1
 1350              		.global	TIM_OC3PreloadConfig
 1351              		.thumb
 1352              		.thumb_func
 1354              	TIM_OC3PreloadConfig:
 1355              		@ args = 0, pretend = 0, frame = 0
 1356              		@ frame_needed = 0, uses_anonymous_args = 0
 1357              		@ link register save eliminated.
 1358 0000 838B     		ldrh	r3, [r0, #28]
 1359 0002 23F00803 		bic	r3, r3, #8
 1360 0006 1B04     		lsls	r3, r3, #16
 1361 0008 1B0C     		lsrs	r3, r3, #16
 1362 000a 0B43     		orrs	r3, r3, r1
 1363 000c 8383     		strh	r3, [r0, #28]	@ movhi
 1364 000e 7047     		bx	lr
 1366              		.section	.text.TIM_OC4PreloadConfig,"ax",%progbits
 1367              		.align	1
 1368              		.global	TIM_OC4PreloadConfig
 1369              		.thumb
 1370              		.thumb_func
 1372              	TIM_OC4PreloadConfig:
 1373              		@ args = 0, pretend = 0, frame = 0
 1374              		@ frame_needed = 0, uses_anonymous_args = 0
 1375              		@ link register save eliminated.
 1376 0000 838B     		ldrh	r3, [r0, #28]
 1377 0002 23F40063 		bic	r3, r3, #2048
 1378 0006 1B04     		lsls	r3, r3, #16
 1379 0008 1B0C     		lsrs	r3, r3, #16
 1380 000a 43EA0123 		orr	r3, r3, r1, lsl #8
 1381 000e 9BB2     		uxth	r3, r3
 1382 0010 8383     		strh	r3, [r0, #28]	@ movhi
 1383 0012 7047     		bx	lr
 1385              		.section	.text.TIM_OC1FastConfig,"ax",%progbits
 1386              		.align	1
 1387              		.global	TIM_OC1FastConfig
 1388              		.thumb
 1389              		.thumb_func
 1391              	TIM_OC1FastConfig:
 1392              		@ args = 0, pretend = 0, frame = 0
 1393              		@ frame_needed = 0, uses_anonymous_args = 0
 1394              		@ link register save eliminated.
 1395 0000 038B     		ldrh	r3, [r0, #24]
 1396 0002 23F00403 		bic	r3, r3, #4
 1397 0006 1B04     		lsls	r3, r3, #16
 1398 0008 1B0C     		lsrs	r3, r3, #16
 1399 000a 0B43     		orrs	r3, r3, r1
 1400 000c 0383     		strh	r3, [r0, #24]	@ movhi
 1401 000e 7047     		bx	lr
 1403              		.section	.text.TIM_OC2FastConfig,"ax",%progbits
 1404              		.align	1
 1405              		.global	TIM_OC2FastConfig
 1406              		.thumb
 1407              		.thumb_func
 1409              	TIM_OC2FastConfig:
 1410              		@ args = 0, pretend = 0, frame = 0
 1411              		@ frame_needed = 0, uses_anonymous_args = 0
 1412              		@ link register save eliminated.
 1413 0000 038B     		ldrh	r3, [r0, #24]
 1414 0002 23F48063 		bic	r3, r3, #1024
 1415 0006 1B04     		lsls	r3, r3, #16
 1416 0008 1B0C     		lsrs	r3, r3, #16
 1417 000a 43EA0123 		orr	r3, r3, r1, lsl #8
 1418 000e 9BB2     		uxth	r3, r3
 1419 0010 0383     		strh	r3, [r0, #24]	@ movhi
 1420 0012 7047     		bx	lr
 1422              		.section	.text.TIM_OC3FastConfig,"ax",%progbits
 1423              		.align	1
 1424              		.global	TIM_OC3FastConfig
 1425              		.thumb
 1426              		.thumb_func
 1428              	TIM_OC3FastConfig:
 1429              		@ args = 0, pretend = 0, frame = 0
 1430              		@ frame_needed = 0, uses_anonymous_args = 0
 1431              		@ link register save eliminated.
 1432 0000 838B     		ldrh	r3, [r0, #28]
 1433 0002 23F00403 		bic	r3, r3, #4
 1434 0006 1B04     		lsls	r3, r3, #16
 1435 0008 1B0C     		lsrs	r3, r3, #16
 1436 000a 0B43     		orrs	r3, r3, r1
 1437 000c 8383     		strh	r3, [r0, #28]	@ movhi
 1438 000e 7047     		bx	lr
 1440              		.section	.text.TIM_OC4FastConfig,"ax",%progbits
 1441              		.align	1
 1442              		.global	TIM_OC4FastConfig
 1443              		.thumb
 1444              		.thumb_func
 1446              	TIM_OC4FastConfig:
 1447              		@ args = 0, pretend = 0, frame = 0
 1448              		@ frame_needed = 0, uses_anonymous_args = 0
 1449              		@ link register save eliminated.
 1450 0000 838B     		ldrh	r3, [r0, #28]
 1451 0002 23F48063 		bic	r3, r3, #1024
 1452 0006 1B04     		lsls	r3, r3, #16
 1453 0008 1B0C     		lsrs	r3, r3, #16
 1454 000a 43EA0123 		orr	r3, r3, r1, lsl #8
 1455 000e 9BB2     		uxth	r3, r3
 1456 0010 8383     		strh	r3, [r0, #28]	@ movhi
 1457 0012 7047     		bx	lr
 1459              		.section	.text.TIM_ClearOC1Ref,"ax",%progbits
 1460              		.align	1
 1461              		.global	TIM_ClearOC1Ref
 1462              		.thumb
 1463              		.thumb_func
 1465              	TIM_ClearOC1Ref:
 1466              		@ args = 0, pretend = 0, frame = 0
 1467              		@ frame_needed = 0, uses_anonymous_args = 0
 1468              		@ link register save eliminated.
 1469 0000 038B     		ldrh	r3, [r0, #24]
 1470 0002 23F08003 		bic	r3, r3, #128
 1471 0006 1B04     		lsls	r3, r3, #16
 1472 0008 1B0C     		lsrs	r3, r3, #16
 1473 000a 0B43     		orrs	r3, r3, r1
 1474 000c 0383     		strh	r3, [r0, #24]	@ movhi
 1475 000e 7047     		bx	lr
 1477              		.section	.text.TIM_ClearOC2Ref,"ax",%progbits
 1478              		.align	1
 1479              		.global	TIM_ClearOC2Ref
 1480              		.thumb
 1481              		.thumb_func
 1483              	TIM_ClearOC2Ref:
 1484              		@ args = 0, pretend = 0, frame = 0
 1485              		@ frame_needed = 0, uses_anonymous_args = 0
 1486              		@ link register save eliminated.
 1487 0000 038B     		ldrh	r3, [r0, #24]
 1488 0002 0902     		lsls	r1, r1, #8
 1489 0004 5B04     		lsls	r3, r3, #17
 1490 0006 41EA5341 		orr	r1, r1, r3, lsr #17
 1491 000a 89B2     		uxth	r1, r1
 1492 000c 0183     		strh	r1, [r0, #24]	@ movhi
 1493 000e 7047     		bx	lr
 1495              		.section	.text.TIM_ClearOC3Ref,"ax",%progbits
 1496              		.align	1
 1497              		.global	TIM_ClearOC3Ref
 1498              		.thumb
 1499              		.thumb_func
 1501              	TIM_ClearOC3Ref:
 1502              		@ args = 0, pretend = 0, frame = 0
 1503              		@ frame_needed = 0, uses_anonymous_args = 0
 1504              		@ link register save eliminated.
 1505 0000 838B     		ldrh	r3, [r0, #28]
 1506 0002 23F08003 		bic	r3, r3, #128
 1507 0006 1B04     		lsls	r3, r3, #16
 1508 0008 1B0C     		lsrs	r3, r3, #16
 1509 000a 0B43     		orrs	r3, r3, r1
 1510 000c 8383     		strh	r3, [r0, #28]	@ movhi
 1511 000e 7047     		bx	lr
 1513              		.section	.text.TIM_ClearOC4Ref,"ax",%progbits
 1514              		.align	1
 1515              		.global	TIM_ClearOC4Ref
 1516              		.thumb
 1517              		.thumb_func
 1519              	TIM_ClearOC4Ref:
 1520              		@ args = 0, pretend = 0, frame = 0
 1521              		@ frame_needed = 0, uses_anonymous_args = 0
 1522              		@ link register save eliminated.
 1523 0000 838B     		ldrh	r3, [r0, #28]
 1524 0002 0902     		lsls	r1, r1, #8
 1525 0004 5B04     		lsls	r3, r3, #17
 1526 0006 41EA5341 		orr	r1, r1, r3, lsr #17
 1527 000a 89B2     		uxth	r1, r1
 1528 000c 8183     		strh	r1, [r0, #28]	@ movhi
 1529 000e 7047     		bx	lr
 1531              		.section	.text.TIM_OC1PolarityConfig,"ax",%progbits
 1532              		.align	1
 1533              		.global	TIM_OC1PolarityConfig
 1534              		.thumb
 1535              		.thumb_func
 1537              	TIM_OC1PolarityConfig:
 1538              		@ args = 0, pretend = 0, frame = 0
 1539              		@ frame_needed = 0, uses_anonymous_args = 0
 1540              		@ link register save eliminated.
 1541 0000 038C     		ldrh	r3, [r0, #32]
 1542 0002 23F00203 		bic	r3, r3, #2
 1543 0006 1B04     		lsls	r3, r3, #16
 1544 0008 1B0C     		lsrs	r3, r3, #16
 1545 000a 0B43     		orrs	r3, r3, r1
 1546 000c 0384     		strh	r3, [r0, #32]	@ movhi
 1547 000e 7047     		bx	lr
 1549              		.section	.text.TIM_OC1NPolarityConfig,"ax",%progbits
 1550              		.align	1
 1551              		.global	TIM_OC1NPolarityConfig
 1552              		.thumb
 1553              		.thumb_func
 1555              	TIM_OC1NPolarityConfig:
 1556              		@ args = 0, pretend = 0, frame = 0
 1557              		@ frame_needed = 0, uses_anonymous_args = 0
 1558              		@ link register save eliminated.
 1559 0000 038C     		ldrh	r3, [r0, #32]
 1560 0002 23F00803 		bic	r3, r3, #8
 1561 0006 1B04     		lsls	r3, r3, #16
 1562 0008 1B0C     		lsrs	r3, r3, #16
 1563 000a 0B43     		orrs	r3, r3, r1
 1564 000c 0384     		strh	r3, [r0, #32]	@ movhi
 1565 000e 7047     		bx	lr
 1567              		.section	.text.TIM_OC2PolarityConfig,"ax",%progbits
 1568              		.align	1
 1569              		.global	TIM_OC2PolarityConfig
 1570              		.thumb
 1571              		.thumb_func
 1573              	TIM_OC2PolarityConfig:
 1574              		@ args = 0, pretend = 0, frame = 0
 1575              		@ frame_needed = 0, uses_anonymous_args = 0
 1576              		@ link register save eliminated.
 1577 0000 038C     		ldrh	r3, [r0, #32]
 1578 0002 23F02003 		bic	r3, r3, #32
 1579 0006 1B04     		lsls	r3, r3, #16
 1580 0008 1B0C     		lsrs	r3, r3, #16
 1581 000a 43EA0113 		orr	r3, r3, r1, lsl #4
 1582 000e 9BB2     		uxth	r3, r3
 1583 0010 0384     		strh	r3, [r0, #32]	@ movhi
 1584 0012 7047     		bx	lr
 1586              		.section	.text.TIM_OC2NPolarityConfig,"ax",%progbits
 1587              		.align	1
 1588              		.global	TIM_OC2NPolarityConfig
 1589              		.thumb
 1590              		.thumb_func
 1592              	TIM_OC2NPolarityConfig:
 1593              		@ args = 0, pretend = 0, frame = 0
 1594              		@ frame_needed = 0, uses_anonymous_args = 0
 1595              		@ link register save eliminated.
 1596 0000 038C     		ldrh	r3, [r0, #32]
 1597 0002 23F08003 		bic	r3, r3, #128
 1598 0006 1B04     		lsls	r3, r3, #16
 1599 0008 1B0C     		lsrs	r3, r3, #16
 1600 000a 43EA0113 		orr	r3, r3, r1, lsl #4
 1601 000e 9BB2     		uxth	r3, r3
 1602 0010 0384     		strh	r3, [r0, #32]	@ movhi
 1603 0012 7047     		bx	lr
 1605              		.section	.text.TIM_OC3PolarityConfig,"ax",%progbits
 1606              		.align	1
 1607              		.global	TIM_OC3PolarityConfig
 1608              		.thumb
 1609              		.thumb_func
 1611              	TIM_OC3PolarityConfig:
 1612              		@ args = 0, pretend = 0, frame = 0
 1613              		@ frame_needed = 0, uses_anonymous_args = 0
 1614              		@ link register save eliminated.
 1615 0000 038C     		ldrh	r3, [r0, #32]
 1616 0002 23F40073 		bic	r3, r3, #512
 1617 0006 1B04     		lsls	r3, r3, #16
 1618 0008 1B0C     		lsrs	r3, r3, #16
 1619 000a 43EA0123 		orr	r3, r3, r1, lsl #8
 1620 000e 9BB2     		uxth	r3, r3
 1621 0010 0384     		strh	r3, [r0, #32]	@ movhi
 1622 0012 7047     		bx	lr
 1624              		.section	.text.TIM_OC3NPolarityConfig,"ax",%progbits
 1625              		.align	1
 1626              		.global	TIM_OC3NPolarityConfig
 1627              		.thumb
 1628              		.thumb_func
 1630              	TIM_OC3NPolarityConfig:
 1631              		@ args = 0, pretend = 0, frame = 0
 1632              		@ frame_needed = 0, uses_anonymous_args = 0
 1633              		@ link register save eliminated.
 1634 0000 038C     		ldrh	r3, [r0, #32]
 1635 0002 23F40063 		bic	r3, r3, #2048
 1636 0006 1B04     		lsls	r3, r3, #16
 1637 0008 1B0C     		lsrs	r3, r3, #16
 1638 000a 43EA0123 		orr	r3, r3, r1, lsl #8
 1639 000e 9BB2     		uxth	r3, r3
 1640 0010 0384     		strh	r3, [r0, #32]	@ movhi
 1641 0012 7047     		bx	lr
 1643              		.section	.text.TIM_OC4PolarityConfig,"ax",%progbits
 1644              		.align	1
 1645              		.global	TIM_OC4PolarityConfig
 1646              		.thumb
 1647              		.thumb_func
 1649              	TIM_OC4PolarityConfig:
 1650              		@ args = 0, pretend = 0, frame = 0
 1651              		@ frame_needed = 0, uses_anonymous_args = 0
 1652              		@ link register save eliminated.
 1653 0000 038C     		ldrh	r3, [r0, #32]
 1654 0002 23F40053 		bic	r3, r3, #8192
 1655 0006 1B04     		lsls	r3, r3, #16
 1656 0008 1B0C     		lsrs	r3, r3, #16
 1657 000a 43EA0133 		orr	r3, r3, r1, lsl #12
 1658 000e 9BB2     		uxth	r3, r3
 1659 0010 0384     		strh	r3, [r0, #32]	@ movhi
 1660 0012 7047     		bx	lr
 1662              		.section	.text.TIM_CCxCmd,"ax",%progbits
 1663              		.align	1
 1664              		.global	TIM_CCxCmd
 1665              		.thumb
 1666              		.thumb_func
 1668              	TIM_CCxCmd:
 1669              		@ args = 0, pretend = 0, frame = 0
 1670              		@ frame_needed = 0, uses_anonymous_args = 0
 1671 0000 0123     		movs	r3, #1
 1672 0002 8B40     		lsls	r3, r3, r1
 1673 0004 12FA01F1 		lsls	r1, r2, r1
 1674 0008 10B5     		push	{r4, lr}
 1675 000a 048C     		ldrh	r4, [r0, #32]
 1676 000c A4B2     		uxth	r4, r4
 1677 000e 24EA0303 		bic	r3, r4, r3
 1678 0012 0384     		strh	r3, [r0, #32]	@ movhi
 1679 0014 038C     		ldrh	r3, [r0, #32]
 1680 0016 1943     		orrs	r1, r1, r3
 1681 0018 89B2     		uxth	r1, r1
 1682 001a 0184     		strh	r1, [r0, #32]	@ movhi
 1683 001c 10BD     		pop	{r4, pc}
 1685              		.section	.text.TIM_CCxNCmd,"ax",%progbits
 1686              		.align	1
 1687              		.global	TIM_CCxNCmd
 1688              		.thumb
 1689              		.thumb_func
 1691              	TIM_CCxNCmd:
 1692              		@ args = 0, pretend = 0, frame = 0
 1693              		@ frame_needed = 0, uses_anonymous_args = 0
 1694 0000 0423     		movs	r3, #4
 1695 0002 8B40     		lsls	r3, r3, r1
 1696 0004 12FA01F1 		lsls	r1, r2, r1
 1697 0008 10B5     		push	{r4, lr}
 1698 000a 048C     		ldrh	r4, [r0, #32]
 1699 000c A4B2     		uxth	r4, r4
 1700 000e 24EA0303 		bic	r3, r4, r3
 1701 0012 0384     		strh	r3, [r0, #32]	@ movhi
 1702 0014 038C     		ldrh	r3, [r0, #32]
 1703 0016 1943     		orrs	r1, r1, r3
 1704 0018 89B2     		uxth	r1, r1
 1705 001a 0184     		strh	r1, [r0, #32]	@ movhi
 1706 001c 10BD     		pop	{r4, pc}
 1708              		.section	.text.TIM_SelectOCxM,"ax",%progbits
 1709              		.align	1
 1710              		.global	TIM_SelectOCxM
 1711              		.thumb
 1712              		.thumb_func
 1714              	TIM_SelectOCxM:
 1715              		@ args = 0, pretend = 0, frame = 0
 1716              		@ frame_needed = 0, uses_anonymous_args = 0
 1717 0000 30B5     		push	{r4, r5, lr}
 1718 0002 0124     		movs	r4, #1
 1719 0004 8C40     		lsls	r4, r4, r1
 1720 0006 058C     		ldrh	r5, [r0, #32]
 1721 0008 00F11803 		add	r3, r0, #24
 1722 000c ADB2     		uxth	r5, r5
 1723 000e 25EA0404 		bic	r4, r5, r4
 1724 0012 0484     		strh	r4, [r0, #32]	@ movhi
 1725 0014 D1F10100 		rsbs	r0, r1, #1
 1726 0018 38BF     		it	cc
 1727 001a 0020     		movcc	r0, #0
 1728 001c 0829     		cmp	r1, #8
 1729 001e 08BF     		it	eq
 1730 0020 40F00100 		orreq	r0, r0, #1
 1731 0024 30B1     		cbz	r0, .L138
 1732 0026 4908     		lsrs	r1, r1, #1
 1733 0028 C858     		ldr	r0, [r1, r3]
 1734 002a 20F07000 		bic	r0, r0, #112
 1735 002e C850     		str	r0, [r1, r3]
 1736 0030 C858     		ldr	r0, [r1, r3]
 1737 0032 09E0     		b	.L140
 1738              	.L138:
 1739 0034 0439     		subs	r1, r1, #4
 1740 0036 C1F34E01 		ubfx	r1, r1, #1, #15
 1741 003a C858     		ldr	r0, [r1, r3]
 1742 003c 1202     		lsls	r2, r2, #8
 1743 003e 20F4E040 		bic	r0, r0, #28672
 1744 0042 C850     		str	r0, [r1, r3]
 1745 0044 C858     		ldr	r0, [r1, r3]
 1746 0046 92B2     		uxth	r2, r2
 1747              	.L140:
 1748 0048 0243     		orrs	r2, r2, r0
 1749 004a CA50     		str	r2, [r1, r3]
 1750 004c 30BD     		pop	{r4, r5, pc}
 1752              		.section	.text.TIM_UpdateDisableConfig,"ax",%progbits
 1753              		.align	1
 1754              		.global	TIM_UpdateDisableConfig
 1755              		.thumb
 1756              		.thumb_func
 1758              	TIM_UpdateDisableConfig:
 1759              		@ args = 0, pretend = 0, frame = 0
 1760              		@ frame_needed = 0, uses_anonymous_args = 0
 1761              		@ link register save eliminated.
 1762 0000 0388     		ldrh	r3, [r0, #0]
 1763 0002 19B1     		cbz	r1, .L142
 1764 0004 9BB2     		uxth	r3, r3
 1765 0006 43F00203 		orr	r3, r3, #2
 1766 000a 03E0     		b	.L144
 1767              	.L142:
 1768 000c 23F00203 		bic	r3, r3, #2
 1769 0010 1B04     		lsls	r3, r3, #16
 1770 0012 1B0C     		lsrs	r3, r3, #16
 1771              	.L144:
 1772 0014 0380     		strh	r3, [r0, #0]	@ movhi
 1773 0016 7047     		bx	lr
 1775              		.section	.text.TIM_UpdateRequestConfig,"ax",%progbits
 1776              		.align	1
 1777              		.global	TIM_UpdateRequestConfig
 1778              		.thumb
 1779              		.thumb_func
 1781              	TIM_UpdateRequestConfig:
 1782              		@ args = 0, pretend = 0, frame = 0
 1783              		@ frame_needed = 0, uses_anonymous_args = 0
 1784              		@ link register save eliminated.
 1785 0000 0388     		ldrh	r3, [r0, #0]
 1786 0002 19B1     		cbz	r1, .L146
 1787 0004 9BB2     		uxth	r3, r3
 1788 0006 43F00403 		orr	r3, r3, #4
 1789 000a 03E0     		b	.L148
 1790              	.L146:
 1791 000c 23F00403 		bic	r3, r3, #4
 1792 0010 1B04     		lsls	r3, r3, #16
 1793 0012 1B0C     		lsrs	r3, r3, #16
 1794              	.L148:
 1795 0014 0380     		strh	r3, [r0, #0]	@ movhi
 1796 0016 7047     		bx	lr
 1798              		.section	.text.TIM_SelectHallSensor,"ax",%progbits
 1799              		.align	1
 1800              		.global	TIM_SelectHallSensor
 1801              		.thumb
 1802              		.thumb_func
 1804              	TIM_SelectHallSensor:
 1805              		@ args = 0, pretend = 0, frame = 0
 1806              		@ frame_needed = 0, uses_anonymous_args = 0
 1807              		@ link register save eliminated.
 1808 0000 8388     		ldrh	r3, [r0, #4]
 1809 0002 19B1     		cbz	r1, .L150
 1810 0004 9BB2     		uxth	r3, r3
 1811 0006 43F08003 		orr	r3, r3, #128
 1812 000a 03E0     		b	.L152
 1813              	.L150:
 1814 000c 23F08003 		bic	r3, r3, #128
 1815 0010 1B04     		lsls	r3, r3, #16
 1816 0012 1B0C     		lsrs	r3, r3, #16
 1817              	.L152:
 1818 0014 8380     		strh	r3, [r0, #4]	@ movhi
 1819 0016 7047     		bx	lr
 1821              		.section	.text.TIM_SelectOnePulseMode,"ax",%progbits
 1822              		.align	1
 1823              		.global	TIM_SelectOnePulseMode
 1824              		.thumb
 1825              		.thumb_func
 1827              	TIM_SelectOnePulseMode:
 1828              		@ args = 0, pretend = 0, frame = 0
 1829              		@ frame_needed = 0, uses_anonymous_args = 0
 1830              		@ link register save eliminated.
 1831 0000 0388     		ldrh	r3, [r0, #0]
 1832 0002 23F00803 		bic	r3, r3, #8
 1833 0006 1B04     		lsls	r3, r3, #16
 1834 0008 1B0C     		lsrs	r3, r3, #16
 1835 000a 0380     		strh	r3, [r0, #0]	@ movhi
 1836 000c 0388     		ldrh	r3, [r0, #0]
 1837 000e 9BB2     		uxth	r3, r3
 1838 0010 1943     		orrs	r1, r1, r3
 1839 0012 0180     		strh	r1, [r0, #0]	@ movhi
 1840 0014 7047     		bx	lr
 1842              		.section	.text.TIM_SelectOutputTrigger,"ax",%progbits
 1843              		.align	1
 1844              		.global	TIM_SelectOutputTrigger
 1845              		.thumb
 1846              		.thumb_func
 1848              	TIM_SelectOutputTrigger:
 1849              		@ args = 0, pretend = 0, frame = 0
 1850              		@ frame_needed = 0, uses_anonymous_args = 0
 1851              		@ link register save eliminated.
 1852 0000 8388     		ldrh	r3, [r0, #4]
 1853 0002 23F07003 		bic	r3, r3, #112
 1854 0006 1B04     		lsls	r3, r3, #16
 1855 0008 1B0C     		lsrs	r3, r3, #16
 1856 000a 8380     		strh	r3, [r0, #4]	@ movhi
 1857 000c 8388     		ldrh	r3, [r0, #4]
 1858 000e 9BB2     		uxth	r3, r3
 1859 0010 1943     		orrs	r1, r1, r3
 1860 0012 8180     		strh	r1, [r0, #4]	@ movhi
 1861 0014 7047     		bx	lr
 1863              		.section	.text.TIM_SelectSlaveMode,"ax",%progbits
 1864              		.align	1
 1865              		.global	TIM_SelectSlaveMode
 1866              		.thumb
 1867              		.thumb_func
 1869              	TIM_SelectSlaveMode:
 1870              		@ args = 0, pretend = 0, frame = 0
 1871              		@ frame_needed = 0, uses_anonymous_args = 0
 1872              		@ link register save eliminated.
 1873 0000 0389     		ldrh	r3, [r0, #8]
 1874 0002 23F00703 		bic	r3, r3, #7
 1875 0006 1B04     		lsls	r3, r3, #16
 1876 0008 1B0C     		lsrs	r3, r3, #16
 1877 000a 0381     		strh	r3, [r0, #8]	@ movhi
 1878 000c 0389     		ldrh	r3, [r0, #8]
 1879 000e 9BB2     		uxth	r3, r3
 1880 0010 1943     		orrs	r1, r1, r3
 1881 0012 0181     		strh	r1, [r0, #8]	@ movhi
 1882 0014 7047     		bx	lr
 1884              		.section	.text.TIM_SelectMasterSlaveMode,"ax",%progbits
 1885              		.align	1
 1886              		.global	TIM_SelectMasterSlaveMode
 1887              		.thumb
 1888              		.thumb_func
 1890              	TIM_SelectMasterSlaveMode:
 1891              		@ args = 0, pretend = 0, frame = 0
 1892              		@ frame_needed = 0, uses_anonymous_args = 0
 1893              		@ link register save eliminated.
 1894 0000 0389     		ldrh	r3, [r0, #8]
 1895 0002 23F08003 		bic	r3, r3, #128
 1896 0006 1B04     		lsls	r3, r3, #16
 1897 0008 1B0C     		lsrs	r3, r3, #16
 1898 000a 0381     		strh	r3, [r0, #8]	@ movhi
 1899 000c 0389     		ldrh	r3, [r0, #8]
 1900 000e 9BB2     		uxth	r3, r3
 1901 0010 1943     		orrs	r1, r1, r3
 1902 0012 0181     		strh	r1, [r0, #8]	@ movhi
 1903 0014 7047     		bx	lr
 1905              		.section	.text.TIM_SetCounter,"ax",%progbits
 1906              		.align	1
 1907              		.global	TIM_SetCounter
 1908              		.thumb
 1909              		.thumb_func
 1911              	TIM_SetCounter:
 1912              		@ args = 0, pretend = 0, frame = 0
 1913              		@ frame_needed = 0, uses_anonymous_args = 0
 1914              		@ link register save eliminated.
 1915 0000 8184     		strh	r1, [r0, #36]	@ movhi
 1916 0002 7047     		bx	lr
 1918              		.section	.text.TIM_SetAutoreload,"ax",%progbits
 1919              		.align	1
 1920              		.global	TIM_SetAutoreload
 1921              		.thumb
 1922              		.thumb_func
 1924              	TIM_SetAutoreload:
 1925              		@ args = 0, pretend = 0, frame = 0
 1926              		@ frame_needed = 0, uses_anonymous_args = 0
 1927              		@ link register save eliminated.
 1928 0000 8185     		strh	r1, [r0, #44]	@ movhi
 1929 0002 7047     		bx	lr
 1931              		.section	.text.TIM_SetCompare1,"ax",%progbits
 1932              		.align	1
 1933              		.global	TIM_SetCompare1
 1934              		.thumb
 1935              		.thumb_func
 1937              	TIM_SetCompare1:
 1938              		@ args = 0, pretend = 0, frame = 0
 1939              		@ frame_needed = 0, uses_anonymous_args = 0
 1940              		@ link register save eliminated.
 1941 0000 8186     		strh	r1, [r0, #52]	@ movhi
 1942 0002 7047     		bx	lr
 1944              		.section	.text.TIM_SetCompare2,"ax",%progbits
 1945              		.align	1
 1946              		.global	TIM_SetCompare2
 1947              		.thumb
 1948              		.thumb_func
 1950              	TIM_SetCompare2:
 1951              		@ args = 0, pretend = 0, frame = 0
 1952              		@ frame_needed = 0, uses_anonymous_args = 0
 1953              		@ link register save eliminated.
 1954 0000 0187     		strh	r1, [r0, #56]	@ movhi
 1955 0002 7047     		bx	lr
 1957              		.section	.text.TIM_SetCompare3,"ax",%progbits
 1958              		.align	1
 1959              		.global	TIM_SetCompare3
 1960              		.thumb
 1961              		.thumb_func
 1963              	TIM_SetCompare3:
 1964              		@ args = 0, pretend = 0, frame = 0
 1965              		@ frame_needed = 0, uses_anonymous_args = 0
 1966              		@ link register save eliminated.
 1967 0000 8187     		strh	r1, [r0, #60]	@ movhi
 1968 0002 7047     		bx	lr
 1970              		.section	.text.TIM_SetCompare4,"ax",%progbits
 1971              		.align	1
 1972              		.global	TIM_SetCompare4
 1973              		.thumb
 1974              		.thumb_func
 1976              	TIM_SetCompare4:
 1977              		@ args = 0, pretend = 0, frame = 0
 1978              		@ frame_needed = 0, uses_anonymous_args = 0
 1979              		@ link register save eliminated.
 1980 0000 A0F84010 		strh	r1, [r0, #64]	@ movhi
 1981 0004 7047     		bx	lr
 1983              		.section	.text.TIM_SetIC1Prescaler,"ax",%progbits
 1984              		.align	1
 1985              		.global	TIM_SetIC1Prescaler
 1986              		.thumb
 1987              		.thumb_func
 1989              	TIM_SetIC1Prescaler:
 1990              		@ args = 0, pretend = 0, frame = 0
 1991              		@ frame_needed = 0, uses_anonymous_args = 0
 1992              		@ link register save eliminated.
 1993 0000 038B     		ldrh	r3, [r0, #24]
 1994 0002 23F00C03 		bic	r3, r3, #12
 1995 0006 1B04     		lsls	r3, r3, #16
 1996 0008 1B0C     		lsrs	r3, r3, #16
 1997 000a 0383     		strh	r3, [r0, #24]	@ movhi
 1998 000c 038B     		ldrh	r3, [r0, #24]
 1999 000e 9BB2     		uxth	r3, r3
 2000 0010 1943     		orrs	r1, r1, r3
 2001 0012 0183     		strh	r1, [r0, #24]	@ movhi
 2002 0014 7047     		bx	lr
 2004              		.section	.text.TIM_SetIC2Prescaler,"ax",%progbits
 2005              		.align	1
 2006              		.global	TIM_SetIC2Prescaler
 2007              		.thumb
 2008              		.thumb_func
 2010              	TIM_SetIC2Prescaler:
 2011              		@ args = 0, pretend = 0, frame = 0
 2012              		@ frame_needed = 0, uses_anonymous_args = 0
 2013              		@ link register save eliminated.
 2014 0000 038B     		ldrh	r3, [r0, #24]
 2015 0002 23F44063 		bic	r3, r3, #3072
 2016 0006 1B04     		lsls	r3, r3, #16
 2017 0008 1B0C     		lsrs	r3, r3, #16
 2018 000a 0383     		strh	r3, [r0, #24]	@ movhi
 2019 000c 038B     		ldrh	r3, [r0, #24]
 2020 000e 9BB2     		uxth	r3, r3
 2021 0010 43EA0121 		orr	r1, r3, r1, lsl #8
 2022 0014 89B2     		uxth	r1, r1
 2023 0016 0183     		strh	r1, [r0, #24]	@ movhi
 2024 0018 7047     		bx	lr
 2026              		.section	.text.TIM_PWMIConfig,"ax",%progbits
 2027              		.align	1
 2028              		.global	TIM_PWMIConfig
 2029              		.thumb
 2030              		.thumb_func
 2032              	TIM_PWMIConfig:
 2033              		@ args = 0, pretend = 0, frame = 0
 2034              		@ frame_needed = 0, uses_anonymous_args = 0
 2035 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2036 0002 0C46     		mov	r4, r1
 2037 0004 0546     		mov	r5, r0
 2038 0006 4988     		ldrh	r1, [r1, #2]
 2039 0008 A288     		ldrh	r2, [r4, #4]
 2040 000a 2088     		ldrh	r0, [r4, #0]
 2041 000c 0029     		cmp	r1, #0
 2042 000e 0CBF     		ite	eq
 2043 0010 0227     		moveq	r7, #2
 2044 0012 0027     		movne	r7, #0
 2045 0014 012A     		cmp	r2, #1
 2046 0016 14BF     		ite	ne
 2047 0018 0126     		movne	r6, #1
 2048 001a 0226     		moveq	r6, #2
 2049 001c 2389     		ldrh	r3, [r4, #8]
 2050 001e 90B9     		cbnz	r0, .L168
 2051 0020 2846     		mov	r0, r5
 2052 0022 FFF7FEFF 		bl	TI1_Config
 2053 0026 E188     		ldrh	r1, [r4, #6]
 2054 0028 2846     		mov	r0, r5
 2055 002a FFF7FEFF 		bl	TIM_SetIC1Prescaler
 2056 002e 2846     		mov	r0, r5
 2057 0030 3946     		mov	r1, r7
 2058 0032 2389     		ldrh	r3, [r4, #8]
 2059 0034 3246     		mov	r2, r6
 2060 0036 FFF7FEFF 		bl	TI2_Config
 2061 003a E188     		ldrh	r1, [r4, #6]
 2062 003c 2846     		mov	r0, r5
 2063 003e BDE8F840 		pop	{r3, r4, r5, r6, r7, lr}
 2064 0042 FFF7FEBF 		b	TIM_SetIC2Prescaler
 2065              	.L168:
 2066 0046 2846     		mov	r0, r5
 2067 0048 FFF7FEFF 		bl	TI2_Config
 2068 004c E188     		ldrh	r1, [r4, #6]
 2069 004e 2846     		mov	r0, r5
 2070 0050 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 2071 0054 2846     		mov	r0, r5
 2072 0056 3946     		mov	r1, r7
 2073 0058 2389     		ldrh	r3, [r4, #8]
 2074 005a 3246     		mov	r2, r6
 2075 005c FFF7FEFF 		bl	TI1_Config
 2076 0060 E188     		ldrh	r1, [r4, #6]
 2077 0062 2846     		mov	r0, r5
 2078 0064 BDE8F840 		pop	{r3, r4, r5, r6, r7, lr}
 2079 0068 FFF7FEBF 		b	TIM_SetIC1Prescaler
 2081              		.section	.text.TIM_SetIC3Prescaler,"ax",%progbits
 2082              		.align	1
 2083              		.global	TIM_SetIC3Prescaler
 2084              		.thumb
 2085              		.thumb_func
 2087              	TIM_SetIC3Prescaler:
 2088              		@ args = 0, pretend = 0, frame = 0
 2089              		@ frame_needed = 0, uses_anonymous_args = 0
 2090              		@ link register save eliminated.
 2091 0000 838B     		ldrh	r3, [r0, #28]
 2092 0002 23F00C03 		bic	r3, r3, #12
 2093 0006 1B04     		lsls	r3, r3, #16
 2094 0008 1B0C     		lsrs	r3, r3, #16
 2095 000a 8383     		strh	r3, [r0, #28]	@ movhi
 2096 000c 838B     		ldrh	r3, [r0, #28]
 2097 000e 9BB2     		uxth	r3, r3
 2098 0010 1943     		orrs	r1, r1, r3
 2099 0012 8183     		strh	r1, [r0, #28]	@ movhi
 2100 0014 7047     		bx	lr
 2102              		.section	.text.TIM_SetIC4Prescaler,"ax",%progbits
 2103              		.align	1
 2104              		.global	TIM_SetIC4Prescaler
 2105              		.thumb
 2106              		.thumb_func
 2108              	TIM_SetIC4Prescaler:
 2109              		@ args = 0, pretend = 0, frame = 0
 2110              		@ frame_needed = 0, uses_anonymous_args = 0
 2111              		@ link register save eliminated.
 2112 0000 838B     		ldrh	r3, [r0, #28]
 2113 0002 23F44063 		bic	r3, r3, #3072
 2114 0006 1B04     		lsls	r3, r3, #16
 2115 0008 1B0C     		lsrs	r3, r3, #16
 2116 000a 8383     		strh	r3, [r0, #28]	@ movhi
 2117 000c 838B     		ldrh	r3, [r0, #28]
 2118 000e 9BB2     		uxth	r3, r3
 2119 0010 43EA0121 		orr	r1, r3, r1, lsl #8
 2120 0014 89B2     		uxth	r1, r1
 2121 0016 8183     		strh	r1, [r0, #28]	@ movhi
 2122 0018 7047     		bx	lr
 2124              		.section	.text.TIM_ICInit,"ax",%progbits
 2125              		.align	1
 2126              		.global	TIM_ICInit
 2127              		.thumb
 2128              		.thumb_func
 2130              	TIM_ICInit:
 2131              		@ args = 0, pretend = 0, frame = 0
 2132              		@ frame_needed = 0, uses_anonymous_args = 0
 2133 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2134 0002 0B88     		ldrh	r3, [r1, #0]
 2135 0004 0D46     		mov	r5, r1
 2136 0006 0446     		mov	r4, r0
 2137 0008 4988     		ldrh	r1, [r1, #2]
 2138 000a AA88     		ldrh	r2, [r5, #4]
 2139 000c 43B9     		cbnz	r3, .L174
 2140 000e 2B89     		ldrh	r3, [r5, #8]
 2141 0010 FFF7FEFF 		bl	TI1_Config
 2142 0014 E988     		ldrh	r1, [r5, #6]
 2143 0016 2046     		mov	r0, r4
 2144 0018 BDE8F840 		pop	{r3, r4, r5, r6, r7, lr}
 2145 001c FFF7FEBF 		b	TIM_SetIC1Prescaler
 2146              	.L174:
 2147 0020 042B     		cmp	r3, #4
 2148 0022 08D1     		bne	.L175
 2149 0024 2B89     		ldrh	r3, [r5, #8]
 2150 0026 FFF7FEFF 		bl	TI2_Config
 2151 002a E988     		ldrh	r1, [r5, #6]
 2152 002c 2046     		mov	r0, r4
 2153 002e BDE8F840 		pop	{r3, r4, r5, r6, r7, lr}
 2154 0032 FFF7FEBF 		b	TIM_SetIC2Prescaler
 2155              	.L175:
 2156 0036 082B     		cmp	r3, #8
 2157 0038 0E46     		mov	r6, r1
 2158 003a 2F89     		ldrh	r7, [r5, #8]
 2159 003c 008C     		ldrh	r0, [r0, #32]
 2160 003e 49D1     		bne	.L176
 2161 0040 20F48070 		bic	r0, r0, #256
 2162 0044 0004     		lsls	r0, r0, #16
 2163 0046 000C     		lsrs	r0, r0, #16
 2164 0048 2084     		strh	r0, [r4, #32]	@ movhi
 2165 004a A38B     		ldrh	r3, [r4, #28]
 2166 004c 208C     		ldrh	r0, [r4, #32]
 2167 004e 9BB2     		uxth	r3, r3
 2168 0050 23F0F303 		bic	r3, r3, #243
 2169 0054 43EA0717 		orr	r7, r3, r7, lsl #4
 2170 0058 454B     		ldr	r3, .L183
 2171 005a BFB2     		uxth	r7, r7
 2172 005c 3A43     		orrs	r2, r2, r7
 2173 005e E71A     		subs	r7, r4, r3
 2174 0060 7B42     		rsbs	r3, r7, #0
 2175 0062 43EB0703 		adc	r3, r3, r7
 2176 0066 434F     		ldr	r7, .L183+4
 2177 0068 80B2     		uxth	r0, r0
 2178 006a BC42     		cmp	r4, r7
 2179 006c 08BF     		it	eq
 2180 006e 43F00103 		orreq	r3, r3, #1
 2181 0072 D3B9     		cbnz	r3, .L177
 2182 0074 A4F1804C 		sub	ip, r4, #1073741824
 2183 0078 DCF10003 		rsbs	r3, ip, #0
 2184 007c 43EB0C03 		adc	r3, r3, ip
 2185 0080 A7F59837 		sub	r7, r7, #77824
 2186 0084 BC42     		cmp	r4, r7
 2187 0086 08BF     		it	eq
 2188 0088 43F00103 		orreq	r3, r3, #1
 2189 008c 6BB9     		cbnz	r3, .L177
 2190 008e 3A4B     		ldr	r3, .L183+8
 2191 0090 07F50067 		add	r7, r7, #2048
 2192 0094 C3EB040C 		rsb	ip, r3, r4
 2193 0098 DCF10003 		rsbs	r3, ip, #0
 2194 009c 43EB0C03 		adc	r3, r3, ip
 2195 00a0 BC42     		cmp	r4, r7
 2196 00a2 08BF     		it	eq
 2197 00a4 43F00103 		orreq	r3, r3, #1
 2198 00a8 3BB1     		cbz	r3, .L178
 2199              	.L177:
 2200 00aa 20F40071 		bic	r1, r0, #512
 2201 00ae 41EA0621 		orr	r1, r1, r6, lsl #8
 2202 00b2 89B2     		uxth	r1, r1
 2203 00b4 41F48071 		orr	r1, r1, #256
 2204 00b8 04E0     		b	.L179
 2205              	.L178:
 2206 00ba 20F42060 		bic	r0, r0, #2560
 2207 00be 41F48071 		orr	r1, r1, #256
 2208 00c2 0143     		orrs	r1, r1, r0
 2209              	.L179:
 2210 00c4 A283     		strh	r2, [r4, #28]	@ movhi
 2211 00c6 2184     		strh	r1, [r4, #32]	@ movhi
 2212 00c8 E988     		ldrh	r1, [r5, #6]
 2213 00ca 2046     		mov	r0, r4
 2214 00cc BDE8F840 		pop	{r3, r4, r5, r6, r7, lr}
 2215 00d0 FFF7FEBF 		b	TIM_SetIC3Prescaler
 2216              	.L176:
 2217 00d4 20F48050 		bic	r0, r0, #4096
 2218 00d8 0004     		lsls	r0, r0, #16
 2219 00da 000C     		lsrs	r0, r0, #16
 2220 00dc 2084     		strh	r0, [r4, #32]	@ movhi
 2221 00de A38B     		ldrh	r3, [r4, #28]
 2222 00e0 208C     		ldrh	r0, [r4, #32]
 2223 00e2 23F44073 		bic	r3, r3, #768
 2224 00e6 1B05     		lsls	r3, r3, #20
 2225 00e8 1B0D     		lsrs	r3, r3, #20
 2226 00ea 43EA0223 		orr	r3, r3, r2, lsl #8
 2227 00ee 204A     		ldr	r2, .L183
 2228 00f0 43EA0733 		orr	r3, r3, r7, lsl #12
 2229 00f4 A71A     		subs	r7, r4, r2
 2230 00f6 7A42     		rsbs	r2, r7, #0
 2231 00f8 42EB0702 		adc	r2, r2, r7
 2232 00fc 1D4F     		ldr	r7, .L183+4
 2233 00fe 80B2     		uxth	r0, r0
 2234 0100 BC42     		cmp	r4, r7
 2235 0102 08BF     		it	eq
 2236 0104 42F00102 		orreq	r2, r2, #1
 2237 0108 9BB2     		uxth	r3, r3
 2238 010a D2B9     		cbnz	r2, .L180
 2239 010c A4F1804C 		sub	ip, r4, #1073741824
 2240 0110 DCF10002 		rsbs	r2, ip, #0
 2241 0114 42EB0C02 		adc	r2, r2, ip
 2242 0118 A7F59837 		sub	r7, r7, #77824
 2243 011c BC42     		cmp	r4, r7
 2244 011e 08BF     		it	eq
 2245 0120 42F00102 		orreq	r2, r2, #1
 2246 0124 6AB9     		cbnz	r2, .L180
 2247 0126 144A     		ldr	r2, .L183+8
 2248 0128 07F50067 		add	r7, r7, #2048
 2249 012c C2EB040C 		rsb	ip, r2, r4
 2250 0130 DCF10002 		rsbs	r2, ip, #0
 2251 0134 42EB0C02 		adc	r2, r2, ip
 2252 0138 BC42     		cmp	r4, r7
 2253 013a 08BF     		it	eq
 2254 013c 42F00102 		orreq	r2, r2, #1
 2255 0140 3AB1     		cbz	r2, .L181
 2256              	.L180:
 2257 0142 20F40052 		bic	r2, r0, #8192
 2258 0146 42EA0632 		orr	r2, r2, r6, lsl #12
 2259 014a 92B2     		uxth	r2, r2
 2260 014c 42F48052 		orr	r2, r2, #4096
 2261 0150 05E0     		b	.L182
 2262              	.L181:
 2263 0152 47F6FF52 		movw	r2, #32255
 2264 0156 0240     		ands	r2, r2, r0
 2265 0158 41F48051 		orr	r1, r1, #4096
 2266 015c 0A43     		orrs	r2, r2, r1
 2267              	.L182:
 2268 015e E988     		ldrh	r1, [r5, #6]
 2269 0160 2046     		mov	r0, r4
 2270 0162 A383     		strh	r3, [r4, #28]	@ movhi
 2271 0164 2284     		strh	r2, [r4, #32]	@ movhi
 2272 0166 BDE8F840 		pop	{r3, r4, r5, r6, r7, lr}
 2273 016a FFF7FEBF 		b	TIM_SetIC4Prescaler
 2274              	.L184:
 2275 016e 00BF     		.align	2
 2276              	.L183:
 2277 0170 002C0140 		.word	1073818624
 2278 0174 00340140 		.word	1073820672
 2279 0178 00080040 		.word	1073743872
 2281              		.section	.text.TIM_SetClockDivision,"ax",%progbits
 2282              		.align	1
 2283              		.global	TIM_SetClockDivision
 2284              		.thumb
 2285              		.thumb_func
 2287              	TIM_SetClockDivision:
 2288              		@ args = 0, pretend = 0, frame = 0
 2289              		@ frame_needed = 0, uses_anonymous_args = 0
 2290              		@ link register save eliminated.
 2291 0000 0388     		ldrh	r3, [r0, #0]
 2292 0002 23F44073 		bic	r3, r3, #768
 2293 0006 1B04     		lsls	r3, r3, #16
 2294 0008 1B0C     		lsrs	r3, r3, #16
 2295 000a 0380     		strh	r3, [r0, #0]	@ movhi
 2296 000c 0388     		ldrh	r3, [r0, #0]
 2297 000e 9BB2     		uxth	r3, r3
 2298 0010 1943     		orrs	r1, r1, r3
 2299 0012 0180     		strh	r1, [r0, #0]	@ movhi
 2300 0014 7047     		bx	lr
 2302              		.section	.text.TIM_GetCapture1,"ax",%progbits
 2303              		.align	1
 2304              		.global	TIM_GetCapture1
 2305              		.thumb
 2306              		.thumb_func
 2308              	TIM_GetCapture1:
 2309              		@ args = 0, pretend = 0, frame = 0
 2310              		@ frame_needed = 0, uses_anonymous_args = 0
 2311              		@ link register save eliminated.
 2312 0000 808E     		ldrh	r0, [r0, #52]
 2313 0002 80B2     		uxth	r0, r0
 2314 0004 7047     		bx	lr
 2316              		.section	.text.TIM_GetCapture2,"ax",%progbits
 2317              		.align	1
 2318              		.global	TIM_GetCapture2
 2319              		.thumb
 2320              		.thumb_func
 2322              	TIM_GetCapture2:
 2323              		@ args = 0, pretend = 0, frame = 0
 2324              		@ frame_needed = 0, uses_anonymous_args = 0
 2325              		@ link register save eliminated.
 2326 0000 008F     		ldrh	r0, [r0, #56]
 2327 0002 80B2     		uxth	r0, r0
 2328 0004 7047     		bx	lr
 2330              		.section	.text.TIM_GetCapture3,"ax",%progbits
 2331              		.align	1
 2332              		.global	TIM_GetCapture3
 2333              		.thumb
 2334              		.thumb_func
 2336              	TIM_GetCapture3:
 2337              		@ args = 0, pretend = 0, frame = 0
 2338              		@ frame_needed = 0, uses_anonymous_args = 0
 2339              		@ link register save eliminated.
 2340 0000 808F     		ldrh	r0, [r0, #60]
 2341 0002 80B2     		uxth	r0, r0
 2342 0004 7047     		bx	lr
 2344              		.section	.text.TIM_GetCapture4,"ax",%progbits
 2345              		.align	1
 2346              		.global	TIM_GetCapture4
 2347              		.thumb
 2348              		.thumb_func
 2350              	TIM_GetCapture4:
 2351              		@ args = 0, pretend = 0, frame = 0
 2352              		@ frame_needed = 0, uses_anonymous_args = 0
 2353              		@ link register save eliminated.
 2354 0000 B0F84000 		ldrh	r0, [r0, #64]
 2355 0004 80B2     		uxth	r0, r0
 2356 0006 7047     		bx	lr
 2358              		.section	.text.TIM_GetCounter,"ax",%progbits
 2359              		.align	1
 2360              		.global	TIM_GetCounter
 2361              		.thumb
 2362              		.thumb_func
 2364              	TIM_GetCounter:
 2365              		@ args = 0, pretend = 0, frame = 0
 2366              		@ frame_needed = 0, uses_anonymous_args = 0
 2367              		@ link register save eliminated.
 2368 0000 808C     		ldrh	r0, [r0, #36]
 2369 0002 80B2     		uxth	r0, r0
 2370 0004 7047     		bx	lr
 2372              		.section	.text.TIM_GetPrescaler,"ax",%progbits
 2373              		.align	1
 2374              		.global	TIM_GetPrescaler
 2375              		.thumb
 2376              		.thumb_func
 2378              	TIM_GetPrescaler:
 2379              		@ args = 0, pretend = 0, frame = 0
 2380              		@ frame_needed = 0, uses_anonymous_args = 0
 2381              		@ link register save eliminated.
 2382 0000 008D     		ldrh	r0, [r0, #40]
 2383 0002 80B2     		uxth	r0, r0
 2384 0004 7047     		bx	lr
 2386              		.section	.text.TIM_GetFlagStatus,"ax",%progbits
 2387              		.align	1
 2388              		.global	TIM_GetFlagStatus
 2389              		.thumb
 2390              		.thumb_func
 2392              	TIM_GetFlagStatus:
 2393              		@ args = 0, pretend = 0, frame = 0
 2394              		@ frame_needed = 0, uses_anonymous_args = 0
 2395              		@ link register save eliminated.
 2396 0000 038A     		ldrh	r3, [r0, #16]
 2397 0002 1942     		tst	r1, r3
 2398 0004 0CBF     		ite	eq
 2399 0006 0020     		moveq	r0, #0
 2400 0008 0120     		movne	r0, #1
 2401 000a 7047     		bx	lr
 2403              		.section	.text.TIM_ClearFlag,"ax",%progbits
 2404              		.align	1
 2405              		.global	TIM_ClearFlag
 2406              		.thumb
 2407              		.thumb_func
 2409              	TIM_ClearFlag:
 2410              		@ args = 0, pretend = 0, frame = 0
 2411              		@ frame_needed = 0, uses_anonymous_args = 0
 2412              		@ link register save eliminated.
 2413 0000 C943     		mvns	r1, r1
 2414 0002 89B2     		uxth	r1, r1
 2415 0004 0182     		strh	r1, [r0, #16]	@ movhi
 2416 0006 7047     		bx	lr
 2418              		.section	.text.TIM_GetITStatus,"ax",%progbits
 2419              		.align	1
 2420              		.global	TIM_GetITStatus
 2421              		.thumb
 2422              		.thumb_func
 2424              	TIM_GetITStatus:
 2425              		@ args = 0, pretend = 0, frame = 0
 2426              		@ frame_needed = 0, uses_anonymous_args = 0
 2427              		@ link register save eliminated.
 2428 0000 038A     		ldrh	r3, [r0, #16]
 2429 0002 8289     		ldrh	r2, [r0, #12]
 2430 0004 1142     		tst	r1, r2
 2431 0006 0CBF     		ite	eq
 2432 0008 0020     		moveq	r0, #0
 2433 000a 0120     		movne	r0, #1
 2434 000c 1942     		tst	r1, r3
 2435 000e 0CBF     		ite	eq
 2436 0010 0020     		moveq	r0, #0
 2437 0012 00F00100 		andne	r0, r0, #1
 2438 0016 7047     		bx	lr
 2440              		.section	.text.TIM_ClearITPendingBit,"ax",%progbits
 2441              		.align	1
 2442              		.global	TIM_ClearITPendingBit
 2443              		.thumb
 2444              		.thumb_func
 2446              	TIM_ClearITPendingBit:
 2447              		@ args = 0, pretend = 0, frame = 0
 2448              		@ frame_needed = 0, uses_anonymous_args = 0
 2449              		@ link register save eliminated.
 2450 0000 C943     		mvns	r1, r1
 2451 0002 89B2     		uxth	r1, r1
 2452 0004 0182     		strh	r1, [r0, #16]	@ movhi
 2453 0006 7047     		bx	lr
 2455              		.ident	"GCC: (GNU) 4.6.2"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_tim.c
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:15     .text.TI1_Config:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:19     .text.TI1_Config:00000000 TI1_Config
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:76     .text.TI1_Config:00000084 $d
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:81     .text.TI2_Config:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:85     .text.TI2_Config:00000000 TI2_Config
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:146    .text.TI2_Config:00000094 $d
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:151    .text.TIM_DeInit:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:156    .text.TIM_DeInit:00000000 TIM_DeInit
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:322    .text.TIM_DeInit:0000016c $d
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:340    .text.TIM_TimeBaseInit:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:345    .text.TIM_TimeBaseInit:00000000 TIM_TimeBaseInit
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:425    .text.TIM_TimeBaseInit:000000b0 $d
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:436    .text.TIM_OC1Init:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:441    .text.TIM_OC1Init:00000000 TIM_OC1Init
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:511    .text.TIM_OC1Init:00000098 $d
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:517    .text.TIM_OC2Init:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:522    .text.TIM_OC2Init:00000000 TIM_OC2Init
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:582    .text.TIM_OC2Init:0000008c $d
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:586    .text.TIM_OC3Init:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:591    .text.TIM_OC3Init:00000000 TIM_OC3Init
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:650    .text.TIM_OC3Init:00000084 $d
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:654    .text.TIM_OC4Init:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:659    .text.TIM_OC4Init:00000000 TIM_OC4Init
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:709    .text.TIM_OC4Init:00000070 $d
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:713    .text.TIM_BDTRConfig:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:718    .text.TIM_BDTRConfig:00000000 TIM_BDTRConfig
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:740    .text.TIM_TimeBaseStructInit:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:745    .text.TIM_TimeBaseStructInit:00000000 TIM_TimeBaseStructInit
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:759    .text.TIM_OCStructInit:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:764    .text.TIM_OCStructInit:00000000 TIM_OCStructInit
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:780    .text.TIM_ICStructInit:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:785    .text.TIM_ICStructInit:00000000 TIM_ICStructInit
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:799    .text.TIM_BDTRStructInit:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:804    .text.TIM_BDTRStructInit:00000000 TIM_BDTRStructInit
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:819    .text.TIM_Cmd:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:824    .text.TIM_Cmd:00000000 TIM_Cmd
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:842    .text.TIM_CtrlPWMOutputs:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:847    .text.TIM_CtrlPWMOutputs:00000000 TIM_CtrlPWMOutputs
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:865    .text.TIM_ITConfig:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:870    .text.TIM_ITConfig:00000000 TIM_ITConfig
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:886    .text.TIM_GenerateEvent:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:891    .text.TIM_GenerateEvent:00000000 TIM_GenerateEvent
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:899    .text.TIM_DMAConfig:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:904    .text.TIM_DMAConfig:00000000 TIM_DMAConfig
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:913    .text.TIM_DMACmd:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:918    .text.TIM_DMACmd:00000000 TIM_DMACmd
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:934    .text.TIM_InternalClockConfig:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:939    .text.TIM_InternalClockConfig:00000000 TIM_InternalClockConfig
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:951    .text.TIM_ITRxExternalClockConfig:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:956    .text.TIM_ITRxExternalClockConfig:00000000 TIM_ITRxExternalClockConfig
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:973    .text.TIM_TIxExternalClockConfig:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:978    .text.TIM_TIxExternalClockConfig:00000000 TIM_TIxExternalClockConfig
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1006   .text.TIM_ETRConfig:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1011   .text.TIM_ETRConfig:00000000 TIM_ETRConfig
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1025   .text.TIM_ETRClockMode2Config:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1030   .text.TIM_ETRClockMode2Config:00000000 TIM_ETRClockMode2Config
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1043   .text.TIM_ETRClockMode1Config:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1048   .text.TIM_ETRClockMode1Config:00000000 TIM_ETRClockMode1Config
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1063   .text.TIM_PrescalerConfig:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1068   .text.TIM_PrescalerConfig:00000000 TIM_PrescalerConfig
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1077   .text.TIM_CounterModeConfig:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1082   .text.TIM_CounterModeConfig:00000000 TIM_CounterModeConfig
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1095   .text.TIM_SelectInputTrigger:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1100   .text.TIM_SelectInputTrigger:00000000 TIM_SelectInputTrigger
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1113   .text.TIM_EncoderInterfaceConfig:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1118   .text.TIM_EncoderInterfaceConfig:00000000 TIM_EncoderInterfaceConfig
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1146   .text.TIM_ForcedOC1Config:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1151   .text.TIM_ForcedOC1Config:00000000 TIM_ForcedOC1Config
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1164   .text.TIM_ForcedOC2Config:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1169   .text.TIM_ForcedOC2Config:00000000 TIM_ForcedOC2Config
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1183   .text.TIM_ForcedOC3Config:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1188   .text.TIM_ForcedOC3Config:00000000 TIM_ForcedOC3Config
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1201   .text.TIM_ForcedOC4Config:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1206   .text.TIM_ForcedOC4Config:00000000 TIM_ForcedOC4Config
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1220   .text.TIM_ARRPreloadConfig:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1225   .text.TIM_ARRPreloadConfig:00000000 TIM_ARRPreloadConfig
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1243   .text.TIM_SelectCOM:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1248   .text.TIM_SelectCOM:00000000 TIM_SelectCOM
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1266   .text.TIM_SelectCCDMA:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1271   .text.TIM_SelectCCDMA:00000000 TIM_SelectCCDMA
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1289   .text.TIM_CCPreloadControl:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1294   .text.TIM_CCPreloadControl:00000000 TIM_CCPreloadControl
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1312   .text.TIM_OC1PreloadConfig:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1317   .text.TIM_OC1PreloadConfig:00000000 TIM_OC1PreloadConfig
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1330   .text.TIM_OC2PreloadConfig:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1335   .text.TIM_OC2PreloadConfig:00000000 TIM_OC2PreloadConfig
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1349   .text.TIM_OC3PreloadConfig:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1354   .text.TIM_OC3PreloadConfig:00000000 TIM_OC3PreloadConfig
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1367   .text.TIM_OC4PreloadConfig:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1372   .text.TIM_OC4PreloadConfig:00000000 TIM_OC4PreloadConfig
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1386   .text.TIM_OC1FastConfig:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1391   .text.TIM_OC1FastConfig:00000000 TIM_OC1FastConfig
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1404   .text.TIM_OC2FastConfig:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1409   .text.TIM_OC2FastConfig:00000000 TIM_OC2FastConfig
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1423   .text.TIM_OC3FastConfig:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1428   .text.TIM_OC3FastConfig:00000000 TIM_OC3FastConfig
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1441   .text.TIM_OC4FastConfig:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1446   .text.TIM_OC4FastConfig:00000000 TIM_OC4FastConfig
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1460   .text.TIM_ClearOC1Ref:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1465   .text.TIM_ClearOC1Ref:00000000 TIM_ClearOC1Ref
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1478   .text.TIM_ClearOC2Ref:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1483   .text.TIM_ClearOC2Ref:00000000 TIM_ClearOC2Ref
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1496   .text.TIM_ClearOC3Ref:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1501   .text.TIM_ClearOC3Ref:00000000 TIM_ClearOC3Ref
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1514   .text.TIM_ClearOC4Ref:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1519   .text.TIM_ClearOC4Ref:00000000 TIM_ClearOC4Ref
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1532   .text.TIM_OC1PolarityConfig:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1537   .text.TIM_OC1PolarityConfig:00000000 TIM_OC1PolarityConfig
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1550   .text.TIM_OC1NPolarityConfig:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1555   .text.TIM_OC1NPolarityConfig:00000000 TIM_OC1NPolarityConfig
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1568   .text.TIM_OC2PolarityConfig:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1573   .text.TIM_OC2PolarityConfig:00000000 TIM_OC2PolarityConfig
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1587   .text.TIM_OC2NPolarityConfig:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1592   .text.TIM_OC2NPolarityConfig:00000000 TIM_OC2NPolarityConfig
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1606   .text.TIM_OC3PolarityConfig:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1611   .text.TIM_OC3PolarityConfig:00000000 TIM_OC3PolarityConfig
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1625   .text.TIM_OC3NPolarityConfig:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1630   .text.TIM_OC3NPolarityConfig:00000000 TIM_OC3NPolarityConfig
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1644   .text.TIM_OC4PolarityConfig:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1649   .text.TIM_OC4PolarityConfig:00000000 TIM_OC4PolarityConfig
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1663   .text.TIM_CCxCmd:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1668   .text.TIM_CCxCmd:00000000 TIM_CCxCmd
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1686   .text.TIM_CCxNCmd:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1691   .text.TIM_CCxNCmd:00000000 TIM_CCxNCmd
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1709   .text.TIM_SelectOCxM:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1714   .text.TIM_SelectOCxM:00000000 TIM_SelectOCxM
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1753   .text.TIM_UpdateDisableConfig:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1758   .text.TIM_UpdateDisableConfig:00000000 TIM_UpdateDisableConfig
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1776   .text.TIM_UpdateRequestConfig:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1781   .text.TIM_UpdateRequestConfig:00000000 TIM_UpdateRequestConfig
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1799   .text.TIM_SelectHallSensor:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1804   .text.TIM_SelectHallSensor:00000000 TIM_SelectHallSensor
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1822   .text.TIM_SelectOnePulseMode:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1827   .text.TIM_SelectOnePulseMode:00000000 TIM_SelectOnePulseMode
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1843   .text.TIM_SelectOutputTrigger:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1848   .text.TIM_SelectOutputTrigger:00000000 TIM_SelectOutputTrigger
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1864   .text.TIM_SelectSlaveMode:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1869   .text.TIM_SelectSlaveMode:00000000 TIM_SelectSlaveMode
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1885   .text.TIM_SelectMasterSlaveMode:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1890   .text.TIM_SelectMasterSlaveMode:00000000 TIM_SelectMasterSlaveMode
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1906   .text.TIM_SetCounter:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1911   .text.TIM_SetCounter:00000000 TIM_SetCounter
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1919   .text.TIM_SetAutoreload:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1924   .text.TIM_SetAutoreload:00000000 TIM_SetAutoreload
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1932   .text.TIM_SetCompare1:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1937   .text.TIM_SetCompare1:00000000 TIM_SetCompare1
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1945   .text.TIM_SetCompare2:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1950   .text.TIM_SetCompare2:00000000 TIM_SetCompare2
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1958   .text.TIM_SetCompare3:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1963   .text.TIM_SetCompare3:00000000 TIM_SetCompare3
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1971   .text.TIM_SetCompare4:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1976   .text.TIM_SetCompare4:00000000 TIM_SetCompare4
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1984   .text.TIM_SetIC1Prescaler:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:1989   .text.TIM_SetIC1Prescaler:00000000 TIM_SetIC1Prescaler
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2005   .text.TIM_SetIC2Prescaler:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2010   .text.TIM_SetIC2Prescaler:00000000 TIM_SetIC2Prescaler
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2027   .text.TIM_PWMIConfig:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2032   .text.TIM_PWMIConfig:00000000 TIM_PWMIConfig
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2082   .text.TIM_SetIC3Prescaler:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2087   .text.TIM_SetIC3Prescaler:00000000 TIM_SetIC3Prescaler
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2103   .text.TIM_SetIC4Prescaler:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2108   .text.TIM_SetIC4Prescaler:00000000 TIM_SetIC4Prescaler
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2125   .text.TIM_ICInit:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2130   .text.TIM_ICInit:00000000 TIM_ICInit
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2277   .text.TIM_ICInit:00000170 $d
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2282   .text.TIM_SetClockDivision:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2287   .text.TIM_SetClockDivision:00000000 TIM_SetClockDivision
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2303   .text.TIM_GetCapture1:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2308   .text.TIM_GetCapture1:00000000 TIM_GetCapture1
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2317   .text.TIM_GetCapture2:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2322   .text.TIM_GetCapture2:00000000 TIM_GetCapture2
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2331   .text.TIM_GetCapture3:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2336   .text.TIM_GetCapture3:00000000 TIM_GetCapture3
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2345   .text.TIM_GetCapture4:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2350   .text.TIM_GetCapture4:00000000 TIM_GetCapture4
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2359   .text.TIM_GetCounter:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2364   .text.TIM_GetCounter:00000000 TIM_GetCounter
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2373   .text.TIM_GetPrescaler:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2378   .text.TIM_GetPrescaler:00000000 TIM_GetPrescaler
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2387   .text.TIM_GetFlagStatus:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2392   .text.TIM_GetFlagStatus:00000000 TIM_GetFlagStatus
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2404   .text.TIM_ClearFlag:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2409   .text.TIM_ClearFlag:00000000 TIM_ClearFlag
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2419   .text.TIM_GetITStatus:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2424   .text.TIM_GetITStatus:00000000 TIM_GetITStatus
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2441   .text.TIM_ClearITPendingBit:00000000 $t
C:\Users\kreyl\AppData\Local\Temp\cchOolhT.s:2446   .text.TIM_ClearITPendingBit:00000000 TIM_ClearITPendingBit

UNDEFINED SYMBOLS
RCC_APB2PeriphResetCmd
RCC_APB1PeriphResetCmd
