

================================================================
== Vitis HLS Report for 'Loop_realfft_be_rev_real_hi_proc3'
================================================================
* Date:           Sat Mar 26 21:16:45 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        be_vhls_prj
* Solution:       IPXACTExport (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.823 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      260|      260|  1.040 us|  1.040 us|  260|  260|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- realfft_be_rev_real_hi  |      258|      258|         4|          1|          1|   256|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.82>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_spectrum_hi_i, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader16"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [./xfft2real.h:116]   --->   Operation 11 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.66ns)   --->   "%icmp_ln116 = icmp_eq  i9 %i_1, i9 256" [./xfft2real.h:116]   --->   Operation 12 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.82ns)   --->   "%add_ln116 = add i9 %i_1, i9 1" [./xfft2real.h:116]   --->   Operation 14 'add' 'add_ln116' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void, void %.preheader.exitStub" [./xfft2real.h:116]   --->   Operation 15 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i9 %i_1" [./xfft2real.h:116]   --->   Operation 16 'zext' 'zext_ln116' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%real_spectrum_hi_buf_M_real_V_addr = getelementptr i16 %real_spectrum_hi_buf_M_real_V, i64 0, i64 %zext_ln116" [./xfft2real.h:118]   --->   Operation 17 'getelementptr' 'real_spectrum_hi_buf_M_real_V_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 18 [3/3] (1.68ns)   --->   "%real_spectrum_hi_buf_M_real_V_load = load i8 %real_spectrum_hi_buf_M_real_V_addr" [C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 18 'load' 'real_spectrum_hi_buf_M_real_V_load' <Predicate = (!icmp_ln116)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%real_spectrum_hi_buf_M_imag_V_addr = getelementptr i16 %real_spectrum_hi_buf_M_imag_V, i64 0, i64 %zext_ln116" [./xfft2real.h:118]   --->   Operation 19 'getelementptr' 'real_spectrum_hi_buf_M_imag_V_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 20 [3/3] (1.68ns)   --->   "%real_spectrum_hi_buf_M_imag_V_load = load i8 %real_spectrum_hi_buf_M_imag_V_addr" [C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 20 'load' 'real_spectrum_hi_buf_M_imag_V_load' <Predicate = (!icmp_ln116)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 2 <SV = 1> <Delay = 1.68>
ST_2 : Operation 21 [2/3] (1.68ns)   --->   "%real_spectrum_hi_buf_M_real_V_load = load i8 %real_spectrum_hi_buf_M_real_V_addr" [C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 21 'load' 'real_spectrum_hi_buf_M_real_V_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 22 [2/3] (1.68ns)   --->   "%real_spectrum_hi_buf_M_imag_V_load = load i8 %real_spectrum_hi_buf_M_imag_V_addr" [C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 22 'load' 'real_spectrum_hi_buf_M_imag_V_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln116 = store i9 %add_ln116, i9 %i" [./xfft2real.h:116]   --->   Operation 23 'store' 'store_ln116' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 1.68>
ST_3 : Operation 24 [1/3] (1.68ns)   --->   "%real_spectrum_hi_buf_M_real_V_load = load i8 %real_spectrum_hi_buf_M_real_V_addr" [C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 24 'load' 'real_spectrum_hi_buf_M_real_V_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 25 [1/3] (1.68ns)   --->   "%real_spectrum_hi_buf_M_imag_V_load = load i8 %real_spectrum_hi_buf_M_imag_V_addr" [C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 25 'load' 'real_spectrum_hi_buf_M_imag_V_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln116)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.46>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln118 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [./xfft2real.h:118]   --->   Operation 26 'specpipeline' 'specpipeline_ln118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [./xfft2real.h:118]   --->   Operation 27 'specloopname' 'specloopname_ln118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %real_spectrum_hi_buf_M_imag_V_load, i16 %real_spectrum_hi_buf_M_real_V_load" [C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 28 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (1.46ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %real_spectrum_hi_i, i32 %tmp_4" [C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 29 'write' 'write_ln173' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln116 = br void %.preheader16" [./xfft2real.h:116]   --->   Operation 30 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.82ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', ./xfft2real.h:116) on local variable 'i' [9]  (0 ns)
	'add' operation ('add_ln116', ./xfft2real.h:116) [12]  (1.82 ns)

 <State 2>: 1.68ns
The critical path consists of the following:
	'load' operation ('real_spectrum_hi_buf_M_real_V_load', C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on array 'real_spectrum_hi_buf_M_real_V' [19]  (1.68 ns)

 <State 3>: 1.68ns
The critical path consists of the following:
	'load' operation ('real_spectrum_hi_buf_M_real_V_load', C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on array 'real_spectrum_hi_buf_M_real_V' [19]  (1.68 ns)

 <State 4>: 1.46ns
The critical path consists of the following:
	fifo write operation ('write_ln173', C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'real_spectrum_hi_i' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [23]  (1.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
