<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE register
  PUBLIC "-//Atmel//DTD DITA SIDSC Component//EN" "C:\projects\ipdm\solution\dita\dita-1.2\atmel\dtd\atmel-sidsc-component.dtd">
<register id="d3e612"><registerName>PLLFRACN</registerName><registerNameMore><registerNameFull>PLLFRACN</registerNameFull></registerNameMore><registerBody><registerDescription>PLL fractional register</registerDescription><registerProperties><registerPropset><addressOffset>0x14</addressOffset><registerSize>32</registerSize><registerAccess>read-write</registerAccess><registerResetValue>0x0</registerResetValue><bitOrder>descending</bitOrder></registerPropset></registerProperties></registerBody><bitField id="d3e623"><bitFieldName>FRACIN</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>FRACIN[23:0] - fractional divide value</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>24</bitWidth><bitOffset>0</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e638"><bitFieldName>FRACN_EN</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>DSMEN - Delta Sigma Modulator enable</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>24</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e653"><bitFieldName>FRACN_DAC_EN</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>DACEN - Fractional noise cancellation DAC enable</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>25</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField></register>