{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720601479549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720601479550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 11:51:19 2024 " "Processing started: Wed Jul 10 11:51:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720601479550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720601479550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Card_B_Design -c Card_B_Design " "Command: quartus_map --read_settings_files=on --write_settings_files=off Card_B_Design -c Card_B_Design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720601479550 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1720601479852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/rom_x/rom_x.v 1 1 " "Found 1 design units, including 1 entities, in source file /final_project/the_final_project/card_a/rom_x/rom_x.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom_X " "Found entity 1: Rom_X" {  } { { "../../Card_A/Rom_X/Rom_X.v" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Rom_X/Rom_X.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720601485596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720601485596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/ram2_x/ram2_x.v 1 1 " "Found 1 design units, including 1 entities, in source file /final_project/the_final_project/card_a/ram2_x/ram2_x.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ram2_X " "Found entity 1: Ram2_X" {  } { { "../../Card_A/Ram2_X/Ram2_X.v" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Ram2_X/Ram2_X.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720601485598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720601485598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/uart_rx/uart_rx.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a/uart_rx/uart_rx.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Uart_rx-ab " "Found design unit 1: Uart_rx-ab" {  } { { "../../Card_A/Uart_rx/Uart_rx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_rx/Uart_rx.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720601485933 ""} { "Info" "ISGN_ENTITY_NAME" "1 Uart_rx " "Found entity 1: Uart_rx" {  } { { "../../Card_A/Uart_rx/Uart_rx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_rx/Uart_rx.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720601485933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720601485933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/uart_tx_rom/uart_tx_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a/uart_tx_rom/uart_tx_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Uart_tx_Rom-ab " "Found design unit 1: Uart_tx_Rom-ab" {  } { { "../../Card_A/Uart_tx_Rom/Uart_tx_Rom.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_tx_Rom/Uart_tx_Rom.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720601485940 ""} { "Info" "ISGN_ENTITY_NAME" "1 Uart_tx_Rom " "Found entity 1: Uart_tx_Rom" {  } { { "../../Card_A/Uart_tx_Rom/Uart_tx_Rom.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_tx_Rom/Uart_tx_Rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720601485940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720601485940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/biphase_tx/biphase_tx.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a/biphase_tx/biphase_tx.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BiPhase_tx-ab " "Found design unit 1: BiPhase_tx-ab" {  } { { "../../Card_A/BiPhase_tx/BiPhase_tx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/BiPhase_tx/BiPhase_tx.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720601485947 ""} { "Info" "ISGN_ENTITY_NAME" "1 BiPhase_tx " "Found entity 1: BiPhase_tx" {  } { { "../../Card_A/BiPhase_tx/BiPhase_tx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/BiPhase_tx/BiPhase_tx.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720601485947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720601485947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/card_a_design/card_a_design.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a/card_a_design/card_a_design.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Card_A_Design-ab " "Found design unit 1: Card_A_Design-ab" {  } { { "../../Card_A/Card_A_Design/Card_A_Design.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design/Card_A_Design.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720601485954 ""} { "Info" "ISGN_ENTITY_NAME" "1 Card_A_Design " "Found entity 1: Card_A_Design" {  } { { "../../Card_A/Card_A_Design/Card_A_Design.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design/Card_A_Design.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720601485954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720601485954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/tools/biphase_generator/rom_g/rom_g.v 1 1 " "Found 1 design units, including 1 entities, in source file /final_project/the_final_project/tools/biphase_generator/rom_g/rom_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom_G " "Found entity 1: Rom_G" {  } { { "../../Tools/BiPhase_Generator/Rom_G/Rom_G.v" "" { Text "C:/Final_Project/The_Final_Project/Tools/BiPhase_Generator/Rom_G/Rom_G.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720601485955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720601485955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/tools/biphase_generator/biphase_generator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/tools/biphase_generator/biphase_generator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BiPhase_Generator-ab " "Found design unit 1: BiPhase_Generator-ab" {  } { { "../../Tools/BiPhase_Generator/BiPhase_Generator.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Tools/BiPhase_Generator/BiPhase_Generator.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720601485963 ""} { "Info" "ISGN_ENTITY_NAME" "1 BiPhase_Generator " "Found entity 1: BiPhase_Generator" {  } { { "../../Tools/BiPhase_Generator/BiPhase_Generator.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Tools/BiPhase_Generator/BiPhase_Generator.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720601485963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720601485963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_b/rgb/rgb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_b/rgb/rgb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RGB-ab " "Found design unit 1: RGB-ab" {  } { { "../RGB/RGB.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/RGB/RGB.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720601485972 ""} { "Info" "ISGN_ENTITY_NAME" "1 RGB " "Found entity 1: RGB" {  } { { "../RGB/RGB.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/RGB/RGB.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720601485972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720601485972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_b/data_orgenizer/data_orgenizer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_b/data_orgenizer/data_orgenizer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Orgenizer-ab " "Found design unit 1: Data_Orgenizer-ab" {  } { { "../Data_Orgenizer/Data_Orgenizer.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Data_Orgenizer/Data_Orgenizer.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720601485973 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Orgenizer " "Found entity 1: Data_Orgenizer" {  } { { "../Data_Orgenizer/Data_Orgenizer.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Data_Orgenizer/Data_Orgenizer.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720601485973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720601485973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_b/crc8bit/crc8bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_b/crc8bit/crc8bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC8BIT-ab " "Found design unit 1: CRC8BIT-ab" {  } { { "../CRC8BIT/CRC8BIT.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/CRC8BIT/CRC8BIT.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720601485975 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRC8BIT " "Found entity 1: CRC8BIT" {  } { { "../CRC8BIT/CRC8BIT.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/CRC8BIT/CRC8BIT.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720601485975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720601485975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_b/simple_bs/simple_bs.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_b/simple_bs/simple_bs.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Simple_BS-ab " "Found design unit 1: Simple_BS-ab" {  } { { "../Simple_BS/Simple_BS.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Simple_BS/Simple_BS.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720601485982 ""} { "Info" "ISGN_ENTITY_NAME" "1 Simple_BS " "Found entity 1: Simple_BS" {  } { { "../Simple_BS/Simple_BS.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Simple_BS/Simple_BS.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720601485982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720601485982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_b/bs_filter/bs_filter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_b/bs_filter/bs_filter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BS_Filter-ab " "Found design unit 1: BS_Filter-ab" {  } { { "../BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720601485988 ""} { "Info" "ISGN_ENTITY_NAME" "1 BS_Filter " "Found entity 1: BS_Filter" {  } { { "../BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720601485988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720601485988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "card_b_design.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file card_b_design.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Card_B_Design-ab " "Found design unit 1: Card_B_Design-ab" {  } { { "Card_B_Design.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Card_B_Design/Card_B_Design.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720601485989 ""} { "Info" "ISGN_ENTITY_NAME" "1 Card_B_Design " "Found entity 1: Card_B_Design" {  } { { "Card_B_Design.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Card_B_Design/Card_B_Design.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720601485989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720601485989 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Card_B_Design " "Elaborating entity \"Card_B_Design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720601486152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BS_Filter BS_Filter:Filter " "Elaborating entity \"BS_Filter\" for hierarchy \"BS_Filter:Filter\"" {  } { { "Card_B_Design.vhdl" "Filter" { Text "C:/Final_Project/The_Final_Project/Card_B/Card_B_Design/Card_B_Design.vhdl" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720601486160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Simple_BS Simple_BS:Simple " "Elaborating entity \"Simple_BS\" for hierarchy \"Simple_BS:Simple\"" {  } { { "Card_B_Design.vhdl" "Simple" { Text "C:/Final_Project/The_Final_Project/Card_B/Card_B_Design/Card_B_Design.vhdl" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720601486167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC8BIT CRC8BIT:CRC8 " "Elaborating entity \"CRC8BIT\" for hierarchy \"CRC8BIT:CRC8\"" {  } { { "Card_B_Design.vhdl" "CRC8" { Text "C:/Final_Project/The_Final_Project/Card_B/Card_B_Design/Card_B_Design.vhdl" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720601486178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Orgenizer Data_Orgenizer:DO " "Elaborating entity \"Data_Orgenizer\" for hierarchy \"Data_Orgenizer:DO\"" {  } { { "Card_B_Design.vhdl" "DO" { Text "C:/Final_Project/The_Final_Project/Card_B/Card_B_Design/Card_B_Design.vhdl" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720601486203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB RGB:RGB_Leds " "Elaborating entity \"RGB\" for hierarchy \"RGB:RGB_Leds\"" {  } { { "Card_B_Design.vhdl" "RGB_Leds" { Text "C:/Final_Project/The_Final_Project/Card_B/Card_B_Design/Card_B_Design.vhdl" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720601486245 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Data_Orgenizer/Data_Orgenizer.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Data_Orgenizer/Data_Orgenizer.vhdl" 14 -1 0 } } { "../Data_Orgenizer/Data_Orgenizer.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Data_Orgenizer/Data_Orgenizer.vhdl" 30 -1 0 } } { "../Simple_BS/Simple_BS.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Simple_BS/Simple_BS.vhdl" 84 -1 0 } } { "../CRC8BIT/CRC8BIT.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/CRC8BIT/CRC8BIT.vhdl" 15 -1 0 } } { "../Simple_BS/Simple_BS.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Simple_BS/Simple_BS.vhdl" 36 -1 0 } } { "../BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 29 -1 0 } } { "../BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 22 -1 0 } } { "../BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 23 -1 0 } } { "../BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 24 -1 0 } } { "../BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 25 -1 0 } } { "../BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 26 -1 0 } } { "../BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 27 -1 0 } } { "../BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 28 -1 0 } } { "../Simple_BS/Simple_BS.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Simple_BS/Simple_BS.vhdl" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1720601487051 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1720601487051 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1720601488046 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720601488596 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720601488770 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720601488770 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1018 " "Implemented 1018 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720601488850 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720601488850 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1011 " "Implemented 1011 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720601488850 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720601488850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720601488871 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 10 11:51:28 2024 " "Processing ended: Wed Jul 10 11:51:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720601488871 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720601488871 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720601488871 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720601488871 ""}
