/*
 * Copyright (c) 2024 MASSDRIVER EI (massdriver.space)
 * Copyright (c) 2018-2023 Nordic Semiconductor ASA
 * Copyright (c) 2017 Linaro Limited
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/dts-v1/;
#include <nordic/nrf52840_qiaa.dtsi>
#include "cool_s-pinctrl.dtsi"
#include <zephyr/dt-bindings/input/input-event-codes.h>


/ {
	model = "Cool S Badge";
	compatible = "diodes-delight,cool-s";

	chosen {
		zephyr,sram = &sram0;
		zephyr,flash = &flash0;
		zephyr,code-partition = &slot0_partition;
		zephyr,ieee802154 = &ieee802154;
	};

	leds {
		compatible = "gpio-leds";
		led0: led_0 {
			gpios = <&gpio0 15 GPIO_ACTIVE_HIGH>;
			label = "Red LED";
		};
	};

	pwmleds {
		compatible = "pwm-leds";
		red_pwm_led: led_pwm_0 {
			pwms = <&pwm0 0 PWM_MSEC(20) PWM_POLARITY_INVERTED>;
			label = "Red PWM LED";
		};
	};

	aliases {
		led0 = &led0;
		pwm-led0 = &red_pwm_led;
		red-pwm-led = &red_pwm_led;
		bootloader-led0 = &led0;
		mcuboot-led0 = &led0;
		mcuboot-button0 = &button0;
		wakeup = &button3;
		spi = &spi1;
		watchdog0 = &wdt0;
	};
	buttons {
		// label corresponds to schematic name, just for better identification on the board
		compatible = "gpio-keys";
		button0: button0 {
			gpios = <&gpio1 15 (GPIO_PULL_UP | GPIO_ACTIVE_LOW)>;
			label = "SW1 Top Right";
			zephyr,code = <INPUT_KEY_0>;
		};
		button1: button1 {
			gpios = <&gpio1 13 (GPIO_PULL_UP | GPIO_ACTIVE_LOW)>;
			label = "SW4 Top Left";
			zephyr,code = <INPUT_KEY_1>;
		};
		button2: button2 {
			gpios = <&gpio0 29 (GPIO_PULL_UP | GPIO_ACTIVE_LOW)>;
			label = "SW3 Bottom Right";
			zephyr,code = <INPUT_KEY_2>;
		};
		button3: button3 {
			gpios = <&gpio0 2 (GPIO_PULL_UP | GPIO_ACTIVE_LOW)>;
			label = "SW2 Bottom Left";
			zephyr,code = <INPUT_KEY_3>;
		};
	};
};

&adc {
	status = "okay";
};

&gpiote {
	status = "okay";
};

&uicr {
	nfct-pins-as-gpios;
	gpio-as-nreset;
};

&gpio0 {
	status = "okay";
};

&gpio1 {
	status = "okay";
};

&uart0 {
	compatible = "nordic,nrf-uarte";
	status = "okay";
	current-speed = <115200>;
	pinctrl-0 = <&uart0_default>;
	pinctrl-1 = <&uart0_sleep>;
	pinctrl-names = "default", "sleep";
};

&i2c0 {
	compatible = "nordic,nrf-twi";
	status = "okay";
	pinctrl-0 = <&i2c0_default>;
	pinctrl-1 = <&i2c0_sleep>;
	pinctrl-names = "default", "sleep";
};

&i2c1 {
	compatible = "nordic,nrf-twi";
	status = "okay";
	pinctrl-0 = <&i2c1_default>;
	pinctrl-1 = <&i2c1_sleep>;
	pinctrl-names = "default", "sleep";
};

&pwm0 {
	status = "okay";
	pinctrl-0 = <&pwm0_default>;
	pinctrl-1 = <&pwm0_sleep>;
	pinctrl-names = "default", "sleep";
};


&spi2 {
	compatible = "nordic,nrf-spi";
	status = "okay";
	pinctrl-0 = <&spi2_default>;
	pinctrl-1 = <&spi2_sleep>;
	pinctrl-names = "default", "sleep";
};

&ieee802154 {
	status = "okay";
};

zephyr_udc0: &usbd {
	compatible = "nordic,nrf-usbd";
	status = "okay";
};

#include <../boards/common/usb/cdc_acm_serial.dtsi>


// EDITING THESE DOES NOTHING
// We are using mcuboot (and thus sysbuild) so nRF Connect will force enable partition manager which overrides any partitioning done here
// See https://academy.nordicsemi.com/courses/nrf-connect-sdk-intermediate/lessons/lesson-8-sysbuild/topic/sysbuild-partition-manager/

&flash0 {
	partitions {
		compatible = "fixed-partitions";
		#address-cells = <1>;
		#size-cells = <1>;

		boot_partition: partition@0 {
			label = "mcuboot";
			reg = <0x00000000 DT_SIZE_K(70)>;
		};

		slot0_partition: partition@11800 {
			label = "image-0";
			reg = <0x00011800 DT_SIZE_K(400)>;
		};

		slot1_partition: partition@75800 {
			label = "image-1";
			reg = <0x00075800 DT_SIZE_K(400)>;
		};

		storage_partition: partition@D9800 {
			label = "storage";
			reg = <0x000D9800 DT_SIZE_K(128)>;
		};
	};
};
