[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~LVT_Mem|ReadWriteSmem",
    "duplicate":"~LVT_Mem|LVT_Mem/lvtSets_0:LVT_set/blocks_0:ReadWriteSmem",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~LVT_Mem|ReadWriteSmem_1",
    "duplicate":"~LVT_Mem|LVT_Mem/lvtSets_0:LVT_set/blocks_1:ReadWriteSmem",
    "index":0.0625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~LVT_Mem|ReadWriteSmem_2",
    "duplicate":"~LVT_Mem|LVT_Mem/lvtSets_0:LVT_set/blocks_2:ReadWriteSmem",
    "index":0.125
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~LVT_Mem|LVT_set",
    "duplicate":"~LVT_Mem|LVT_Mem/lvtSets_0:LVT_set",
    "index":0.1875
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~LVT_Mem|ReadWriteSmem_3",
    "duplicate":"~LVT_Mem|LVT_Mem/lvtSets_1:LVT_set/blocks_0:ReadWriteSmem",
    "index":0.25
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~LVT_Mem|ReadWriteSmem_4",
    "duplicate":"~LVT_Mem|LVT_Mem/lvtSets_1:LVT_set/blocks_1:ReadWriteSmem",
    "index":0.3125
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~LVT_Mem|ReadWriteSmem_5",
    "duplicate":"~LVT_Mem|LVT_Mem/lvtSets_1:LVT_set/blocks_2:ReadWriteSmem",
    "index":0.375
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~LVT_Mem|LVT_set_1",
    "duplicate":"~LVT_Mem|LVT_Mem/lvtSets_1:LVT_set",
    "index":0.4375
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~LVT_Mem|ReadWriteSmem_6",
    "duplicate":"~LVT_Mem|LVT_Mem/lvtSets_2:LVT_set/blocks_0:ReadWriteSmem",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~LVT_Mem|ReadWriteSmem_7",
    "duplicate":"~LVT_Mem|LVT_Mem/lvtSets_2:LVT_set/blocks_1:ReadWriteSmem",
    "index":0.5625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~LVT_Mem|ReadWriteSmem_8",
    "duplicate":"~LVT_Mem|LVT_Mem/lvtSets_2:LVT_set/blocks_2:ReadWriteSmem",
    "index":0.625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~LVT_Mem|LVT_set_2",
    "duplicate":"~LVT_Mem|LVT_Mem/lvtSets_2:LVT_set",
    "index":0.6875
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~LVT_Mem|ReadWriteSmem_9",
    "duplicate":"~LVT_Mem|LVT_Mem/lvtSets_3:LVT_set/blocks_0:ReadWriteSmem",
    "index":0.75
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~LVT_Mem|ReadWriteSmem_10",
    "duplicate":"~LVT_Mem|LVT_Mem/lvtSets_3:LVT_set/blocks_1:ReadWriteSmem",
    "index":0.8125
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~LVT_Mem|ReadWriteSmem_11",
    "duplicate":"~LVT_Mem|LVT_Mem/lvtSets_3:LVT_set/blocks_2:ReadWriteSmem",
    "index":0.875
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~LVT_Mem|LVT_set_3",
    "duplicate":"~LVT_Mem|LVT_Mem/lvtSets_3:LVT_set",
    "index":0.9375
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]