Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Jul 18 16:58:07 2025
| Host         : DESKTOP-8L9PMU5 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 5 -file ./report/mult_hw_100_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------+-----------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|           Instance          |                     Module                    | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+-----------------------------+-----------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| bd_0_wrapper                |                                         (top) |        147 |        142 |       0 |    5 | 138 |      2 |      1 |          3 |
|   bd_0_i                    |                                          bd_0 |        147 |        142 |       0 |    5 | 138 |      2 |      1 |          3 |
|     hls_inst                |                               bd_0_hls_inst_0 |        147 |        142 |       0 |    5 | 138 |      2 |      1 |          3 |
|       inst                  |                   bd_0_hls_inst_0_mult_hw_100 |        147 |        142 |       0 |    5 | 138 |      2 |      1 |          3 |
|         (inst)              |                   bd_0_hls_inst_0_mult_hw_100 |          5 |          0 |       0 |    5 |  53 |      0 |      0 |          0 |
|         control_s_axi_U     |     bd_0_hls_inst_0_mult_hw_100_control_s_axi |        112 |        112 |       0 |    0 |  66 |      2 |      1 |          0 |
|           (control_s_axi_U) |     bd_0_hls_inst_0_mult_hw_100_control_s_axi |         37 |         37 |       0 |    0 |  66 |      0 |      0 |          0 |
|           int_A             | bd_0_hls_inst_0_mult_hw_100_control_s_axi_ram |         51 |         51 |       0 |    0 |   0 |      1 |      0 |          0 |
+-----------------------------+-----------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


