INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Libraries/Documents/Vivado Projects/Lab 9/requirement_1/requirement_1.srcs/sources_1/new/CLA_4_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_4_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Libraries/Documents/Vivado Projects/Lab 9/requirement_1/requirement_1.srcs/sources_1/new/bit_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Libraries/Documents/Vivado Projects/Lab 9/requirement_1/requirement_1.srcs/sim_1/new/CLA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_tb
