/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_16z;
  wire [19:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire [20:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire [6:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire [21:0] celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [19:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~celloutsig_1_1z;
  assign celloutsig_0_43z = celloutsig_0_16z[2] | ~(celloutsig_0_13z[8]);
  assign celloutsig_0_9z = celloutsig_0_2z | ~(celloutsig_0_2z);
  assign celloutsig_0_10z = celloutsig_0_2z | ~(celloutsig_0_6z);
  assign celloutsig_1_7z = celloutsig_1_6z[8] ^ celloutsig_1_1z;
  assign celloutsig_0_1z = in_data[85] ^ celloutsig_0_0z;
  assign celloutsig_0_19z = celloutsig_0_2z ^ celloutsig_0_0z;
  assign celloutsig_0_2z = celloutsig_0_1z ^ in_data[7];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 6'h00;
    else _00_ <= { celloutsig_0_13z[6], celloutsig_0_13z[4:0] };
  assign celloutsig_0_5z = { in_data[69], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z } > { in_data[31:28], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_15z = { celloutsig_1_6z[9], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_5z } > { celloutsig_1_8z[9:3], celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_14z };
  assign celloutsig_0_7z = { in_data[84:80], celloutsig_0_4z, celloutsig_0_0z } > { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_4z = { in_data[84], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z } <= { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_40z = celloutsig_0_20z[5:3] <= { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_6z = { in_data[61], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z } && in_data[45:35];
  assign celloutsig_1_18z = celloutsig_1_14z[4:1] && { celloutsig_1_13z[18:16], celloutsig_1_1z };
  assign celloutsig_0_11z = { celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_9z } && { in_data[55:45], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_0z = ! in_data[95:92];
  assign celloutsig_1_1z = { in_data[124:117], celloutsig_1_0z } || in_data[123:115];
  assign celloutsig_0_8z = { in_data[2:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z } || { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_14z = { celloutsig_0_12z[2:1], celloutsig_0_6z, celloutsig_0_2z } || { in_data[2], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_3z = { in_data[42:35], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z } || { in_data[14:7], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_5z = celloutsig_1_3z[8] & ~(celloutsig_1_2z[1]);
  assign celloutsig_1_19z = in_data[107:101] % { 1'h1, celloutsig_1_14z[5:1], celloutsig_1_15z };
  assign celloutsig_0_17z = { celloutsig_0_12z[5], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_0z } % { 1'h1, celloutsig_0_12z[3:0], celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_13z[9:6], celloutsig_0_13z[6], celloutsig_0_13z[4:0], celloutsig_0_2z };
  assign celloutsig_0_20z = { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_7z, _00_, celloutsig_0_6z, celloutsig_0_1z } % { 1'h1, celloutsig_0_13z[8], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_19z, _00_ };
  assign celloutsig_1_10z = - celloutsig_1_3z[12:1];
  assign celloutsig_1_14z = - celloutsig_1_13z[9:2];
  assign celloutsig_0_44z = ~ { celloutsig_0_21z[15], celloutsig_0_40z, celloutsig_0_0z, celloutsig_0_30z, celloutsig_0_11z };
  assign celloutsig_1_8z = { celloutsig_1_3z[10:0], celloutsig_1_2z } << { celloutsig_1_3z[5:0], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_21z = { celloutsig_0_20z[9:0], celloutsig_0_20z } << { celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_8z };
  assign celloutsig_1_2z = { in_data[155:151], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } <<< { in_data[175:171], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z } <<< { celloutsig_1_2z[1:0], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_22z = { in_data[15:14], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_5z } <<< { celloutsig_0_21z[5:2], celloutsig_0_14z };
  assign celloutsig_1_3z = { celloutsig_1_2z[7:3], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } >>> { in_data[145:143], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_12z = { in_data[22:15], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_6z } >>> { celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_16z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z } >>> { celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_30z = celloutsig_0_17z[10:8] >>> celloutsig_0_22z[2:0];
  assign celloutsig_1_0z = ~((in_data[170] & in_data[113]) | in_data[113]);
  assign { celloutsig_0_13z[6], celloutsig_0_13z[4:1], celloutsig_0_13z[9:7], celloutsig_0_13z[0] } = ~ { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, in_data[85:83], celloutsig_0_0z };
  assign { celloutsig_1_13z[14:3], celloutsig_1_13z[15], celloutsig_1_13z[2], celloutsig_1_13z[16], celloutsig_1_13z[0], celloutsig_1_13z[21:17] } = ~ { celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, in_data[154:150] };
  assign celloutsig_0_13z[5] = celloutsig_0_13z[6];
  assign celloutsig_1_13z[1] = celloutsig_1_13z[2];
  assign { out_data[128], out_data[102:96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
