vhdl xil_defaultlib "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE.vhd"
vhdl xil_defaultlib "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA.vhd"
vhdl xil_defaultlib "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_comb.vhd"
vhdl xil_defaultlib "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/three_way_or.vhd"
vhdl xil_defaultlib "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/RCA.vhd"
vhdl xil_defaultlib "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq_beh.vhd"
vhdl xil_defaultlib "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd"
vhdl xil_defaultlib "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd"
vhdl xil_defaultlib "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/AND_GATE.vhd"
vhdl xil_defaultlib "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/BCD_ADDER.vhd"
vhdl xil_defaultlib "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/BCD_PA.vhd"
vhdl xil_defaultlib "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sim_1/new/HA_tb.vhd"
vhdl xil_defaultlib "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sim_1/new/FA_comb_tb.vhd"
vhdl xil_defaultlib "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sim_1/new/FA_seq_tb.vhd"
vhdl xil_defaultlib "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sim_1/new/FA_bcomb_tb.vhd"
vhdl xil_defaultlib "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sim_1/new/FA_bseq_tb.vhd"
vhdl xil_defaultlib "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sim_1/new/RCA_tb.vhd"
vhdl xil_defaultlib "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sim_1/new/BCD_ADDER_tb.vhd"
vhdl xil_defaultlib "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sim_1/new/BCD_PA_tb.vhd"
verilog xil_defaultlib "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v"
nosort
