
STM32 Midi Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ab58  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  0800ac64  0800ac64  0001ac64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ace0  0800ace0  00020194  2**0
                  CONTENTS
  4 .ARM          00000000  0800ace0  0800ace0  00020194  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ace0  0800ace0  00020194  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ace0  0800ace0  0001ace0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ace4  0800ace4  0001ace4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000194  20000000  0800ace8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001428  20000194  0800ae7c  00020194  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200015bc  0800ae7c  000215bc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020194  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c7da  00000000  00000000  000201bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003bba  00000000  00000000  0003c997  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001568  00000000  00000000  00040558  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000013b8  00000000  00000000  00041ac0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001c0b8  00000000  00000000  00042e78  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000159ee  00000000  00000000  0005ef30  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00094cde  00000000  00000000  0007491e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001095fc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005854  00000000  00000000  00109678  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000194 	.word	0x20000194
 8000128:	00000000 	.word	0x00000000
 800012c:	0800ac4c 	.word	0x0800ac4c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000198 	.word	0x20000198
 8000148:	0800ac4c 	.word	0x0800ac4c

0800014c <DWT_Delay_Init>:

#include "DWT_Delay.h"

/* DWT based delay */
uint32_t DWT_Delay_Init(void)
{
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000150:	4b14      	ldr	r3, [pc, #80]	; (80001a4 <DWT_Delay_Init+0x58>)
 8000152:	68db      	ldr	r3, [r3, #12]
 8000154:	4a13      	ldr	r2, [pc, #76]	; (80001a4 <DWT_Delay_Init+0x58>)
 8000156:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800015a:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 800015c:	4b11      	ldr	r3, [pc, #68]	; (80001a4 <DWT_Delay_Init+0x58>)
 800015e:	68db      	ldr	r3, [r3, #12]
 8000160:	4a10      	ldr	r2, [pc, #64]	; (80001a4 <DWT_Delay_Init+0x58>)
 8000162:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000166:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000168:	4b0f      	ldr	r3, [pc, #60]	; (80001a8 <DWT_Delay_Init+0x5c>)
 800016a:	681b      	ldr	r3, [r3, #0]
 800016c:	4a0e      	ldr	r2, [pc, #56]	; (80001a8 <DWT_Delay_Init+0x5c>)
 800016e:	f023 0301 	bic.w	r3, r3, #1
 8000172:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000174:	4b0c      	ldr	r3, [pc, #48]	; (80001a8 <DWT_Delay_Init+0x5c>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	4a0b      	ldr	r2, [pc, #44]	; (80001a8 <DWT_Delay_Init+0x5c>)
 800017a:	f043 0301 	orr.w	r3, r3, #1
 800017e:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8000180:	4b09      	ldr	r3, [pc, #36]	; (80001a8 <DWT_Delay_Init+0x5c>)
 8000182:	2200      	movs	r2, #0
 8000184:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 8000186:	bf00      	nop
    __ASM volatile ("NOP");
 8000188:	bf00      	nop
    __ASM volatile ("NOP");
 800018a:	bf00      	nop
    /* Check if clock cycle counter has started */
    if(DWT->CYCCNT)
 800018c:	4b06      	ldr	r3, [pc, #24]	; (80001a8 <DWT_Delay_Init+0x5c>)
 800018e:	685b      	ldr	r3, [r3, #4]
 8000190:	2b00      	cmp	r3, #0
 8000192:	d001      	beq.n	8000198 <DWT_Delay_Init+0x4c>
    {
       return 0; /*clock cycle counter started*/
 8000194:	2300      	movs	r3, #0
 8000196:	e000      	b.n	800019a <DWT_Delay_Init+0x4e>
    }
    else
    {
      return 1; /*clock cycle counter not started*/
 8000198:	2301      	movs	r3, #1
    }
}
 800019a:	4618      	mov	r0, r3
 800019c:	46bd      	mov	sp, r7
 800019e:	bc80      	pop	{r7}
 80001a0:	4770      	bx	lr
 80001a2:	bf00      	nop
 80001a4:	e000edf0 	.word	0xe000edf0
 80001a8:	e0001000 	.word	0xe0001000

080001ac <DWT_Delay_us>:

void DWT_Delay_us(volatile uint32_t au32_microseconds)
{
 80001ac:	b580      	push	{r7, lr}
 80001ae:	b084      	sub	sp, #16
 80001b0:	af00      	add	r7, sp, #0
 80001b2:	6078      	str	r0, [r7, #4]
  uint32_t au32_initial_ticks = DWT->CYCCNT;
 80001b4:	4b0e      	ldr	r3, [pc, #56]	; (80001f0 <DWT_Delay_us+0x44>)
 80001b6:	685b      	ldr	r3, [r3, #4]
 80001b8:	60fb      	str	r3, [r7, #12]
  uint32_t au32_ticks = (HAL_RCC_GetHCLKFreq() / 1000000);
 80001ba:	f006 f82d 	bl	8006218 <HAL_RCC_GetHCLKFreq>
 80001be:	4602      	mov	r2, r0
 80001c0:	4b0c      	ldr	r3, [pc, #48]	; (80001f4 <DWT_Delay_us+0x48>)
 80001c2:	fba3 2302 	umull	r2, r3, r3, r2
 80001c6:	0c9b      	lsrs	r3, r3, #18
 80001c8:	60bb      	str	r3, [r7, #8]
  au32_microseconds *= au32_ticks;
 80001ca:	687b      	ldr	r3, [r7, #4]
 80001cc:	68ba      	ldr	r2, [r7, #8]
 80001ce:	fb02 f303 	mul.w	r3, r2, r3
 80001d2:	607b      	str	r3, [r7, #4]
  while ((DWT->CYCCNT - au32_initial_ticks) < au32_microseconds-au32_ticks);
 80001d4:	bf00      	nop
 80001d6:	4b06      	ldr	r3, [pc, #24]	; (80001f0 <DWT_Delay_us+0x44>)
 80001d8:	685a      	ldr	r2, [r3, #4]
 80001da:	68fb      	ldr	r3, [r7, #12]
 80001dc:	1ad2      	subs	r2, r2, r3
 80001de:	6879      	ldr	r1, [r7, #4]
 80001e0:	68bb      	ldr	r3, [r7, #8]
 80001e2:	1acb      	subs	r3, r1, r3
 80001e4:	429a      	cmp	r2, r3
 80001e6:	d3f6      	bcc.n	80001d6 <DWT_Delay_us+0x2a>
}
 80001e8:	bf00      	nop
 80001ea:	3710      	adds	r7, #16
 80001ec:	46bd      	mov	sp, r7
 80001ee:	bd80      	pop	{r7, pc}
 80001f0:	e0001000 	.word	0xe0001000
 80001f4:	431bde83 	.word	0x431bde83

080001f8 <DWT_Delay_ms>:

void DWT_Delay_ms(volatile uint32_t au32_milliseconds)
{
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b084      	sub	sp, #16
 80001fc:	af00      	add	r7, sp, #0
 80001fe:	6078      	str	r0, [r7, #4]
  uint32_t au32_initial_ticks = DWT->CYCCNT;
 8000200:	4b0d      	ldr	r3, [pc, #52]	; (8000238 <DWT_Delay_ms+0x40>)
 8000202:	685b      	ldr	r3, [r3, #4]
 8000204:	60fb      	str	r3, [r7, #12]
  uint32_t au32_ticks = (HAL_RCC_GetHCLKFreq() / 1000);
 8000206:	f006 f807 	bl	8006218 <HAL_RCC_GetHCLKFreq>
 800020a:	4602      	mov	r2, r0
 800020c:	4b0b      	ldr	r3, [pc, #44]	; (800023c <DWT_Delay_ms+0x44>)
 800020e:	fba3 2302 	umull	r2, r3, r3, r2
 8000212:	099b      	lsrs	r3, r3, #6
 8000214:	60bb      	str	r3, [r7, #8]
  au32_milliseconds *= au32_ticks;
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	68ba      	ldr	r2, [r7, #8]
 800021a:	fb02 f303 	mul.w	r3, r2, r3
 800021e:	607b      	str	r3, [r7, #4]
  while ((DWT->CYCCNT - au32_initial_ticks) < au32_milliseconds);
 8000220:	bf00      	nop
 8000222:	4b05      	ldr	r3, [pc, #20]	; (8000238 <DWT_Delay_ms+0x40>)
 8000224:	685a      	ldr	r2, [r3, #4]
 8000226:	68fb      	ldr	r3, [r7, #12]
 8000228:	1ad2      	subs	r2, r2, r3
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	429a      	cmp	r2, r3
 800022e:	d3f8      	bcc.n	8000222 <DWT_Delay_ms+0x2a>
}
 8000230:	bf00      	nop
 8000232:	3710      	adds	r7, #16
 8000234:	46bd      	mov	sp, r7
 8000236:	bd80      	pop	{r7, pc}
 8000238:	e0001000 	.word	0xe0001000
 800023c:	10624dd3 	.word	0x10624dd3

08000240 <debugLCD>:
volatile uint8_t cycleEN = 0; //does the enable pin need to be cycled in I2C2 BTF?
volatile uint8_t currentLCDByte = 0; //which byte are we at (out of 9)


/* MCP23017 Defines */
void debugLCD(){
 8000240:	b480      	push	{r7}
 8000242:	af00      	add	r7, sp, #0
	GPIOB->BRR = 1<<1;
 8000244:	4b04      	ldr	r3, [pc, #16]	; (8000258 <debugLCD+0x18>)
 8000246:	2202      	movs	r2, #2
 8000248:	615a      	str	r2, [r3, #20]
	GPIOB->BSRR = 1<<1;
 800024a:	4b03      	ldr	r3, [pc, #12]	; (8000258 <debugLCD+0x18>)
 800024c:	2202      	movs	r2, #2
 800024e:	611a      	str	r2, [r3, #16]
}
 8000250:	bf00      	nop
 8000252:	46bd      	mov	sp, r7
 8000254:	bc80      	pop	{r7}
 8000256:	4770      	bx	lr
 8000258:	40010c00 	.word	0x40010c00

0800025c <MCP23017SetPin>:
void MCP23017SetPin(uint8_t pin, bank b, uint8_t addr){
 800025c:	b480      	push	{r7}
 800025e:	b083      	sub	sp, #12
 8000260:	af00      	add	r7, sp, #0
 8000262:	4603      	mov	r3, r0
 8000264:	71fb      	strb	r3, [r7, #7]
 8000266:	460b      	mov	r3, r1
 8000268:	71bb      	strb	r3, [r7, #6]
 800026a:	4613      	mov	r3, r2
 800026c:	717b      	strb	r3, [r7, #5]

	while(blocked); //wait for clearance
 800026e:	bf00      	nop
 8000270:	4b3f      	ldr	r3, [pc, #252]	; (8000370 <MCP23017SetPin+0x114>)
 8000272:	781b      	ldrb	r3, [r3, #0]
 8000274:	b2db      	uxtb	r3, r3
 8000276:	2b00      	cmp	r3, #0
 8000278:	d1fa      	bne.n	8000270 <MCP23017SetPin+0x14>
	//GPIOA->BSRR = (1<<7);

	currentIOState[b] |= (1<<pin);
 800027a:	79bb      	ldrb	r3, [r7, #6]
 800027c:	4a3d      	ldr	r2, [pc, #244]	; (8000374 <MCP23017SetPin+0x118>)
 800027e:	5cd3      	ldrb	r3, [r2, r3]
 8000280:	b25a      	sxtb	r2, r3
 8000282:	79fb      	ldrb	r3, [r7, #7]
 8000284:	2101      	movs	r1, #1
 8000286:	fa01 f303 	lsl.w	r3, r1, r3
 800028a:	b25b      	sxtb	r3, r3
 800028c:	4313      	orrs	r3, r2
 800028e:	b25a      	sxtb	r2, r3
 8000290:	79bb      	ldrb	r3, [r7, #6]
 8000292:	b2d1      	uxtb	r1, r2
 8000294:	4a37      	ldr	r2, [pc, #220]	; (8000374 <MCP23017SetPin+0x118>)
 8000296:	54d1      	strb	r1, [r2, r3]
	//write out the new state
	//UPDATE: This messes up the BAM Driver because it causes the BAM to skip entire steps... its better just to pause TIM2
	//__disable_irq(); //the entire routine will be super duper unhappy unless this is in place


	TIM2->CR1 &= ~1; //disable BAM Driver
 8000298:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800029c:	681b      	ldr	r3, [r3, #0]
 800029e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80002a2:	f023 0301 	bic.w	r3, r3, #1
 80002a6:	6013      	str	r3, [r2, #0]
	TIM3->CR1 &= ~1;
 80002a8:	4b33      	ldr	r3, [pc, #204]	; (8000378 <MCP23017SetPin+0x11c>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	4a32      	ldr	r2, [pc, #200]	; (8000378 <MCP23017SetPin+0x11c>)
 80002ae:	f023 0301 	bic.w	r3, r3, #1
 80002b2:	6013      	str	r3, [r2, #0]
	//__disable_irq();

	I2C2->CR1 |= (1<<8); //send start condition
 80002b4:	4b31      	ldr	r3, [pc, #196]	; (800037c <MCP23017SetPin+0x120>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	4a30      	ldr	r2, [pc, #192]	; (800037c <MCP23017SetPin+0x120>)
 80002ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80002be:	6013      	str	r3, [r2, #0]
	while ((I2C2->SR1 & 1) == 0); //clear SB
 80002c0:	bf00      	nop
 80002c2:	4b2e      	ldr	r3, [pc, #184]	; (800037c <MCP23017SetPin+0x120>)
 80002c4:	695b      	ldr	r3, [r3, #20]
 80002c6:	f003 0301 	and.w	r3, r3, #1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d0f9      	beq.n	80002c2 <MCP23017SetPin+0x66>
	I2C2->DR = addr; //address the MCP23017
 80002ce:	4a2b      	ldr	r2, [pc, #172]	; (800037c <MCP23017SetPin+0x120>)
 80002d0:	797b      	ldrb	r3, [r7, #5]
 80002d2:	6113      	str	r3, [r2, #16]
	//__enable_irq(); didn't work here
	while ((I2C2->SR1 & (1<<1)) == 0); //wait for ADDR flag
 80002d4:	bf00      	nop
 80002d6:	4b29      	ldr	r3, [pc, #164]	; (800037c <MCP23017SetPin+0x120>)
 80002d8:	695b      	ldr	r3, [r3, #20]
 80002da:	f003 0302 	and.w	r3, r3, #2
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d0f9      	beq.n	80002d6 <MCP23017SetPin+0x7a>
	while ((I2C2->SR2 & (1<<2)) == 0); //read I2C SR2
 80002e2:	bf00      	nop
 80002e4:	4b25      	ldr	r3, [pc, #148]	; (800037c <MCP23017SetPin+0x120>)
 80002e6:	699b      	ldr	r3, [r3, #24]
 80002e8:	f003 0304 	and.w	r3, r3, #4
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d0f9      	beq.n	80002e4 <MCP23017SetPin+0x88>

	while ((I2C2->SR1 & (1<<7)) == 0); //make sure TxE is 1
 80002f0:	bf00      	nop
 80002f2:	4b22      	ldr	r3, [pc, #136]	; (800037c <MCP23017SetPin+0x120>)
 80002f4:	695b      	ldr	r3, [r3, #20]
 80002f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d0f9      	beq.n	80002f2 <MCP23017SetPin+0x96>
	if(b==A){
 80002fe:	79bb      	ldrb	r3, [r7, #6]
 8000300:	2b00      	cmp	r3, #0
 8000302:	d103      	bne.n	800030c <MCP23017SetPin+0xb0>
		I2C2->DR = 0x14;
 8000304:	4b1d      	ldr	r3, [pc, #116]	; (800037c <MCP23017SetPin+0x120>)
 8000306:	2214      	movs	r2, #20
 8000308:	611a      	str	r2, [r3, #16]
 800030a:	e002      	b.n	8000312 <MCP23017SetPin+0xb6>
	}
	else{
		I2C2->DR = 0x15;
 800030c:	4b1b      	ldr	r3, [pc, #108]	; (800037c <MCP23017SetPin+0x120>)
 800030e:	2215      	movs	r2, #21
 8000310:	611a      	str	r2, [r3, #16]
	}
	while ((I2C2->SR1 & (1<<7)) == 0); //make sure TxE is 1
 8000312:	bf00      	nop
 8000314:	4b19      	ldr	r3, [pc, #100]	; (800037c <MCP23017SetPin+0x120>)
 8000316:	695b      	ldr	r3, [r3, #20]
 8000318:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800031c:	2b00      	cmp	r3, #0
 800031e:	d0f9      	beq.n	8000314 <MCP23017SetPin+0xb8>
	I2C2->DR = currentIOState[b]; //just pull everything low
 8000320:	79bb      	ldrb	r3, [r7, #6]
 8000322:	4a14      	ldr	r2, [pc, #80]	; (8000374 <MCP23017SetPin+0x118>)
 8000324:	5cd2      	ldrb	r2, [r2, r3]
 8000326:	4b15      	ldr	r3, [pc, #84]	; (800037c <MCP23017SetPin+0x120>)
 8000328:	611a      	str	r2, [r3, #16]
	while ((I2C2->SR1 & (1<<7)) == 0); //make sure TxE is 1
 800032a:	bf00      	nop
 800032c:	4b13      	ldr	r3, [pc, #76]	; (800037c <MCP23017SetPin+0x120>)
 800032e:	695b      	ldr	r3, [r3, #20]
 8000330:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000334:	2b00      	cmp	r3, #0
 8000336:	d0f9      	beq.n	800032c <MCP23017SetPin+0xd0>
	//while ((I2C2->SR1 & (1<<2)) == 0); //make sure BTF is 1
	I2C2->CR1 |= (1<<9); //send stop condition
 8000338:	4b10      	ldr	r3, [pc, #64]	; (800037c <MCP23017SetPin+0x120>)
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	4a0f      	ldr	r2, [pc, #60]	; (800037c <MCP23017SetPin+0x120>)
 800033e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000342:	6013      	str	r3, [r2, #0]

	while ((I2C2->SR2 & (1<<1)) == 1); //make damn sure the I2C bus is free
 8000344:	bf00      	nop
 8000346:	4b0d      	ldr	r3, [pc, #52]	; (800037c <MCP23017SetPin+0x120>)
 8000348:	699b      	ldr	r3, [r3, #24]

	//__enable_irq();
	TIM2->CR1 |= 1; //enable BAM Driver
 800034a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000354:	f043 0301 	orr.w	r3, r3, #1
 8000358:	6013      	str	r3, [r2, #0]
	TIM3->CR1 |= 1;
 800035a:	4b07      	ldr	r3, [pc, #28]	; (8000378 <MCP23017SetPin+0x11c>)
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	4a06      	ldr	r2, [pc, #24]	; (8000378 <MCP23017SetPin+0x11c>)
 8000360:	f043 0301 	orr.w	r3, r3, #1
 8000364:	6013      	str	r3, [r2, #0]

	//GPIOA->BRR = (1<<7);

}
 8000366:	bf00      	nop
 8000368:	370c      	adds	r7, #12
 800036a:	46bd      	mov	sp, r7
 800036c:	bc80      	pop	{r7}
 800036e:	4770      	bx	lr
 8000370:	200001b6 	.word	0x200001b6
 8000374:	200001b0 	.word	0x200001b0
 8000378:	40000400 	.word	0x40000400
 800037c:	40005800 	.word	0x40005800

08000380 <MCP23017ClearPin>:

void MCP23017ClearPin(uint8_t pin, bank b, uint8_t addr){
 8000380:	b480      	push	{r7}
 8000382:	b083      	sub	sp, #12
 8000384:	af00      	add	r7, sp, #0
 8000386:	4603      	mov	r3, r0
 8000388:	71fb      	strb	r3, [r7, #7]
 800038a:	460b      	mov	r3, r1
 800038c:	71bb      	strb	r3, [r7, #6]
 800038e:	4613      	mov	r3, r2
 8000390:	717b      	strb	r3, [r7, #5]

	while(blocked); //wait for clearance
 8000392:	bf00      	nop
 8000394:	4b40      	ldr	r3, [pc, #256]	; (8000498 <MCP23017ClearPin+0x118>)
 8000396:	781b      	ldrb	r3, [r3, #0]
 8000398:	b2db      	uxtb	r3, r3
 800039a:	2b00      	cmp	r3, #0
 800039c:	d1fa      	bne.n	8000394 <MCP23017ClearPin+0x14>
	//GPIOA->BSRR = (1<<7);

	currentIOState[b] &= ~(1<<pin);
 800039e:	79bb      	ldrb	r3, [r7, #6]
 80003a0:	4a3e      	ldr	r2, [pc, #248]	; (800049c <MCP23017ClearPin+0x11c>)
 80003a2:	5cd3      	ldrb	r3, [r2, r3]
 80003a4:	b25a      	sxtb	r2, r3
 80003a6:	79fb      	ldrb	r3, [r7, #7]
 80003a8:	2101      	movs	r1, #1
 80003aa:	fa01 f303 	lsl.w	r3, r1, r3
 80003ae:	b25b      	sxtb	r3, r3
 80003b0:	43db      	mvns	r3, r3
 80003b2:	b25b      	sxtb	r3, r3
 80003b4:	4013      	ands	r3, r2
 80003b6:	b25a      	sxtb	r2, r3
 80003b8:	79bb      	ldrb	r3, [r7, #6]
 80003ba:	b2d1      	uxtb	r1, r2
 80003bc:	4a37      	ldr	r2, [pc, #220]	; (800049c <MCP23017ClearPin+0x11c>)
 80003be:	54d1      	strb	r1, [r2, r3]
	//UPDATE: This messses up the BAM Driver... I think it'll be better just to stop TIM2
	//__disable_irq(); //the entire routine will be super duper unhappy unless this is in place

	//potential issue: the other interrupts may cause this crap to fail again...

	TIM2->CR1 &= ~1; //disable BAM Driver
 80003c0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003c4:	681b      	ldr	r3, [r3, #0]
 80003c6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003ca:	f023 0301 	bic.w	r3, r3, #1
 80003ce:	6013      	str	r3, [r2, #0]
	TIM3->CR1 &= ~1;
 80003d0:	4b33      	ldr	r3, [pc, #204]	; (80004a0 <MCP23017ClearPin+0x120>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	4a32      	ldr	r2, [pc, #200]	; (80004a0 <MCP23017ClearPin+0x120>)
 80003d6:	f023 0301 	bic.w	r3, r3, #1
 80003da:	6013      	str	r3, [r2, #0]
	//__disable_irq();

	I2C2->CR1 |= (1<<8); //send start condition
 80003dc:	4b31      	ldr	r3, [pc, #196]	; (80004a4 <MCP23017ClearPin+0x124>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	4a30      	ldr	r2, [pc, #192]	; (80004a4 <MCP23017ClearPin+0x124>)
 80003e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80003e6:	6013      	str	r3, [r2, #0]
	while ((I2C2->SR1 & 1) == 0); //clear SB
 80003e8:	bf00      	nop
 80003ea:	4b2e      	ldr	r3, [pc, #184]	; (80004a4 <MCP23017ClearPin+0x124>)
 80003ec:	695b      	ldr	r3, [r3, #20]
 80003ee:	f003 0301 	and.w	r3, r3, #1
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d0f9      	beq.n	80003ea <MCP23017ClearPin+0x6a>
	I2C2->DR = addr; //address the MCP23017
 80003f6:	4a2b      	ldr	r2, [pc, #172]	; (80004a4 <MCP23017ClearPin+0x124>)
 80003f8:	797b      	ldrb	r3, [r7, #5]
 80003fa:	6113      	str	r3, [r2, #16]
	//__enable_irq(); didn't work here
	while ((I2C2->SR1 & (1<<1)) == 0); //wait for ADDR flag
 80003fc:	bf00      	nop
 80003fe:	4b29      	ldr	r3, [pc, #164]	; (80004a4 <MCP23017ClearPin+0x124>)
 8000400:	695b      	ldr	r3, [r3, #20]
 8000402:	f003 0302 	and.w	r3, r3, #2
 8000406:	2b00      	cmp	r3, #0
 8000408:	d0f9      	beq.n	80003fe <MCP23017ClearPin+0x7e>
	while ((I2C2->SR2 & (1<<2)) == 0); //read I2C SR2
 800040a:	bf00      	nop
 800040c:	4b25      	ldr	r3, [pc, #148]	; (80004a4 <MCP23017ClearPin+0x124>)
 800040e:	699b      	ldr	r3, [r3, #24]
 8000410:	f003 0304 	and.w	r3, r3, #4
 8000414:	2b00      	cmp	r3, #0
 8000416:	d0f9      	beq.n	800040c <MCP23017ClearPin+0x8c>
	while ((I2C2->SR1 & (1<<7)) == 0); //make sure TxE is 1
 8000418:	bf00      	nop
 800041a:	4b22      	ldr	r3, [pc, #136]	; (80004a4 <MCP23017ClearPin+0x124>)
 800041c:	695b      	ldr	r3, [r3, #20]
 800041e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000422:	2b00      	cmp	r3, #0
 8000424:	d0f9      	beq.n	800041a <MCP23017ClearPin+0x9a>
	if(b==A){
 8000426:	79bb      	ldrb	r3, [r7, #6]
 8000428:	2b00      	cmp	r3, #0
 800042a:	d103      	bne.n	8000434 <MCP23017ClearPin+0xb4>
		I2C2->DR = 0x14;
 800042c:	4b1d      	ldr	r3, [pc, #116]	; (80004a4 <MCP23017ClearPin+0x124>)
 800042e:	2214      	movs	r2, #20
 8000430:	611a      	str	r2, [r3, #16]
 8000432:	e002      	b.n	800043a <MCP23017ClearPin+0xba>
	}
	else{
		I2C2->DR = 0x15;
 8000434:	4b1b      	ldr	r3, [pc, #108]	; (80004a4 <MCP23017ClearPin+0x124>)
 8000436:	2215      	movs	r2, #21
 8000438:	611a      	str	r2, [r3, #16]
	}
	while ((I2C2->SR1 & (1<<7)) == 0); //make sure TxE is 1
 800043a:	bf00      	nop
 800043c:	4b19      	ldr	r3, [pc, #100]	; (80004a4 <MCP23017ClearPin+0x124>)
 800043e:	695b      	ldr	r3, [r3, #20]
 8000440:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000444:	2b00      	cmp	r3, #0
 8000446:	d0f9      	beq.n	800043c <MCP23017ClearPin+0xbc>
	I2C2->DR = currentIOState[b]; //just pull everything low
 8000448:	79bb      	ldrb	r3, [r7, #6]
 800044a:	4a14      	ldr	r2, [pc, #80]	; (800049c <MCP23017ClearPin+0x11c>)
 800044c:	5cd2      	ldrb	r2, [r2, r3]
 800044e:	4b15      	ldr	r3, [pc, #84]	; (80004a4 <MCP23017ClearPin+0x124>)
 8000450:	611a      	str	r2, [r3, #16]
	while ((I2C2->SR1 & (1<<7)) == 0); //make sure TxE is 1
 8000452:	bf00      	nop
 8000454:	4b13      	ldr	r3, [pc, #76]	; (80004a4 <MCP23017ClearPin+0x124>)
 8000456:	695b      	ldr	r3, [r3, #20]
 8000458:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800045c:	2b00      	cmp	r3, #0
 800045e:	d0f9      	beq.n	8000454 <MCP23017ClearPin+0xd4>
	//while ((I2C2->SR1 & (1<<2)) == 0); //make sure BTF is 1
	I2C2->CR1 |= (1<<9); //send stop condition
 8000460:	4b10      	ldr	r3, [pc, #64]	; (80004a4 <MCP23017ClearPin+0x124>)
 8000462:	681b      	ldr	r3, [r3, #0]
 8000464:	4a0f      	ldr	r2, [pc, #60]	; (80004a4 <MCP23017ClearPin+0x124>)
 8000466:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800046a:	6013      	str	r3, [r2, #0]
	while ((I2C2->SR2 & (1<<1)) == 1); //make damn sure the I2C bus is free
 800046c:	bf00      	nop
 800046e:	4b0d      	ldr	r3, [pc, #52]	; (80004a4 <MCP23017ClearPin+0x124>)
 8000470:	699b      	ldr	r3, [r3, #24]

	//__enable_irq();
	TIM2->CR1 |= 1; //enable BAM Driver
 8000472:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800047c:	f043 0301 	orr.w	r3, r3, #1
 8000480:	6013      	str	r3, [r2, #0]
	TIM3->CR1 |= 1;
 8000482:	4b07      	ldr	r3, [pc, #28]	; (80004a0 <MCP23017ClearPin+0x120>)
 8000484:	681b      	ldr	r3, [r3, #0]
 8000486:	4a06      	ldr	r2, [pc, #24]	; (80004a0 <MCP23017ClearPin+0x120>)
 8000488:	f043 0301 	orr.w	r3, r3, #1
 800048c:	6013      	str	r3, [r2, #0]
	//__enable_irq();
	//GPIOA->BRR = (1<<7);

}
 800048e:	bf00      	nop
 8000490:	370c      	adds	r7, #12
 8000492:	46bd      	mov	sp, r7
 8000494:	bc80      	pop	{r7}
 8000496:	4770      	bx	lr
 8000498:	200001b6 	.word	0x200001b6
 800049c:	200001b0 	.word	0x200001b0
 80004a0:	40000400 	.word	0x40000400
 80004a4:	40005800 	.word	0x40005800

080004a8 <LCDInit>:
 * \fn LCDInit
 * @brief Initialises both the LCD and the MCP23017
 *
 * @param addr Address of the MCP23017
 */
void LCDInit(uint8_t addr){ //interrupts should be disabled here
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b082      	sub	sp, #8
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	4603      	mov	r3, r0
 80004b0:	71fb      	strb	r3, [r7, #7]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004b2:	b672      	cpsid	i

	//while(blocked); //wait for clearance anyways just for good measure

	//Initialise the MCP23017 first
	__disable_irq(); //let's allow the init to go down peacefully
	I2C2->CR1 |= (1<<8); //send start condition
 80004b4:	4b4a      	ldr	r3, [pc, #296]	; (80005e0 <LCDInit+0x138>)
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	4a49      	ldr	r2, [pc, #292]	; (80005e0 <LCDInit+0x138>)
 80004ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004be:	6013      	str	r3, [r2, #0]
	while ((I2C2->SR1 & 1) == 0); //clear SB
 80004c0:	bf00      	nop
 80004c2:	4b47      	ldr	r3, [pc, #284]	; (80005e0 <LCDInit+0x138>)
 80004c4:	695b      	ldr	r3, [r3, #20]
 80004c6:	f003 0301 	and.w	r3, r3, #1
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d0f9      	beq.n	80004c2 <LCDInit+0x1a>
	I2C2->DR = addr; //address the MCP23017
 80004ce:	4a44      	ldr	r2, [pc, #272]	; (80005e0 <LCDInit+0x138>)
 80004d0:	79fb      	ldrb	r3, [r7, #7]
 80004d2:	6113      	str	r3, [r2, #16]
	while ((I2C2->SR1 & (1<<1)) == 0); //wait for ADDR flag
 80004d4:	bf00      	nop
 80004d6:	4b42      	ldr	r3, [pc, #264]	; (80005e0 <LCDInit+0x138>)
 80004d8:	695b      	ldr	r3, [r3, #20]
 80004da:	f003 0302 	and.w	r3, r3, #2
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d0f9      	beq.n	80004d6 <LCDInit+0x2e>
	while ((I2C2->SR2 & (1<<2)) == 0); //read I2C SR2
 80004e2:	bf00      	nop
 80004e4:	4b3e      	ldr	r3, [pc, #248]	; (80005e0 <LCDInit+0x138>)
 80004e6:	699b      	ldr	r3, [r3, #24]
 80004e8:	f003 0304 	and.w	r3, r3, #4
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d0f9      	beq.n	80004e4 <LCDInit+0x3c>
	while ((I2C2->SR1 & (1<<7)) == 0); //make sure TxE is 1
 80004f0:	bf00      	nop
 80004f2:	4b3b      	ldr	r3, [pc, #236]	; (80005e0 <LCDInit+0x138>)
 80004f4:	695b      	ldr	r3, [r3, #20]
 80004f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d0f9      	beq.n	80004f2 <LCDInit+0x4a>
	I2C2->DR = 0x00; //write to IODIR_A
 80004fe:	4b38      	ldr	r3, [pc, #224]	; (80005e0 <LCDInit+0x138>)
 8000500:	2200      	movs	r2, #0
 8000502:	611a      	str	r2, [r3, #16]
	while ((I2C2->SR1 & (1<<7)) == 0); //make sure TxE is 1
 8000504:	bf00      	nop
 8000506:	4b36      	ldr	r3, [pc, #216]	; (80005e0 <LCDInit+0x138>)
 8000508:	695b      	ldr	r3, [r3, #20]
 800050a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800050e:	2b00      	cmp	r3, #0
 8000510:	d0f9      	beq.n	8000506 <LCDInit+0x5e>
	I2C2->DR = 0x00; //all outputs
 8000512:	4b33      	ldr	r3, [pc, #204]	; (80005e0 <LCDInit+0x138>)
 8000514:	2200      	movs	r2, #0
 8000516:	611a      	str	r2, [r3, #16]
	while ((I2C2->SR1 & (1<<7)) == 0); //make sure TxE is 1
 8000518:	bf00      	nop
 800051a:	4b31      	ldr	r3, [pc, #196]	; (80005e0 <LCDInit+0x138>)
 800051c:	695b      	ldr	r3, [r3, #20]
 800051e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000522:	2b00      	cmp	r3, #0
 8000524:	d0f9      	beq.n	800051a <LCDInit+0x72>
	I2C2->DR = 0x00; //all outputs for next address which is IODIR_B
 8000526:	4b2e      	ldr	r3, [pc, #184]	; (80005e0 <LCDInit+0x138>)
 8000528:	2200      	movs	r2, #0
 800052a:	611a      	str	r2, [r3, #16]
	while ((I2C2->SR1 & (1<<7)) == 0); //make sure TxE is 1
 800052c:	bf00      	nop
 800052e:	4b2c      	ldr	r3, [pc, #176]	; (80005e0 <LCDInit+0x138>)
 8000530:	695b      	ldr	r3, [r3, #20]
 8000532:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000536:	2b00      	cmp	r3, #0
 8000538:	d0f9      	beq.n	800052e <LCDInit+0x86>
	//while ((I2C2->SR1 & (1<<2)) == 0); //make sure BTF is 1
	I2C2->CR1 |= (1<<9); //send stop condition
 800053a:	4b29      	ldr	r3, [pc, #164]	; (80005e0 <LCDInit+0x138>)
 800053c:	681b      	ldr	r3, [r3, #0]
 800053e:	4a28      	ldr	r2, [pc, #160]	; (80005e0 <LCDInit+0x138>)
 8000540:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000544:	6013      	str	r3, [r2, #0]


	//Pull RS, RW and E pins LOW
	MCP23017ClearPin(RS_Pin, B, LCD_Address);
 8000546:	224e      	movs	r2, #78	; 0x4e
 8000548:	2101      	movs	r1, #1
 800054a:	2002      	movs	r0, #2
 800054c:	f7ff ff18 	bl	8000380 <MCP23017ClearPin>
	MCP23017ClearPin(RW_Pin, B, LCD_Address);
 8000550:	224e      	movs	r2, #78	; 0x4e
 8000552:	2101      	movs	r1, #1
 8000554:	2001      	movs	r0, #1
 8000556:	f7ff ff13 	bl	8000380 <MCP23017ClearPin>
	GPIOA->BRR = 1<<8;
 800055a:	4b22      	ldr	r3, [pc, #136]	; (80005e4 <LCDInit+0x13c>)
 800055c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000560:	615a      	str	r2, [r3, #20]



	LCDData(0x00, addr); //clear the data pins as well
 8000562:	79fb      	ldrb	r3, [r7, #7]
 8000564:	4619      	mov	r1, r3
 8000566:	2000      	movs	r0, #0
 8000568:	f000 f83e 	bl	80005e8 <LCDData>
	DWT_Delay_ms(30);
 800056c:	201e      	movs	r0, #30
 800056e:	f7ff fe43 	bl	80001f8 <DWT_Delay_ms>

	LCDCommand(0x30, addr); //function set
 8000572:	79fb      	ldrb	r3, [r7, #7]
 8000574:	4619      	mov	r1, r3
 8000576:	2030      	movs	r0, #48	; 0x30
 8000578:	f000 f8b2 	bl	80006e0 <LCDCommand>
	DWT_Delay_ms(5);
 800057c:	2005      	movs	r0, #5
 800057e:	f7ff fe3b 	bl	80001f8 <DWT_Delay_ms>

	LCDCommand(0x30, addr); //function set
 8000582:	79fb      	ldrb	r3, [r7, #7]
 8000584:	4619      	mov	r1, r3
 8000586:	2030      	movs	r0, #48	; 0x30
 8000588:	f000 f8aa 	bl	80006e0 <LCDCommand>
	DWT_Delay_ms(5);
 800058c:	2005      	movs	r0, #5
 800058e:	f7ff fe33 	bl	80001f8 <DWT_Delay_ms>

	LCDCommand(0x30, addr); //function set
 8000592:	79fb      	ldrb	r3, [r7, #7]
 8000594:	4619      	mov	r1, r3
 8000596:	2030      	movs	r0, #48	; 0x30
 8000598:	f000 f8a2 	bl	80006e0 <LCDCommand>
	DWT_Delay_us(1000);
 800059c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005a0:	f7ff fe04 	bl	80001ac <DWT_Delay_us>

	LCDCommand(0x38, addr); //8-bit mode, 2 lines, smaller font
 80005a4:	79fb      	ldrb	r3, [r7, #7]
 80005a6:	4619      	mov	r1, r3
 80005a8:	2038      	movs	r0, #56	; 0x38
 80005aa:	f000 f899 	bl	80006e0 <LCDCommand>

	LCDCommand(0x0C, addr); //display ON
 80005ae:	79fb      	ldrb	r3, [r7, #7]
 80005b0:	4619      	mov	r1, r3
 80005b2:	200c      	movs	r0, #12
 80005b4:	f000 f894 	bl	80006e0 <LCDCommand>

	LCDCommand(0x01, addr); //display clear
 80005b8:	79fb      	ldrb	r3, [r7, #7]
 80005ba:	4619      	mov	r1, r3
 80005bc:	2001      	movs	r0, #1
 80005be:	f000 f88f 	bl	80006e0 <LCDCommand>
	DWT_Delay_us(2000); //clear requires a substantial delay
 80005c2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80005c6:	f7ff fdf1 	bl	80001ac <DWT_Delay_us>

	LCDCommand(0x06, addr); //set entry mode
 80005ca:	79fb      	ldrb	r3, [r7, #7]
 80005cc:	4619      	mov	r1, r3
 80005ce:	2006      	movs	r0, #6
 80005d0:	f000 f886 	bl	80006e0 <LCDCommand>
  __ASM volatile ("cpsie i" : : : "memory");
 80005d4:	b662      	cpsie	i

	__enable_irq();


}
 80005d6:	bf00      	nop
 80005d8:	3708      	adds	r7, #8
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	40005800 	.word	0x40005800
 80005e4:	40010800 	.word	0x40010800

080005e8 <LCDData>:
 * @brief Presents the data to D0 to D7 (located on Bank A)
 *
 * @param data Data to send
 * @param addr I2C Address of the MCP23017
 */
void LCDData(char data, uint8_t addr){
 80005e8:	b480      	push	{r7}
 80005ea:	b083      	sub	sp, #12
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	4603      	mov	r3, r0
 80005f0:	460a      	mov	r2, r1
 80005f2:	71fb      	strb	r3, [r7, #7]
 80005f4:	4613      	mov	r3, r2
 80005f6:	71bb      	strb	r3, [r7, #6]

	while(blocked); //wait for clearance
 80005f8:	bf00      	nop
 80005fa:	4b36      	ldr	r3, [pc, #216]	; (80006d4 <LCDData+0xec>)
 80005fc:	781b      	ldrb	r3, [r3, #0]
 80005fe:	b2db      	uxtb	r3, r3
 8000600:	2b00      	cmp	r3, #0
 8000602:	d1fa      	bne.n	80005fa <LCDData+0x12>

	TIM2->CR1 &= ~1; //disable BAM Driver
 8000604:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800060e:	f023 0301 	bic.w	r3, r3, #1
 8000612:	6013      	str	r3, [r2, #0]
	TIM3->CR1 &= ~1;
 8000614:	4b30      	ldr	r3, [pc, #192]	; (80006d8 <LCDData+0xf0>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	4a2f      	ldr	r2, [pc, #188]	; (80006d8 <LCDData+0xf0>)
 800061a:	f023 0301 	bic.w	r3, r3, #1
 800061e:	6013      	str	r3, [r2, #0]
	//__disable_irq();

	I2C2->CR1 |= (1<<8); //send start condition
 8000620:	4b2e      	ldr	r3, [pc, #184]	; (80006dc <LCDData+0xf4>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a2d      	ldr	r2, [pc, #180]	; (80006dc <LCDData+0xf4>)
 8000626:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800062a:	6013      	str	r3, [r2, #0]
	while ((I2C2->SR1 & 1) == 0); //clear SB
 800062c:	bf00      	nop
 800062e:	4b2b      	ldr	r3, [pc, #172]	; (80006dc <LCDData+0xf4>)
 8000630:	695b      	ldr	r3, [r3, #20]
 8000632:	f003 0301 	and.w	r3, r3, #1
 8000636:	2b00      	cmp	r3, #0
 8000638:	d0f9      	beq.n	800062e <LCDData+0x46>
	I2C2->DR = addr; //address the MCP23017
 800063a:	4a28      	ldr	r2, [pc, #160]	; (80006dc <LCDData+0xf4>)
 800063c:	79bb      	ldrb	r3, [r7, #6]
 800063e:	6113      	str	r3, [r2, #16]
	while ((I2C2->SR1 & (1<<1)) == 0); //wait for ADDR flag
 8000640:	bf00      	nop
 8000642:	4b26      	ldr	r3, [pc, #152]	; (80006dc <LCDData+0xf4>)
 8000644:	695b      	ldr	r3, [r3, #20]
 8000646:	f003 0302 	and.w	r3, r3, #2
 800064a:	2b00      	cmp	r3, #0
 800064c:	d0f9      	beq.n	8000642 <LCDData+0x5a>
	while ((I2C2->SR2 & (1<<2)) == 0); //read I2C SR2
 800064e:	bf00      	nop
 8000650:	4b22      	ldr	r3, [pc, #136]	; (80006dc <LCDData+0xf4>)
 8000652:	699b      	ldr	r3, [r3, #24]
 8000654:	f003 0304 	and.w	r3, r3, #4
 8000658:	2b00      	cmp	r3, #0
 800065a:	d0f9      	beq.n	8000650 <LCDData+0x68>
	while ((I2C2->SR1 & (1<<7)) == 0); //make sure TxE is 1
 800065c:	bf00      	nop
 800065e:	4b1f      	ldr	r3, [pc, #124]	; (80006dc <LCDData+0xf4>)
 8000660:	695b      	ldr	r3, [r3, #20]
 8000662:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000666:	2b00      	cmp	r3, #0
 8000668:	d0f9      	beq.n	800065e <LCDData+0x76>
	I2C2->DR = 0x14; //write to GPIO_A
 800066a:	4b1c      	ldr	r3, [pc, #112]	; (80006dc <LCDData+0xf4>)
 800066c:	2214      	movs	r2, #20
 800066e:	611a      	str	r2, [r3, #16]
	while ((I2C2->SR1 & (1<<7)) == 0); //make sure TxE is 1
 8000670:	bf00      	nop
 8000672:	4b1a      	ldr	r3, [pc, #104]	; (80006dc <LCDData+0xf4>)
 8000674:	695b      	ldr	r3, [r3, #20]
 8000676:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800067a:	2b00      	cmp	r3, #0
 800067c:	d0f9      	beq.n	8000672 <LCDData+0x8a>
	I2C2->DR = data; //present data at output bank A
 800067e:	4a17      	ldr	r2, [pc, #92]	; (80006dc <LCDData+0xf4>)
 8000680:	79fb      	ldrb	r3, [r7, #7]
 8000682:	6113      	str	r3, [r2, #16]
	while ((I2C2->SR1 & (1<<7)) == 0); //make sure TxE is 1
 8000684:	bf00      	nop
 8000686:	4b15      	ldr	r3, [pc, #84]	; (80006dc <LCDData+0xf4>)
 8000688:	695b      	ldr	r3, [r3, #20]
 800068a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800068e:	2b00      	cmp	r3, #0
 8000690:	d0f9      	beq.n	8000686 <LCDData+0x9e>
	while ((I2C2->SR1 & (1<<2)) == 0); //make sure BTF is 1
 8000692:	bf00      	nop
 8000694:	4b11      	ldr	r3, [pc, #68]	; (80006dc <LCDData+0xf4>)
 8000696:	695b      	ldr	r3, [r3, #20]
 8000698:	f003 0304 	and.w	r3, r3, #4
 800069c:	2b00      	cmp	r3, #0
 800069e:	d0f9      	beq.n	8000694 <LCDData+0xac>
	I2C2->CR1 |= (1<<9); //send stop condition
 80006a0:	4b0e      	ldr	r3, [pc, #56]	; (80006dc <LCDData+0xf4>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	4a0d      	ldr	r2, [pc, #52]	; (80006dc <LCDData+0xf4>)
 80006a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80006aa:	6013      	str	r3, [r2, #0]

	//__enable_irq();
	TIM2->CR1 |= 1; //enable BAM Driver
 80006ac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80006b6:	f043 0301 	orr.w	r3, r3, #1
 80006ba:	6013      	str	r3, [r2, #0]
	TIM3->CR1 |= 1;
 80006bc:	4b06      	ldr	r3, [pc, #24]	; (80006d8 <LCDData+0xf0>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a05      	ldr	r2, [pc, #20]	; (80006d8 <LCDData+0xf0>)
 80006c2:	f043 0301 	orr.w	r3, r3, #1
 80006c6:	6013      	str	r3, [r2, #0]

}
 80006c8:	bf00      	nop
 80006ca:	370c      	adds	r7, #12
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bc80      	pop	{r7}
 80006d0:	4770      	bx	lr
 80006d2:	bf00      	nop
 80006d4:	200001b6 	.word	0x200001b6
 80006d8:	40000400 	.word	0x40000400
 80006dc:	40005800 	.word	0x40005800

080006e0 <LCDCommand>:

void LCDCommand(char data, uint8_t addr){
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b082      	sub	sp, #8
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	4603      	mov	r3, r0
 80006e8:	460a      	mov	r2, r1
 80006ea:	71fb      	strb	r3, [r7, #7]
 80006ec:	4613      	mov	r3, r2
 80006ee:	71bb      	strb	r3, [r7, #6]


	MCP23017ClearPin(RS_Pin, B, addr);
 80006f0:	79bb      	ldrb	r3, [r7, #6]
 80006f2:	461a      	mov	r2, r3
 80006f4:	2101      	movs	r1, #1
 80006f6:	2002      	movs	r0, #2
 80006f8:	f7ff fe42 	bl	8000380 <MCP23017ClearPin>

	LCDData(data, addr);
 80006fc:	79ba      	ldrb	r2, [r7, #6]
 80006fe:	79fb      	ldrb	r3, [r7, #7]
 8000700:	4611      	mov	r1, r2
 8000702:	4618      	mov	r0, r3
 8000704:	f7ff ff70 	bl	80005e8 <LCDData>

	LCDCycleEN(addr);
 8000708:	79bb      	ldrb	r3, [r7, #6]
 800070a:	4618      	mov	r0, r3
 800070c:	f000 f80a 	bl	8000724 <LCDCycleEN>

	MCP23017SetPin(RS_Pin, B, addr);
 8000710:	79bb      	ldrb	r3, [r7, #6]
 8000712:	461a      	mov	r2, r3
 8000714:	2101      	movs	r1, #1
 8000716:	2002      	movs	r0, #2
 8000718:	f7ff fda0 	bl	800025c <MCP23017SetPin>

}
 800071c:	bf00      	nop
 800071e:	3708      	adds	r7, #8
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}

08000724 <LCDCycleEN>:

void LCDCycleEN(uint8_t addr){
 8000724:	b480      	push	{r7}
 8000726:	b083      	sub	sp, #12
 8000728:	af00      	add	r7, sp, #0
 800072a:	4603      	mov	r3, r0
 800072c:	71fb      	strb	r3, [r7, #7]
	DWT_Delay_us(1);
	MCP23017ClearPin(EN_Pin, B, addr);
	DWT_Delay_us(100);

*/
	GPIOA->BRR = 1<<8;
 800072e:	4b0c      	ldr	r3, [pc, #48]	; (8000760 <LCDCycleEN+0x3c>)
 8000730:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000734:	615a      	str	r2, [r3, #20]
	GPIOA->BSRR = 1<<8; //this pulse is 100ns, aka too short, datasheet specifies min of 230 ns
 8000736:	4b0a      	ldr	r3, [pc, #40]	; (8000760 <LCDCycleEN+0x3c>)
 8000738:	f44f 7280 	mov.w	r2, #256	; 0x100
 800073c:	611a      	str	r2, [r3, #16]
	GPIOA->BSRR = 1<<8;
 800073e:	4b08      	ldr	r3, [pc, #32]	; (8000760 <LCDCycleEN+0x3c>)
 8000740:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000744:	611a      	str	r2, [r3, #16]
	GPIOA->BSRR = 1<<8;
 8000746:	4b06      	ldr	r3, [pc, #24]	; (8000760 <LCDCycleEN+0x3c>)
 8000748:	f44f 7280 	mov.w	r2, #256	; 0x100
 800074c:	611a      	str	r2, [r3, #16]
	GPIOA->BRR = 1<<8;
 800074e:	4b04      	ldr	r3, [pc, #16]	; (8000760 <LCDCycleEN+0x3c>)
 8000750:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000754:	615a      	str	r2, [r3, #20]

}
 8000756:	bf00      	nop
 8000758:	370c      	adds	r7, #12
 800075a:	46bd      	mov	sp, r7
 800075c:	bc80      	pop	{r7}
 800075e:	4770      	bx	lr
 8000760:	40010800 	.word	0x40010800

08000764 <LCDWriteChar>:

void LCDWriteChar(char data, uint8_t addr){
 8000764:	b580      	push	{r7, lr}
 8000766:	b082      	sub	sp, #8
 8000768:	af00      	add	r7, sp, #0
 800076a:	4603      	mov	r3, r0
 800076c:	460a      	mov	r2, r1
 800076e:	71fb      	strb	r3, [r7, #7]
 8000770:	4613      	mov	r3, r2
 8000772:	71bb      	strb	r3, [r7, #6]

	//MCP23017SetPin(RS_Pin, B, addr);
	//I2C2->CR2 |= (1<<9); //enable event interrupts
	LCDData(data, addr);
 8000774:	79ba      	ldrb	r2, [r7, #6]
 8000776:	79fb      	ldrb	r3, [r7, #7]
 8000778:	4611      	mov	r1, r2
 800077a:	4618      	mov	r0, r3
 800077c:	f7ff ff34 	bl	80005e8 <LCDData>
	LCDCycleEN(addr);
 8000780:	79bb      	ldrb	r3, [r7, #6]
 8000782:	4618      	mov	r0, r3
 8000784:	f7ff ffce 	bl	8000724 <LCDCycleEN>

}
 8000788:	bf00      	nop
 800078a:	3708      	adds	r7, #8
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}

08000790 <LCDWriteString>:

void LCDWriteString(char *str, uint8_t addr){
 8000790:	b580      	push	{r7, lr}
 8000792:	b084      	sub	sp, #16
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
 8000798:	460b      	mov	r3, r1
 800079a:	70fb      	strb	r3, [r7, #3]

	for(int i = 0; (volatile char)str[i] != '\x00' ; i++){ //Nice touch: take advantage of null byte terminated strings
 800079c:	2300      	movs	r3, #0
 800079e:	60fb      	str	r3, [r7, #12]
 80007a0:	e00b      	b.n	80007ba <LCDWriteString+0x2a>
		LCDWriteChar(str[i], addr);
 80007a2:	68fb      	ldr	r3, [r7, #12]
 80007a4:	687a      	ldr	r2, [r7, #4]
 80007a6:	4413      	add	r3, r2
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	78fa      	ldrb	r2, [r7, #3]
 80007ac:	4611      	mov	r1, r2
 80007ae:	4618      	mov	r0, r3
 80007b0:	f7ff ffd8 	bl	8000764 <LCDWriteChar>
	for(int i = 0; (volatile char)str[i] != '\x00' ; i++){ //Nice touch: take advantage of null byte terminated strings
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	3301      	adds	r3, #1
 80007b8:	60fb      	str	r3, [r7, #12]
 80007ba:	68fb      	ldr	r3, [r7, #12]
 80007bc:	687a      	ldr	r2, [r7, #4]
 80007be:	4413      	add	r3, r2
 80007c0:	781b      	ldrb	r3, [r3, #0]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d1ed      	bne.n	80007a2 <LCDWriteString+0x12>
	}

}
 80007c6:	bf00      	nop
 80007c8:	3710      	adds	r7, #16
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}

080007ce <LCDClear>:

void LCDClear(uint8_t addr){
 80007ce:	b580      	push	{r7, lr}
 80007d0:	b082      	sub	sp, #8
 80007d2:	af00      	add	r7, sp, #0
 80007d4:	4603      	mov	r3, r0
 80007d6:	71fb      	strb	r3, [r7, #7]

	LCDCommand(1, addr);
 80007d8:	79fb      	ldrb	r3, [r7, #7]
 80007da:	4619      	mov	r1, r3
 80007dc:	2001      	movs	r0, #1
 80007de:	f7ff ff7f 	bl	80006e0 <LCDCommand>
	DWT_Delay_us(2000);
 80007e2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80007e6:	f7ff fce1 	bl	80001ac <DWT_Delay_us>

}
 80007ea:	bf00      	nop
 80007ec:	3708      	adds	r7, #8
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}

080007f2 <LCDSetCursor>:

void LCDSetCursor(uint8_t row, uint8_t col, uint8_t addr){
 80007f2:	b580      	push	{r7, lr}
 80007f4:	b084      	sub	sp, #16
 80007f6:	af00      	add	r7, sp, #0
 80007f8:	4603      	mov	r3, r0
 80007fa:	71fb      	strb	r3, [r7, #7]
 80007fc:	460b      	mov	r3, r1
 80007fe:	71bb      	strb	r3, [r7, #6]
 8000800:	4613      	mov	r3, r2
 8000802:	717b      	strb	r3, [r7, #5]

	char outbyte;

	if(row == 1){
 8000804:	79fb      	ldrb	r3, [r7, #7]
 8000806:	2b01      	cmp	r3, #1
 8000808:	d109      	bne.n	800081e <LCDSetCursor+0x2c>
		outbyte = 0x80 + col - 1;
 800080a:	79bb      	ldrb	r3, [r7, #6]
 800080c:	337f      	adds	r3, #127	; 0x7f
 800080e:	73fb      	strb	r3, [r7, #15]
		LCDCommand(outbyte, addr);
 8000810:	797a      	ldrb	r2, [r7, #5]
 8000812:	7bfb      	ldrb	r3, [r7, #15]
 8000814:	4611      	mov	r1, r2
 8000816:	4618      	mov	r0, r3
 8000818:	f7ff ff62 	bl	80006e0 <LCDCommand>
	else if(row == 2){
		outbyte = 0xC0 + col - 1;
		LCDCommand(outbyte, addr);
	}

}
 800081c:	e00b      	b.n	8000836 <LCDSetCursor+0x44>
	else if(row == 2){
 800081e:	79fb      	ldrb	r3, [r7, #7]
 8000820:	2b02      	cmp	r3, #2
 8000822:	d108      	bne.n	8000836 <LCDSetCursor+0x44>
		outbyte = 0xC0 + col - 1;
 8000824:	79bb      	ldrb	r3, [r7, #6]
 8000826:	3b41      	subs	r3, #65	; 0x41
 8000828:	73fb      	strb	r3, [r7, #15]
		LCDCommand(outbyte, addr);
 800082a:	797a      	ldrb	r2, [r7, #5]
 800082c:	7bfb      	ldrb	r3, [r7, #15]
 800082e:	4611      	mov	r1, r2
 8000830:	4618      	mov	r0, r3
 8000832:	f7ff ff55 	bl	80006e0 <LCDCommand>
}
 8000836:	bf00      	nop
 8000838:	3710      	adds	r7, #16
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
	...

08000840 <LCDPrepareInt>:
 * \fn LCDPrepareInt
 *
 * @brief this function sets up the MCP23017 so that it can take on the interrupt based auto LCD updating routine
 */
//TODO: might want to convert this to DMA driven code
void LCDPrepareInt(){
 8000840:	b480      	push	{r7}
 8000842:	af00      	add	r7, sp, #0

	//initialise the buffer for the DMA by inserting all the requisite stuff
	LCDBuffer[0] = 0x80; //line 1 col 1
 8000844:	4b4a      	ldr	r3, [pc, #296]	; (8000970 <LCDPrepareInt+0x130>)
 8000846:	2280      	movs	r2, #128	; 0x80
 8000848:	701a      	strb	r2, [r3, #0]
	LCDBuffer[9] = 0x88; //line 1 col 9
 800084a:	4b49      	ldr	r3, [pc, #292]	; (8000970 <LCDPrepareInt+0x130>)
 800084c:	2288      	movs	r2, #136	; 0x88
 800084e:	725a      	strb	r2, [r3, #9]
	LCDBuffer[18] = 0xC0; //line 2 col 1
 8000850:	4b47      	ldr	r3, [pc, #284]	; (8000970 <LCDPrepareInt+0x130>)
 8000852:	22c0      	movs	r2, #192	; 0xc0
 8000854:	749a      	strb	r2, [r3, #18]
	LCDBuffer[27] = 0xC8; //line 2 col 2
 8000856:	4b46      	ldr	r3, [pc, #280]	; (8000970 <LCDPrepareInt+0x130>)
 8000858:	22c8      	movs	r2, #200	; 0xc8
 800085a:	76da      	strb	r2, [r3, #27]

	while(blocked); //wait for clearance
 800085c:	bf00      	nop
 800085e:	4b45      	ldr	r3, [pc, #276]	; (8000974 <LCDPrepareInt+0x134>)
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	b2db      	uxtb	r3, r3
 8000864:	2b00      	cmp	r3, #0
 8000866:	d1fa      	bne.n	800085e <LCDPrepareInt+0x1e>

	TIM2->CR1 &= ~1; //disable BAM Driver
 8000868:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000872:	f023 0301 	bic.w	r3, r3, #1
 8000876:	6013      	str	r3, [r2, #0]
	TIM3->CR1 &= ~1;
 8000878:	4b3f      	ldr	r3, [pc, #252]	; (8000978 <LCDPrepareInt+0x138>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4a3e      	ldr	r2, [pc, #248]	; (8000978 <LCDPrepareInt+0x138>)
 800087e:	f023 0301 	bic.w	r3, r3, #1
 8000882:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8000884:	b672      	cpsid	i
	__disable_irq();

	I2C2->CR1 |= (1<<8); //send start condition
 8000886:	4b3d      	ldr	r3, [pc, #244]	; (800097c <LCDPrepareInt+0x13c>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	4a3c      	ldr	r2, [pc, #240]	; (800097c <LCDPrepareInt+0x13c>)
 800088c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000890:	6013      	str	r3, [r2, #0]
	while ((I2C2->SR1 & 1) == 0); //clear SB
 8000892:	bf00      	nop
 8000894:	4b39      	ldr	r3, [pc, #228]	; (800097c <LCDPrepareInt+0x13c>)
 8000896:	695b      	ldr	r3, [r3, #20]
 8000898:	f003 0301 	and.w	r3, r3, #1
 800089c:	2b00      	cmp	r3, #0
 800089e:	d0f9      	beq.n	8000894 <LCDPrepareInt+0x54>
	I2C2->DR = LCD_Address; //address the MCP23017
 80008a0:	4b36      	ldr	r3, [pc, #216]	; (800097c <LCDPrepareInt+0x13c>)
 80008a2:	224e      	movs	r2, #78	; 0x4e
 80008a4:	611a      	str	r2, [r3, #16]
	while ((I2C2->SR1 & (1<<1)) == 0); //wait for ADDR flag
 80008a6:	bf00      	nop
 80008a8:	4b34      	ldr	r3, [pc, #208]	; (800097c <LCDPrepareInt+0x13c>)
 80008aa:	695b      	ldr	r3, [r3, #20]
 80008ac:	f003 0302 	and.w	r3, r3, #2
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d0f9      	beq.n	80008a8 <LCDPrepareInt+0x68>
	while ((I2C2->SR2 & (1<<2)) == 0); //read I2C SR2
 80008b4:	bf00      	nop
 80008b6:	4b31      	ldr	r3, [pc, #196]	; (800097c <LCDPrepareInt+0x13c>)
 80008b8:	699b      	ldr	r3, [r3, #24]
 80008ba:	f003 0304 	and.w	r3, r3, #4
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d0f9      	beq.n	80008b6 <LCDPrepareInt+0x76>
	while ((I2C2->SR1 & (1<<7)) == 0); //make sure TxE is 1
 80008c2:	bf00      	nop
 80008c4:	4b2d      	ldr	r3, [pc, #180]	; (800097c <LCDPrepareInt+0x13c>)
 80008c6:	695b      	ldr	r3, [r3, #20]
 80008c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d0f9      	beq.n	80008c4 <LCDPrepareInt+0x84>
	I2C2->DR = 0x0A; //write to IOCON
 80008d0:	4b2a      	ldr	r3, [pc, #168]	; (800097c <LCDPrepareInt+0x13c>)
 80008d2:	220a      	movs	r2, #10
 80008d4:	611a      	str	r2, [r3, #16]
	while ((I2C2->SR1 & (1<<7)) == 0); //make sure TxE is 1
 80008d6:	bf00      	nop
 80008d8:	4b28      	ldr	r3, [pc, #160]	; (800097c <LCDPrepareInt+0x13c>)
 80008da:	695b      	ldr	r3, [r3, #20]
 80008dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d0f9      	beq.n	80008d8 <LCDPrepareInt+0x98>
	I2C2->DR = (1<<5)|(1<<7); //disable address incrementation and enable bank = 1
 80008e4:	4b25      	ldr	r3, [pc, #148]	; (800097c <LCDPrepareInt+0x13c>)
 80008e6:	22a0      	movs	r2, #160	; 0xa0
 80008e8:	611a      	str	r2, [r3, #16]
	while ((I2C2->SR1 & (1<<7)) == 0); //make sure TxE is 1
 80008ea:	bf00      	nop
 80008ec:	4b23      	ldr	r3, [pc, #140]	; (800097c <LCDPrepareInt+0x13c>)
 80008ee:	695b      	ldr	r3, [r3, #20]
 80008f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d0f9      	beq.n	80008ec <LCDPrepareInt+0xac>
	while ((I2C2->SR1 & (1<<2)) == 0); //make sure BTF is 1
 80008f8:	bf00      	nop
 80008fa:	4b20      	ldr	r3, [pc, #128]	; (800097c <LCDPrepareInt+0x13c>)
 80008fc:	695b      	ldr	r3, [r3, #20]
 80008fe:	f003 0304 	and.w	r3, r3, #4
 8000902:	2b00      	cmp	r3, #0
 8000904:	d0f9      	beq.n	80008fa <LCDPrepareInt+0xba>
	I2C2->CR1 |= (1<<9); //send stop condition
 8000906:	4b1d      	ldr	r3, [pc, #116]	; (800097c <LCDPrepareInt+0x13c>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	4a1c      	ldr	r2, [pc, #112]	; (800097c <LCDPrepareInt+0x13c>)
 800090c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000910:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000912:	b662      	cpsie	i

	__enable_irq();
	TIM2->CR1 |= 1; //enable BAM Driver
 8000914:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800091e:	f043 0301 	orr.w	r3, r3, #1
 8000922:	6013      	str	r3, [r2, #0]
	TIM3->CR1 |= 1;
 8000924:	4b14      	ldr	r3, [pc, #80]	; (8000978 <LCDPrepareInt+0x138>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	4a13      	ldr	r2, [pc, #76]	; (8000978 <LCDPrepareInt+0x138>)
 800092a:	f043 0301 	orr.w	r3, r3, #1
 800092e:	6013      	str	r3, [r2, #0]

	//I2C2->CR2 |= 1<<9; //enable I2C2 event Interrupts

	//prepare DMA1 Channel 4

	DMA1_Channel4->CMAR = (uint32_t)LCDBuffer;
 8000930:	4b13      	ldr	r3, [pc, #76]	; (8000980 <LCDPrepareInt+0x140>)
 8000932:	4a0f      	ldr	r2, [pc, #60]	; (8000970 <LCDPrepareInt+0x130>)
 8000934:	60da      	str	r2, [r3, #12]
	DMA1_Channel4->CPAR = (uint32_t)&(I2C2->DR);
 8000936:	4b12      	ldr	r3, [pc, #72]	; (8000980 <LCDPrepareInt+0x140>)
 8000938:	4a12      	ldr	r2, [pc, #72]	; (8000984 <LCDPrepareInt+0x144>)
 800093a:	609a      	str	r2, [r3, #8]
	DMA1_Channel4->CNDTR = 1; //this is just for the sake of having to wait for all the I2C data to be shifted out
 800093c:	4b10      	ldr	r3, [pc, #64]	; (8000980 <LCDPrepareInt+0x140>)
 800093e:	2201      	movs	r2, #1
 8000940:	605a      	str	r2, [r3, #4]
	DMA1_Channel4->CCR |= (0b10<<12); //High Priority
 8000942:	4b0f      	ldr	r3, [pc, #60]	; (8000980 <LCDPrepareInt+0x140>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	4a0e      	ldr	r2, [pc, #56]	; (8000980 <LCDPrepareInt+0x140>)
 8000948:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800094c:	6013      	str	r3, [r2, #0]
	DMA1_Channel4->CCR |= (1<<4 | 1<<7); //set MINC and Read from Memory
 800094e:	4b0c      	ldr	r3, [pc, #48]	; (8000980 <LCDPrepareInt+0x140>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	4a0b      	ldr	r2, [pc, #44]	; (8000980 <LCDPrepareInt+0x140>)
 8000954:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8000958:	6013      	str	r3, [r2, #0]

	DMA1_Channel4->CCR |= 1; //activate DMA
 800095a:	4b09      	ldr	r3, [pc, #36]	; (8000980 <LCDPrepareInt+0x140>)
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	4a08      	ldr	r2, [pc, #32]	; (8000980 <LCDPrepareInt+0x140>)
 8000960:	f043 0301 	orr.w	r3, r3, #1
 8000964:	6013      	str	r3, [r2, #0]

}
 8000966:	bf00      	nop
 8000968:	46bd      	mov	sp, r7
 800096a:	bc80      	pop	{r7}
 800096c:	4770      	bx	lr
 800096e:	bf00      	nop
 8000970:	20000400 	.word	0x20000400
 8000974:	200001b6 	.word	0x200001b6
 8000978:	40000400 	.word	0x40000400
 800097c:	40005800 	.word	0x40005800
 8000980:	40020044 	.word	0x40020044
 8000984:	40005810 	.word	0x40005810

08000988 <LCDWriteStringInt>:
 * call this in the TIM 2 ISR
 * update the variable currentLCDSection before calling this function
 * @brief This function sets up an interrupt based transfer routine, which is to be driven by TIM 2 every BAM cycle to update a quarter of the LCD
 */
//this code must be DMA driven since its called inside the TIM 2 interrupt, which is enough of a mess already
void LCDWriteStringInt(uint8_t section){
 8000988:	b580      	push	{r7, lr}
 800098a:	b084      	sub	sp, #16
 800098c:	af00      	add	r7, sp, #0
 800098e:	4603      	mov	r3, r0
 8000990:	71fb      	strb	r3, [r7, #7]

	//TODO: code now worry later - implement the line setting code, maybe just set it to run nevertheless for more straightforward timing control
	//TODO: Set dma to transfer only 1 byte; we are using the DMA to avoid tying up the cpu only, coz we need the BTF signal...

	currentLCDByte = 0; //reset the byte counter
 8000992:	4b30      	ldr	r3, [pc, #192]	; (8000a54 <LCDWriteStringInt+0xcc>)
 8000994:	2200      	movs	r2, #0
 8000996:	701a      	strb	r2, [r3, #0]

	//__disable_irq(); //this part is set to run after each LED Matrix next row, so I think we will not face any lockups

	DMA1_Channel4->CCR &= ~1; //disable DMA1 Channel 4 for reconfiguring
 8000998:	4b2f      	ldr	r3, [pc, #188]	; (8000a58 <LCDWriteStringInt+0xd0>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	4a2e      	ldr	r2, [pc, #184]	; (8000a58 <LCDWriteStringInt+0xd0>)
 800099e:	f023 0301 	bic.w	r3, r3, #1
 80009a2:	6013      	str	r3, [r2, #0]

	DMA1_Channel4->CNDTR = 1; //reload
 80009a4:	4b2c      	ldr	r3, [pc, #176]	; (8000a58 <LCDWriteStringInt+0xd0>)
 80009a6:	2201      	movs	r2, #1
 80009a8:	605a      	str	r2, [r3, #4]
	DMA1_Channel4->CMAR = (uint32_t)&(LCDBuffer[section*9]); //set target
 80009aa:	79fa      	ldrb	r2, [r7, #7]
 80009ac:	4613      	mov	r3, r2
 80009ae:	00db      	lsls	r3, r3, #3
 80009b0:	4413      	add	r3, r2
 80009b2:	4a2a      	ldr	r2, [pc, #168]	; (8000a5c <LCDWriteStringInt+0xd4>)
 80009b4:	441a      	add	r2, r3
 80009b6:	4b28      	ldr	r3, [pc, #160]	; (8000a58 <LCDWriteStringInt+0xd0>)
 80009b8:	60da      	str	r2, [r3, #12]

	DMA1_Channel4->CCR |= 1; //enable DMA1 Channel 4
 80009ba:	4b27      	ldr	r3, [pc, #156]	; (8000a58 <LCDWriteStringInt+0xd0>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	4a26      	ldr	r2, [pc, #152]	; (8000a58 <LCDWriteStringInt+0xd0>)
 80009c0:	f043 0301 	orr.w	r3, r3, #1
 80009c4:	6013      	str	r3, [r2, #0]


	//clear RS
	GPIOB->BRR = 1<1;
 80009c6:	4b26      	ldr	r3, [pc, #152]	; (8000a60 <LCDWriteStringInt+0xd8>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	615a      	str	r2, [r3, #20]
	cycleEN = 1; //indicate that the subsequent I2C byte transfers should be followed by cycling EN
 80009cc:	4b25      	ldr	r3, [pc, #148]	; (8000a64 <LCDWriteStringInt+0xdc>)
 80009ce:	2201      	movs	r2, #1
 80009d0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80009d2:	b672      	cpsid	i

	__disable_irq();

	for(int i = 0; i<100; i++){
 80009d4:	2300      	movs	r3, #0
 80009d6:	60fb      	str	r3, [r7, #12]
 80009d8:	e004      	b.n	80009e4 <LCDWriteStringInt+0x5c>
		debugLCD();
 80009da:	f7ff fc31 	bl	8000240 <debugLCD>
	for(int i = 0; i<100; i++){
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	3301      	adds	r3, #1
 80009e2:	60fb      	str	r3, [r7, #12]
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	2b63      	cmp	r3, #99	; 0x63
 80009e8:	ddf7      	ble.n	80009da <LCDWriteStringInt+0x52>
	}

	I2C2->CR1 |= (1<<8); //send start condition
 80009ea:	4b1f      	ldr	r3, [pc, #124]	; (8000a68 <LCDWriteStringInt+0xe0>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	4a1e      	ldr	r2, [pc, #120]	; (8000a68 <LCDWriteStringInt+0xe0>)
 80009f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009f4:	6013      	str	r3, [r2, #0]
	while ((I2C2->SR1 & 1) == 0); //clear SB
 80009f6:	bf00      	nop
 80009f8:	4b1b      	ldr	r3, [pc, #108]	; (8000a68 <LCDWriteStringInt+0xe0>)
 80009fa:	695b      	ldr	r3, [r3, #20]
 80009fc:	f003 0301 	and.w	r3, r3, #1
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d0f9      	beq.n	80009f8 <LCDWriteStringInt+0x70>
	I2C2->DR = LCD_Address; //address the LCD MCP23017
 8000a04:	4b18      	ldr	r3, [pc, #96]	; (8000a68 <LCDWriteStringInt+0xe0>)
 8000a06:	224e      	movs	r2, #78	; 0x4e
 8000a08:	611a      	str	r2, [r3, #16]
	//I2C2->CR2 |= (1<<11); //enable DMA Requests
	while ((I2C2->SR1 & (1<<1)) == 0); //wait for ADDR flag
 8000a0a:	bf00      	nop
 8000a0c:	4b16      	ldr	r3, [pc, #88]	; (8000a68 <LCDWriteStringInt+0xe0>)
 8000a0e:	695b      	ldr	r3, [r3, #20]
 8000a10:	f003 0302 	and.w	r3, r3, #2
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d0f9      	beq.n	8000a0c <LCDWriteStringInt+0x84>
	while ((I2C2->SR2 & (1<<2)) == 0) debugLCD(); //read I2C SR2
 8000a18:	e001      	b.n	8000a1e <LCDWriteStringInt+0x96>
 8000a1a:	f7ff fc11 	bl	8000240 <debugLCD>
 8000a1e:	4b12      	ldr	r3, [pc, #72]	; (8000a68 <LCDWriteStringInt+0xe0>)
 8000a20:	699b      	ldr	r3, [r3, #24]
 8000a22:	f003 0304 	and.w	r3, r3, #4
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d0f7      	beq.n	8000a1a <LCDWriteStringInt+0x92>
	while ((I2C2->SR1 & (1<<7)) == 0); //make sure TxE is 1
 8000a2a:	bf00      	nop
 8000a2c:	4b0e      	ldr	r3, [pc, #56]	; (8000a68 <LCDWriteStringInt+0xe0>)
 8000a2e:	695b      	ldr	r3, [r3, #20]
 8000a30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d0f9      	beq.n	8000a2c <LCDWriteStringInt+0xa4>
	I2C2->DR = 0x0A; //address OLATA
 8000a38:	4b0b      	ldr	r3, [pc, #44]	; (8000a68 <LCDWriteStringInt+0xe0>)
 8000a3a:	220a      	movs	r2, #10
 8000a3c:	611a      	str	r2, [r3, #16]
	I2C2->CR2 |= 1<<9; //enable I2C2 event Interrupts
 8000a3e:	4b0a      	ldr	r3, [pc, #40]	; (8000a68 <LCDWriteStringInt+0xe0>)
 8000a40:	685b      	ldr	r3, [r3, #4]
 8000a42:	4a09      	ldr	r2, [pc, #36]	; (8000a68 <LCDWriteStringInt+0xe0>)
 8000a44:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a48:	6053      	str	r3, [r2, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 8000a4a:	b662      	cpsie	i

	__enable_irq();


}
 8000a4c:	bf00      	nop
 8000a4e:	3710      	adds	r7, #16
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	200001b4 	.word	0x200001b4
 8000a58:	40020044 	.word	0x40020044
 8000a5c:	20000400 	.word	0x20000400
 8000a60:	40010c00 	.word	0x40010c00
 8000a64:	200001b3 	.word	0x200001b3
 8000a68:	40005800 	.word	0x40005800

08000a6c <LEDMatrixInit>:





void LEDMatrixInit(uint8_t addr){
 8000a6c:	b480      	push	{r7}
 8000a6e:	b083      	sub	sp, #12
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	4603      	mov	r3, r0
 8000a74:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i" : : : "memory");
 8000a76:	b672      	cpsid	i
	//note: BTF clearing and stop generation are handled by the Event Interrupt
	__disable_irq();



	I2C1->CR1 |= (1<<8); //send start condition
 8000a78:	4b46      	ldr	r3, [pc, #280]	; (8000b94 <LEDMatrixInit+0x128>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a45      	ldr	r2, [pc, #276]	; (8000b94 <LEDMatrixInit+0x128>)
 8000a7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a82:	6013      	str	r3, [r2, #0]
	while ((I2C1->SR1 & 1) == 0); //clear SB
 8000a84:	bf00      	nop
 8000a86:	4b43      	ldr	r3, [pc, #268]	; (8000b94 <LEDMatrixInit+0x128>)
 8000a88:	695b      	ldr	r3, [r3, #20]
 8000a8a:	f003 0301 	and.w	r3, r3, #1
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d0f9      	beq.n	8000a86 <LEDMatrixInit+0x1a>
	I2C1->DR = addr; //address the MCP23017
 8000a92:	4a40      	ldr	r2, [pc, #256]	; (8000b94 <LEDMatrixInit+0x128>)
 8000a94:	79fb      	ldrb	r3, [r7, #7]
 8000a96:	6113      	str	r3, [r2, #16]
	while ((I2C1->SR1 & (1<<1)) == 0); //wait for ADDR flag
 8000a98:	bf00      	nop
 8000a9a:	4b3e      	ldr	r3, [pc, #248]	; (8000b94 <LEDMatrixInit+0x128>)
 8000a9c:	695b      	ldr	r3, [r3, #20]
 8000a9e:	f003 0302 	and.w	r3, r3, #2
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d0f9      	beq.n	8000a9a <LEDMatrixInit+0x2e>
	while ((I2C1->SR2 & (1<<2)) == 0); //read I2C SR2
 8000aa6:	bf00      	nop
 8000aa8:	4b3a      	ldr	r3, [pc, #232]	; (8000b94 <LEDMatrixInit+0x128>)
 8000aaa:	699b      	ldr	r3, [r3, #24]
 8000aac:	f003 0304 	and.w	r3, r3, #4
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d0f9      	beq.n	8000aa8 <LEDMatrixInit+0x3c>
	while ((I2C1->SR1 & (1<<7)) == 0); //make sure TxE is 1
 8000ab4:	bf00      	nop
 8000ab6:	4b37      	ldr	r3, [pc, #220]	; (8000b94 <LEDMatrixInit+0x128>)
 8000ab8:	695b      	ldr	r3, [r3, #20]
 8000aba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d0f9      	beq.n	8000ab6 <LEDMatrixInit+0x4a>
	I2C1->DR = 0x00; //write to IODIR_A
 8000ac2:	4b34      	ldr	r3, [pc, #208]	; (8000b94 <LEDMatrixInit+0x128>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	611a      	str	r2, [r3, #16]
	while ((I2C1->SR1 & (1<<7)) == 0); //make sure TxE is 1
 8000ac8:	bf00      	nop
 8000aca:	4b32      	ldr	r3, [pc, #200]	; (8000b94 <LEDMatrixInit+0x128>)
 8000acc:	695b      	ldr	r3, [r3, #20]
 8000ace:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d0f9      	beq.n	8000aca <LEDMatrixInit+0x5e>
	I2C1->DR = 0x00; //all outputs
 8000ad6:	4b2f      	ldr	r3, [pc, #188]	; (8000b94 <LEDMatrixInit+0x128>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	611a      	str	r2, [r3, #16]
	while ((I2C1->SR1 & (1<<7)) == 0); //make sure TxE is 1
 8000adc:	bf00      	nop
 8000ade:	4b2d      	ldr	r3, [pc, #180]	; (8000b94 <LEDMatrixInit+0x128>)
 8000ae0:	695b      	ldr	r3, [r3, #20]
 8000ae2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d0f9      	beq.n	8000ade <LEDMatrixInit+0x72>
	I2C1->DR = 0x00; //all outputs for next address which is IODIR_B
 8000aea:	4b2a      	ldr	r3, [pc, #168]	; (8000b94 <LEDMatrixInit+0x128>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	611a      	str	r2, [r3, #16]
	while ((I2C1->SR1 & (1<<7)) == 0); //make sure TxE is 1
 8000af0:	bf00      	nop
 8000af2:	4b28      	ldr	r3, [pc, #160]	; (8000b94 <LEDMatrixInit+0x128>)
 8000af4:	695b      	ldr	r3, [r3, #20]
 8000af6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d0f9      	beq.n	8000af2 <LEDMatrixInit+0x86>
	//while ((I2C1->SR1 & (1<<2)) == 0); //make sure BTF is 1
	I2C1->CR1 |= (1<<9); //send stop condition
 8000afe:	4b25      	ldr	r3, [pc, #148]	; (8000b94 <LEDMatrixInit+0x128>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	4a24      	ldr	r2, [pc, #144]	; (8000b94 <LEDMatrixInit+0x128>)
 8000b04:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b08:	6013      	str	r3, [r2, #0]

	I2C1->CR1 |= (1<<8); //send start condition
 8000b0a:	4b22      	ldr	r3, [pc, #136]	; (8000b94 <LEDMatrixInit+0x128>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	4a21      	ldr	r2, [pc, #132]	; (8000b94 <LEDMatrixInit+0x128>)
 8000b10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b14:	6013      	str	r3, [r2, #0]
	while ((I2C1->SR1 & 1) == 0); //clear SB
 8000b16:	bf00      	nop
 8000b18:	4b1e      	ldr	r3, [pc, #120]	; (8000b94 <LEDMatrixInit+0x128>)
 8000b1a:	695b      	ldr	r3, [r3, #20]
 8000b1c:	f003 0301 	and.w	r3, r3, #1
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d0f9      	beq.n	8000b18 <LEDMatrixInit+0xac>
	I2C1->DR = addr; //address the MCP23017
 8000b24:	4a1b      	ldr	r2, [pc, #108]	; (8000b94 <LEDMatrixInit+0x128>)
 8000b26:	79fb      	ldrb	r3, [r7, #7]
 8000b28:	6113      	str	r3, [r2, #16]
	while ((I2C1->SR1 & (1<<1)) == 0); //wait for ADDR flag
 8000b2a:	bf00      	nop
 8000b2c:	4b19      	ldr	r3, [pc, #100]	; (8000b94 <LEDMatrixInit+0x128>)
 8000b2e:	695b      	ldr	r3, [r3, #20]
 8000b30:	f003 0302 	and.w	r3, r3, #2
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d0f9      	beq.n	8000b2c <LEDMatrixInit+0xc0>
	while ((I2C1->SR2 & (1<<2)) == 0); //read I2C SR2
 8000b38:	bf00      	nop
 8000b3a:	4b16      	ldr	r3, [pc, #88]	; (8000b94 <LEDMatrixInit+0x128>)
 8000b3c:	699b      	ldr	r3, [r3, #24]
 8000b3e:	f003 0304 	and.w	r3, r3, #4
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d0f9      	beq.n	8000b3a <LEDMatrixInit+0xce>
	while ((I2C1->SR1 & (1<<7)) == 0); //make sure TxE is 1
 8000b46:	bf00      	nop
 8000b48:	4b12      	ldr	r3, [pc, #72]	; (8000b94 <LEDMatrixInit+0x128>)
 8000b4a:	695b      	ldr	r3, [r3, #20]
 8000b4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d0f9      	beq.n	8000b48 <LEDMatrixInit+0xdc>
	I2C1->DR = 0x0A; //write to IOCON
 8000b54:	4b0f      	ldr	r3, [pc, #60]	; (8000b94 <LEDMatrixInit+0x128>)
 8000b56:	220a      	movs	r2, #10
 8000b58:	611a      	str	r2, [r3, #16]
	while ((I2C1->SR1 & (1<<7)) == 0); //make sure TxE is 1
 8000b5a:	bf00      	nop
 8000b5c:	4b0d      	ldr	r3, [pc, #52]	; (8000b94 <LEDMatrixInit+0x128>)
 8000b5e:	695b      	ldr	r3, [r3, #20]
 8000b60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d0f9      	beq.n	8000b5c <LEDMatrixInit+0xf0>
	I2C1->DR = (1<<5); //disable sequential operation
 8000b68:	4b0a      	ldr	r3, [pc, #40]	; (8000b94 <LEDMatrixInit+0x128>)
 8000b6a:	2220      	movs	r2, #32
 8000b6c:	611a      	str	r2, [r3, #16]
	while ((I2C1->SR1 & (1<<7)) == 0); //make sure TxE is 1
 8000b6e:	bf00      	nop
 8000b70:	4b08      	ldr	r3, [pc, #32]	; (8000b94 <LEDMatrixInit+0x128>)
 8000b72:	695b      	ldr	r3, [r3, #20]
 8000b74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d0f9      	beq.n	8000b70 <LEDMatrixInit+0x104>
	//while ((I2C1->SR1 & (1<<2)) == 0); //make sure BTF is 1
	I2C1->CR1 |= (1<<9); //send stop condition
 8000b7c:	4b05      	ldr	r3, [pc, #20]	; (8000b94 <LEDMatrixInit+0x128>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a04      	ldr	r2, [pc, #16]	; (8000b94 <LEDMatrixInit+0x128>)
 8000b82:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b86:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000b88:	b662      	cpsie	i

	__enable_irq();

}
 8000b8a:	bf00      	nop
 8000b8c:	370c      	adds	r7, #12
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bc80      	pop	{r7}
 8000b92:	4770      	bx	lr
 8000b94:	40005400 	.word	0x40005400

08000b98 <LEDMatrixStart>:

void LEDMatrixStart(uint8_t addr){
 8000b98:	b480      	push	{r7}
 8000b9a:	b083      	sub	sp, #12
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	71fb      	strb	r3, [r7, #7]

	while(blocked); //just so nothing stupid happens
 8000ba2:	bf00      	nop
 8000ba4:	4b4b      	ldr	r3, [pc, #300]	; (8000cd4 <LEDMatrixStart+0x13c>)
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	b2db      	uxtb	r3, r3
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d1fa      	bne.n	8000ba4 <LEDMatrixStart+0xc>


	DMA1_Channel6->CMAR = (uint32_t)LEDMatrixBuffer;
 8000bae:	4b4a      	ldr	r3, [pc, #296]	; (8000cd8 <LEDMatrixStart+0x140>)
 8000bb0:	4a4a      	ldr	r2, [pc, #296]	; (8000cdc <LEDMatrixStart+0x144>)
 8000bb2:	60da      	str	r2, [r3, #12]
	DMA1_Channel6->CPAR = (uint32_t)&(I2C1->DR);
 8000bb4:	4b48      	ldr	r3, [pc, #288]	; (8000cd8 <LEDMatrixStart+0x140>)
 8000bb6:	4a4a      	ldr	r2, [pc, #296]	; (8000ce0 <LEDMatrixStart+0x148>)
 8000bb8:	609a      	str	r2, [r3, #8]
	DMA1_Channel6->CNDTR = 16;
 8000bba:	4b47      	ldr	r3, [pc, #284]	; (8000cd8 <LEDMatrixStart+0x140>)
 8000bbc:	2210      	movs	r2, #16
 8000bbe:	605a      	str	r2, [r3, #4]
	DMA1_Channel6->CCR |= (0b11<<12); //High Priority
 8000bc0:	4b45      	ldr	r3, [pc, #276]	; (8000cd8 <LEDMatrixStart+0x140>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	4a44      	ldr	r2, [pc, #272]	; (8000cd8 <LEDMatrixStart+0x140>)
 8000bc6:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8000bca:	6013      	str	r3, [r2, #0]
	DMA1_Channel6->CCR |= (1<<4 | 1<<7); //set MINC and Read from Memory
 8000bcc:	4b42      	ldr	r3, [pc, #264]	; (8000cd8 <LEDMatrixStart+0x140>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4a41      	ldr	r2, [pc, #260]	; (8000cd8 <LEDMatrixStart+0x140>)
 8000bd2:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8000bd6:	6013      	str	r3, [r2, #0]
	//DMA1_Channel6->CCR |= (1<<1); //enable transfer complete interrupt

	DMA1_Channel6->CCR |= 1; //activate DMA
 8000bd8:	4b3f      	ldr	r3, [pc, #252]	; (8000cd8 <LEDMatrixStart+0x140>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4a3e      	ldr	r2, [pc, #248]	; (8000cd8 <LEDMatrixStart+0x140>)
 8000bde:	f043 0301 	orr.w	r3, r3, #1
 8000be2:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8000be4:	b672      	cpsid	i

	__disable_irq();

	I2C1->CR1 |= (1<<8); //send start condition
 8000be6:	4b3f      	ldr	r3, [pc, #252]	; (8000ce4 <LEDMatrixStart+0x14c>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	4a3e      	ldr	r2, [pc, #248]	; (8000ce4 <LEDMatrixStart+0x14c>)
 8000bec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bf0:	6013      	str	r3, [r2, #0]
	while ((I2C1->SR1 & 1) == 0); //clear SB
 8000bf2:	bf00      	nop
 8000bf4:	4b3b      	ldr	r3, [pc, #236]	; (8000ce4 <LEDMatrixStart+0x14c>)
 8000bf6:	695b      	ldr	r3, [r3, #20]
 8000bf8:	f003 0301 	and.w	r3, r3, #1
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d0f9      	beq.n	8000bf4 <LEDMatrixStart+0x5c>
	I2C1->DR = addr; //address the MCP23017
 8000c00:	4a38      	ldr	r2, [pc, #224]	; (8000ce4 <LEDMatrixStart+0x14c>)
 8000c02:	79fb      	ldrb	r3, [r7, #7]
 8000c04:	6113      	str	r3, [r2, #16]
	while ((I2C1->SR1 & (1<<1)) == 0); //wait for ADDR flag
 8000c06:	bf00      	nop
 8000c08:	4b36      	ldr	r3, [pc, #216]	; (8000ce4 <LEDMatrixStart+0x14c>)
 8000c0a:	695b      	ldr	r3, [r3, #20]
 8000c0c:	f003 0302 	and.w	r3, r3, #2
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d0f9      	beq.n	8000c08 <LEDMatrixStart+0x70>
	while ((I2C1->SR2 & (1<<2)) == 0); //read I2C SR2
 8000c14:	bf00      	nop
 8000c16:	4b33      	ldr	r3, [pc, #204]	; (8000ce4 <LEDMatrixStart+0x14c>)
 8000c18:	699b      	ldr	r3, [r3, #24]
 8000c1a:	f003 0304 	and.w	r3, r3, #4
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d0f9      	beq.n	8000c16 <LEDMatrixStart+0x7e>
	while ((I2C1->SR1 & (1<<7)) == 0); //make sure TxE is 1
 8000c22:	bf00      	nop
 8000c24:	4b2f      	ldr	r3, [pc, #188]	; (8000ce4 <LEDMatrixStart+0x14c>)
 8000c26:	695b      	ldr	r3, [r3, #20]
 8000c28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d0f9      	beq.n	8000c24 <LEDMatrixStart+0x8c>
	I2C1->DR = 0x12; //write to GPIOA
 8000c30:	4b2c      	ldr	r3, [pc, #176]	; (8000ce4 <LEDMatrixStart+0x14c>)
 8000c32:	2212      	movs	r2, #18
 8000c34:	611a      	str	r2, [r3, #16]
	while ((I2C1->SR1 & (1<<7)) == 0); //make sure TxE is 1
 8000c36:	bf00      	nop
 8000c38:	4b2a      	ldr	r3, [pc, #168]	; (8000ce4 <LEDMatrixStart+0x14c>)
 8000c3a:	695b      	ldr	r3, [r3, #20]
 8000c3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d0f9      	beq.n	8000c38 <LEDMatrixStart+0xa0>
	while ((I2C1->SR1 & (1<<2)) == 0); //make sure BTF is 1
 8000c44:	bf00      	nop
 8000c46:	4b27      	ldr	r3, [pc, #156]	; (8000ce4 <LEDMatrixStart+0x14c>)
 8000c48:	695b      	ldr	r3, [r3, #20]
 8000c4a:	f003 0304 	and.w	r3, r3, #4
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d0f9      	beq.n	8000c46 <LEDMatrixStart+0xae>
	I2C1->CR1 |= (1<<9); //send stop condition
 8000c52:	4b24      	ldr	r3, [pc, #144]	; (8000ce4 <LEDMatrixStart+0x14c>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	4a23      	ldr	r2, [pc, #140]	; (8000ce4 <LEDMatrixStart+0x14c>)
 8000c58:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c5c:	6013      	str	r3, [r2, #0]

	//WARNING: the below implementation explicitly goes against RM0008 in that DMAEN is set late
	I2C1->CR2 |= (1<<9); //enable event interrupts
 8000c5e:	4b21      	ldr	r3, [pc, #132]	; (8000ce4 <LEDMatrixStart+0x14c>)
 8000c60:	685b      	ldr	r3, [r3, #4]
 8000c62:	4a20      	ldr	r2, [pc, #128]	; (8000ce4 <LEDMatrixStart+0x14c>)
 8000c64:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c68:	6053      	str	r3, [r2, #4]
	I2C1->CR1 |= (1<<8); //send start condition
 8000c6a:	4b1e      	ldr	r3, [pc, #120]	; (8000ce4 <LEDMatrixStart+0x14c>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	4a1d      	ldr	r2, [pc, #116]	; (8000ce4 <LEDMatrixStart+0x14c>)
 8000c70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c74:	6013      	str	r3, [r2, #0]
	while ((I2C1->SR1 & 1) == 0); //clear SB
 8000c76:	bf00      	nop
 8000c78:	4b1a      	ldr	r3, [pc, #104]	; (8000ce4 <LEDMatrixStart+0x14c>)
 8000c7a:	695b      	ldr	r3, [r3, #20]
 8000c7c:	f003 0301 	and.w	r3, r3, #1
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d0f9      	beq.n	8000c78 <LEDMatrixStart+0xe0>
	I2C1->DR = addr; //address the MCP23017
 8000c84:	4a17      	ldr	r2, [pc, #92]	; (8000ce4 <LEDMatrixStart+0x14c>)
 8000c86:	79fb      	ldrb	r3, [r7, #7]
 8000c88:	6113      	str	r3, [r2, #16]
	while ((I2C1->SR1 & (1<<1)) == 0); //wait for ADDR flag
 8000c8a:	bf00      	nop
 8000c8c:	4b15      	ldr	r3, [pc, #84]	; (8000ce4 <LEDMatrixStart+0x14c>)
 8000c8e:	695b      	ldr	r3, [r3, #20]
 8000c90:	f003 0302 	and.w	r3, r3, #2
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d0f9      	beq.n	8000c8c <LEDMatrixStart+0xf4>
	while ((I2C1->SR2 & (1<<2)) == 0); //read I2C SR2
 8000c98:	bf00      	nop
 8000c9a:	4b12      	ldr	r3, [pc, #72]	; (8000ce4 <LEDMatrixStart+0x14c>)
 8000c9c:	699b      	ldr	r3, [r3, #24]
 8000c9e:	f003 0304 	and.w	r3, r3, #4
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d0f9      	beq.n	8000c9a <LEDMatrixStart+0x102>
	while ((I2C1->SR1 & (1<<7)) == 0); //make sure TxE is 1
 8000ca6:	bf00      	nop
 8000ca8:	4b0e      	ldr	r3, [pc, #56]	; (8000ce4 <LEDMatrixStart+0x14c>)
 8000caa:	695b      	ldr	r3, [r3, #20]
 8000cac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d0f9      	beq.n	8000ca8 <LEDMatrixStart+0x110>
	I2C1->DR = 0x12; //write to GPIOA
 8000cb4:	4b0b      	ldr	r3, [pc, #44]	; (8000ce4 <LEDMatrixStart+0x14c>)
 8000cb6:	2212      	movs	r2, #18
 8000cb8:	611a      	str	r2, [r3, #16]
	I2C1->CR2 |= (1<<11); //enable DMA Requests
 8000cba:	4b0a      	ldr	r3, [pc, #40]	; (8000ce4 <LEDMatrixStart+0x14c>)
 8000cbc:	685b      	ldr	r3, [r3, #4]
 8000cbe:	4a09      	ldr	r2, [pc, #36]	; (8000ce4 <LEDMatrixStart+0x14c>)
 8000cc0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000cc4:	6053      	str	r3, [r2, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 8000cc6:	b662      	cpsie	i
	__enable_irq();



}
 8000cc8:	bf00      	nop
 8000cca:	370c      	adds	r7, #12
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bc80      	pop	{r7}
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop
 8000cd4:	200001b6 	.word	0x200001b6
 8000cd8:	4002006c 	.word	0x4002006c
 8000cdc:	20000424 	.word	0x20000424
 8000ce0:	40005410 	.word	0x40005410
 8000ce4:	40005400 	.word	0x40005400

08000ce8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b085      	sub	sp, #20
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	f003 0307 	and.w	r3, r3, #7
 8000cf6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cf8:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__NVIC_SetPriorityGrouping+0x44>)
 8000cfa:	68db      	ldr	r3, [r3, #12]
 8000cfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cfe:	68ba      	ldr	r2, [r7, #8]
 8000d00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d04:	4013      	ands	r3, r2
 8000d06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d0c:	68bb      	ldr	r3, [r7, #8]
 8000d0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d1a:	4a04      	ldr	r2, [pc, #16]	; (8000d2c <__NVIC_SetPriorityGrouping+0x44>)
 8000d1c:	68bb      	ldr	r3, [r7, #8]
 8000d1e:	60d3      	str	r3, [r2, #12]
}
 8000d20:	bf00      	nop
 8000d22:	3714      	adds	r7, #20
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bc80      	pop	{r7}
 8000d28:	4770      	bx	lr
 8000d2a:	bf00      	nop
 8000d2c:	e000ed00 	.word	0xe000ed00

08000d30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b084      	sub	sp, #16
 8000d34:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d36:	f000 ff49 	bl	8001bcc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d3a:	f000 f925 	bl	8000f88 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d3e:	f000 fb27 	bl	8001390 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d42:	f000 fb0f 	bl	8001364 <MX_DMA_Init>
  MX_USB_DEVICE_Init();
 8000d46:	f009 fadf 	bl	800a308 <MX_USB_DEVICE_Init>
  MX_ADC1_Init();
 8000d4a:	f000 f9a1 	bl	8001090 <MX_ADC1_Init>
  MX_I2C1_Init();
 8000d4e:	f000 f9dd 	bl	800110c <MX_I2C1_Init>
  MX_I2C2_Init();
 8000d52:	f000 fa09 	bl	8001168 <MX_I2C2_Init>
  MX_TIM2_Init();
 8000d56:	f000 fa4f 	bl	80011f8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000d5a:	f000 faa9 	bl	80012b0 <MX_TIM3_Init>
  MX_IWDG_Init();
 8000d5e:	f000 fa31 	bl	80011c4 <MX_IWDG_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000d62:	f000 f970 	bl	8001046 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  NVIC_SetPriorityGrouping(0U); //use standard interrupt grouping
 8000d66:	2000      	movs	r0, #0
 8000d68:	f7ff ffbe 	bl	8000ce8 <__NVIC_SetPriorityGrouping>
  DWT_Delay_Init();
 8000d6c:	f7ff f9ee 	bl	800014c <DWT_Delay_Init>

  blocked = 0;
 8000d70:	4b77      	ldr	r3, [pc, #476]	; (8000f50 <main+0x220>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	701a      	strb	r2, [r3, #0]
  I2C2->CR1 |= 1; //enable i2c 2 peripheral for LCD and EEPROM
 8000d76:	4b77      	ldr	r3, [pc, #476]	; (8000f54 <main+0x224>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4a76      	ldr	r2, [pc, #472]	; (8000f54 <main+0x224>)
 8000d7c:	f043 0301 	orr.w	r3, r3, #1
 8000d80:	6013      	str	r3, [r2, #0]
  I2C1->CR1 |= 1; //enable i2c 1 peripheral for LED Matrix
 8000d82:	4b75      	ldr	r3, [pc, #468]	; (8000f58 <main+0x228>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	4a74      	ldr	r2, [pc, #464]	; (8000f58 <main+0x228>)
 8000d88:	f043 0301 	orr.w	r3, r3, #1
 8000d8c:	6013      	str	r3, [r2, #0]

  LCDInit(LCD_Address);
 8000d8e:	204e      	movs	r0, #78	; 0x4e
 8000d90:	f7ff fb8a 	bl	80004a8 <LCDInit>
  LEDMatrixInit(LEDMatrix_Address);
 8000d94:	2048      	movs	r0, #72	; 0x48
 8000d96:	f7ff fe69 	bl	8000a6c <LEDMatrixInit>

  TIM2->CR1 |= 1; //enable BAM Driver
 8000d9a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000da4:	f043 0301 	orr.w	r3, r3, #1
 8000da8:	6013      	str	r3, [r2, #0]
  TIM3->CR1 |= 1; //enable encoder scan driver
 8000daa:	4b6c      	ldr	r3, [pc, #432]	; (8000f5c <main+0x22c>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	4a6b      	ldr	r2, [pc, #428]	; (8000f5c <main+0x22c>)
 8000db0:	f043 0301 	orr.w	r3, r3, #1
 8000db4:	6013      	str	r3, [r2, #0]


  LCDClear(LCD_Address);
 8000db6:	204e      	movs	r0, #78	; 0x4e
 8000db8:	f7ff fd09 	bl	80007ce <LCDClear>

  LCDSetCursor(1, 1, LCD_Address);
 8000dbc:	224e      	movs	r2, #78	; 0x4e
 8000dbe:	2101      	movs	r1, #1
 8000dc0:	2001      	movs	r0, #1
 8000dc2:	f7ff fd16 	bl	80007f2 <LCDSetCursor>

  LCDWriteString("AAAA", LCD_Address);
 8000dc6:	214e      	movs	r1, #78	; 0x4e
 8000dc8:	4865      	ldr	r0, [pc, #404]	; (8000f60 <main+0x230>)
 8000dca:	f7ff fce1 	bl	8000790 <LCDWriteString>



  for(int i = 0; i < 4; i++){ //function to drive the LED's
 8000dce:	2300      	movs	r3, #0
 8000dd0:	60fb      	str	r3, [r7, #12]
 8000dd2:	e022      	b.n	8000e1a <main+0xea>
	  LEDMatrixBuffer[i*4] = 0b1111; //clear all pins first to prevent ghosting
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	009b      	lsls	r3, r3, #2
 8000dd8:	4a62      	ldr	r2, [pc, #392]	; (8000f64 <main+0x234>)
 8000dda:	210f      	movs	r1, #15
 8000ddc:	54d1      	strb	r1, [r2, r3]
	  LEDMatrixBuffer[i*4+1] = 0x00;
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	009b      	lsls	r3, r3, #2
 8000de2:	3301      	adds	r3, #1
 8000de4:	4a5f      	ldr	r2, [pc, #380]	; (8000f64 <main+0x234>)
 8000de6:	2100      	movs	r1, #0
 8000de8:	54d1      	strb	r1, [r2, r3]
	  LEDMatrixBuffer[i*4+2] = ~(1<<i);
 8000dea:	2201      	movs	r2, #1
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	fa02 f303 	lsl.w	r3, r2, r3
 8000df2:	b2da      	uxtb	r2, r3
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	009b      	lsls	r3, r3, #2
 8000df8:	3302      	adds	r3, #2
 8000dfa:	43d2      	mvns	r2, r2
 8000dfc:	b2d1      	uxtb	r1, r2
 8000dfe:	4a59      	ldr	r2, [pc, #356]	; (8000f64 <main+0x234>)
 8000e00:	54d1      	strb	r1, [r2, r3]
	  LEDMatrixBuffer[i*4+3] = LEDMatrix[i];
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	009b      	lsls	r3, r3, #2
 8000e06:	3303      	adds	r3, #3
 8000e08:	4957      	ldr	r1, [pc, #348]	; (8000f68 <main+0x238>)
 8000e0a:	68fa      	ldr	r2, [r7, #12]
 8000e0c:	440a      	add	r2, r1
 8000e0e:	7811      	ldrb	r1, [r2, #0]
 8000e10:	4a54      	ldr	r2, [pc, #336]	; (8000f64 <main+0x234>)
 8000e12:	54d1      	strb	r1, [r2, r3]
  for(int i = 0; i < 4; i++){ //function to drive the LED's
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	3301      	adds	r3, #1
 8000e18:	60fb      	str	r3, [r7, #12]
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	2b03      	cmp	r3, #3
 8000e1e:	ddd9      	ble.n	8000dd4 <main+0xa4>
  }

  LEDMatrixStart(LEDMatrix_Address);
 8000e20:	2048      	movs	r0, #72	; 0x48
 8000e22:	f7ff feb9 	bl	8000b98 <LEDMatrixStart>

  LCDPrepareInt();
 8000e26:	f7ff fd0b 	bl	8000840 <LCDPrepareInt>
  LCDWriteStringInt(0);
 8000e2a:	2000      	movs	r0, #0
 8000e2c:	f7ff fdac 	bl	8000988 <LCDWriteStringInt>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  IWDG->KR = 0xAAAA; //reset the watchdog timer
 8000e30:	4b4e      	ldr	r3, [pc, #312]	; (8000f6c <main+0x23c>)
 8000e32:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8000e36:	601a      	str	r2, [r3, #0]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  brightness[0] = encoderValues[3];
 8000e38:	4b4d      	ldr	r3, [pc, #308]	; (8000f70 <main+0x240>)
 8000e3a:	68db      	ldr	r3, [r3, #12]
 8000e3c:	b2da      	uxtb	r2, r3
 8000e3e:	4b4d      	ldr	r3, [pc, #308]	; (8000f74 <main+0x244>)
 8000e40:	701a      	strb	r2, [r3, #0]
	  brightness[1] = encoderValues[2];
 8000e42:	4b4b      	ldr	r3, [pc, #300]	; (8000f70 <main+0x240>)
 8000e44:	689b      	ldr	r3, [r3, #8]
 8000e46:	b2da      	uxtb	r2, r3
 8000e48:	4b4a      	ldr	r3, [pc, #296]	; (8000f74 <main+0x244>)
 8000e4a:	705a      	strb	r2, [r3, #1]
	  brightness[2] = encoderValues[1];
 8000e4c:	4b48      	ldr	r3, [pc, #288]	; (8000f70 <main+0x240>)
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	b2da      	uxtb	r2, r3
 8000e52:	4b48      	ldr	r3, [pc, #288]	; (8000f74 <main+0x244>)
 8000e54:	709a      	strb	r2, [r3, #2]
	  brightness[3] = encoderValues[0];
 8000e56:	4b46      	ldr	r3, [pc, #280]	; (8000f70 <main+0x240>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	b2da      	uxtb	r2, r3
 8000e5c:	4b45      	ldr	r3, [pc, #276]	; (8000f74 <main+0x244>)
 8000e5e:	70da      	strb	r2, [r3, #3]

	  //scan key matrix
	  for(int i = 0; i < 4; i++){
 8000e60:	2300      	movs	r3, #0
 8000e62:	60bb      	str	r3, [r7, #8]
 8000e64:	e01b      	b.n	8000e9e <main+0x16e>

		  GPIOA->BRR = (0b1111 << 4);  //clear all of PA 4,5,6,7
 8000e66:	4b44      	ldr	r3, [pc, #272]	; (8000f78 <main+0x248>)
 8000e68:	22f0      	movs	r2, #240	; 0xf0
 8000e6a:	615a      	str	r2, [r3, #20]
		  GPIOA->BSRR = (1 << (4+i));  //energize the ith row
 8000e6c:	68bb      	ldr	r3, [r7, #8]
 8000e6e:	3304      	adds	r3, #4
 8000e70:	2201      	movs	r2, #1
 8000e72:	409a      	lsls	r2, r3
 8000e74:	4b40      	ldr	r3, [pc, #256]	; (8000f78 <main+0x248>)
 8000e76:	611a      	str	r2, [r3, #16]
		  currentKeyMatrix |= ((((GPIOB->IDR) >> 3) & 0b11111) << (5*i)); //hmmmmmmmmm
 8000e78:	4b40      	ldr	r3, [pc, #256]	; (8000f7c <main+0x24c>)
 8000e7a:	689b      	ldr	r3, [r3, #8]
 8000e7c:	08db      	lsrs	r3, r3, #3
 8000e7e:	f003 011f 	and.w	r1, r3, #31
 8000e82:	68ba      	ldr	r2, [r7, #8]
 8000e84:	4613      	mov	r3, r2
 8000e86:	009b      	lsls	r3, r3, #2
 8000e88:	4413      	add	r3, r2
 8000e8a:	fa01 f203 	lsl.w	r2, r1, r3
 8000e8e:	4b3c      	ldr	r3, [pc, #240]	; (8000f80 <main+0x250>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	4313      	orrs	r3, r2
 8000e94:	4a3a      	ldr	r2, [pc, #232]	; (8000f80 <main+0x250>)
 8000e96:	6013      	str	r3, [r2, #0]
	  for(int i = 0; i < 4; i++){
 8000e98:	68bb      	ldr	r3, [r7, #8]
 8000e9a:	3301      	adds	r3, #1
 8000e9c:	60bb      	str	r3, [r7, #8]
 8000e9e:	68bb      	ldr	r3, [r7, #8]
 8000ea0:	2b03      	cmp	r3, #3
 8000ea2:	dde0      	ble.n	8000e66 <main+0x136>

	  }

	  //a key was pressed
	  if(currentKeyMatrix != lastKeyMatrix){
 8000ea4:	4b36      	ldr	r3, [pc, #216]	; (8000f80 <main+0x250>)
 8000ea6:	681a      	ldr	r2, [r3, #0]
 8000ea8:	4b36      	ldr	r3, [pc, #216]	; (8000f84 <main+0x254>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	429a      	cmp	r2, r3
 8000eae:	d047      	beq.n	8000f40 <main+0x210>

		  //handle keys here
		  for(int i = 0; i < 4; i++){
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	607b      	str	r3, [r7, #4]
 8000eb4:	e014      	b.n	8000ee0 <main+0x1b0>

			  LEDMatrix[3-i] = (currentKeyMatrix >> ((5*i)+1)) & 0b1111;
 8000eb6:	4b32      	ldr	r3, [pc, #200]	; (8000f80 <main+0x250>)
 8000eb8:	6819      	ldr	r1, [r3, #0]
 8000eba:	687a      	ldr	r2, [r7, #4]
 8000ebc:	4613      	mov	r3, r2
 8000ebe:	009b      	lsls	r3, r3, #2
 8000ec0:	4413      	add	r3, r2
 8000ec2:	3301      	adds	r3, #1
 8000ec4:	fa21 f303 	lsr.w	r3, r1, r3
 8000ec8:	b2da      	uxtb	r2, r3
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	f1c3 0303 	rsb	r3, r3, #3
 8000ed0:	f002 020f 	and.w	r2, r2, #15
 8000ed4:	b2d1      	uxtb	r1, r2
 8000ed6:	4a24      	ldr	r2, [pc, #144]	; (8000f68 <main+0x238>)
 8000ed8:	54d1      	strb	r1, [r2, r3]
		  for(int i = 0; i < 4; i++){
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	3301      	adds	r3, #1
 8000ede:	607b      	str	r3, [r7, #4]
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	2b03      	cmp	r3, #3
 8000ee4:	dde7      	ble.n	8000eb6 <main+0x186>
			  //LEDMatrix[3-i] = (1<<i); //FRAK ZERO INDEXING alkfjngkjkfla (originally the idiot me had 4-i)
			  //hmmm, but on a more serious note tho, why is this array out of bounds not detected... that's definitely something to keep in mind
		  }
		  for(int i = 0; i < 4; i++){ //function to drive the LED's
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	603b      	str	r3, [r7, #0]
 8000eea:	e022      	b.n	8000f32 <main+0x202>

			  LEDMatrixBuffer[i*4] = 0b1111; //clear all pins first to prevent ghosting
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	009b      	lsls	r3, r3, #2
 8000ef0:	4a1c      	ldr	r2, [pc, #112]	; (8000f64 <main+0x234>)
 8000ef2:	210f      	movs	r1, #15
 8000ef4:	54d1      	strb	r1, [r2, r3]
			  LEDMatrixBuffer[i*4+1] = 0x00;
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	009b      	lsls	r3, r3, #2
 8000efa:	3301      	adds	r3, #1
 8000efc:	4a19      	ldr	r2, [pc, #100]	; (8000f64 <main+0x234>)
 8000efe:	2100      	movs	r1, #0
 8000f00:	54d1      	strb	r1, [r2, r3]
			  LEDMatrixBuffer[i*4+2] = ~(1<<i);
 8000f02:	2201      	movs	r2, #1
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0a:	b2da      	uxtb	r2, r3
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	009b      	lsls	r3, r3, #2
 8000f10:	3302      	adds	r3, #2
 8000f12:	43d2      	mvns	r2, r2
 8000f14:	b2d1      	uxtb	r1, r2
 8000f16:	4a13      	ldr	r2, [pc, #76]	; (8000f64 <main+0x234>)
 8000f18:	54d1      	strb	r1, [r2, r3]
			  LEDMatrixBuffer[i*4+3] = LEDMatrix[i];
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	009b      	lsls	r3, r3, #2
 8000f1e:	3303      	adds	r3, #3
 8000f20:	4911      	ldr	r1, [pc, #68]	; (8000f68 <main+0x238>)
 8000f22:	683a      	ldr	r2, [r7, #0]
 8000f24:	440a      	add	r2, r1
 8000f26:	7811      	ldrb	r1, [r2, #0]
 8000f28:	4a0e      	ldr	r2, [pc, #56]	; (8000f64 <main+0x234>)
 8000f2a:	54d1      	strb	r1, [r2, r3]
		  for(int i = 0; i < 4; i++){ //function to drive the LED's
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	3301      	adds	r3, #1
 8000f30:	603b      	str	r3, [r7, #0]
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	2b03      	cmp	r3, #3
 8000f36:	ddd9      	ble.n	8000eec <main+0x1bc>

		   }

		  lastKeyMatrix = currentKeyMatrix;
 8000f38:	4b11      	ldr	r3, [pc, #68]	; (8000f80 <main+0x250>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4a11      	ldr	r2, [pc, #68]	; (8000f84 <main+0x254>)
 8000f3e:	6013      	str	r3, [r2, #0]
	  }

	  currentKeyMatrix = 0; //start afresh
 8000f40:	4b0f      	ldr	r3, [pc, #60]	; (8000f80 <main+0x250>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	601a      	str	r2, [r3, #0]


	  DWT_Delay_ms(10);
 8000f46:	200a      	movs	r0, #10
 8000f48:	f7ff f956 	bl	80001f8 <DWT_Delay_ms>
	  IWDG->KR = 0xAAAA; //reset the watchdog timer
 8000f4c:	e770      	b.n	8000e30 <main+0x100>
 8000f4e:	bf00      	nop
 8000f50:	200001b6 	.word	0x200001b6
 8000f54:	40005800 	.word	0x40005800
 8000f58:	40005400 	.word	0x40005400
 8000f5c:	40000400 	.word	0x40000400
 8000f60:	0800ac64 	.word	0x0800ac64
 8000f64:	20000424 	.word	0x20000424
 8000f68:	20000000 	.word	0x20000000
 8000f6c:	40003000 	.word	0x40003000
 8000f70:	200001c0 	.word	0x200001c0
 8000f74:	20000004 	.word	0x20000004
 8000f78:	40010800 	.word	0x40010800
 8000f7c:	40010c00 	.word	0x40010c00
 8000f80:	200001d8 	.word	0x200001d8
 8000f84:	200001d4 	.word	0x200001d4

08000f88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b094      	sub	sp, #80	; 0x50
 8000f8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f8e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f92:	2228      	movs	r2, #40	; 0x28
 8000f94:	2100      	movs	r1, #0
 8000f96:	4618      	mov	r0, r3
 8000f98:	f009 fe50 	bl	800ac3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f9c:	f107 0314 	add.w	r3, r7, #20
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]
 8000fa4:	605a      	str	r2, [r3, #4]
 8000fa6:	609a      	str	r2, [r3, #8]
 8000fa8:	60da      	str	r2, [r3, #12]
 8000faa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fac:	1d3b      	adds	r3, r7, #4
 8000fae:	2200      	movs	r2, #0
 8000fb0:	601a      	str	r2, [r3, #0]
 8000fb2:	605a      	str	r2, [r3, #4]
 8000fb4:	609a      	str	r2, [r3, #8]
 8000fb6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000fb8:	2309      	movs	r3, #9
 8000fba:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000fbc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fc0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fce:	2302      	movs	r3, #2
 8000fd0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fd2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fd6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000fd8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000fdc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fde:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f004 fd4c 	bl	8005a80 <HAL_RCC_OscConfig>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d001      	beq.n	8000ff2 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000fee:	f000 fa6d 	bl	80014cc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ff2:	230f      	movs	r3, #15
 8000ff4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ffe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001002:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001004:	2300      	movs	r3, #0
 8001006:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001008:	f107 0314 	add.w	r3, r7, #20
 800100c:	2102      	movs	r1, #2
 800100e:	4618      	mov	r0, r3
 8001010:	f004 ffb6 	bl	8005f80 <HAL_RCC_ClockConfig>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800101a:	f000 fa57 	bl	80014cc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 800101e:	2312      	movs	r3, #18
 8001020:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001022:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001026:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8001028:	2300      	movs	r3, #0
 800102a:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800102c:	1d3b      	adds	r3, r7, #4
 800102e:	4618      	mov	r0, r3
 8001030:	f005 f92e 	bl	8006290 <HAL_RCCEx_PeriphCLKConfig>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800103a:	f000 fa47 	bl	80014cc <Error_Handler>
  }
}
 800103e:	bf00      	nop
 8001040:	3750      	adds	r7, #80	; 0x50
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}

08001046 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001046:	b580      	push	{r7, lr}
 8001048:	af00      	add	r7, sp, #0
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 800104a:	2200      	movs	r2, #0
 800104c:	2101      	movs	r1, #1
 800104e:	201c      	movs	r0, #28
 8001050:	f001 f8ff 	bl	8002252 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001054:	201c      	movs	r0, #28
 8001056:	f001 f918 	bl	800228a <HAL_NVIC_EnableIRQ>
  /* TIM3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 800105a:	2200      	movs	r2, #0
 800105c:	2102      	movs	r1, #2
 800105e:	201d      	movs	r0, #29
 8001060:	f001 f8f7 	bl	8002252 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001064:	201d      	movs	r0, #29
 8001066:	f001 f910 	bl	800228a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800106a:	2200      	movs	r2, #0
 800106c:	2100      	movs	r1, #0
 800106e:	2010      	movs	r0, #16
 8001070:	f001 f8ef 	bl	8002252 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001074:	2010      	movs	r0, #16
 8001076:	f001 f908 	bl	800228a <HAL_NVIC_EnableIRQ>
  /* I2C2_EV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 800107a:	2200      	movs	r2, #0
 800107c:	2100      	movs	r1, #0
 800107e:	2021      	movs	r0, #33	; 0x21
 8001080:	f001 f8e7 	bl	8002252 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8001084:	2021      	movs	r0, #33	; 0x21
 8001086:	f001 f900 	bl	800228a <HAL_NVIC_EnableIRQ>
}
 800108a:	bf00      	nop
 800108c:	bd80      	pop	{r7, pc}
	...

08001090 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001096:	1d3b      	adds	r3, r7, #4
 8001098:	2200      	movs	r2, #0
 800109a:	601a      	str	r2, [r3, #0]
 800109c:	605a      	str	r2, [r3, #4]
 800109e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80010a0:	4b18      	ldr	r3, [pc, #96]	; (8001104 <MX_ADC1_Init+0x74>)
 80010a2:	4a19      	ldr	r2, [pc, #100]	; (8001108 <MX_ADC1_Init+0x78>)
 80010a4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010a6:	4b17      	ldr	r3, [pc, #92]	; (8001104 <MX_ADC1_Init+0x74>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010ac:	4b15      	ldr	r3, [pc, #84]	; (8001104 <MX_ADC1_Init+0x74>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010b2:	4b14      	ldr	r3, [pc, #80]	; (8001104 <MX_ADC1_Init+0x74>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010b8:	4b12      	ldr	r3, [pc, #72]	; (8001104 <MX_ADC1_Init+0x74>)
 80010ba:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80010be:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010c0:	4b10      	ldr	r3, [pc, #64]	; (8001104 <MX_ADC1_Init+0x74>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80010c6:	4b0f      	ldr	r3, [pc, #60]	; (8001104 <MX_ADC1_Init+0x74>)
 80010c8:	2201      	movs	r2, #1
 80010ca:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010cc:	480d      	ldr	r0, [pc, #52]	; (8001104 <MX_ADC1_Init+0x74>)
 80010ce:	f000 fddf 	bl	8001c90 <HAL_ADC_Init>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80010d8:	f000 f9f8 	bl	80014cc <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80010dc:	2300      	movs	r3, #0
 80010de:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010e0:	2301      	movs	r3, #1
 80010e2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80010e4:	2300      	movs	r3, #0
 80010e6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010e8:	1d3b      	adds	r3, r7, #4
 80010ea:	4619      	mov	r1, r3
 80010ec:	4805      	ldr	r0, [pc, #20]	; (8001104 <MX_ADC1_Init+0x74>)
 80010ee:	f000 fea7 	bl	8001e40 <HAL_ADC_ConfigChannel>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80010f8:	f000 f9e8 	bl	80014cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010fc:	bf00      	nop
 80010fe:	3710      	adds	r7, #16
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	200005c0 	.word	0x200005c0
 8001108:	40012400 	.word	0x40012400

0800110c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001110:	4b12      	ldr	r3, [pc, #72]	; (800115c <MX_I2C1_Init+0x50>)
 8001112:	4a13      	ldr	r2, [pc, #76]	; (8001160 <MX_I2C1_Init+0x54>)
 8001114:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001116:	4b11      	ldr	r3, [pc, #68]	; (800115c <MX_I2C1_Init+0x50>)
 8001118:	4a12      	ldr	r2, [pc, #72]	; (8001164 <MX_I2C1_Init+0x58>)
 800111a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800111c:	4b0f      	ldr	r3, [pc, #60]	; (800115c <MX_I2C1_Init+0x50>)
 800111e:	2200      	movs	r2, #0
 8001120:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001122:	4b0e      	ldr	r3, [pc, #56]	; (800115c <MX_I2C1_Init+0x50>)
 8001124:	2200      	movs	r2, #0
 8001126:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001128:	4b0c      	ldr	r3, [pc, #48]	; (800115c <MX_I2C1_Init+0x50>)
 800112a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800112e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001130:	4b0a      	ldr	r3, [pc, #40]	; (800115c <MX_I2C1_Init+0x50>)
 8001132:	2200      	movs	r2, #0
 8001134:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001136:	4b09      	ldr	r3, [pc, #36]	; (800115c <MX_I2C1_Init+0x50>)
 8001138:	2200      	movs	r2, #0
 800113a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800113c:	4b07      	ldr	r3, [pc, #28]	; (800115c <MX_I2C1_Init+0x50>)
 800113e:	2200      	movs	r2, #0
 8001140:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001142:	4b06      	ldr	r3, [pc, #24]	; (800115c <MX_I2C1_Init+0x50>)
 8001144:	2200      	movs	r2, #0
 8001146:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001148:	4804      	ldr	r0, [pc, #16]	; (800115c <MX_I2C1_Init+0x50>)
 800114a:	f001 fc0d 	bl	8002968 <HAL_I2C_Init>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001154:	f000 f9ba 	bl	80014cc <Error_Handler>
  //dude, the code generation is evil... doesn't help you all the way!!! Came a gutsa so many times....


  /* USER CODE END I2C1_Init 2 */

}
 8001158:	bf00      	nop
 800115a:	bd80      	pop	{r7, pc}
 800115c:	20000478 	.word	0x20000478
 8001160:	40005400 	.word	0x40005400
 8001164:	00061a80 	.word	0x00061a80

08001168 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800116c:	4b12      	ldr	r3, [pc, #72]	; (80011b8 <MX_I2C2_Init+0x50>)
 800116e:	4a13      	ldr	r2, [pc, #76]	; (80011bc <MX_I2C2_Init+0x54>)
 8001170:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8001172:	4b11      	ldr	r3, [pc, #68]	; (80011b8 <MX_I2C2_Init+0x50>)
 8001174:	4a12      	ldr	r2, [pc, #72]	; (80011c0 <MX_I2C2_Init+0x58>)
 8001176:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001178:	4b0f      	ldr	r3, [pc, #60]	; (80011b8 <MX_I2C2_Init+0x50>)
 800117a:	2200      	movs	r2, #0
 800117c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800117e:	4b0e      	ldr	r3, [pc, #56]	; (80011b8 <MX_I2C2_Init+0x50>)
 8001180:	2200      	movs	r2, #0
 8001182:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001184:	4b0c      	ldr	r3, [pc, #48]	; (80011b8 <MX_I2C2_Init+0x50>)
 8001186:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800118a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800118c:	4b0a      	ldr	r3, [pc, #40]	; (80011b8 <MX_I2C2_Init+0x50>)
 800118e:	2200      	movs	r2, #0
 8001190:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001192:	4b09      	ldr	r3, [pc, #36]	; (80011b8 <MX_I2C2_Init+0x50>)
 8001194:	2200      	movs	r2, #0
 8001196:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001198:	4b07      	ldr	r3, [pc, #28]	; (80011b8 <MX_I2C2_Init+0x50>)
 800119a:	2200      	movs	r2, #0
 800119c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800119e:	4b06      	ldr	r3, [pc, #24]	; (80011b8 <MX_I2C2_Init+0x50>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80011a4:	4804      	ldr	r0, [pc, #16]	; (80011b8 <MX_I2C2_Init+0x50>)
 80011a6:	f001 fbdf 	bl	8002968 <HAL_I2C_Init>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80011b0:	f000 f98c 	bl	80014cc <Error_Handler>
  /* USER CODE BEGIN I2C2_Init 2 */
  //I2C2->CR2 |= (1<<9); //enable event interrupts
  //TODO: this is just temporarily here, might cause issues
  /* USER CODE END I2C2_Init 2 */

}
 80011b4:	bf00      	nop
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	200004d8 	.word	0x200004d8
 80011bc:	40005800 	.word	0x40005800
 80011c0:	00061a80 	.word	0x00061a80

080011c4 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80011c8:	4b09      	ldr	r3, [pc, #36]	; (80011f0 <MX_IWDG_Init+0x2c>)
 80011ca:	4a0a      	ldr	r2, [pc, #40]	; (80011f4 <MX_IWDG_Init+0x30>)
 80011cc:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_16;
 80011ce:	4b08      	ldr	r3, [pc, #32]	; (80011f0 <MX_IWDG_Init+0x2c>)
 80011d0:	2202      	movs	r2, #2
 80011d2:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 80011d4:	4b06      	ldr	r3, [pc, #24]	; (80011f0 <MX_IWDG_Init+0x2c>)
 80011d6:	f640 72ff 	movw	r2, #4095	; 0xfff
 80011da:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80011dc:	4804      	ldr	r0, [pc, #16]	; (80011f0 <MX_IWDG_Init+0x2c>)
 80011de:	f003 f893 	bl	8004308 <HAL_IWDG_Init>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 80011e8:	f000 f970 	bl	80014cc <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80011ec:	bf00      	nop
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	200004cc 	.word	0x200004cc
 80011f4:	40003000 	.word	0x40003000

080011f8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b086      	sub	sp, #24
 80011fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011fe:	f107 0308 	add.w	r3, r7, #8
 8001202:	2200      	movs	r2, #0
 8001204:	601a      	str	r2, [r3, #0]
 8001206:	605a      	str	r2, [r3, #4]
 8001208:	609a      	str	r2, [r3, #8]
 800120a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800120c:	463b      	mov	r3, r7
 800120e:	2200      	movs	r2, #0
 8001210:	601a      	str	r2, [r3, #0]
 8001212:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001214:	4b25      	ldr	r3, [pc, #148]	; (80012ac <MX_TIM2_Init+0xb4>)
 8001216:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800121a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 800121c:	4b23      	ldr	r3, [pc, #140]	; (80012ac <MX_TIM2_Init+0xb4>)
 800121e:	2201      	movs	r2, #1
 8001220:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001222:	4b22      	ldr	r3, [pc, #136]	; (80012ac <MX_TIM2_Init+0xb4>)
 8001224:	2200      	movs	r2, #0
 8001226:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 511;
 8001228:	4b20      	ldr	r3, [pc, #128]	; (80012ac <MX_TIM2_Init+0xb4>)
 800122a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800122e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001230:	4b1e      	ldr	r3, [pc, #120]	; (80012ac <MX_TIM2_Init+0xb4>)
 8001232:	2200      	movs	r2, #0
 8001234:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001236:	4b1d      	ldr	r3, [pc, #116]	; (80012ac <MX_TIM2_Init+0xb4>)
 8001238:	2200      	movs	r2, #0
 800123a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800123c:	481b      	ldr	r0, [pc, #108]	; (80012ac <MX_TIM2_Init+0xb4>)
 800123e:	f005 f8dd 	bl	80063fc <HAL_TIM_Base_Init>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001248:	f000 f940 	bl	80014cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800124c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001250:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001252:	f107 0308 	add.w	r3, r7, #8
 8001256:	4619      	mov	r1, r3
 8001258:	4814      	ldr	r0, [pc, #80]	; (80012ac <MX_TIM2_Init+0xb4>)
 800125a:	f005 fa26 	bl	80066aa <HAL_TIM_ConfigClockSource>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d001      	beq.n	8001268 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001264:	f000 f932 	bl	80014cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001268:	2300      	movs	r3, #0
 800126a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800126c:	2300      	movs	r3, #0
 800126e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001270:	463b      	mov	r3, r7
 8001272:	4619      	mov	r1, r3
 8001274:	480d      	ldr	r0, [pc, #52]	; (80012ac <MX_TIM2_Init+0xb4>)
 8001276:	f005 fbf5 	bl	8006a64 <HAL_TIMEx_MasterConfigSynchronization>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001280:	f000 f924 	bl	80014cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  TIM2->CR1 &= ~(1<<1); //Clear the UDIS bit to ensure the BAM Interrupt is triggered
 8001284:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800128e:	f023 0302 	bic.w	r3, r3, #2
 8001292:	6013      	str	r3, [r2, #0]
  TIM2->DIER |= 1; //Update interrupt enable
 8001294:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001298:	68db      	ldr	r3, [r3, #12]
 800129a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800129e:	f043 0301 	orr.w	r3, r3, #1
 80012a2:	60d3      	str	r3, [r2, #12]

  /* USER CODE END TIM2_Init 2 */

}
 80012a4:	bf00      	nop
 80012a6:	3718      	adds	r7, #24
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	200005f0 	.word	0x200005f0

080012b0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b086      	sub	sp, #24
 80012b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012b6:	f107 0308 	add.w	r3, r7, #8
 80012ba:	2200      	movs	r2, #0
 80012bc:	601a      	str	r2, [r3, #0]
 80012be:	605a      	str	r2, [r3, #4]
 80012c0:	609a      	str	r2, [r3, #8]
 80012c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012c4:	463b      	mov	r3, r7
 80012c6:	2200      	movs	r2, #0
 80012c8:	601a      	str	r2, [r3, #0]
 80012ca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80012cc:	4b23      	ldr	r3, [pc, #140]	; (800135c <MX_TIM3_Init+0xac>)
 80012ce:	4a24      	ldr	r2, [pc, #144]	; (8001360 <MX_TIM3_Init+0xb0>)
 80012d0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80012d2:	4b22      	ldr	r3, [pc, #136]	; (800135c <MX_TIM3_Init+0xac>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012d8:	4b20      	ldr	r3, [pc, #128]	; (800135c <MX_TIM3_Init+0xac>)
 80012da:	2200      	movs	r2, #0
 80012dc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 16383;
 80012de:	4b1f      	ldr	r3, [pc, #124]	; (800135c <MX_TIM3_Init+0xac>)
 80012e0:	f643 72ff 	movw	r2, #16383	; 0x3fff
 80012e4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012e6:	4b1d      	ldr	r3, [pc, #116]	; (800135c <MX_TIM3_Init+0xac>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012ec:	4b1b      	ldr	r3, [pc, #108]	; (800135c <MX_TIM3_Init+0xac>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80012f2:	481a      	ldr	r0, [pc, #104]	; (800135c <MX_TIM3_Init+0xac>)
 80012f4:	f005 f882 	bl	80063fc <HAL_TIM_Base_Init>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80012fe:	f000 f8e5 	bl	80014cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001302:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001306:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001308:	f107 0308 	add.w	r3, r7, #8
 800130c:	4619      	mov	r1, r3
 800130e:	4813      	ldr	r0, [pc, #76]	; (800135c <MX_TIM3_Init+0xac>)
 8001310:	f005 f9cb 	bl	80066aa <HAL_TIM_ConfigClockSource>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800131a:	f000 f8d7 	bl	80014cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800131e:	2300      	movs	r3, #0
 8001320:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001322:	2300      	movs	r3, #0
 8001324:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001326:	463b      	mov	r3, r7
 8001328:	4619      	mov	r1, r3
 800132a:	480c      	ldr	r0, [pc, #48]	; (800135c <MX_TIM3_Init+0xac>)
 800132c:	f005 fb9a 	bl	8006a64 <HAL_TIMEx_MasterConfigSynchronization>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001336:	f000 f8c9 	bl	80014cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  TIM3->CR1 &= ~(1<<1); //Clear the UDIS bit to ensure the Encoder Scan Interrupt is triggered
 800133a:	4b09      	ldr	r3, [pc, #36]	; (8001360 <MX_TIM3_Init+0xb0>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a08      	ldr	r2, [pc, #32]	; (8001360 <MX_TIM3_Init+0xb0>)
 8001340:	f023 0302 	bic.w	r3, r3, #2
 8001344:	6013      	str	r3, [r2, #0]
  TIM3->DIER |= 1; //Update interrupt enable
 8001346:	4b06      	ldr	r3, [pc, #24]	; (8001360 <MX_TIM3_Init+0xb0>)
 8001348:	68db      	ldr	r3, [r3, #12]
 800134a:	4a05      	ldr	r2, [pc, #20]	; (8001360 <MX_TIM3_Init+0xb0>)
 800134c:	f043 0301 	orr.w	r3, r3, #1
 8001350:	60d3      	str	r3, [r2, #12]
  /* USER CODE END TIM3_Init 2 */

}
 8001352:	bf00      	nop
 8001354:	3718      	adds	r7, #24
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	2000052c 	.word	0x2000052c
 8001360:	40000400 	.word	0x40000400

08001364 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001364:	b480      	push	{r7}
 8001366:	b083      	sub	sp, #12
 8001368:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800136a:	4b08      	ldr	r3, [pc, #32]	; (800138c <MX_DMA_Init+0x28>)
 800136c:	695b      	ldr	r3, [r3, #20]
 800136e:	4a07      	ldr	r2, [pc, #28]	; (800138c <MX_DMA_Init+0x28>)
 8001370:	f043 0301 	orr.w	r3, r3, #1
 8001374:	6153      	str	r3, [r2, #20]
 8001376:	4b05      	ldr	r3, [pc, #20]	; (800138c <MX_DMA_Init+0x28>)
 8001378:	695b      	ldr	r3, [r3, #20]
 800137a:	f003 0301 	and.w	r3, r3, #1
 800137e:	607b      	str	r3, [r7, #4]
 8001380:	687b      	ldr	r3, [r7, #4]

}
 8001382:	bf00      	nop
 8001384:	370c      	adds	r7, #12
 8001386:	46bd      	mov	sp, r7
 8001388:	bc80      	pop	{r7}
 800138a:	4770      	bx	lr
 800138c:	40021000 	.word	0x40021000

08001390 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b088      	sub	sp, #32
 8001394:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001396:	f107 0310 	add.w	r3, r7, #16
 800139a:	2200      	movs	r2, #0
 800139c:	601a      	str	r2, [r3, #0]
 800139e:	605a      	str	r2, [r3, #4]
 80013a0:	609a      	str	r2, [r3, #8]
 80013a2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013a4:	4b45      	ldr	r3, [pc, #276]	; (80014bc <MX_GPIO_Init+0x12c>)
 80013a6:	699b      	ldr	r3, [r3, #24]
 80013a8:	4a44      	ldr	r2, [pc, #272]	; (80014bc <MX_GPIO_Init+0x12c>)
 80013aa:	f043 0310 	orr.w	r3, r3, #16
 80013ae:	6193      	str	r3, [r2, #24]
 80013b0:	4b42      	ldr	r3, [pc, #264]	; (80014bc <MX_GPIO_Init+0x12c>)
 80013b2:	699b      	ldr	r3, [r3, #24]
 80013b4:	f003 0310 	and.w	r3, r3, #16
 80013b8:	60fb      	str	r3, [r7, #12]
 80013ba:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013bc:	4b3f      	ldr	r3, [pc, #252]	; (80014bc <MX_GPIO_Init+0x12c>)
 80013be:	699b      	ldr	r3, [r3, #24]
 80013c0:	4a3e      	ldr	r2, [pc, #248]	; (80014bc <MX_GPIO_Init+0x12c>)
 80013c2:	f043 0320 	orr.w	r3, r3, #32
 80013c6:	6193      	str	r3, [r2, #24]
 80013c8:	4b3c      	ldr	r3, [pc, #240]	; (80014bc <MX_GPIO_Init+0x12c>)
 80013ca:	699b      	ldr	r3, [r3, #24]
 80013cc:	f003 0320 	and.w	r3, r3, #32
 80013d0:	60bb      	str	r3, [r7, #8]
 80013d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013d4:	4b39      	ldr	r3, [pc, #228]	; (80014bc <MX_GPIO_Init+0x12c>)
 80013d6:	699b      	ldr	r3, [r3, #24]
 80013d8:	4a38      	ldr	r2, [pc, #224]	; (80014bc <MX_GPIO_Init+0x12c>)
 80013da:	f043 0304 	orr.w	r3, r3, #4
 80013de:	6193      	str	r3, [r2, #24]
 80013e0:	4b36      	ldr	r3, [pc, #216]	; (80014bc <MX_GPIO_Init+0x12c>)
 80013e2:	699b      	ldr	r3, [r3, #24]
 80013e4:	f003 0304 	and.w	r3, r3, #4
 80013e8:	607b      	str	r3, [r7, #4]
 80013ea:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ec:	4b33      	ldr	r3, [pc, #204]	; (80014bc <MX_GPIO_Init+0x12c>)
 80013ee:	699b      	ldr	r3, [r3, #24]
 80013f0:	4a32      	ldr	r2, [pc, #200]	; (80014bc <MX_GPIO_Init+0x12c>)
 80013f2:	f043 0308 	orr.w	r3, r3, #8
 80013f6:	6193      	str	r3, [r2, #24]
 80013f8:	4b30      	ldr	r3, [pc, #192]	; (80014bc <MX_GPIO_Init+0x12c>)
 80013fa:	699b      	ldr	r3, [r3, #24]
 80013fc:	f003 0308 	and.w	r3, r3, #8
 8001400:	603b      	str	r3, [r7, #0]
 8001402:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001404:	2200      	movs	r2, #0
 8001406:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 800140a:	482d      	ldr	r0, [pc, #180]	; (80014c0 <MX_GPIO_Init+0x130>)
 800140c:	f001 fa94 	bl	8002938 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 8001410:	2200      	movs	r2, #0
 8001412:	f248 11f0 	movw	r1, #33264	; 0x81f0
 8001416:	482b      	ldr	r0, [pc, #172]	; (80014c4 <MX_GPIO_Init+0x134>)
 8001418:	f001 fa8e 	bl	8002938 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 800141c:	2200      	movs	r2, #0
 800141e:	f24f 0102 	movw	r1, #61442	; 0xf002
 8001422:	4829      	ldr	r0, [pc, #164]	; (80014c8 <MX_GPIO_Init+0x138>)
 8001424:	f001 fa88 	bl	8002938 <HAL_GPIO_WritePin>
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001428:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800142c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800142e:	2301      	movs	r3, #1
 8001430:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001432:	2300      	movs	r3, #0
 8001434:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001436:	2303      	movs	r3, #3
 8001438:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800143a:	f107 0310 	add.w	r3, r7, #16
 800143e:	4619      	mov	r1, r3
 8001440:	481f      	ldr	r0, [pc, #124]	; (80014c0 <MX_GPIO_Init+0x130>)
 8001442:	f001 f91f 	bl	8002684 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7
                           PA8 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 8001446:	f248 13f0 	movw	r3, #33264	; 0x81f0
 800144a:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800144c:	2301      	movs	r3, #1
 800144e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001450:	2300      	movs	r3, #0
 8001452:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001454:	2303      	movs	r3, #3
 8001456:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001458:	f107 0310 	add.w	r3, r7, #16
 800145c:	4619      	mov	r1, r3
 800145e:	4819      	ldr	r0, [pc, #100]	; (80014c4 <MX_GPIO_Init+0x134>)
 8001460:	f001 f910 	bl	8002684 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB12 PB13 PB14
                           PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 8001464:	f24f 0302 	movw	r3, #61442	; 0xf002
 8001468:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800146a:	2301      	movs	r3, #1
 800146c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146e:	2300      	movs	r3, #0
 8001470:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001472:	2303      	movs	r3, #3
 8001474:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001476:	f107 0310 	add.w	r3, r7, #16
 800147a:	4619      	mov	r1, r3
 800147c:	4812      	ldr	r0, [pc, #72]	; (80014c8 <MX_GPIO_Init+0x138>)
 800147e:	f001 f901 	bl	8002684 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001482:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001486:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001488:	2300      	movs	r3, #0
 800148a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148c:	2300      	movs	r3, #0
 800148e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001490:	f107 0310 	add.w	r3, r7, #16
 8001494:	4619      	mov	r1, r3
 8001496:	480b      	ldr	r0, [pc, #44]	; (80014c4 <MX_GPIO_Init+0x134>)
 8001498:	f001 f8f4 	bl	8002684 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 PB6
                           PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 800149c:	23f8      	movs	r3, #248	; 0xf8
 800149e:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014a0:	2300      	movs	r3, #0
 80014a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80014a4:	2302      	movs	r3, #2
 80014a6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a8:	f107 0310 	add.w	r3, r7, #16
 80014ac:	4619      	mov	r1, r3
 80014ae:	4806      	ldr	r0, [pc, #24]	; (80014c8 <MX_GPIO_Init+0x138>)
 80014b0:	f001 f8e8 	bl	8002684 <HAL_GPIO_Init>

}
 80014b4:	bf00      	nop
 80014b6:	3720      	adds	r7, #32
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	40021000 	.word	0x40021000
 80014c0:	40011000 	.word	0x40011000
 80014c4:	40010800 	.word	0x40010800
 80014c8:	40010c00 	.word	0x40010c00

080014cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80014d0:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014d2:	e7fe      	b.n	80014d2 <Error_Handler+0x6>

080014d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b085      	sub	sp, #20
 80014d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80014da:	4b15      	ldr	r3, [pc, #84]	; (8001530 <HAL_MspInit+0x5c>)
 80014dc:	699b      	ldr	r3, [r3, #24]
 80014de:	4a14      	ldr	r2, [pc, #80]	; (8001530 <HAL_MspInit+0x5c>)
 80014e0:	f043 0301 	orr.w	r3, r3, #1
 80014e4:	6193      	str	r3, [r2, #24]
 80014e6:	4b12      	ldr	r3, [pc, #72]	; (8001530 <HAL_MspInit+0x5c>)
 80014e8:	699b      	ldr	r3, [r3, #24]
 80014ea:	f003 0301 	and.w	r3, r3, #1
 80014ee:	60bb      	str	r3, [r7, #8]
 80014f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014f2:	4b0f      	ldr	r3, [pc, #60]	; (8001530 <HAL_MspInit+0x5c>)
 80014f4:	69db      	ldr	r3, [r3, #28]
 80014f6:	4a0e      	ldr	r2, [pc, #56]	; (8001530 <HAL_MspInit+0x5c>)
 80014f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014fc:	61d3      	str	r3, [r2, #28]
 80014fe:	4b0c      	ldr	r3, [pc, #48]	; (8001530 <HAL_MspInit+0x5c>)
 8001500:	69db      	ldr	r3, [r3, #28]
 8001502:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001506:	607b      	str	r3, [r7, #4]
 8001508:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800150a:	4b0a      	ldr	r3, [pc, #40]	; (8001534 <HAL_MspInit+0x60>)
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	60fb      	str	r3, [r7, #12]
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001516:	60fb      	str	r3, [r7, #12]
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800151e:	60fb      	str	r3, [r7, #12]
 8001520:	4a04      	ldr	r2, [pc, #16]	; (8001534 <HAL_MspInit+0x60>)
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001526:	bf00      	nop
 8001528:	3714      	adds	r7, #20
 800152a:	46bd      	mov	sp, r7
 800152c:	bc80      	pop	{r7}
 800152e:	4770      	bx	lr
 8001530:	40021000 	.word	0x40021000
 8001534:	40010000 	.word	0x40010000

08001538 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b088      	sub	sp, #32
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001540:	f107 0310 	add.w	r3, r7, #16
 8001544:	2200      	movs	r2, #0
 8001546:	601a      	str	r2, [r3, #0]
 8001548:	605a      	str	r2, [r3, #4]
 800154a:	609a      	str	r2, [r3, #8]
 800154c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4a14      	ldr	r2, [pc, #80]	; (80015a4 <HAL_ADC_MspInit+0x6c>)
 8001554:	4293      	cmp	r3, r2
 8001556:	d121      	bne.n	800159c <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001558:	4b13      	ldr	r3, [pc, #76]	; (80015a8 <HAL_ADC_MspInit+0x70>)
 800155a:	699b      	ldr	r3, [r3, #24]
 800155c:	4a12      	ldr	r2, [pc, #72]	; (80015a8 <HAL_ADC_MspInit+0x70>)
 800155e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001562:	6193      	str	r3, [r2, #24]
 8001564:	4b10      	ldr	r3, [pc, #64]	; (80015a8 <HAL_ADC_MspInit+0x70>)
 8001566:	699b      	ldr	r3, [r3, #24]
 8001568:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800156c:	60fb      	str	r3, [r7, #12]
 800156e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001570:	4b0d      	ldr	r3, [pc, #52]	; (80015a8 <HAL_ADC_MspInit+0x70>)
 8001572:	699b      	ldr	r3, [r3, #24]
 8001574:	4a0c      	ldr	r2, [pc, #48]	; (80015a8 <HAL_ADC_MspInit+0x70>)
 8001576:	f043 0304 	orr.w	r3, r3, #4
 800157a:	6193      	str	r3, [r2, #24]
 800157c:	4b0a      	ldr	r3, [pc, #40]	; (80015a8 <HAL_ADC_MspInit+0x70>)
 800157e:	699b      	ldr	r3, [r3, #24]
 8001580:	f003 0304 	and.w	r3, r3, #4
 8001584:	60bb      	str	r3, [r7, #8]
 8001586:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001588:	230f      	movs	r3, #15
 800158a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800158c:	2303      	movs	r3, #3
 800158e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001590:	f107 0310 	add.w	r3, r7, #16
 8001594:	4619      	mov	r1, r3
 8001596:	4805      	ldr	r0, [pc, #20]	; (80015ac <HAL_ADC_MspInit+0x74>)
 8001598:	f001 f874 	bl	8002684 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800159c:	bf00      	nop
 800159e:	3720      	adds	r7, #32
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	40012400 	.word	0x40012400
 80015a8:	40021000 	.word	0x40021000
 80015ac:	40010800 	.word	0x40010800

080015b0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b08c      	sub	sp, #48	; 0x30
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b8:	f107 031c 	add.w	r3, r7, #28
 80015bc:	2200      	movs	r2, #0
 80015be:	601a      	str	r2, [r3, #0]
 80015c0:	605a      	str	r2, [r3, #4]
 80015c2:	609a      	str	r2, [r3, #8]
 80015c4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	4a58      	ldr	r2, [pc, #352]	; (800172c <HAL_I2C_MspInit+0x17c>)
 80015cc:	4293      	cmp	r3, r2
 80015ce:	d159      	bne.n	8001684 <HAL_I2C_MspInit+0xd4>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015d0:	4b57      	ldr	r3, [pc, #348]	; (8001730 <HAL_I2C_MspInit+0x180>)
 80015d2:	699b      	ldr	r3, [r3, #24]
 80015d4:	4a56      	ldr	r2, [pc, #344]	; (8001730 <HAL_I2C_MspInit+0x180>)
 80015d6:	f043 0308 	orr.w	r3, r3, #8
 80015da:	6193      	str	r3, [r2, #24]
 80015dc:	4b54      	ldr	r3, [pc, #336]	; (8001730 <HAL_I2C_MspInit+0x180>)
 80015de:	699b      	ldr	r3, [r3, #24]
 80015e0:	f003 0308 	and.w	r3, r3, #8
 80015e4:	61bb      	str	r3, [r7, #24]
 80015e6:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80015e8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80015ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015ee:	2312      	movs	r3, #18
 80015f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015f2:	2303      	movs	r3, #3
 80015f4:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015f6:	f107 031c 	add.w	r3, r7, #28
 80015fa:	4619      	mov	r1, r3
 80015fc:	484d      	ldr	r0, [pc, #308]	; (8001734 <HAL_I2C_MspInit+0x184>)
 80015fe:	f001 f841 	bl	8002684 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8001602:	4b4d      	ldr	r3, [pc, #308]	; (8001738 <HAL_I2C_MspInit+0x188>)
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001608:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800160a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800160e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001610:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001612:	f043 0302 	orr.w	r3, r3, #2
 8001616:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001618:	4a47      	ldr	r2, [pc, #284]	; (8001738 <HAL_I2C_MspInit+0x188>)
 800161a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800161c:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800161e:	4b44      	ldr	r3, [pc, #272]	; (8001730 <HAL_I2C_MspInit+0x180>)
 8001620:	69db      	ldr	r3, [r3, #28]
 8001622:	4a43      	ldr	r2, [pc, #268]	; (8001730 <HAL_I2C_MspInit+0x180>)
 8001624:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001628:	61d3      	str	r3, [r2, #28]
 800162a:	4b41      	ldr	r3, [pc, #260]	; (8001730 <HAL_I2C_MspInit+0x180>)
 800162c:	69db      	ldr	r3, [r3, #28]
 800162e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001632:	617b      	str	r3, [r7, #20]
 8001634:	697b      	ldr	r3, [r7, #20]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8001636:	4b41      	ldr	r3, [pc, #260]	; (800173c <HAL_I2C_MspInit+0x18c>)
 8001638:	4a41      	ldr	r2, [pc, #260]	; (8001740 <HAL_I2C_MspInit+0x190>)
 800163a:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800163c:	4b3f      	ldr	r3, [pc, #252]	; (800173c <HAL_I2C_MspInit+0x18c>)
 800163e:	2210      	movs	r2, #16
 8001640:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001642:	4b3e      	ldr	r3, [pc, #248]	; (800173c <HAL_I2C_MspInit+0x18c>)
 8001644:	2200      	movs	r2, #0
 8001646:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001648:	4b3c      	ldr	r3, [pc, #240]	; (800173c <HAL_I2C_MspInit+0x18c>)
 800164a:	2280      	movs	r2, #128	; 0x80
 800164c:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800164e:	4b3b      	ldr	r3, [pc, #236]	; (800173c <HAL_I2C_MspInit+0x18c>)
 8001650:	2200      	movs	r2, #0
 8001652:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001654:	4b39      	ldr	r3, [pc, #228]	; (800173c <HAL_I2C_MspInit+0x18c>)
 8001656:	2200      	movs	r2, #0
 8001658:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_CIRCULAR;
 800165a:	4b38      	ldr	r3, [pc, #224]	; (800173c <HAL_I2C_MspInit+0x18c>)
 800165c:	2220      	movs	r2, #32
 800165e:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001660:	4b36      	ldr	r3, [pc, #216]	; (800173c <HAL_I2C_MspInit+0x18c>)
 8001662:	2200      	movs	r2, #0
 8001664:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001666:	4835      	ldr	r0, [pc, #212]	; (800173c <HAL_I2C_MspInit+0x18c>)
 8001668:	f000 fe2a 	bl	80022c0 <HAL_DMA_Init>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <HAL_I2C_MspInit+0xc6>
    {
      Error_Handler();
 8001672:	f7ff ff2b 	bl	80014cc <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	4a30      	ldr	r2, [pc, #192]	; (800173c <HAL_I2C_MspInit+0x18c>)
 800167a:	635a      	str	r2, [r3, #52]	; 0x34
 800167c:	4a2f      	ldr	r2, [pc, #188]	; (800173c <HAL_I2C_MspInit+0x18c>)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001682:	e04f      	b.n	8001724 <HAL_I2C_MspInit+0x174>
  else if(hi2c->Instance==I2C2)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a2e      	ldr	r2, [pc, #184]	; (8001744 <HAL_I2C_MspInit+0x194>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d14a      	bne.n	8001724 <HAL_I2C_MspInit+0x174>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800168e:	4b28      	ldr	r3, [pc, #160]	; (8001730 <HAL_I2C_MspInit+0x180>)
 8001690:	699b      	ldr	r3, [r3, #24]
 8001692:	4a27      	ldr	r2, [pc, #156]	; (8001730 <HAL_I2C_MspInit+0x180>)
 8001694:	f043 0308 	orr.w	r3, r3, #8
 8001698:	6193      	str	r3, [r2, #24]
 800169a:	4b25      	ldr	r3, [pc, #148]	; (8001730 <HAL_I2C_MspInit+0x180>)
 800169c:	699b      	ldr	r3, [r3, #24]
 800169e:	f003 0308 	and.w	r3, r3, #8
 80016a2:	613b      	str	r3, [r7, #16]
 80016a4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80016a6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80016aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016ac:	2312      	movs	r3, #18
 80016ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016b0:	2303      	movs	r3, #3
 80016b2:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016b4:	f107 031c 	add.w	r3, r7, #28
 80016b8:	4619      	mov	r1, r3
 80016ba:	481e      	ldr	r0, [pc, #120]	; (8001734 <HAL_I2C_MspInit+0x184>)
 80016bc:	f000 ffe2 	bl	8002684 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80016c0:	4b1b      	ldr	r3, [pc, #108]	; (8001730 <HAL_I2C_MspInit+0x180>)
 80016c2:	69db      	ldr	r3, [r3, #28]
 80016c4:	4a1a      	ldr	r2, [pc, #104]	; (8001730 <HAL_I2C_MspInit+0x180>)
 80016c6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80016ca:	61d3      	str	r3, [r2, #28]
 80016cc:	4b18      	ldr	r3, [pc, #96]	; (8001730 <HAL_I2C_MspInit+0x180>)
 80016ce:	69db      	ldr	r3, [r3, #28]
 80016d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016d4:	60fb      	str	r3, [r7, #12]
 80016d6:	68fb      	ldr	r3, [r7, #12]
    hdma_i2c2_tx.Instance = DMA1_Channel4;
 80016d8:	4b1b      	ldr	r3, [pc, #108]	; (8001748 <HAL_I2C_MspInit+0x198>)
 80016da:	4a1c      	ldr	r2, [pc, #112]	; (800174c <HAL_I2C_MspInit+0x19c>)
 80016dc:	601a      	str	r2, [r3, #0]
    hdma_i2c2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80016de:	4b1a      	ldr	r3, [pc, #104]	; (8001748 <HAL_I2C_MspInit+0x198>)
 80016e0:	2210      	movs	r2, #16
 80016e2:	605a      	str	r2, [r3, #4]
    hdma_i2c2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80016e4:	4b18      	ldr	r3, [pc, #96]	; (8001748 <HAL_I2C_MspInit+0x198>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	609a      	str	r2, [r3, #8]
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80016ea:	4b17      	ldr	r3, [pc, #92]	; (8001748 <HAL_I2C_MspInit+0x198>)
 80016ec:	2280      	movs	r2, #128	; 0x80
 80016ee:	60da      	str	r2, [r3, #12]
    hdma_i2c2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80016f0:	4b15      	ldr	r3, [pc, #84]	; (8001748 <HAL_I2C_MspInit+0x198>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	611a      	str	r2, [r3, #16]
    hdma_i2c2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80016f6:	4b14      	ldr	r3, [pc, #80]	; (8001748 <HAL_I2C_MspInit+0x198>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	615a      	str	r2, [r3, #20]
    hdma_i2c2_tx.Init.Mode = DMA_NORMAL;
 80016fc:	4b12      	ldr	r3, [pc, #72]	; (8001748 <HAL_I2C_MspInit+0x198>)
 80016fe:	2200      	movs	r2, #0
 8001700:	619a      	str	r2, [r3, #24]
    hdma_i2c2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001702:	4b11      	ldr	r3, [pc, #68]	; (8001748 <HAL_I2C_MspInit+0x198>)
 8001704:	2200      	movs	r2, #0
 8001706:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 8001708:	480f      	ldr	r0, [pc, #60]	; (8001748 <HAL_I2C_MspInit+0x198>)
 800170a:	f000 fdd9 	bl	80022c0 <HAL_DMA_Init>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <HAL_I2C_MspInit+0x168>
      Error_Handler();
 8001714:	f7ff feda 	bl	80014cc <Error_Handler>
    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c2_tx);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	4a0b      	ldr	r2, [pc, #44]	; (8001748 <HAL_I2C_MspInit+0x198>)
 800171c:	635a      	str	r2, [r3, #52]	; 0x34
 800171e:	4a0a      	ldr	r2, [pc, #40]	; (8001748 <HAL_I2C_MspInit+0x198>)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6253      	str	r3, [r2, #36]	; 0x24
}
 8001724:	bf00      	nop
 8001726:	3730      	adds	r7, #48	; 0x30
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	40005400 	.word	0x40005400
 8001730:	40021000 	.word	0x40021000
 8001734:	40010c00 	.word	0x40010c00
 8001738:	40010000 	.word	0x40010000
 800173c:	20000434 	.word	0x20000434
 8001740:	4002006c 	.word	0x4002006c
 8001744:	40005800 	.word	0x40005800
 8001748:	20000574 	.word	0x20000574
 800174c:	40020044 	.word	0x40020044

08001750 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001750:	b480      	push	{r7}
 8001752:	b085      	sub	sp, #20
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001760:	d10c      	bne.n	800177c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001762:	4b11      	ldr	r3, [pc, #68]	; (80017a8 <HAL_TIM_Base_MspInit+0x58>)
 8001764:	69db      	ldr	r3, [r3, #28]
 8001766:	4a10      	ldr	r2, [pc, #64]	; (80017a8 <HAL_TIM_Base_MspInit+0x58>)
 8001768:	f043 0301 	orr.w	r3, r3, #1
 800176c:	61d3      	str	r3, [r2, #28]
 800176e:	4b0e      	ldr	r3, [pc, #56]	; (80017a8 <HAL_TIM_Base_MspInit+0x58>)
 8001770:	69db      	ldr	r3, [r3, #28]
 8001772:	f003 0301 	and.w	r3, r3, #1
 8001776:	60fb      	str	r3, [r7, #12]
 8001778:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800177a:	e010      	b.n	800179e <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM3)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a0a      	ldr	r2, [pc, #40]	; (80017ac <HAL_TIM_Base_MspInit+0x5c>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d10b      	bne.n	800179e <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001786:	4b08      	ldr	r3, [pc, #32]	; (80017a8 <HAL_TIM_Base_MspInit+0x58>)
 8001788:	69db      	ldr	r3, [r3, #28]
 800178a:	4a07      	ldr	r2, [pc, #28]	; (80017a8 <HAL_TIM_Base_MspInit+0x58>)
 800178c:	f043 0302 	orr.w	r3, r3, #2
 8001790:	61d3      	str	r3, [r2, #28]
 8001792:	4b05      	ldr	r3, [pc, #20]	; (80017a8 <HAL_TIM_Base_MspInit+0x58>)
 8001794:	69db      	ldr	r3, [r3, #28]
 8001796:	f003 0302 	and.w	r3, r3, #2
 800179a:	60bb      	str	r3, [r7, #8]
 800179c:	68bb      	ldr	r3, [r7, #8]
}
 800179e:	bf00      	nop
 80017a0:	3714      	adds	r7, #20
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bc80      	pop	{r7}
 80017a6:	4770      	bx	lr
 80017a8:	40021000 	.word	0x40021000
 80017ac:	40000400 	.word	0x40000400

080017b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017b4:	e7fe      	b.n	80017b4 <NMI_Handler+0x4>

080017b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017b6:	b480      	push	{r7}
 80017b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017ba:	e7fe      	b.n	80017ba <HardFault_Handler+0x4>

080017bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017c0:	e7fe      	b.n	80017c0 <MemManage_Handler+0x4>

080017c2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017c2:	b480      	push	{r7}
 80017c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017c6:	e7fe      	b.n	80017c6 <BusFault_Handler+0x4>

080017c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017cc:	e7fe      	b.n	80017cc <UsageFault_Handler+0x4>

080017ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017ce:	b480      	push	{r7}
 80017d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017d2:	bf00      	nop
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bc80      	pop	{r7}
 80017d8:	4770      	bx	lr

080017da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017da:	b480      	push	{r7}
 80017dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017de:	bf00      	nop
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bc80      	pop	{r7}
 80017e4:	4770      	bx	lr

080017e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017e6:	b480      	push	{r7}
 80017e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017ea:	bf00      	nop
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bc80      	pop	{r7}
 80017f0:	4770      	bx	lr

080017f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017f2:	b580      	push	{r7, lr}
 80017f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017f6:	f000 fa2f 	bl	8001c58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017fa:	bf00      	nop
 80017fc:	bd80      	pop	{r7, pc}
	...

08001800 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
	//GPIOA->BRR = 1<<6;



  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001804:	4802      	ldr	r0, [pc, #8]	; (8001810 <DMA1_Channel6_IRQHandler+0x10>)
 8001806:	f000 fe2b 	bl	8002460 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */
  //GPIOA->BSRR = 1<<6;
  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800180a:	bf00      	nop
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	20000434 	.word	0x20000434

08001814 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001818:	4802      	ldr	r0, [pc, #8]	; (8001824 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800181a:	f002 fedf 	bl	80045dc <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800181e:	bf00      	nop
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	200012d0 	.word	0x200012d0

08001828 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	//GPIOA->BSRR = 1<<6;
	if(BAMIndex == 0){
 800182c:	4b44      	ldr	r3, [pc, #272]	; (8001940 <TIM2_IRQHandler+0x118>)
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	b2db      	uxtb	r3, r3
 8001832:	2b00      	cmp	r3, #0
 8001834:	d102      	bne.n	800183c <TIM2_IRQHandler+0x14>
		blocked = 1; //block to protect the time sensitive LSB's, otherwise it gets pretty flicker-ry
 8001836:	4b43      	ldr	r3, [pc, #268]	; (8001944 <TIM2_IRQHandler+0x11c>)
 8001838:	2201      	movs	r2, #1
 800183a:	701a      	strb	r2, [r3, #0]


	}

	if(brightness[0] & (1 << BAMIndex))	GPIOB->BSRR = (1<<12);
 800183c:	4b42      	ldr	r3, [pc, #264]	; (8001948 <TIM2_IRQHandler+0x120>)
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	b2db      	uxtb	r3, r3
 8001842:	461a      	mov	r2, r3
 8001844:	4b3e      	ldr	r3, [pc, #248]	; (8001940 <TIM2_IRQHandler+0x118>)
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	b2db      	uxtb	r3, r3
 800184a:	fa42 f303 	asr.w	r3, r2, r3
 800184e:	f003 0301 	and.w	r3, r3, #1
 8001852:	2b00      	cmp	r3, #0
 8001854:	d004      	beq.n	8001860 <TIM2_IRQHandler+0x38>
 8001856:	4b3d      	ldr	r3, [pc, #244]	; (800194c <TIM2_IRQHandler+0x124>)
 8001858:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800185c:	611a      	str	r2, [r3, #16]
 800185e:	e003      	b.n	8001868 <TIM2_IRQHandler+0x40>
	else GPIOB->BRR = (1<<12);
 8001860:	4b3a      	ldr	r3, [pc, #232]	; (800194c <TIM2_IRQHandler+0x124>)
 8001862:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001866:	615a      	str	r2, [r3, #20]
	if(brightness[1] & (1 << BAMIndex))	GPIOB->BSRR = (1<<13);
 8001868:	4b37      	ldr	r3, [pc, #220]	; (8001948 <TIM2_IRQHandler+0x120>)
 800186a:	785b      	ldrb	r3, [r3, #1]
 800186c:	b2db      	uxtb	r3, r3
 800186e:	461a      	mov	r2, r3
 8001870:	4b33      	ldr	r3, [pc, #204]	; (8001940 <TIM2_IRQHandler+0x118>)
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	b2db      	uxtb	r3, r3
 8001876:	fa42 f303 	asr.w	r3, r2, r3
 800187a:	f003 0301 	and.w	r3, r3, #1
 800187e:	2b00      	cmp	r3, #0
 8001880:	d004      	beq.n	800188c <TIM2_IRQHandler+0x64>
 8001882:	4b32      	ldr	r3, [pc, #200]	; (800194c <TIM2_IRQHandler+0x124>)
 8001884:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001888:	611a      	str	r2, [r3, #16]
 800188a:	e003      	b.n	8001894 <TIM2_IRQHandler+0x6c>
	else GPIOB->BRR = (1<<13);
 800188c:	4b2f      	ldr	r3, [pc, #188]	; (800194c <TIM2_IRQHandler+0x124>)
 800188e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001892:	615a      	str	r2, [r3, #20]
	if(brightness[2] & (1 << BAMIndex))	GPIOB->BSRR = (1<<14);
 8001894:	4b2c      	ldr	r3, [pc, #176]	; (8001948 <TIM2_IRQHandler+0x120>)
 8001896:	789b      	ldrb	r3, [r3, #2]
 8001898:	b2db      	uxtb	r3, r3
 800189a:	461a      	mov	r2, r3
 800189c:	4b28      	ldr	r3, [pc, #160]	; (8001940 <TIM2_IRQHandler+0x118>)
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	b2db      	uxtb	r3, r3
 80018a2:	fa42 f303 	asr.w	r3, r2, r3
 80018a6:	f003 0301 	and.w	r3, r3, #1
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d004      	beq.n	80018b8 <TIM2_IRQHandler+0x90>
 80018ae:	4b27      	ldr	r3, [pc, #156]	; (800194c <TIM2_IRQHandler+0x124>)
 80018b0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80018b4:	611a      	str	r2, [r3, #16]
 80018b6:	e003      	b.n	80018c0 <TIM2_IRQHandler+0x98>
	else GPIOB->BRR = (1<<14);
 80018b8:	4b24      	ldr	r3, [pc, #144]	; (800194c <TIM2_IRQHandler+0x124>)
 80018ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80018be:	615a      	str	r2, [r3, #20]
	if(brightness[3] & (1 << BAMIndex))	GPIOB->BSRR = (1<<15);
 80018c0:	4b21      	ldr	r3, [pc, #132]	; (8001948 <TIM2_IRQHandler+0x120>)
 80018c2:	78db      	ldrb	r3, [r3, #3]
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	461a      	mov	r2, r3
 80018c8:	4b1d      	ldr	r3, [pc, #116]	; (8001940 <TIM2_IRQHandler+0x118>)
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	b2db      	uxtb	r3, r3
 80018ce:	fa42 f303 	asr.w	r3, r2, r3
 80018d2:	f003 0301 	and.w	r3, r3, #1
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d004      	beq.n	80018e4 <TIM2_IRQHandler+0xbc>
 80018da:	4b1c      	ldr	r3, [pc, #112]	; (800194c <TIM2_IRQHandler+0x124>)
 80018dc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80018e0:	611a      	str	r2, [r3, #16]
 80018e2:	e003      	b.n	80018ec <TIM2_IRQHandler+0xc4>
	else GPIOB->BRR = (1<<15);
 80018e4:	4b19      	ldr	r3, [pc, #100]	; (800194c <TIM2_IRQHandler+0x124>)
 80018e6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80018ea:	615a      	str	r2, [r3, #20]


*/

	//FIXME this might potentially cause issues, as it blocks for half of the time
	if(BAMIndex == 5){
 80018ec:	4b14      	ldr	r3, [pc, #80]	; (8001940 <TIM2_IRQHandler+0x118>)
 80018ee:	781b      	ldrb	r3, [r3, #0]
 80018f0:	b2db      	uxtb	r3, r3
 80018f2:	2b05      	cmp	r3, #5
 80018f4:	d102      	bne.n	80018fc <TIM2_IRQHandler+0xd4>
		blocked = 0; //Time sensitive LSB's are done, unblock, value of 3 or less gives visible flicker
 80018f6:	4b13      	ldr	r3, [pc, #76]	; (8001944 <TIM2_IRQHandler+0x11c>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	701a      	strb	r2, [r3, #0]

	}

	if(BAMIndex == 7){ //We've passed one BAM cycle
 80018fc:	4b10      	ldr	r3, [pc, #64]	; (8001940 <TIM2_IRQHandler+0x118>)
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	b2db      	uxtb	r3, r3
 8001902:	2b07      	cmp	r3, #7
 8001904:	d109      	bne.n	800191a <TIM2_IRQHandler+0xf2>


		BAMIndex = 0;
 8001906:	4b0e      	ldr	r3, [pc, #56]	; (8001940 <TIM2_IRQHandler+0x118>)
 8001908:	2200      	movs	r2, #0
 800190a:	701a      	strb	r2, [r3, #0]
		TIM2->PSC = 1;
 800190c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001910:	2201      	movs	r2, #1
 8001912:	629a      	str	r2, [r3, #40]	; 0x28

		if(updateLCD){
 8001914:	4b0e      	ldr	r3, [pc, #56]	; (8001950 <TIM2_IRQHandler+0x128>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	e00d      	b.n	8001936 <TIM2_IRQHandler+0x10e>



	}
	else{
		BAMIndex++;
 800191a:	4b09      	ldr	r3, [pc, #36]	; (8001940 <TIM2_IRQHandler+0x118>)
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	b2db      	uxtb	r3, r3
 8001920:	3301      	adds	r3, #1
 8001922:	b2da      	uxtb	r2, r3
 8001924:	4b06      	ldr	r3, [pc, #24]	; (8001940 <TIM2_IRQHandler+0x118>)
 8001926:	701a      	strb	r2, [r3, #0]
		TIM2->PSC = (volatile)(TIM2->PSC << 1); //set next write to occupy twice the time of this current write.
 8001928:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800192c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800192e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001932:	005b      	lsls	r3, r3, #1
 8001934:	6293      	str	r3, [r2, #40]	; 0x28
	}

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001936:	4807      	ldr	r0, [pc, #28]	; (8001954 <TIM2_IRQHandler+0x12c>)
 8001938:	f004 fdaf 	bl	800649a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800193c:	bf00      	nop
 800193e:	bd80      	pop	{r7, pc}
 8001940:	200001b5 	.word	0x200001b5
 8001944:	200001b6 	.word	0x200001b6
 8001948:	20000004 	.word	0x20000004
 800194c:	40010c00 	.word	0x40010c00
 8001950:	200001b2 	.word	0x200001b2
 8001954:	200005f0 	.word	0x200005f0

08001958 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b082      	sub	sp, #8
 800195c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

	//GPIOA->BSRR = 1<<6;
	uint8_t currentReadoff = ((((GPIOA->IDR)>>9) & 1) << 1) | (((GPIOA->IDR)>>10) & 1); //read current encoder state
 800195e:	4b4b      	ldr	r3, [pc, #300]	; (8001a8c <TIM3_IRQHandler+0x134>)
 8001960:	689b      	ldr	r3, [r3, #8]
 8001962:	0a5b      	lsrs	r3, r3, #9
 8001964:	b2db      	uxtb	r3, r3
 8001966:	005b      	lsls	r3, r3, #1
 8001968:	b2db      	uxtb	r3, r3
 800196a:	f003 0302 	and.w	r3, r3, #2
 800196e:	b2da      	uxtb	r2, r3
 8001970:	4b46      	ldr	r3, [pc, #280]	; (8001a8c <TIM3_IRQHandler+0x134>)
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	0a9b      	lsrs	r3, r3, #10
 8001976:	b2db      	uxtb	r3, r3
 8001978:	f003 0301 	and.w	r3, r3, #1
 800197c:	b2db      	uxtb	r3, r3
 800197e:	4313      	orrs	r3, r2
 8001980:	71fb      	strb	r3, [r7, #7]
	uint8_t index = (lastEncoder[currentEncoder]<<2) | currentReadoff;
 8001982:	4b43      	ldr	r3, [pc, #268]	; (8001a90 <TIM3_IRQHandler+0x138>)
 8001984:	781b      	ldrb	r3, [r3, #0]
 8001986:	b2db      	uxtb	r3, r3
 8001988:	461a      	mov	r2, r3
 800198a:	4b42      	ldr	r3, [pc, #264]	; (8001a94 <TIM3_IRQHandler+0x13c>)
 800198c:	5c9b      	ldrb	r3, [r3, r2]
 800198e:	b2db      	uxtb	r3, r3
 8001990:	009b      	lsls	r3, r3, #2
 8001992:	b25a      	sxtb	r2, r3
 8001994:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001998:	4313      	orrs	r3, r2
 800199a:	b25b      	sxtb	r3, r3
 800199c:	71bb      	strb	r3, [r7, #6]
	encoderValues[currentEncoder] += encoderLUT[index];
 800199e:	79bb      	ldrb	r3, [r7, #6]
 80019a0:	4a3d      	ldr	r2, [pc, #244]	; (8001a98 <TIM3_IRQHandler+0x140>)
 80019a2:	5cd3      	ldrb	r3, [r2, r3]
 80019a4:	b259      	sxtb	r1, r3
 80019a6:	4b3a      	ldr	r3, [pc, #232]	; (8001a90 <TIM3_IRQHandler+0x138>)
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	b2da      	uxtb	r2, r3
 80019ac:	4610      	mov	r0, r2
 80019ae:	4b3b      	ldr	r3, [pc, #236]	; (8001a9c <TIM3_IRQHandler+0x144>)
 80019b0:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80019b4:	4608      	mov	r0, r1
 80019b6:	4611      	mov	r1, r2
 80019b8:	4403      	add	r3, r0
 80019ba:	4a38      	ldr	r2, [pc, #224]	; (8001a9c <TIM3_IRQHandler+0x144>)
 80019bc:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	encoderChanged[currentEncoder] = encoderLUT[index];
 80019c0:	79bb      	ldrb	r3, [r7, #6]
 80019c2:	4a35      	ldr	r2, [pc, #212]	; (8001a98 <TIM3_IRQHandler+0x140>)
 80019c4:	5cd3      	ldrb	r3, [r2, r3]
 80019c6:	b259      	sxtb	r1, r3
 80019c8:	4b31      	ldr	r3, [pc, #196]	; (8001a90 <TIM3_IRQHandler+0x138>)
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	461a      	mov	r2, r3
 80019d0:	b2c9      	uxtb	r1, r1
 80019d2:	4b33      	ldr	r3, [pc, #204]	; (8001aa0 <TIM3_IRQHandler+0x148>)
 80019d4:	5499      	strb	r1, [r3, r2]

	//constrain encoderValues
	if(encoderValues[currentEncoder] > 255) encoderValues[currentEncoder] = 255;
 80019d6:	4b2e      	ldr	r3, [pc, #184]	; (8001a90 <TIM3_IRQHandler+0x138>)
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	461a      	mov	r2, r3
 80019de:	4b2f      	ldr	r3, [pc, #188]	; (8001a9c <TIM3_IRQHandler+0x144>)
 80019e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019e4:	2bff      	cmp	r3, #255	; 0xff
 80019e6:	dd07      	ble.n	80019f8 <TIM3_IRQHandler+0xa0>
 80019e8:	4b29      	ldr	r3, [pc, #164]	; (8001a90 <TIM3_IRQHandler+0x138>)
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	b2db      	uxtb	r3, r3
 80019ee:	4619      	mov	r1, r3
 80019f0:	4b2a      	ldr	r3, [pc, #168]	; (8001a9c <TIM3_IRQHandler+0x144>)
 80019f2:	22ff      	movs	r2, #255	; 0xff
 80019f4:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
	if(encoderValues[currentEncoder] < 0) encoderValues[currentEncoder] = 0;
 80019f8:	4b25      	ldr	r3, [pc, #148]	; (8001a90 <TIM3_IRQHandler+0x138>)
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	461a      	mov	r2, r3
 8001a00:	4b26      	ldr	r3, [pc, #152]	; (8001a9c <TIM3_IRQHandler+0x144>)
 8001a02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	da07      	bge.n	8001a1a <TIM3_IRQHandler+0xc2>
 8001a0a:	4b21      	ldr	r3, [pc, #132]	; (8001a90 <TIM3_IRQHandler+0x138>)
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	b2db      	uxtb	r3, r3
 8001a10:	4619      	mov	r1, r3
 8001a12:	4b22      	ldr	r3, [pc, #136]	; (8001a9c <TIM3_IRQHandler+0x144>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	f843 2021 	str.w	r2, [r3, r1, lsl #2]

	lastEncoder[currentEncoder] = currentReadoff;
 8001a1a:	4b1d      	ldr	r3, [pc, #116]	; (8001a90 <TIM3_IRQHandler+0x138>)
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	b2db      	uxtb	r3, r3
 8001a20:	4619      	mov	r1, r3
 8001a22:	4a1c      	ldr	r2, [pc, #112]	; (8001a94 <TIM3_IRQHandler+0x13c>)
 8001a24:	79fb      	ldrb	r3, [r7, #7]
 8001a26:	5453      	strb	r3, [r2, r1]
	//uint8_t buffer[256];
	//sprintf(buffer, "currentReadoff %d index %d encoderValue %d\r\n", currentReadoff, index, encoderValues[0]);
	//CDC_Transmit_FS(buffer, sizeof(buffer));
	//}

	if(currentEncoder == 4) currentEncoder = 0;
 8001a28:	4b19      	ldr	r3, [pc, #100]	; (8001a90 <TIM3_IRQHandler+0x138>)
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	b2db      	uxtb	r3, r3
 8001a2e:	2b04      	cmp	r3, #4
 8001a30:	d103      	bne.n	8001a3a <TIM3_IRQHandler+0xe2>
 8001a32:	4b17      	ldr	r3, [pc, #92]	; (8001a90 <TIM3_IRQHandler+0x138>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	701a      	strb	r2, [r3, #0]
 8001a38:	e006      	b.n	8001a48 <TIM3_IRQHandler+0xf0>
	else currentEncoder++;
 8001a3a:	4b15      	ldr	r3, [pc, #84]	; (8001a90 <TIM3_IRQHandler+0x138>)
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	b2db      	uxtb	r3, r3
 8001a40:	3301      	adds	r3, #1
 8001a42:	b2da      	uxtb	r2, r3
 8001a44:	4b12      	ldr	r3, [pc, #72]	; (8001a90 <TIM3_IRQHandler+0x138>)
 8001a46:	701a      	strb	r2, [r3, #0]

	//select the nth encoder here to allow the mux time to settle
	GPIOC->BRR = (3<<13); //clear GPIO Pins
 8001a48:	4b16      	ldr	r3, [pc, #88]	; (8001aa4 <TIM3_IRQHandler+0x14c>)
 8001a4a:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
 8001a4e:	615a      	str	r2, [r3, #20]
	GPIOC->BSRR = ((currentEncoder&3)<<13);
 8001a50:	4b0f      	ldr	r3, [pc, #60]	; (8001a90 <TIM3_IRQHandler+0x138>)
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	b2db      	uxtb	r3, r3
 8001a56:	035b      	lsls	r3, r3, #13
 8001a58:	4a12      	ldr	r2, [pc, #72]	; (8001aa4 <TIM3_IRQHandler+0x14c>)
 8001a5a:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 8001a5e:	6113      	str	r3, [r2, #16]
	GPIOA->BRR = (1<<15);
 8001a60:	4b0a      	ldr	r3, [pc, #40]	; (8001a8c <TIM3_IRQHandler+0x134>)
 8001a62:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001a66:	615a      	str	r2, [r3, #20]
	if(currentEncoder&4) GPIOA->BSRR = (1<<15); //BLOODY SOLDER DAG!!! Shorted out the pins giving the result in DS14
 8001a68:	4b09      	ldr	r3, [pc, #36]	; (8001a90 <TIM3_IRQHandler+0x138>)
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	b2db      	uxtb	r3, r3
 8001a6e:	f003 0304 	and.w	r3, r3, #4
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d003      	beq.n	8001a7e <TIM3_IRQHandler+0x126>
 8001a76:	4b05      	ldr	r3, [pc, #20]	; (8001a8c <TIM3_IRQHandler+0x134>)
 8001a78:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001a7c:	611a      	str	r2, [r3, #16]

	//GPIOA->BRR = 1<<6;
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001a7e:	480a      	ldr	r0, [pc, #40]	; (8001aa8 <TIM3_IRQHandler+0x150>)
 8001a80:	f004 fd0b 	bl	800649a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001a84:	bf00      	nop
 8001a86:	3708      	adds	r7, #8
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	40010800 	.word	0x40010800
 8001a90:	200001b7 	.word	0x200001b7
 8001a94:	200001b8 	.word	0x200001b8
 8001a98:	20000008 	.word	0x20000008
 8001a9c:	200001c0 	.word	0x200001c0
 8001aa0:	200005b8 	.word	0x200005b8
 8001aa4:	40011000 	.word	0x40011000
 8001aa8:	2000052c 	.word	0x2000052c

08001aac <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */
	if(I2C2->SR1 & (1<<2)){ //BTF is set
 8001ab0:	4b2a      	ldr	r3, [pc, #168]	; (8001b5c <I2C2_EV_IRQHandler+0xb0>)
 8001ab2:	695b      	ldr	r3, [r3, #20]
 8001ab4:	f003 0304 	and.w	r3, r3, #4
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d04a      	beq.n	8001b52 <I2C2_EV_IRQHandler+0xa6>
		GPIOB->BSRR = 1<<1;
 8001abc:	4b28      	ldr	r3, [pc, #160]	; (8001b60 <I2C2_EV_IRQHandler+0xb4>)
 8001abe:	2202      	movs	r2, #2
 8001ac0:	611a      	str	r2, [r3, #16]
		//I2C2->CR2 &= ~(1<<11); //disable I2C2 DMA requesting
		//I2C2->CR1 |= (1<<9); //send stop condition



		if(cycleEN){
 8001ac2:	4b28      	ldr	r3, [pc, #160]	; (8001b64 <I2C2_EV_IRQHandler+0xb8>)
 8001ac4:	781b      	ldrb	r3, [r3, #0]
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d013      	beq.n	8001af4 <I2C2_EV_IRQHandler+0x48>

			GPIOA->BRR = 1<<8;
 8001acc:	4b26      	ldr	r3, [pc, #152]	; (8001b68 <I2C2_EV_IRQHandler+0xbc>)
 8001ace:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ad2:	615a      	str	r2, [r3, #20]
			GPIOA->BSRR = 1<<8; //this pulse is 100ns, aka too short, datasheet specifies min of 230 ns
 8001ad4:	4b24      	ldr	r3, [pc, #144]	; (8001b68 <I2C2_EV_IRQHandler+0xbc>)
 8001ad6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ada:	611a      	str	r2, [r3, #16]
			GPIOA->BSRR = 1<<8;
 8001adc:	4b22      	ldr	r3, [pc, #136]	; (8001b68 <I2C2_EV_IRQHandler+0xbc>)
 8001ade:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ae2:	611a      	str	r2, [r3, #16]
			GPIOA->BSRR = 1<<8;
 8001ae4:	4b20      	ldr	r3, [pc, #128]	; (8001b68 <I2C2_EV_IRQHandler+0xbc>)
 8001ae6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001aea:	611a      	str	r2, [r3, #16]
			GPIOA->BRR = 1<<8;
 8001aec:	4b1e      	ldr	r3, [pc, #120]	; (8001b68 <I2C2_EV_IRQHandler+0xbc>)
 8001aee:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001af2:	615a      	str	r2, [r3, #20]


		}

		if(currentLCDByte == 0){
 8001af4:	4b1d      	ldr	r3, [pc, #116]	; (8001b6c <I2C2_EV_IRQHandler+0xc0>)
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	b2db      	uxtb	r3, r3
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d10d      	bne.n	8001b1a <I2C2_EV_IRQHandler+0x6e>

			// we're done with the command byte, set RS
			GPIOB->BSRR = (1<<1);
 8001afe:	4b18      	ldr	r3, [pc, #96]	; (8001b60 <I2C2_EV_IRQHandler+0xb4>)
 8001b00:	2202      	movs	r2, #2
 8001b02:	611a      	str	r2, [r3, #16]
			currentLCDByte++;
 8001b04:	4b19      	ldr	r3, [pc, #100]	; (8001b6c <I2C2_EV_IRQHandler+0xc0>)
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	b2db      	uxtb	r3, r3
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	b2da      	uxtb	r2, r3
 8001b0e:	4b17      	ldr	r3, [pc, #92]	; (8001b6c <I2C2_EV_IRQHandler+0xc0>)
 8001b10:	701a      	strb	r2, [r3, #0]
			//I2C2->DR = LCDBuffer[currentLCDByte+currentLCDSection * 9];
			I2C2->DR = 0x42;
 8001b12:	4b12      	ldr	r3, [pc, #72]	; (8001b5c <I2C2_EV_IRQHandler+0xb0>)
 8001b14:	2242      	movs	r2, #66	; 0x42
 8001b16:	611a      	str	r2, [r3, #16]
 8001b18:	e018      	b.n	8001b4c <I2C2_EV_IRQHandler+0xa0>

		}
		else if(currentLCDByte == 8){
 8001b1a:	4b14      	ldr	r3, [pc, #80]	; (8001b6c <I2C2_EV_IRQHandler+0xc0>)
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	b2db      	uxtb	r3, r3
 8001b20:	2b08      	cmp	r3, #8
 8001b22:	d109      	bne.n	8001b38 <I2C2_EV_IRQHandler+0x8c>

			//we're done with all characters, disable cycleEN
			cycleEN = 0;
 8001b24:	4b0f      	ldr	r3, [pc, #60]	; (8001b64 <I2C2_EV_IRQHandler+0xb8>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	701a      	strb	r2, [r3, #0]

			I2C2->CR1 |= (1<<9); //send stop condition
 8001b2a:	4b0c      	ldr	r3, [pc, #48]	; (8001b5c <I2C2_EV_IRQHandler+0xb0>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4a0b      	ldr	r2, [pc, #44]	; (8001b5c <I2C2_EV_IRQHandler+0xb0>)
 8001b30:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b34:	6013      	str	r3, [r2, #0]
 8001b36:	e009      	b.n	8001b4c <I2C2_EV_IRQHandler+0xa0>

		}
		else{

			currentLCDByte++;
 8001b38:	4b0c      	ldr	r3, [pc, #48]	; (8001b6c <I2C2_EV_IRQHandler+0xc0>)
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	b2db      	uxtb	r3, r3
 8001b3e:	3301      	adds	r3, #1
 8001b40:	b2da      	uxtb	r2, r3
 8001b42:	4b0a      	ldr	r3, [pc, #40]	; (8001b6c <I2C2_EV_IRQHandler+0xc0>)
 8001b44:	701a      	strb	r2, [r3, #0]
			//load in next byte into DR here
			//I2C2->DR = LCDBuffer[currentLCDByte+currentLCDSection * 9];
			I2C2->DR = 0x42;
 8001b46:	4b05      	ldr	r3, [pc, #20]	; (8001b5c <I2C2_EV_IRQHandler+0xb0>)
 8001b48:	2242      	movs	r2, #66	; 0x42
 8001b4a:	611a      	str	r2, [r3, #16]

		}
		GPIOB->BRR = 1<<1;
 8001b4c:	4b04      	ldr	r3, [pc, #16]	; (8001b60 <I2C2_EV_IRQHandler+0xb4>)
 8001b4e:	2202      	movs	r2, #2
 8001b50:	615a      	str	r2, [r3, #20]


	}

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8001b52:	4807      	ldr	r0, [pc, #28]	; (8001b70 <I2C2_EV_IRQHandler+0xc4>)
 8001b54:	f001 f840 	bl	8002bd8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8001b58:	bf00      	nop
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	40005800 	.word	0x40005800
 8001b60:	40010c00 	.word	0x40010c00
 8001b64:	200001b3 	.word	0x200001b3
 8001b68:	40010800 	.word	0x40010800
 8001b6c:	200001b4 	.word	0x200001b4
 8001b70:	200004d8 	.word	0x200004d8

08001b74 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b78:	bf00      	nop
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bc80      	pop	{r7}
 8001b7e:	4770      	bx	lr

08001b80 <Reset_Handler>:
 8001b80:	2100      	movs	r1, #0
 8001b82:	e003      	b.n	8001b8c <LoopCopyDataInit>

08001b84 <CopyDataInit>:
 8001b84:	4b0b      	ldr	r3, [pc, #44]	; (8001bb4 <LoopFillZerobss+0x14>)
 8001b86:	585b      	ldr	r3, [r3, r1]
 8001b88:	5043      	str	r3, [r0, r1]
 8001b8a:	3104      	adds	r1, #4

08001b8c <LoopCopyDataInit>:
 8001b8c:	480a      	ldr	r0, [pc, #40]	; (8001bb8 <LoopFillZerobss+0x18>)
 8001b8e:	4b0b      	ldr	r3, [pc, #44]	; (8001bbc <LoopFillZerobss+0x1c>)
 8001b90:	1842      	adds	r2, r0, r1
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d3f6      	bcc.n	8001b84 <CopyDataInit>
 8001b96:	4a0a      	ldr	r2, [pc, #40]	; (8001bc0 <LoopFillZerobss+0x20>)
 8001b98:	e002      	b.n	8001ba0 <LoopFillZerobss>

08001b9a <FillZerobss>:
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	f842 3b04 	str.w	r3, [r2], #4

08001ba0 <LoopFillZerobss>:
 8001ba0:	4b08      	ldr	r3, [pc, #32]	; (8001bc4 <LoopFillZerobss+0x24>)
 8001ba2:	429a      	cmp	r2, r3
 8001ba4:	d3f9      	bcc.n	8001b9a <FillZerobss>
 8001ba6:	f7ff ffe5 	bl	8001b74 <SystemInit>
 8001baa:	f009 f823 	bl	800abf4 <__libc_init_array>
 8001bae:	f7ff f8bf 	bl	8000d30 <main>
 8001bb2:	4770      	bx	lr
 8001bb4:	0800ace8 	.word	0x0800ace8
 8001bb8:	20000000 	.word	0x20000000
 8001bbc:	20000194 	.word	0x20000194
 8001bc0:	20000194 	.word	0x20000194
 8001bc4:	200015bc 	.word	0x200015bc

08001bc8 <ADC1_2_IRQHandler>:
 8001bc8:	e7fe      	b.n	8001bc8 <ADC1_2_IRQHandler>
	...

08001bcc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bd0:	4b08      	ldr	r3, [pc, #32]	; (8001bf4 <HAL_Init+0x28>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a07      	ldr	r2, [pc, #28]	; (8001bf4 <HAL_Init+0x28>)
 8001bd6:	f043 0310 	orr.w	r3, r3, #16
 8001bda:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bdc:	2003      	movs	r0, #3
 8001bde:	f000 fb2d 	bl	800223c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001be2:	2000      	movs	r0, #0
 8001be4:	f000 f808 	bl	8001bf8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001be8:	f7ff fc74 	bl	80014d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bec:	2300      	movs	r3, #0
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	40022000 	.word	0x40022000

08001bf8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c00:	4b12      	ldr	r3, [pc, #72]	; (8001c4c <HAL_InitTick+0x54>)
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	4b12      	ldr	r3, [pc, #72]	; (8001c50 <HAL_InitTick+0x58>)
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	4619      	mov	r1, r3
 8001c0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c12:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c16:	4618      	mov	r0, r3
 8001c18:	f000 fb45 	bl	80022a6 <HAL_SYSTICK_Config>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d001      	beq.n	8001c26 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e00e      	b.n	8001c44 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2b0f      	cmp	r3, #15
 8001c2a:	d80a      	bhi.n	8001c42 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	6879      	ldr	r1, [r7, #4]
 8001c30:	f04f 30ff 	mov.w	r0, #4294967295
 8001c34:	f000 fb0d 	bl	8002252 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c38:	4a06      	ldr	r2, [pc, #24]	; (8001c54 <HAL_InitTick+0x5c>)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	e000      	b.n	8001c44 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	3708      	adds	r7, #8
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	20000018 	.word	0x20000018
 8001c50:	20000020 	.word	0x20000020
 8001c54:	2000001c 	.word	0x2000001c

08001c58 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c5c:	4b05      	ldr	r3, [pc, #20]	; (8001c74 <HAL_IncTick+0x1c>)
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	461a      	mov	r2, r3
 8001c62:	4b05      	ldr	r3, [pc, #20]	; (8001c78 <HAL_IncTick+0x20>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4413      	add	r3, r2
 8001c68:	4a03      	ldr	r2, [pc, #12]	; (8001c78 <HAL_IncTick+0x20>)
 8001c6a:	6013      	str	r3, [r2, #0]
}
 8001c6c:	bf00      	nop
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bc80      	pop	{r7}
 8001c72:	4770      	bx	lr
 8001c74:	20000020 	.word	0x20000020
 8001c78:	20000638 	.word	0x20000638

08001c7c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c80:	4b02      	ldr	r3, [pc, #8]	; (8001c8c <HAL_GetTick+0x10>)
 8001c82:	681b      	ldr	r3, [r3, #0]
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bc80      	pop	{r7}
 8001c8a:	4770      	bx	lr
 8001c8c:	20000638 	.word	0x20000638

08001c90 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b086      	sub	sp, #24
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d101      	bne.n	8001cb2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	e0be      	b.n	8001e30 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	689b      	ldr	r3, [r3, #8]
 8001cb6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d109      	bne.n	8001cd4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2200      	movs	r2, #0
 8001cca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001cce:	6878      	ldr	r0, [r7, #4]
 8001cd0:	f7ff fc32 	bl	8001538 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001cd4:	6878      	ldr	r0, [r7, #4]
 8001cd6:	f000 f9ab 	bl	8002030 <ADC_ConversionStop_Disable>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ce2:	f003 0310 	and.w	r3, r3, #16
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	f040 8099 	bne.w	8001e1e <HAL_ADC_Init+0x18e>
 8001cec:	7dfb      	ldrb	r3, [r7, #23]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	f040 8095 	bne.w	8001e1e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cf8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001cfc:	f023 0302 	bic.w	r3, r3, #2
 8001d00:	f043 0202 	orr.w	r2, r3, #2
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001d10:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	7b1b      	ldrb	r3, [r3, #12]
 8001d16:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001d18:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001d1a:	68ba      	ldr	r2, [r7, #8]
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	689b      	ldr	r3, [r3, #8]
 8001d24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d28:	d003      	beq.n	8001d32 <HAL_ADC_Init+0xa2>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	689b      	ldr	r3, [r3, #8]
 8001d2e:	2b01      	cmp	r3, #1
 8001d30:	d102      	bne.n	8001d38 <HAL_ADC_Init+0xa8>
 8001d32:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d36:	e000      	b.n	8001d3a <HAL_ADC_Init+0xaa>
 8001d38:	2300      	movs	r3, #0
 8001d3a:	693a      	ldr	r2, [r7, #16]
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	7d1b      	ldrb	r3, [r3, #20]
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d119      	bne.n	8001d7c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	7b1b      	ldrb	r3, [r3, #12]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d109      	bne.n	8001d64 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	699b      	ldr	r3, [r3, #24]
 8001d54:	3b01      	subs	r3, #1
 8001d56:	035a      	lsls	r2, r3, #13
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001d60:	613b      	str	r3, [r7, #16]
 8001d62:	e00b      	b.n	8001d7c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d68:	f043 0220 	orr.w	r2, r3, #32
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d74:	f043 0201 	orr.w	r2, r3, #1
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	693a      	ldr	r2, [r7, #16]
 8001d8c:	430a      	orrs	r2, r1
 8001d8e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	689a      	ldr	r2, [r3, #8]
 8001d96:	4b28      	ldr	r3, [pc, #160]	; (8001e38 <HAL_ADC_Init+0x1a8>)
 8001d98:	4013      	ands	r3, r2
 8001d9a:	687a      	ldr	r2, [r7, #4]
 8001d9c:	6812      	ldr	r2, [r2, #0]
 8001d9e:	68b9      	ldr	r1, [r7, #8]
 8001da0:	430b      	orrs	r3, r1
 8001da2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	689b      	ldr	r3, [r3, #8]
 8001da8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001dac:	d003      	beq.n	8001db6 <HAL_ADC_Init+0x126>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	2b01      	cmp	r3, #1
 8001db4:	d104      	bne.n	8001dc0 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	691b      	ldr	r3, [r3, #16]
 8001dba:	3b01      	subs	r3, #1
 8001dbc:	051b      	lsls	r3, r3, #20
 8001dbe:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dc6:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	68fa      	ldr	r2, [r7, #12]
 8001dd0:	430a      	orrs	r2, r1
 8001dd2:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	689a      	ldr	r2, [r3, #8]
 8001dda:	4b18      	ldr	r3, [pc, #96]	; (8001e3c <HAL_ADC_Init+0x1ac>)
 8001ddc:	4013      	ands	r3, r2
 8001dde:	68ba      	ldr	r2, [r7, #8]
 8001de0:	429a      	cmp	r2, r3
 8001de2:	d10b      	bne.n	8001dfc <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2200      	movs	r2, #0
 8001de8:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dee:	f023 0303 	bic.w	r3, r3, #3
 8001df2:	f043 0201 	orr.w	r2, r3, #1
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001dfa:	e018      	b.n	8001e2e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e00:	f023 0312 	bic.w	r3, r3, #18
 8001e04:	f043 0210 	orr.w	r2, r3, #16
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e10:	f043 0201 	orr.w	r2, r3, #1
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001e1c:	e007      	b.n	8001e2e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e22:	f043 0210 	orr.w	r2, r3, #16
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001e2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	3718      	adds	r7, #24
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	ffe1f7fd 	.word	0xffe1f7fd
 8001e3c:	ff1f0efe 	.word	0xff1f0efe

08001e40 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001e40:	b480      	push	{r7}
 8001e42:	b085      	sub	sp, #20
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
 8001e48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001e58:	2b01      	cmp	r3, #1
 8001e5a:	d101      	bne.n	8001e60 <HAL_ADC_ConfigChannel+0x20>
 8001e5c:	2302      	movs	r3, #2
 8001e5e:	e0dc      	b.n	800201a <HAL_ADC_ConfigChannel+0x1da>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2201      	movs	r2, #1
 8001e64:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	2b06      	cmp	r3, #6
 8001e6e:	d81c      	bhi.n	8001eaa <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	685a      	ldr	r2, [r3, #4]
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	4413      	add	r3, r2
 8001e80:	3b05      	subs	r3, #5
 8001e82:	221f      	movs	r2, #31
 8001e84:	fa02 f303 	lsl.w	r3, r2, r3
 8001e88:	43db      	mvns	r3, r3
 8001e8a:	4019      	ands	r1, r3
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	6818      	ldr	r0, [r3, #0]
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	685a      	ldr	r2, [r3, #4]
 8001e94:	4613      	mov	r3, r2
 8001e96:	009b      	lsls	r3, r3, #2
 8001e98:	4413      	add	r3, r2
 8001e9a:	3b05      	subs	r3, #5
 8001e9c:	fa00 f203 	lsl.w	r2, r0, r3
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	430a      	orrs	r2, r1
 8001ea6:	635a      	str	r2, [r3, #52]	; 0x34
 8001ea8:	e03c      	b.n	8001f24 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	2b0c      	cmp	r3, #12
 8001eb0:	d81c      	bhi.n	8001eec <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	685a      	ldr	r2, [r3, #4]
 8001ebc:	4613      	mov	r3, r2
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	4413      	add	r3, r2
 8001ec2:	3b23      	subs	r3, #35	; 0x23
 8001ec4:	221f      	movs	r2, #31
 8001ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eca:	43db      	mvns	r3, r3
 8001ecc:	4019      	ands	r1, r3
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	6818      	ldr	r0, [r3, #0]
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	685a      	ldr	r2, [r3, #4]
 8001ed6:	4613      	mov	r3, r2
 8001ed8:	009b      	lsls	r3, r3, #2
 8001eda:	4413      	add	r3, r2
 8001edc:	3b23      	subs	r3, #35	; 0x23
 8001ede:	fa00 f203 	lsl.w	r2, r0, r3
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	430a      	orrs	r2, r1
 8001ee8:	631a      	str	r2, [r3, #48]	; 0x30
 8001eea:	e01b      	b.n	8001f24 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	685a      	ldr	r2, [r3, #4]
 8001ef6:	4613      	mov	r3, r2
 8001ef8:	009b      	lsls	r3, r3, #2
 8001efa:	4413      	add	r3, r2
 8001efc:	3b41      	subs	r3, #65	; 0x41
 8001efe:	221f      	movs	r2, #31
 8001f00:	fa02 f303 	lsl.w	r3, r2, r3
 8001f04:	43db      	mvns	r3, r3
 8001f06:	4019      	ands	r1, r3
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	6818      	ldr	r0, [r3, #0]
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	685a      	ldr	r2, [r3, #4]
 8001f10:	4613      	mov	r3, r2
 8001f12:	009b      	lsls	r3, r3, #2
 8001f14:	4413      	add	r3, r2
 8001f16:	3b41      	subs	r3, #65	; 0x41
 8001f18:	fa00 f203 	lsl.w	r2, r0, r3
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	430a      	orrs	r2, r1
 8001f22:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	2b09      	cmp	r3, #9
 8001f2a:	d91c      	bls.n	8001f66 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	68d9      	ldr	r1, [r3, #12]
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	4613      	mov	r3, r2
 8001f38:	005b      	lsls	r3, r3, #1
 8001f3a:	4413      	add	r3, r2
 8001f3c:	3b1e      	subs	r3, #30
 8001f3e:	2207      	movs	r2, #7
 8001f40:	fa02 f303 	lsl.w	r3, r2, r3
 8001f44:	43db      	mvns	r3, r3
 8001f46:	4019      	ands	r1, r3
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	6898      	ldr	r0, [r3, #8]
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	4613      	mov	r3, r2
 8001f52:	005b      	lsls	r3, r3, #1
 8001f54:	4413      	add	r3, r2
 8001f56:	3b1e      	subs	r3, #30
 8001f58:	fa00 f203 	lsl.w	r2, r0, r3
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	430a      	orrs	r2, r1
 8001f62:	60da      	str	r2, [r3, #12]
 8001f64:	e019      	b.n	8001f9a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	6919      	ldr	r1, [r3, #16]
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	4613      	mov	r3, r2
 8001f72:	005b      	lsls	r3, r3, #1
 8001f74:	4413      	add	r3, r2
 8001f76:	2207      	movs	r2, #7
 8001f78:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7c:	43db      	mvns	r3, r3
 8001f7e:	4019      	ands	r1, r3
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	6898      	ldr	r0, [r3, #8]
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	4613      	mov	r3, r2
 8001f8a:	005b      	lsls	r3, r3, #1
 8001f8c:	4413      	add	r3, r2
 8001f8e:	fa00 f203 	lsl.w	r2, r0, r3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	430a      	orrs	r2, r1
 8001f98:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	2b10      	cmp	r3, #16
 8001fa0:	d003      	beq.n	8001faa <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001fa6:	2b11      	cmp	r3, #17
 8001fa8:	d132      	bne.n	8002010 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a1d      	ldr	r2, [pc, #116]	; (8002024 <HAL_ADC_ConfigChannel+0x1e4>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d125      	bne.n	8002000 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d126      	bne.n	8002010 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	689a      	ldr	r2, [r3, #8]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001fd0:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	2b10      	cmp	r3, #16
 8001fd8:	d11a      	bne.n	8002010 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001fda:	4b13      	ldr	r3, [pc, #76]	; (8002028 <HAL_ADC_ConfigChannel+0x1e8>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a13      	ldr	r2, [pc, #76]	; (800202c <HAL_ADC_ConfigChannel+0x1ec>)
 8001fe0:	fba2 2303 	umull	r2, r3, r2, r3
 8001fe4:	0c9a      	lsrs	r2, r3, #18
 8001fe6:	4613      	mov	r3, r2
 8001fe8:	009b      	lsls	r3, r3, #2
 8001fea:	4413      	add	r3, r2
 8001fec:	005b      	lsls	r3, r3, #1
 8001fee:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001ff0:	e002      	b.n	8001ff8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	3b01      	subs	r3, #1
 8001ff6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d1f9      	bne.n	8001ff2 <HAL_ADC_ConfigChannel+0x1b2>
 8001ffe:	e007      	b.n	8002010 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002004:	f043 0220 	orr.w	r2, r3, #32
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2200      	movs	r2, #0
 8002014:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002018:	7bfb      	ldrb	r3, [r7, #15]
}
 800201a:	4618      	mov	r0, r3
 800201c:	3714      	adds	r7, #20
 800201e:	46bd      	mov	sp, r7
 8002020:	bc80      	pop	{r7}
 8002022:	4770      	bx	lr
 8002024:	40012400 	.word	0x40012400
 8002028:	20000018 	.word	0x20000018
 800202c:	431bde83 	.word	0x431bde83

08002030 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b084      	sub	sp, #16
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002038:	2300      	movs	r3, #0
 800203a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	689b      	ldr	r3, [r3, #8]
 8002042:	f003 0301 	and.w	r3, r3, #1
 8002046:	2b01      	cmp	r3, #1
 8002048:	d127      	bne.n	800209a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	689a      	ldr	r2, [r3, #8]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f022 0201 	bic.w	r2, r2, #1
 8002058:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800205a:	f7ff fe0f 	bl	8001c7c <HAL_GetTick>
 800205e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002060:	e014      	b.n	800208c <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002062:	f7ff fe0b 	bl	8001c7c <HAL_GetTick>
 8002066:	4602      	mov	r2, r0
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	1ad3      	subs	r3, r2, r3
 800206c:	2b02      	cmp	r3, #2
 800206e:	d90d      	bls.n	800208c <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002074:	f043 0210 	orr.w	r2, r3, #16
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002080:	f043 0201 	orr.w	r2, r3, #1
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8002088:	2301      	movs	r3, #1
 800208a:	e007      	b.n	800209c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	689b      	ldr	r3, [r3, #8]
 8002092:	f003 0301 	and.w	r3, r3, #1
 8002096:	2b01      	cmp	r3, #1
 8002098:	d0e3      	beq.n	8002062 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800209a:	2300      	movs	r3, #0
}
 800209c:	4618      	mov	r0, r3
 800209e:	3710      	adds	r7, #16
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <__NVIC_SetPriorityGrouping>:
{
 80020a4:	b480      	push	{r7}
 80020a6:	b085      	sub	sp, #20
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	f003 0307 	and.w	r3, r3, #7
 80020b2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020b4:	4b0c      	ldr	r3, [pc, #48]	; (80020e8 <__NVIC_SetPriorityGrouping+0x44>)
 80020b6:	68db      	ldr	r3, [r3, #12]
 80020b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020ba:	68ba      	ldr	r2, [r7, #8]
 80020bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020c0:	4013      	ands	r3, r2
 80020c2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020d6:	4a04      	ldr	r2, [pc, #16]	; (80020e8 <__NVIC_SetPriorityGrouping+0x44>)
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	60d3      	str	r3, [r2, #12]
}
 80020dc:	bf00      	nop
 80020de:	3714      	adds	r7, #20
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bc80      	pop	{r7}
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop
 80020e8:	e000ed00 	.word	0xe000ed00

080020ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020f0:	4b04      	ldr	r3, [pc, #16]	; (8002104 <__NVIC_GetPriorityGrouping+0x18>)
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	0a1b      	lsrs	r3, r3, #8
 80020f6:	f003 0307 	and.w	r3, r3, #7
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bc80      	pop	{r7}
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	e000ed00 	.word	0xe000ed00

08002108 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	4603      	mov	r3, r0
 8002110:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002116:	2b00      	cmp	r3, #0
 8002118:	db0b      	blt.n	8002132 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800211a:	79fb      	ldrb	r3, [r7, #7]
 800211c:	f003 021f 	and.w	r2, r3, #31
 8002120:	4906      	ldr	r1, [pc, #24]	; (800213c <__NVIC_EnableIRQ+0x34>)
 8002122:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002126:	095b      	lsrs	r3, r3, #5
 8002128:	2001      	movs	r0, #1
 800212a:	fa00 f202 	lsl.w	r2, r0, r2
 800212e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002132:	bf00      	nop
 8002134:	370c      	adds	r7, #12
 8002136:	46bd      	mov	sp, r7
 8002138:	bc80      	pop	{r7}
 800213a:	4770      	bx	lr
 800213c:	e000e100 	.word	0xe000e100

08002140 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002140:	b480      	push	{r7}
 8002142:	b083      	sub	sp, #12
 8002144:	af00      	add	r7, sp, #0
 8002146:	4603      	mov	r3, r0
 8002148:	6039      	str	r1, [r7, #0]
 800214a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800214c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002150:	2b00      	cmp	r3, #0
 8002152:	db0a      	blt.n	800216a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	b2da      	uxtb	r2, r3
 8002158:	490c      	ldr	r1, [pc, #48]	; (800218c <__NVIC_SetPriority+0x4c>)
 800215a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800215e:	0112      	lsls	r2, r2, #4
 8002160:	b2d2      	uxtb	r2, r2
 8002162:	440b      	add	r3, r1
 8002164:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002168:	e00a      	b.n	8002180 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	b2da      	uxtb	r2, r3
 800216e:	4908      	ldr	r1, [pc, #32]	; (8002190 <__NVIC_SetPriority+0x50>)
 8002170:	79fb      	ldrb	r3, [r7, #7]
 8002172:	f003 030f 	and.w	r3, r3, #15
 8002176:	3b04      	subs	r3, #4
 8002178:	0112      	lsls	r2, r2, #4
 800217a:	b2d2      	uxtb	r2, r2
 800217c:	440b      	add	r3, r1
 800217e:	761a      	strb	r2, [r3, #24]
}
 8002180:	bf00      	nop
 8002182:	370c      	adds	r7, #12
 8002184:	46bd      	mov	sp, r7
 8002186:	bc80      	pop	{r7}
 8002188:	4770      	bx	lr
 800218a:	bf00      	nop
 800218c:	e000e100 	.word	0xe000e100
 8002190:	e000ed00 	.word	0xe000ed00

08002194 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002194:	b480      	push	{r7}
 8002196:	b089      	sub	sp, #36	; 0x24
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	f003 0307 	and.w	r3, r3, #7
 80021a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021a8:	69fb      	ldr	r3, [r7, #28]
 80021aa:	f1c3 0307 	rsb	r3, r3, #7
 80021ae:	2b04      	cmp	r3, #4
 80021b0:	bf28      	it	cs
 80021b2:	2304      	movcs	r3, #4
 80021b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	3304      	adds	r3, #4
 80021ba:	2b06      	cmp	r3, #6
 80021bc:	d902      	bls.n	80021c4 <NVIC_EncodePriority+0x30>
 80021be:	69fb      	ldr	r3, [r7, #28]
 80021c0:	3b03      	subs	r3, #3
 80021c2:	e000      	b.n	80021c6 <NVIC_EncodePriority+0x32>
 80021c4:	2300      	movs	r3, #0
 80021c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021c8:	f04f 32ff 	mov.w	r2, #4294967295
 80021cc:	69bb      	ldr	r3, [r7, #24]
 80021ce:	fa02 f303 	lsl.w	r3, r2, r3
 80021d2:	43da      	mvns	r2, r3
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	401a      	ands	r2, r3
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021dc:	f04f 31ff 	mov.w	r1, #4294967295
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	fa01 f303 	lsl.w	r3, r1, r3
 80021e6:	43d9      	mvns	r1, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021ec:	4313      	orrs	r3, r2
         );
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	3724      	adds	r7, #36	; 0x24
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bc80      	pop	{r7}
 80021f6:	4770      	bx	lr

080021f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b082      	sub	sp, #8
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	3b01      	subs	r3, #1
 8002204:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002208:	d301      	bcc.n	800220e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800220a:	2301      	movs	r3, #1
 800220c:	e00f      	b.n	800222e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800220e:	4a0a      	ldr	r2, [pc, #40]	; (8002238 <SysTick_Config+0x40>)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	3b01      	subs	r3, #1
 8002214:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002216:	210f      	movs	r1, #15
 8002218:	f04f 30ff 	mov.w	r0, #4294967295
 800221c:	f7ff ff90 	bl	8002140 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002220:	4b05      	ldr	r3, [pc, #20]	; (8002238 <SysTick_Config+0x40>)
 8002222:	2200      	movs	r2, #0
 8002224:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002226:	4b04      	ldr	r3, [pc, #16]	; (8002238 <SysTick_Config+0x40>)
 8002228:	2207      	movs	r2, #7
 800222a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800222c:	2300      	movs	r3, #0
}
 800222e:	4618      	mov	r0, r3
 8002230:	3708      	adds	r7, #8
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	e000e010 	.word	0xe000e010

0800223c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b082      	sub	sp, #8
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002244:	6878      	ldr	r0, [r7, #4]
 8002246:	f7ff ff2d 	bl	80020a4 <__NVIC_SetPriorityGrouping>
}
 800224a:	bf00      	nop
 800224c:	3708      	adds	r7, #8
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}

08002252 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002252:	b580      	push	{r7, lr}
 8002254:	b086      	sub	sp, #24
 8002256:	af00      	add	r7, sp, #0
 8002258:	4603      	mov	r3, r0
 800225a:	60b9      	str	r1, [r7, #8]
 800225c:	607a      	str	r2, [r7, #4]
 800225e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002260:	2300      	movs	r3, #0
 8002262:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002264:	f7ff ff42 	bl	80020ec <__NVIC_GetPriorityGrouping>
 8002268:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800226a:	687a      	ldr	r2, [r7, #4]
 800226c:	68b9      	ldr	r1, [r7, #8]
 800226e:	6978      	ldr	r0, [r7, #20]
 8002270:	f7ff ff90 	bl	8002194 <NVIC_EncodePriority>
 8002274:	4602      	mov	r2, r0
 8002276:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800227a:	4611      	mov	r1, r2
 800227c:	4618      	mov	r0, r3
 800227e:	f7ff ff5f 	bl	8002140 <__NVIC_SetPriority>
}
 8002282:	bf00      	nop
 8002284:	3718      	adds	r7, #24
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}

0800228a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800228a:	b580      	push	{r7, lr}
 800228c:	b082      	sub	sp, #8
 800228e:	af00      	add	r7, sp, #0
 8002290:	4603      	mov	r3, r0
 8002292:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002294:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002298:	4618      	mov	r0, r3
 800229a:	f7ff ff35 	bl	8002108 <__NVIC_EnableIRQ>
}
 800229e:	bf00      	nop
 80022a0:	3708      	adds	r7, #8
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}

080022a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022a6:	b580      	push	{r7, lr}
 80022a8:	b082      	sub	sp, #8
 80022aa:	af00      	add	r7, sp, #0
 80022ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	f7ff ffa2 	bl	80021f8 <SysTick_Config>
 80022b4:	4603      	mov	r3, r0
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	3708      	adds	r7, #8
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
	...

080022c0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b085      	sub	sp, #20
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80022c8:	2300      	movs	r3, #0
 80022ca:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d101      	bne.n	80022d6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	e043      	b.n	800235e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	461a      	mov	r2, r3
 80022dc:	4b22      	ldr	r3, [pc, #136]	; (8002368 <HAL_DMA_Init+0xa8>)
 80022de:	4413      	add	r3, r2
 80022e0:	4a22      	ldr	r2, [pc, #136]	; (800236c <HAL_DMA_Init+0xac>)
 80022e2:	fba2 2303 	umull	r2, r3, r2, r3
 80022e6:	091b      	lsrs	r3, r3, #4
 80022e8:	009a      	lsls	r2, r3, #2
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	4a1f      	ldr	r2, [pc, #124]	; (8002370 <HAL_DMA_Init+0xb0>)
 80022f2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2202      	movs	r2, #2
 80022f8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800230a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800230e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002318:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	68db      	ldr	r3, [r3, #12]
 800231e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002324:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	695b      	ldr	r3, [r3, #20]
 800232a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002330:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	69db      	ldr	r3, [r3, #28]
 8002336:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002338:	68fa      	ldr	r2, [r7, #12]
 800233a:	4313      	orrs	r3, r2
 800233c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	68fa      	ldr	r2, [r7, #12]
 8002344:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2200      	movs	r2, #0
 800234a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2201      	movs	r2, #1
 8002350:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2200      	movs	r2, #0
 8002358:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800235c:	2300      	movs	r3, #0
}
 800235e:	4618      	mov	r0, r3
 8002360:	3714      	adds	r7, #20
 8002362:	46bd      	mov	sp, r7
 8002364:	bc80      	pop	{r7}
 8002366:	4770      	bx	lr
 8002368:	bffdfff8 	.word	0xbffdfff8
 800236c:	cccccccd 	.word	0xcccccccd
 8002370:	40020000 	.word	0x40020000

08002374 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002374:	b580      	push	{r7, lr}
 8002376:	b084      	sub	sp, #16
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800237c:	2300      	movs	r3, #0
 800237e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002386:	2b02      	cmp	r3, #2
 8002388:	d005      	beq.n	8002396 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2204      	movs	r2, #4
 800238e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002390:	2301      	movs	r3, #1
 8002392:	73fb      	strb	r3, [r7, #15]
 8002394:	e051      	b.n	800243a <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f022 020e 	bic.w	r2, r2, #14
 80023a4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f022 0201 	bic.w	r2, r2, #1
 80023b4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a22      	ldr	r2, [pc, #136]	; (8002444 <HAL_DMA_Abort_IT+0xd0>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d029      	beq.n	8002414 <HAL_DMA_Abort_IT+0xa0>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a20      	ldr	r2, [pc, #128]	; (8002448 <HAL_DMA_Abort_IT+0xd4>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d022      	beq.n	8002410 <HAL_DMA_Abort_IT+0x9c>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a1f      	ldr	r2, [pc, #124]	; (800244c <HAL_DMA_Abort_IT+0xd8>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d01a      	beq.n	800240a <HAL_DMA_Abort_IT+0x96>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a1d      	ldr	r2, [pc, #116]	; (8002450 <HAL_DMA_Abort_IT+0xdc>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d012      	beq.n	8002404 <HAL_DMA_Abort_IT+0x90>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a1c      	ldr	r2, [pc, #112]	; (8002454 <HAL_DMA_Abort_IT+0xe0>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d00a      	beq.n	80023fe <HAL_DMA_Abort_IT+0x8a>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a1a      	ldr	r2, [pc, #104]	; (8002458 <HAL_DMA_Abort_IT+0xe4>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d102      	bne.n	80023f8 <HAL_DMA_Abort_IT+0x84>
 80023f2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80023f6:	e00e      	b.n	8002416 <HAL_DMA_Abort_IT+0xa2>
 80023f8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80023fc:	e00b      	b.n	8002416 <HAL_DMA_Abort_IT+0xa2>
 80023fe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002402:	e008      	b.n	8002416 <HAL_DMA_Abort_IT+0xa2>
 8002404:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002408:	e005      	b.n	8002416 <HAL_DMA_Abort_IT+0xa2>
 800240a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800240e:	e002      	b.n	8002416 <HAL_DMA_Abort_IT+0xa2>
 8002410:	2310      	movs	r3, #16
 8002412:	e000      	b.n	8002416 <HAL_DMA_Abort_IT+0xa2>
 8002414:	2301      	movs	r3, #1
 8002416:	4a11      	ldr	r2, [pc, #68]	; (800245c <HAL_DMA_Abort_IT+0xe8>)
 8002418:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2201      	movs	r2, #1
 800241e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2200      	movs	r2, #0
 8002426:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800242e:	2b00      	cmp	r3, #0
 8002430:	d003      	beq.n	800243a <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	4798      	blx	r3
    } 
  }
  return status;
 800243a:	7bfb      	ldrb	r3, [r7, #15]
}
 800243c:	4618      	mov	r0, r3
 800243e:	3710      	adds	r7, #16
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}
 8002444:	40020008 	.word	0x40020008
 8002448:	4002001c 	.word	0x4002001c
 800244c:	40020030 	.word	0x40020030
 8002450:	40020044 	.word	0x40020044
 8002454:	40020058 	.word	0x40020058
 8002458:	4002006c 	.word	0x4002006c
 800245c:	40020000 	.word	0x40020000

08002460 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b084      	sub	sp, #16
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800247c:	2204      	movs	r2, #4
 800247e:	409a      	lsls	r2, r3
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	4013      	ands	r3, r2
 8002484:	2b00      	cmp	r3, #0
 8002486:	d04f      	beq.n	8002528 <HAL_DMA_IRQHandler+0xc8>
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	f003 0304 	and.w	r3, r3, #4
 800248e:	2b00      	cmp	r3, #0
 8002490:	d04a      	beq.n	8002528 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f003 0320 	and.w	r3, r3, #32
 800249c:	2b00      	cmp	r3, #0
 800249e:	d107      	bne.n	80024b0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	681a      	ldr	r2, [r3, #0]
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f022 0204 	bic.w	r2, r2, #4
 80024ae:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a66      	ldr	r2, [pc, #408]	; (8002650 <HAL_DMA_IRQHandler+0x1f0>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d029      	beq.n	800250e <HAL_DMA_IRQHandler+0xae>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a65      	ldr	r2, [pc, #404]	; (8002654 <HAL_DMA_IRQHandler+0x1f4>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d022      	beq.n	800250a <HAL_DMA_IRQHandler+0xaa>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a63      	ldr	r2, [pc, #396]	; (8002658 <HAL_DMA_IRQHandler+0x1f8>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d01a      	beq.n	8002504 <HAL_DMA_IRQHandler+0xa4>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a62      	ldr	r2, [pc, #392]	; (800265c <HAL_DMA_IRQHandler+0x1fc>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d012      	beq.n	80024fe <HAL_DMA_IRQHandler+0x9e>
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a60      	ldr	r2, [pc, #384]	; (8002660 <HAL_DMA_IRQHandler+0x200>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d00a      	beq.n	80024f8 <HAL_DMA_IRQHandler+0x98>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a5f      	ldr	r2, [pc, #380]	; (8002664 <HAL_DMA_IRQHandler+0x204>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d102      	bne.n	80024f2 <HAL_DMA_IRQHandler+0x92>
 80024ec:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80024f0:	e00e      	b.n	8002510 <HAL_DMA_IRQHandler+0xb0>
 80024f2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80024f6:	e00b      	b.n	8002510 <HAL_DMA_IRQHandler+0xb0>
 80024f8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80024fc:	e008      	b.n	8002510 <HAL_DMA_IRQHandler+0xb0>
 80024fe:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002502:	e005      	b.n	8002510 <HAL_DMA_IRQHandler+0xb0>
 8002504:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002508:	e002      	b.n	8002510 <HAL_DMA_IRQHandler+0xb0>
 800250a:	2340      	movs	r3, #64	; 0x40
 800250c:	e000      	b.n	8002510 <HAL_DMA_IRQHandler+0xb0>
 800250e:	2304      	movs	r3, #4
 8002510:	4a55      	ldr	r2, [pc, #340]	; (8002668 <HAL_DMA_IRQHandler+0x208>)
 8002512:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002518:	2b00      	cmp	r3, #0
 800251a:	f000 8094 	beq.w	8002646 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002522:	6878      	ldr	r0, [r7, #4]
 8002524:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002526:	e08e      	b.n	8002646 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252c:	2202      	movs	r2, #2
 800252e:	409a      	lsls	r2, r3
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	4013      	ands	r3, r2
 8002534:	2b00      	cmp	r3, #0
 8002536:	d056      	beq.n	80025e6 <HAL_DMA_IRQHandler+0x186>
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	f003 0302 	and.w	r3, r3, #2
 800253e:	2b00      	cmp	r3, #0
 8002540:	d051      	beq.n	80025e6 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f003 0320 	and.w	r3, r3, #32
 800254c:	2b00      	cmp	r3, #0
 800254e:	d10b      	bne.n	8002568 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	681a      	ldr	r2, [r3, #0]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f022 020a 	bic.w	r2, r2, #10
 800255e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2201      	movs	r2, #1
 8002564:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a38      	ldr	r2, [pc, #224]	; (8002650 <HAL_DMA_IRQHandler+0x1f0>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d029      	beq.n	80025c6 <HAL_DMA_IRQHandler+0x166>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a37      	ldr	r2, [pc, #220]	; (8002654 <HAL_DMA_IRQHandler+0x1f4>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d022      	beq.n	80025c2 <HAL_DMA_IRQHandler+0x162>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a35      	ldr	r2, [pc, #212]	; (8002658 <HAL_DMA_IRQHandler+0x1f8>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d01a      	beq.n	80025bc <HAL_DMA_IRQHandler+0x15c>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a34      	ldr	r2, [pc, #208]	; (800265c <HAL_DMA_IRQHandler+0x1fc>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d012      	beq.n	80025b6 <HAL_DMA_IRQHandler+0x156>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a32      	ldr	r2, [pc, #200]	; (8002660 <HAL_DMA_IRQHandler+0x200>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d00a      	beq.n	80025b0 <HAL_DMA_IRQHandler+0x150>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a31      	ldr	r2, [pc, #196]	; (8002664 <HAL_DMA_IRQHandler+0x204>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d102      	bne.n	80025aa <HAL_DMA_IRQHandler+0x14a>
 80025a4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80025a8:	e00e      	b.n	80025c8 <HAL_DMA_IRQHandler+0x168>
 80025aa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80025ae:	e00b      	b.n	80025c8 <HAL_DMA_IRQHandler+0x168>
 80025b0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80025b4:	e008      	b.n	80025c8 <HAL_DMA_IRQHandler+0x168>
 80025b6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80025ba:	e005      	b.n	80025c8 <HAL_DMA_IRQHandler+0x168>
 80025bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80025c0:	e002      	b.n	80025c8 <HAL_DMA_IRQHandler+0x168>
 80025c2:	2320      	movs	r3, #32
 80025c4:	e000      	b.n	80025c8 <HAL_DMA_IRQHandler+0x168>
 80025c6:	2302      	movs	r3, #2
 80025c8:	4a27      	ldr	r2, [pc, #156]	; (8002668 <HAL_DMA_IRQHandler+0x208>)
 80025ca:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2200      	movs	r2, #0
 80025d0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d034      	beq.n	8002646 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80025e4:	e02f      	b.n	8002646 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ea:	2208      	movs	r2, #8
 80025ec:	409a      	lsls	r2, r3
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	4013      	ands	r3, r2
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d028      	beq.n	8002648 <HAL_DMA_IRQHandler+0x1e8>
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	f003 0308 	and.w	r3, r3, #8
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d023      	beq.n	8002648 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f022 020e 	bic.w	r2, r2, #14
 800260e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002618:	2101      	movs	r1, #1
 800261a:	fa01 f202 	lsl.w	r2, r1, r2
 800261e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2201      	movs	r2, #1
 8002624:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2201      	movs	r2, #1
 800262a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800263a:	2b00      	cmp	r3, #0
 800263c:	d004      	beq.n	8002648 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002642:	6878      	ldr	r0, [r7, #4]
 8002644:	4798      	blx	r3
    }
  }
  return;
 8002646:	bf00      	nop
 8002648:	bf00      	nop
}
 800264a:	3710      	adds	r7, #16
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}
 8002650:	40020008 	.word	0x40020008
 8002654:	4002001c 	.word	0x4002001c
 8002658:	40020030 	.word	0x40020030
 800265c:	40020044 	.word	0x40020044
 8002660:	40020058 	.word	0x40020058
 8002664:	4002006c 	.word	0x4002006c
 8002668:	40020000 	.word	0x40020000

0800266c <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 800267a:	4618      	mov	r0, r3
 800267c:	370c      	adds	r7, #12
 800267e:	46bd      	mov	sp, r7
 8002680:	bc80      	pop	{r7}
 8002682:	4770      	bx	lr

08002684 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002684:	b480      	push	{r7}
 8002686:	b08b      	sub	sp, #44	; 0x2c
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
 800268c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800268e:	2300      	movs	r3, #0
 8002690:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002692:	2300      	movs	r3, #0
 8002694:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002696:	e127      	b.n	80028e8 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002698:	2201      	movs	r2, #1
 800269a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800269c:	fa02 f303 	lsl.w	r3, r2, r3
 80026a0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	69fa      	ldr	r2, [r7, #28]
 80026a8:	4013      	ands	r3, r2
 80026aa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80026ac:	69ba      	ldr	r2, [r7, #24]
 80026ae:	69fb      	ldr	r3, [r7, #28]
 80026b0:	429a      	cmp	r2, r3
 80026b2:	f040 8116 	bne.w	80028e2 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	2b12      	cmp	r3, #18
 80026bc:	d034      	beq.n	8002728 <HAL_GPIO_Init+0xa4>
 80026be:	2b12      	cmp	r3, #18
 80026c0:	d80d      	bhi.n	80026de <HAL_GPIO_Init+0x5a>
 80026c2:	2b02      	cmp	r3, #2
 80026c4:	d02b      	beq.n	800271e <HAL_GPIO_Init+0x9a>
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d804      	bhi.n	80026d4 <HAL_GPIO_Init+0x50>
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d031      	beq.n	8002732 <HAL_GPIO_Init+0xae>
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d01c      	beq.n	800270c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80026d2:	e048      	b.n	8002766 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80026d4:	2b03      	cmp	r3, #3
 80026d6:	d043      	beq.n	8002760 <HAL_GPIO_Init+0xdc>
 80026d8:	2b11      	cmp	r3, #17
 80026da:	d01b      	beq.n	8002714 <HAL_GPIO_Init+0x90>
          break;
 80026dc:	e043      	b.n	8002766 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80026de:	4a89      	ldr	r2, [pc, #548]	; (8002904 <HAL_GPIO_Init+0x280>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d026      	beq.n	8002732 <HAL_GPIO_Init+0xae>
 80026e4:	4a87      	ldr	r2, [pc, #540]	; (8002904 <HAL_GPIO_Init+0x280>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d806      	bhi.n	80026f8 <HAL_GPIO_Init+0x74>
 80026ea:	4a87      	ldr	r2, [pc, #540]	; (8002908 <HAL_GPIO_Init+0x284>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d020      	beq.n	8002732 <HAL_GPIO_Init+0xae>
 80026f0:	4a86      	ldr	r2, [pc, #536]	; (800290c <HAL_GPIO_Init+0x288>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d01d      	beq.n	8002732 <HAL_GPIO_Init+0xae>
          break;
 80026f6:	e036      	b.n	8002766 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80026f8:	4a85      	ldr	r2, [pc, #532]	; (8002910 <HAL_GPIO_Init+0x28c>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d019      	beq.n	8002732 <HAL_GPIO_Init+0xae>
 80026fe:	4a85      	ldr	r2, [pc, #532]	; (8002914 <HAL_GPIO_Init+0x290>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d016      	beq.n	8002732 <HAL_GPIO_Init+0xae>
 8002704:	4a84      	ldr	r2, [pc, #528]	; (8002918 <HAL_GPIO_Init+0x294>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d013      	beq.n	8002732 <HAL_GPIO_Init+0xae>
          break;
 800270a:	e02c      	b.n	8002766 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	68db      	ldr	r3, [r3, #12]
 8002710:	623b      	str	r3, [r7, #32]
          break;
 8002712:	e028      	b.n	8002766 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	68db      	ldr	r3, [r3, #12]
 8002718:	3304      	adds	r3, #4
 800271a:	623b      	str	r3, [r7, #32]
          break;
 800271c:	e023      	b.n	8002766 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	68db      	ldr	r3, [r3, #12]
 8002722:	3308      	adds	r3, #8
 8002724:	623b      	str	r3, [r7, #32]
          break;
 8002726:	e01e      	b.n	8002766 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	330c      	adds	r3, #12
 800272e:	623b      	str	r3, [r7, #32]
          break;
 8002730:	e019      	b.n	8002766 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d102      	bne.n	8002740 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800273a:	2304      	movs	r3, #4
 800273c:	623b      	str	r3, [r7, #32]
          break;
 800273e:	e012      	b.n	8002766 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	2b01      	cmp	r3, #1
 8002746:	d105      	bne.n	8002754 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002748:	2308      	movs	r3, #8
 800274a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	69fa      	ldr	r2, [r7, #28]
 8002750:	611a      	str	r2, [r3, #16]
          break;
 8002752:	e008      	b.n	8002766 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002754:	2308      	movs	r3, #8
 8002756:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	69fa      	ldr	r2, [r7, #28]
 800275c:	615a      	str	r2, [r3, #20]
          break;
 800275e:	e002      	b.n	8002766 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002760:	2300      	movs	r3, #0
 8002762:	623b      	str	r3, [r7, #32]
          break;
 8002764:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002766:	69bb      	ldr	r3, [r7, #24]
 8002768:	2bff      	cmp	r3, #255	; 0xff
 800276a:	d801      	bhi.n	8002770 <HAL_GPIO_Init+0xec>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	e001      	b.n	8002774 <HAL_GPIO_Init+0xf0>
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	3304      	adds	r3, #4
 8002774:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002776:	69bb      	ldr	r3, [r7, #24]
 8002778:	2bff      	cmp	r3, #255	; 0xff
 800277a:	d802      	bhi.n	8002782 <HAL_GPIO_Init+0xfe>
 800277c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	e002      	b.n	8002788 <HAL_GPIO_Init+0x104>
 8002782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002784:	3b08      	subs	r3, #8
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	210f      	movs	r1, #15
 8002790:	693b      	ldr	r3, [r7, #16]
 8002792:	fa01 f303 	lsl.w	r3, r1, r3
 8002796:	43db      	mvns	r3, r3
 8002798:	401a      	ands	r2, r3
 800279a:	6a39      	ldr	r1, [r7, #32]
 800279c:	693b      	ldr	r3, [r7, #16]
 800279e:	fa01 f303 	lsl.w	r3, r1, r3
 80027a2:	431a      	orrs	r2, r3
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	f000 8096 	beq.w	80028e2 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80027b6:	4b59      	ldr	r3, [pc, #356]	; (800291c <HAL_GPIO_Init+0x298>)
 80027b8:	699b      	ldr	r3, [r3, #24]
 80027ba:	4a58      	ldr	r2, [pc, #352]	; (800291c <HAL_GPIO_Init+0x298>)
 80027bc:	f043 0301 	orr.w	r3, r3, #1
 80027c0:	6193      	str	r3, [r2, #24]
 80027c2:	4b56      	ldr	r3, [pc, #344]	; (800291c <HAL_GPIO_Init+0x298>)
 80027c4:	699b      	ldr	r3, [r3, #24]
 80027c6:	f003 0301 	and.w	r3, r3, #1
 80027ca:	60bb      	str	r3, [r7, #8]
 80027cc:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80027ce:	4a54      	ldr	r2, [pc, #336]	; (8002920 <HAL_GPIO_Init+0x29c>)
 80027d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027d2:	089b      	lsrs	r3, r3, #2
 80027d4:	3302      	adds	r3, #2
 80027d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027da:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80027dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027de:	f003 0303 	and.w	r3, r3, #3
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	220f      	movs	r2, #15
 80027e6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ea:	43db      	mvns	r3, r3
 80027ec:	68fa      	ldr	r2, [r7, #12]
 80027ee:	4013      	ands	r3, r2
 80027f0:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	4a4b      	ldr	r2, [pc, #300]	; (8002924 <HAL_GPIO_Init+0x2a0>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d013      	beq.n	8002822 <HAL_GPIO_Init+0x19e>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	4a4a      	ldr	r2, [pc, #296]	; (8002928 <HAL_GPIO_Init+0x2a4>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d00d      	beq.n	800281e <HAL_GPIO_Init+0x19a>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4a49      	ldr	r2, [pc, #292]	; (800292c <HAL_GPIO_Init+0x2a8>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d007      	beq.n	800281a <HAL_GPIO_Init+0x196>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	4a48      	ldr	r2, [pc, #288]	; (8002930 <HAL_GPIO_Init+0x2ac>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d101      	bne.n	8002816 <HAL_GPIO_Init+0x192>
 8002812:	2303      	movs	r3, #3
 8002814:	e006      	b.n	8002824 <HAL_GPIO_Init+0x1a0>
 8002816:	2304      	movs	r3, #4
 8002818:	e004      	b.n	8002824 <HAL_GPIO_Init+0x1a0>
 800281a:	2302      	movs	r3, #2
 800281c:	e002      	b.n	8002824 <HAL_GPIO_Init+0x1a0>
 800281e:	2301      	movs	r3, #1
 8002820:	e000      	b.n	8002824 <HAL_GPIO_Init+0x1a0>
 8002822:	2300      	movs	r3, #0
 8002824:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002826:	f002 0203 	and.w	r2, r2, #3
 800282a:	0092      	lsls	r2, r2, #2
 800282c:	4093      	lsls	r3, r2
 800282e:	68fa      	ldr	r2, [r7, #12]
 8002830:	4313      	orrs	r3, r2
 8002832:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002834:	493a      	ldr	r1, [pc, #232]	; (8002920 <HAL_GPIO_Init+0x29c>)
 8002836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002838:	089b      	lsrs	r3, r3, #2
 800283a:	3302      	adds	r3, #2
 800283c:	68fa      	ldr	r2, [r7, #12]
 800283e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800284a:	2b00      	cmp	r3, #0
 800284c:	d006      	beq.n	800285c <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800284e:	4b39      	ldr	r3, [pc, #228]	; (8002934 <HAL_GPIO_Init+0x2b0>)
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	4938      	ldr	r1, [pc, #224]	; (8002934 <HAL_GPIO_Init+0x2b0>)
 8002854:	69bb      	ldr	r3, [r7, #24]
 8002856:	4313      	orrs	r3, r2
 8002858:	600b      	str	r3, [r1, #0]
 800285a:	e006      	b.n	800286a <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800285c:	4b35      	ldr	r3, [pc, #212]	; (8002934 <HAL_GPIO_Init+0x2b0>)
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	43db      	mvns	r3, r3
 8002864:	4933      	ldr	r1, [pc, #204]	; (8002934 <HAL_GPIO_Init+0x2b0>)
 8002866:	4013      	ands	r3, r2
 8002868:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002872:	2b00      	cmp	r3, #0
 8002874:	d006      	beq.n	8002884 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002876:	4b2f      	ldr	r3, [pc, #188]	; (8002934 <HAL_GPIO_Init+0x2b0>)
 8002878:	685a      	ldr	r2, [r3, #4]
 800287a:	492e      	ldr	r1, [pc, #184]	; (8002934 <HAL_GPIO_Init+0x2b0>)
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	4313      	orrs	r3, r2
 8002880:	604b      	str	r3, [r1, #4]
 8002882:	e006      	b.n	8002892 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002884:	4b2b      	ldr	r3, [pc, #172]	; (8002934 <HAL_GPIO_Init+0x2b0>)
 8002886:	685a      	ldr	r2, [r3, #4]
 8002888:	69bb      	ldr	r3, [r7, #24]
 800288a:	43db      	mvns	r3, r3
 800288c:	4929      	ldr	r1, [pc, #164]	; (8002934 <HAL_GPIO_Init+0x2b0>)
 800288e:	4013      	ands	r3, r2
 8002890:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d006      	beq.n	80028ac <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800289e:	4b25      	ldr	r3, [pc, #148]	; (8002934 <HAL_GPIO_Init+0x2b0>)
 80028a0:	689a      	ldr	r2, [r3, #8]
 80028a2:	4924      	ldr	r1, [pc, #144]	; (8002934 <HAL_GPIO_Init+0x2b0>)
 80028a4:	69bb      	ldr	r3, [r7, #24]
 80028a6:	4313      	orrs	r3, r2
 80028a8:	608b      	str	r3, [r1, #8]
 80028aa:	e006      	b.n	80028ba <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80028ac:	4b21      	ldr	r3, [pc, #132]	; (8002934 <HAL_GPIO_Init+0x2b0>)
 80028ae:	689a      	ldr	r2, [r3, #8]
 80028b0:	69bb      	ldr	r3, [r7, #24]
 80028b2:	43db      	mvns	r3, r3
 80028b4:	491f      	ldr	r1, [pc, #124]	; (8002934 <HAL_GPIO_Init+0x2b0>)
 80028b6:	4013      	ands	r3, r2
 80028b8:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d006      	beq.n	80028d4 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80028c6:	4b1b      	ldr	r3, [pc, #108]	; (8002934 <HAL_GPIO_Init+0x2b0>)
 80028c8:	68da      	ldr	r2, [r3, #12]
 80028ca:	491a      	ldr	r1, [pc, #104]	; (8002934 <HAL_GPIO_Init+0x2b0>)
 80028cc:	69bb      	ldr	r3, [r7, #24]
 80028ce:	4313      	orrs	r3, r2
 80028d0:	60cb      	str	r3, [r1, #12]
 80028d2:	e006      	b.n	80028e2 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80028d4:	4b17      	ldr	r3, [pc, #92]	; (8002934 <HAL_GPIO_Init+0x2b0>)
 80028d6:	68da      	ldr	r2, [r3, #12]
 80028d8:	69bb      	ldr	r3, [r7, #24]
 80028da:	43db      	mvns	r3, r3
 80028dc:	4915      	ldr	r1, [pc, #84]	; (8002934 <HAL_GPIO_Init+0x2b0>)
 80028de:	4013      	ands	r3, r2
 80028e0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80028e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e4:	3301      	adds	r3, #1
 80028e6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ee:	fa22 f303 	lsr.w	r3, r2, r3
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	f47f aed0 	bne.w	8002698 <HAL_GPIO_Init+0x14>
  }
}
 80028f8:	bf00      	nop
 80028fa:	372c      	adds	r7, #44	; 0x2c
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bc80      	pop	{r7}
 8002900:	4770      	bx	lr
 8002902:	bf00      	nop
 8002904:	10210000 	.word	0x10210000
 8002908:	10110000 	.word	0x10110000
 800290c:	10120000 	.word	0x10120000
 8002910:	10310000 	.word	0x10310000
 8002914:	10320000 	.word	0x10320000
 8002918:	10220000 	.word	0x10220000
 800291c:	40021000 	.word	0x40021000
 8002920:	40010000 	.word	0x40010000
 8002924:	40010800 	.word	0x40010800
 8002928:	40010c00 	.word	0x40010c00
 800292c:	40011000 	.word	0x40011000
 8002930:	40011400 	.word	0x40011400
 8002934:	40010400 	.word	0x40010400

08002938 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
 8002940:	460b      	mov	r3, r1
 8002942:	807b      	strh	r3, [r7, #2]
 8002944:	4613      	mov	r3, r2
 8002946:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002948:	787b      	ldrb	r3, [r7, #1]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d003      	beq.n	8002956 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800294e:	887a      	ldrh	r2, [r7, #2]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002954:	e003      	b.n	800295e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002956:	887b      	ldrh	r3, [r7, #2]
 8002958:	041a      	lsls	r2, r3, #16
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	611a      	str	r2, [r3, #16]
}
 800295e:	bf00      	nop
 8002960:	370c      	adds	r7, #12
 8002962:	46bd      	mov	sp, r7
 8002964:	bc80      	pop	{r7}
 8002966:	4770      	bx	lr

08002968 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b084      	sub	sp, #16
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d101      	bne.n	800297a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e11f      	b.n	8002bba <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002980:	b2db      	uxtb	r3, r3
 8002982:	2b00      	cmp	r3, #0
 8002984:	d106      	bne.n	8002994 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2200      	movs	r2, #0
 800298a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	f7fe fe0e 	bl	80015b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2224      	movs	r2, #36	; 0x24
 8002998:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f022 0201 	bic.w	r2, r2, #1
 80029aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80029ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80029ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80029cc:	f003 fc2e 	bl	800622c <HAL_RCC_GetPCLK1Freq>
 80029d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	4a7b      	ldr	r2, [pc, #492]	; (8002bc4 <HAL_I2C_Init+0x25c>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d807      	bhi.n	80029ec <HAL_I2C_Init+0x84>
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	4a7a      	ldr	r2, [pc, #488]	; (8002bc8 <HAL_I2C_Init+0x260>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	bf94      	ite	ls
 80029e4:	2301      	movls	r3, #1
 80029e6:	2300      	movhi	r3, #0
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	e006      	b.n	80029fa <HAL_I2C_Init+0x92>
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	4a77      	ldr	r2, [pc, #476]	; (8002bcc <HAL_I2C_Init+0x264>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	bf94      	ite	ls
 80029f4:	2301      	movls	r3, #1
 80029f6:	2300      	movhi	r3, #0
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d001      	beq.n	8002a02 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e0db      	b.n	8002bba <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	4a72      	ldr	r2, [pc, #456]	; (8002bd0 <HAL_I2C_Init+0x268>)
 8002a06:	fba2 2303 	umull	r2, r3, r2, r3
 8002a0a:	0c9b      	lsrs	r3, r3, #18
 8002a0c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	68ba      	ldr	r2, [r7, #8]
 8002a1e:	430a      	orrs	r2, r1
 8002a20:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	6a1b      	ldr	r3, [r3, #32]
 8002a28:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	4a64      	ldr	r2, [pc, #400]	; (8002bc4 <HAL_I2C_Init+0x25c>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d802      	bhi.n	8002a3c <HAL_I2C_Init+0xd4>
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	3301      	adds	r3, #1
 8002a3a:	e009      	b.n	8002a50 <HAL_I2C_Init+0xe8>
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002a42:	fb02 f303 	mul.w	r3, r2, r3
 8002a46:	4a63      	ldr	r2, [pc, #396]	; (8002bd4 <HAL_I2C_Init+0x26c>)
 8002a48:	fba2 2303 	umull	r2, r3, r2, r3
 8002a4c:	099b      	lsrs	r3, r3, #6
 8002a4e:	3301      	adds	r3, #1
 8002a50:	687a      	ldr	r2, [r7, #4]
 8002a52:	6812      	ldr	r2, [r2, #0]
 8002a54:	430b      	orrs	r3, r1
 8002a56:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	69db      	ldr	r3, [r3, #28]
 8002a5e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002a62:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	4956      	ldr	r1, [pc, #344]	; (8002bc4 <HAL_I2C_Init+0x25c>)
 8002a6c:	428b      	cmp	r3, r1
 8002a6e:	d80d      	bhi.n	8002a8c <HAL_I2C_Init+0x124>
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	1e59      	subs	r1, r3, #1
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	005b      	lsls	r3, r3, #1
 8002a7a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a7e:	3301      	adds	r3, #1
 8002a80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a84:	2b04      	cmp	r3, #4
 8002a86:	bf38      	it	cc
 8002a88:	2304      	movcc	r3, #4
 8002a8a:	e04f      	b.n	8002b2c <HAL_I2C_Init+0x1c4>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d111      	bne.n	8002ab8 <HAL_I2C_Init+0x150>
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	1e58      	subs	r0, r3, #1
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6859      	ldr	r1, [r3, #4]
 8002a9c:	460b      	mov	r3, r1
 8002a9e:	005b      	lsls	r3, r3, #1
 8002aa0:	440b      	add	r3, r1
 8002aa2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002aa6:	3301      	adds	r3, #1
 8002aa8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	bf0c      	ite	eq
 8002ab0:	2301      	moveq	r3, #1
 8002ab2:	2300      	movne	r3, #0
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	e012      	b.n	8002ade <HAL_I2C_Init+0x176>
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	1e58      	subs	r0, r3, #1
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6859      	ldr	r1, [r3, #4]
 8002ac0:	460b      	mov	r3, r1
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	440b      	add	r3, r1
 8002ac6:	0099      	lsls	r1, r3, #2
 8002ac8:	440b      	add	r3, r1
 8002aca:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ace:	3301      	adds	r3, #1
 8002ad0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	bf0c      	ite	eq
 8002ad8:	2301      	moveq	r3, #1
 8002ada:	2300      	movne	r3, #0
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d001      	beq.n	8002ae6 <HAL_I2C_Init+0x17e>
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e022      	b.n	8002b2c <HAL_I2C_Init+0x1c4>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d10e      	bne.n	8002b0c <HAL_I2C_Init+0x1a4>
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	1e58      	subs	r0, r3, #1
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6859      	ldr	r1, [r3, #4]
 8002af6:	460b      	mov	r3, r1
 8002af8:	005b      	lsls	r3, r3, #1
 8002afa:	440b      	add	r3, r1
 8002afc:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b00:	3301      	adds	r3, #1
 8002b02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b0a:	e00f      	b.n	8002b2c <HAL_I2C_Init+0x1c4>
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	1e58      	subs	r0, r3, #1
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6859      	ldr	r1, [r3, #4]
 8002b14:	460b      	mov	r3, r1
 8002b16:	009b      	lsls	r3, r3, #2
 8002b18:	440b      	add	r3, r1
 8002b1a:	0099      	lsls	r1, r3, #2
 8002b1c:	440b      	add	r3, r1
 8002b1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b22:	3301      	adds	r3, #1
 8002b24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b28:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002b2c:	6879      	ldr	r1, [r7, #4]
 8002b2e:	6809      	ldr	r1, [r1, #0]
 8002b30:	4313      	orrs	r3, r2
 8002b32:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	69da      	ldr	r2, [r3, #28]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6a1b      	ldr	r3, [r3, #32]
 8002b46:	431a      	orrs	r2, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	430a      	orrs	r2, r1
 8002b4e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002b5a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002b5e:	687a      	ldr	r2, [r7, #4]
 8002b60:	6911      	ldr	r1, [r2, #16]
 8002b62:	687a      	ldr	r2, [r7, #4]
 8002b64:	68d2      	ldr	r2, [r2, #12]
 8002b66:	4311      	orrs	r1, r2
 8002b68:	687a      	ldr	r2, [r7, #4]
 8002b6a:	6812      	ldr	r2, [r2, #0]
 8002b6c:	430b      	orrs	r3, r1
 8002b6e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	68db      	ldr	r3, [r3, #12]
 8002b76:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	695a      	ldr	r2, [r3, #20]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	699b      	ldr	r3, [r3, #24]
 8002b82:	431a      	orrs	r2, r3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	430a      	orrs	r2, r1
 8002b8a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f042 0201 	orr.w	r2, r2, #1
 8002b9a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2220      	movs	r2, #32
 8002ba6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2200      	movs	r2, #0
 8002bae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002bb8:	2300      	movs	r3, #0
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	3710      	adds	r7, #16
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	000186a0 	.word	0x000186a0
 8002bc8:	001e847f 	.word	0x001e847f
 8002bcc:	003d08ff 	.word	0x003d08ff
 8002bd0:	431bde83 	.word	0x431bde83
 8002bd4:	10624dd3 	.word	0x10624dd3

08002bd8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b088      	sub	sp, #32
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002be0:	2300      	movs	r3, #0
 8002be2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bf0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002bf8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c00:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002c02:	7bfb      	ldrb	r3, [r7, #15]
 8002c04:	2b10      	cmp	r3, #16
 8002c06:	d003      	beq.n	8002c10 <HAL_I2C_EV_IRQHandler+0x38>
 8002c08:	7bfb      	ldrb	r3, [r7, #15]
 8002c0a:	2b40      	cmp	r3, #64	; 0x40
 8002c0c:	f040 80bd 	bne.w	8002d8a <HAL_I2C_EV_IRQHandler+0x1b2>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	699b      	ldr	r3, [r3, #24]
 8002c16:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	695b      	ldr	r3, [r3, #20]
 8002c1e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	f003 0301 	and.w	r3, r3, #1
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d10d      	bne.n	8002c46 <HAL_I2C_EV_IRQHandler+0x6e>
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8002c30:	d003      	beq.n	8002c3a <HAL_I2C_EV_IRQHandler+0x62>
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8002c38:	d101      	bne.n	8002c3e <HAL_I2C_EV_IRQHandler+0x66>
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e000      	b.n	8002c40 <HAL_I2C_EV_IRQHandler+0x68>
 8002c3e:	2300      	movs	r3, #0
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	f000 812e 	beq.w	8002ea2 <HAL_I2C_EV_IRQHandler+0x2ca>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	f003 0301 	and.w	r3, r3, #1
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d00c      	beq.n	8002c6a <HAL_I2C_EV_IRQHandler+0x92>
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	0a5b      	lsrs	r3, r3, #9
 8002c54:	f003 0301 	and.w	r3, r3, #1
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d006      	beq.n	8002c6a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8002c5c:	6878      	ldr	r0, [r7, #4]
 8002c5e:	f001 fb39 	bl	80042d4 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8002c62:	6878      	ldr	r0, [r7, #4]
 8002c64:	f000 fcb1 	bl	80035ca <I2C_Master_SB>
 8002c68:	e08e      	b.n	8002d88 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c6a:	69fb      	ldr	r3, [r7, #28]
 8002c6c:	08db      	lsrs	r3, r3, #3
 8002c6e:	f003 0301 	and.w	r3, r3, #1
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d009      	beq.n	8002c8a <HAL_I2C_EV_IRQHandler+0xb2>
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	0a5b      	lsrs	r3, r3, #9
 8002c7a:	f003 0301 	and.w	r3, r3, #1
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d003      	beq.n	8002c8a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	f000 fd26 	bl	80036d4 <I2C_Master_ADD10>
 8002c88:	e07e      	b.n	8002d88 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c8a:	69fb      	ldr	r3, [r7, #28]
 8002c8c:	085b      	lsrs	r3, r3, #1
 8002c8e:	f003 0301 	and.w	r3, r3, #1
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d009      	beq.n	8002caa <HAL_I2C_EV_IRQHandler+0xd2>
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	0a5b      	lsrs	r3, r3, #9
 8002c9a:	f003 0301 	and.w	r3, r3, #1
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d003      	beq.n	8002caa <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	f000 fd3f 	bl	8003726 <I2C_Master_ADDR>
 8002ca8:	e06e      	b.n	8002d88 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002caa:	69bb      	ldr	r3, [r7, #24]
 8002cac:	089b      	lsrs	r3, r3, #2
 8002cae:	f003 0301 	and.w	r3, r3, #1
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d037      	beq.n	8002d26 <HAL_I2C_EV_IRQHandler+0x14e>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002cc0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002cc4:	f000 80ef 	beq.w	8002ea6 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002cc8:	69fb      	ldr	r3, [r7, #28]
 8002cca:	09db      	lsrs	r3, r3, #7
 8002ccc:	f003 0301 	and.w	r3, r3, #1
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d00f      	beq.n	8002cf4 <HAL_I2C_EV_IRQHandler+0x11c>
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	0a9b      	lsrs	r3, r3, #10
 8002cd8:	f003 0301 	and.w	r3, r3, #1
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d009      	beq.n	8002cf4 <HAL_I2C_EV_IRQHandler+0x11c>
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	089b      	lsrs	r3, r3, #2
 8002ce4:	f003 0301 	and.w	r3, r3, #1
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d103      	bne.n	8002cf4 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8002cec:	6878      	ldr	r0, [r7, #4]
 8002cee:	f000 f93e 	bl	8002f6e <I2C_MasterTransmit_TXE>
 8002cf2:	e049      	b.n	8002d88 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002cf4:	69fb      	ldr	r3, [r7, #28]
 8002cf6:	089b      	lsrs	r3, r3, #2
 8002cf8:	f003 0301 	and.w	r3, r3, #1
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	f000 80d2 	beq.w	8002ea6 <HAL_I2C_EV_IRQHandler+0x2ce>
 8002d02:	697b      	ldr	r3, [r7, #20]
 8002d04:	0a5b      	lsrs	r3, r3, #9
 8002d06:	f003 0301 	and.w	r3, r3, #1
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	f000 80cb 	beq.w	8002ea6 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 8002d10:	7bfb      	ldrb	r3, [r7, #15]
 8002d12:	2b10      	cmp	r3, #16
 8002d14:	d103      	bne.n	8002d1e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f000 f9c5 	bl	80030a6 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d1c:	e0c3      	b.n	8002ea6 <HAL_I2C_EV_IRQHandler+0x2ce>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002d1e:	6878      	ldr	r0, [r7, #4]
 8002d20:	f000 fa29 	bl	8003176 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d24:	e0bf      	b.n	8002ea6 <HAL_I2C_EV_IRQHandler+0x2ce>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d30:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d34:	f000 80b7 	beq.w	8002ea6 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002d38:	69fb      	ldr	r3, [r7, #28]
 8002d3a:	099b      	lsrs	r3, r3, #6
 8002d3c:	f003 0301 	and.w	r3, r3, #1
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d00f      	beq.n	8002d64 <HAL_I2C_EV_IRQHandler+0x18c>
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	0a9b      	lsrs	r3, r3, #10
 8002d48:	f003 0301 	and.w	r3, r3, #1
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d009      	beq.n	8002d64 <HAL_I2C_EV_IRQHandler+0x18c>
 8002d50:	69fb      	ldr	r3, [r7, #28]
 8002d52:	089b      	lsrs	r3, r3, #2
 8002d54:	f003 0301 	and.w	r3, r3, #1
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d103      	bne.n	8002d64 <HAL_I2C_EV_IRQHandler+0x18c>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	f000 fa99 	bl	8003294 <I2C_MasterReceive_RXNE>
 8002d62:	e011      	b.n	8002d88 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d64:	69fb      	ldr	r3, [r7, #28]
 8002d66:	089b      	lsrs	r3, r3, #2
 8002d68:	f003 0301 	and.w	r3, r3, #1
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	f000 809a 	beq.w	8002ea6 <HAL_I2C_EV_IRQHandler+0x2ce>
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	0a5b      	lsrs	r3, r3, #9
 8002d76:	f003 0301 	and.w	r3, r3, #1
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	f000 8093 	beq.w	8002ea6 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          I2C_MasterReceive_BTF(hi2c);
 8002d80:	6878      	ldr	r0, [r7, #4]
 8002d82:	f000 fb38 	bl	80033f6 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d86:	e08e      	b.n	8002ea6 <HAL_I2C_EV_IRQHandler+0x2ce>
 8002d88:	e08d      	b.n	8002ea6 <HAL_I2C_EV_IRQHandler+0x2ce>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d004      	beq.n	8002d9c <HAL_I2C_EV_IRQHandler+0x1c4>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	695b      	ldr	r3, [r3, #20]
 8002d98:	61fb      	str	r3, [r7, #28]
 8002d9a:	e007      	b.n	8002dac <HAL_I2C_EV_IRQHandler+0x1d4>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	699b      	ldr	r3, [r3, #24]
 8002da2:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	695b      	ldr	r3, [r3, #20]
 8002daa:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002dac:	69fb      	ldr	r3, [r7, #28]
 8002dae:	085b      	lsrs	r3, r3, #1
 8002db0:	f003 0301 	and.w	r3, r3, #1
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d012      	beq.n	8002dde <HAL_I2C_EV_IRQHandler+0x206>
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	0a5b      	lsrs	r3, r3, #9
 8002dbc:	f003 0301 	and.w	r3, r3, #1
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d00c      	beq.n	8002dde <HAL_I2C_EV_IRQHandler+0x206>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d003      	beq.n	8002dd4 <HAL_I2C_EV_IRQHandler+0x1fc>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	699b      	ldr	r3, [r3, #24]
 8002dd2:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8002dd4:	69b9      	ldr	r1, [r7, #24]
 8002dd6:	6878      	ldr	r0, [r7, #4]
 8002dd8:	f000 fefc 	bl	8003bd4 <I2C_Slave_ADDR>
 8002ddc:	e066      	b.n	8002eac <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002dde:	69fb      	ldr	r3, [r7, #28]
 8002de0:	091b      	lsrs	r3, r3, #4
 8002de2:	f003 0301 	and.w	r3, r3, #1
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d009      	beq.n	8002dfe <HAL_I2C_EV_IRQHandler+0x226>
 8002dea:	697b      	ldr	r3, [r7, #20]
 8002dec:	0a5b      	lsrs	r3, r3, #9
 8002dee:	f003 0301 	and.w	r3, r3, #1
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d003      	beq.n	8002dfe <HAL_I2C_EV_IRQHandler+0x226>
    {
      I2C_Slave_STOPF(hi2c);
 8002df6:	6878      	ldr	r0, [r7, #4]
 8002df8:	f000 ff30 	bl	8003c5c <I2C_Slave_STOPF>
 8002dfc:	e056      	b.n	8002eac <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002dfe:	7bbb      	ldrb	r3, [r7, #14]
 8002e00:	2b21      	cmp	r3, #33	; 0x21
 8002e02:	d002      	beq.n	8002e0a <HAL_I2C_EV_IRQHandler+0x232>
 8002e04:	7bbb      	ldrb	r3, [r7, #14]
 8002e06:	2b29      	cmp	r3, #41	; 0x29
 8002e08:	d125      	bne.n	8002e56 <HAL_I2C_EV_IRQHandler+0x27e>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002e0a:	69fb      	ldr	r3, [r7, #28]
 8002e0c:	09db      	lsrs	r3, r3, #7
 8002e0e:	f003 0301 	and.w	r3, r3, #1
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d00f      	beq.n	8002e36 <HAL_I2C_EV_IRQHandler+0x25e>
 8002e16:	697b      	ldr	r3, [r7, #20]
 8002e18:	0a9b      	lsrs	r3, r3, #10
 8002e1a:	f003 0301 	and.w	r3, r3, #1
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d009      	beq.n	8002e36 <HAL_I2C_EV_IRQHandler+0x25e>
 8002e22:	69fb      	ldr	r3, [r7, #28]
 8002e24:	089b      	lsrs	r3, r3, #2
 8002e26:	f003 0301 	and.w	r3, r3, #1
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d103      	bne.n	8002e36 <HAL_I2C_EV_IRQHandler+0x25e>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	f000 fe14 	bl	8003a5c <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002e34:	e039      	b.n	8002eaa <HAL_I2C_EV_IRQHandler+0x2d2>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	089b      	lsrs	r3, r3, #2
 8002e3a:	f003 0301 	and.w	r3, r3, #1
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d033      	beq.n	8002eaa <HAL_I2C_EV_IRQHandler+0x2d2>
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	0a5b      	lsrs	r3, r3, #9
 8002e46:	f003 0301 	and.w	r3, r3, #1
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d02d      	beq.n	8002eaa <HAL_I2C_EV_IRQHandler+0x2d2>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8002e4e:	6878      	ldr	r0, [r7, #4]
 8002e50:	f000 fe41 	bl	8003ad6 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002e54:	e029      	b.n	8002eaa <HAL_I2C_EV_IRQHandler+0x2d2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002e56:	69fb      	ldr	r3, [r7, #28]
 8002e58:	099b      	lsrs	r3, r3, #6
 8002e5a:	f003 0301 	and.w	r3, r3, #1
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d00f      	beq.n	8002e82 <HAL_I2C_EV_IRQHandler+0x2aa>
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	0a9b      	lsrs	r3, r3, #10
 8002e66:	f003 0301 	and.w	r3, r3, #1
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d009      	beq.n	8002e82 <HAL_I2C_EV_IRQHandler+0x2aa>
 8002e6e:	69fb      	ldr	r3, [r7, #28]
 8002e70:	089b      	lsrs	r3, r3, #2
 8002e72:	f003 0301 	and.w	r3, r3, #1
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d103      	bne.n	8002e82 <HAL_I2C_EV_IRQHandler+0x2aa>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	f000 fe4b 	bl	8003b16 <I2C_SlaveReceive_RXNE>
 8002e80:	e014      	b.n	8002eac <HAL_I2C_EV_IRQHandler+0x2d4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e82:	69fb      	ldr	r3, [r7, #28]
 8002e84:	089b      	lsrs	r3, r3, #2
 8002e86:	f003 0301 	and.w	r3, r3, #1
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d00e      	beq.n	8002eac <HAL_I2C_EV_IRQHandler+0x2d4>
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	0a5b      	lsrs	r3, r3, #9
 8002e92:	f003 0301 	and.w	r3, r3, #1
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d008      	beq.n	8002eac <HAL_I2C_EV_IRQHandler+0x2d4>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f000 fe79 	bl	8003b92 <I2C_SlaveReceive_BTF>
 8002ea0:	e004      	b.n	8002eac <HAL_I2C_EV_IRQHandler+0x2d4>
      return;
 8002ea2:	bf00      	nop
 8002ea4:	e002      	b.n	8002eac <HAL_I2C_EV_IRQHandler+0x2d4>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002ea6:	bf00      	nop
 8002ea8:	e000      	b.n	8002eac <HAL_I2C_EV_IRQHandler+0x2d4>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002eaa:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8002eac:	3720      	adds	r7, #32
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}

08002eb2 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002eb2:	b480      	push	{r7}
 8002eb4:	b083      	sub	sp, #12
 8002eb6:	af00      	add	r7, sp, #0
 8002eb8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8002eba:	bf00      	nop
 8002ebc:	370c      	adds	r7, #12
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bc80      	pop	{r7}
 8002ec2:	4770      	bx	lr

08002ec4 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b083      	sub	sp, #12
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8002ecc:	bf00      	nop
 8002ece:	370c      	adds	r7, #12
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bc80      	pop	{r7}
 8002ed4:	4770      	bx	lr

08002ed6 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002ed6:	b480      	push	{r7}
 8002ed8:	b083      	sub	sp, #12
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002ede:	bf00      	nop
 8002ee0:	370c      	adds	r7, #12
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bc80      	pop	{r7}
 8002ee6:	4770      	bx	lr

08002ee8 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b083      	sub	sp, #12
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002ef0:	bf00      	nop
 8002ef2:	370c      	adds	r7, #12
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bc80      	pop	{r7}
 8002ef8:	4770      	bx	lr

08002efa <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002efa:	b480      	push	{r7}
 8002efc:	b083      	sub	sp, #12
 8002efe:	af00      	add	r7, sp, #0
 8002f00:	6078      	str	r0, [r7, #4]
 8002f02:	460b      	mov	r3, r1
 8002f04:	70fb      	strb	r3, [r7, #3]
 8002f06:	4613      	mov	r3, r2
 8002f08:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002f0a:	bf00      	nop
 8002f0c:	370c      	adds	r7, #12
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bc80      	pop	{r7}
 8002f12:	4770      	bx	lr

08002f14 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b083      	sub	sp, #12
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8002f1c:	bf00      	nop
 8002f1e:	370c      	adds	r7, #12
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bc80      	pop	{r7}
 8002f24:	4770      	bx	lr

08002f26 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f26:	b480      	push	{r7}
 8002f28:	b083      	sub	sp, #12
 8002f2a:	af00      	add	r7, sp, #0
 8002f2c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8002f2e:	bf00      	nop
 8002f30:	370c      	adds	r7, #12
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bc80      	pop	{r7}
 8002f36:	4770      	bx	lr

08002f38 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8002f40:	bf00      	nop
 8002f42:	370c      	adds	r7, #12
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bc80      	pop	{r7}
 8002f48:	4770      	bx	lr

08002f4a <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002f4a:	b480      	push	{r7}
 8002f4c:	b083      	sub	sp, #12
 8002f4e:	af00      	add	r7, sp, #0
 8002f50:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002f52:	bf00      	nop
 8002f54:	370c      	adds	r7, #12
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bc80      	pop	{r7}
 8002f5a:	4770      	bx	lr

08002f5c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b083      	sub	sp, #12
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002f64:	bf00      	nop
 8002f66:	370c      	adds	r7, #12
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bc80      	pop	{r7}
 8002f6c:	4770      	bx	lr

08002f6e <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8002f6e:	b580      	push	{r7, lr}
 8002f70:	b084      	sub	sp, #16
 8002f72:	af00      	add	r7, sp, #0
 8002f74:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f7c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002f84:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f8a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d150      	bne.n	8003036 <I2C_MasterTransmit_TXE+0xc8>
 8002f94:	7bfb      	ldrb	r3, [r7, #15]
 8002f96:	2b21      	cmp	r3, #33	; 0x21
 8002f98:	d14d      	bne.n	8003036 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	2b08      	cmp	r3, #8
 8002f9e:	d01d      	beq.n	8002fdc <I2C_MasterTransmit_TXE+0x6e>
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	2b20      	cmp	r3, #32
 8002fa4:	d01a      	beq.n	8002fdc <I2C_MasterTransmit_TXE+0x6e>
 8002fa6:	68bb      	ldr	r3, [r7, #8]
 8002fa8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002fac:	d016      	beq.n	8002fdc <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	685a      	ldr	r2, [r3, #4]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002fbc:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2211      	movs	r2, #17
 8002fc2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2220      	movs	r2, #32
 8002fd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8002fd4:	6878      	ldr	r0, [r7, #4]
 8002fd6:	f7ff ff6c 	bl	8002eb2 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002fda:	e060      	b.n	800309e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	685a      	ldr	r2, [r3, #4]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002fea:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ffa:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2200      	movs	r2, #0
 8003000:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2220      	movs	r2, #32
 8003006:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003010:	b2db      	uxtb	r3, r3
 8003012:	2b40      	cmp	r3, #64	; 0x40
 8003014:	d107      	bne.n	8003026 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2200      	movs	r2, #0
 800301a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800301e:	6878      	ldr	r0, [r7, #4]
 8003020:	f7ff ff81 	bl	8002f26 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003024:	e03b      	b.n	800309e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2200      	movs	r2, #0
 800302a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f7ff ff3f 	bl	8002eb2 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003034:	e033      	b.n	800309e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003036:	7bfb      	ldrb	r3, [r7, #15]
 8003038:	2b21      	cmp	r3, #33	; 0x21
 800303a:	d005      	beq.n	8003048 <I2C_MasterTransmit_TXE+0xda>
 800303c:	7bbb      	ldrb	r3, [r7, #14]
 800303e:	2b40      	cmp	r3, #64	; 0x40
 8003040:	d12d      	bne.n	800309e <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003042:	7bfb      	ldrb	r3, [r7, #15]
 8003044:	2b22      	cmp	r3, #34	; 0x22
 8003046:	d12a      	bne.n	800309e <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800304c:	b29b      	uxth	r3, r3
 800304e:	2b00      	cmp	r3, #0
 8003050:	d108      	bne.n	8003064 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	685a      	ldr	r2, [r3, #4]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003060:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003062:	e01c      	b.n	800309e <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800306a:	b2db      	uxtb	r3, r3
 800306c:	2b40      	cmp	r3, #64	; 0x40
 800306e:	d103      	bne.n	8003078 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003070:	6878      	ldr	r0, [r7, #4]
 8003072:	f000 f880 	bl	8003176 <I2C_MemoryTransmit_TXE_BTF>
}
 8003076:	e012      	b.n	800309e <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800307c:	781a      	ldrb	r2, [r3, #0]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003088:	1c5a      	adds	r2, r3, #1
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003092:	b29b      	uxth	r3, r3
 8003094:	3b01      	subs	r3, #1
 8003096:	b29a      	uxth	r2, r3
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800309c:	e7ff      	b.n	800309e <I2C_MasterTransmit_TXE+0x130>
 800309e:	bf00      	nop
 80030a0:	3710      	adds	r7, #16
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}

080030a6 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80030a6:	b580      	push	{r7, lr}
 80030a8:	b084      	sub	sp, #16
 80030aa:	af00      	add	r7, sp, #0
 80030ac:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030b2:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030ba:	b2db      	uxtb	r3, r3
 80030bc:	2b21      	cmp	r3, #33	; 0x21
 80030be:	d156      	bne.n	800316e <I2C_MasterTransmit_BTF+0xc8>
  {
    if (hi2c->XferCount != 0U)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030c4:	b29b      	uxth	r3, r3
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d012      	beq.n	80030f0 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ce:	781a      	ldrb	r2, [r3, #0]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030da:	1c5a      	adds	r2, r3, #1
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030e4:	b29b      	uxth	r3, r3
 80030e6:	3b01      	subs	r3, #1
 80030e8:	b29a      	uxth	r2, r3
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80030ee:	e03e      	b.n	800316e <I2C_MasterTransmit_BTF+0xc8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2b08      	cmp	r3, #8
 80030f4:	d01d      	beq.n	8003132 <I2C_MasterTransmit_BTF+0x8c>
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2b20      	cmp	r3, #32
 80030fa:	d01a      	beq.n	8003132 <I2C_MasterTransmit_BTF+0x8c>
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003102:	d016      	beq.n	8003132 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	685a      	ldr	r2, [r3, #4]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003112:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2211      	movs	r2, #17
 8003118:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2200      	movs	r2, #0
 800311e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2220      	movs	r2, #32
 8003126:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800312a:	6878      	ldr	r0, [r7, #4]
 800312c:	f7ff fec1 	bl	8002eb2 <HAL_I2C_MasterTxCpltCallback>
}
 8003130:	e01d      	b.n	800316e <I2C_MasterTransmit_BTF+0xc8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	685a      	ldr	r2, [r3, #4]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003140:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003150:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2200      	movs	r2, #0
 8003156:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2220      	movs	r2, #32
 800315c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2200      	movs	r2, #0
 8003164:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003168:	6878      	ldr	r0, [r7, #4]
 800316a:	f7ff fea2 	bl	8002eb2 <HAL_I2C_MasterTxCpltCallback>
}
 800316e:	bf00      	nop
 8003170:	3710      	adds	r7, #16
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}

08003176 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003176:	b580      	push	{r7, lr}
 8003178:	b084      	sub	sp, #16
 800317a:	af00      	add	r7, sp, #0
 800317c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003184:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800318a:	2b00      	cmp	r3, #0
 800318c:	d11d      	bne.n	80031ca <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003192:	2b01      	cmp	r3, #1
 8003194:	d10b      	bne.n	80031ae <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800319a:	b2da      	uxtb	r2, r3
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031a6:	1c9a      	adds	r2, r3, #2
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80031ac:	e06e      	b.n	800328c <I2C_MemoryTransmit_TXE_BTF+0x116>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031b2:	b29b      	uxth	r3, r3
 80031b4:	121b      	asrs	r3, r3, #8
 80031b6:	b2da      	uxtb	r2, r3
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031c2:	1c5a      	adds	r2, r3, #1
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	651a      	str	r2, [r3, #80]	; 0x50
}
 80031c8:	e060      	b.n	800328c <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 1U)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	d10b      	bne.n	80031ea <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031d6:	b2da      	uxtb	r2, r3
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031e2:	1c5a      	adds	r2, r3, #1
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	651a      	str	r2, [r3, #80]	; 0x50
}
 80031e8:	e050      	b.n	800328c <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 2U)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d14c      	bne.n	800328c <I2C_MemoryTransmit_TXE_BTF+0x116>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80031f2:	7bfb      	ldrb	r3, [r7, #15]
 80031f4:	2b22      	cmp	r3, #34	; 0x22
 80031f6:	d108      	bne.n	800320a <I2C_MemoryTransmit_TXE_BTF+0x94>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003206:	601a      	str	r2, [r3, #0]
}
 8003208:	e040      	b.n	800328c <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800320e:	b29b      	uxth	r3, r3
 8003210:	2b00      	cmp	r3, #0
 8003212:	d015      	beq.n	8003240 <I2C_MemoryTransmit_TXE_BTF+0xca>
 8003214:	7bfb      	ldrb	r3, [r7, #15]
 8003216:	2b21      	cmp	r3, #33	; 0x21
 8003218:	d112      	bne.n	8003240 <I2C_MemoryTransmit_TXE_BTF+0xca>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800321e:	781a      	ldrb	r2, [r3, #0]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800322a:	1c5a      	adds	r2, r3, #1
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003234:	b29b      	uxth	r3, r3
 8003236:	3b01      	subs	r3, #1
 8003238:	b29a      	uxth	r2, r3
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800323e:	e025      	b.n	800328c <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003244:	b29b      	uxth	r3, r3
 8003246:	2b00      	cmp	r3, #0
 8003248:	d120      	bne.n	800328c <I2C_MemoryTransmit_TXE_BTF+0x116>
 800324a:	7bfb      	ldrb	r3, [r7, #15]
 800324c:	2b21      	cmp	r3, #33	; 0x21
 800324e:	d11d      	bne.n	800328c <I2C_MemoryTransmit_TXE_BTF+0x116>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	685a      	ldr	r2, [r3, #4]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800325e:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681a      	ldr	r2, [r3, #0]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800326e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2200      	movs	r2, #0
 8003274:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2220      	movs	r2, #32
 800327a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2200      	movs	r2, #0
 8003282:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	f7ff fe4d 	bl	8002f26 <HAL_I2C_MemTxCpltCallback>
}
 800328c:	bf00      	nop
 800328e:	3710      	adds	r7, #16
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}

08003294 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b084      	sub	sp, #16
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	2b22      	cmp	r3, #34	; 0x22
 80032a6:	f040 80a2 	bne.w	80033ee <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032ae:	b29b      	uxth	r3, r3
 80032b0:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2b03      	cmp	r3, #3
 80032b6:	d921      	bls.n	80032fc <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	691a      	ldr	r2, [r3, #16]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c2:	b2d2      	uxtb	r2, r2
 80032c4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ca:	1c5a      	adds	r2, r3, #1
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032d4:	b29b      	uxth	r3, r3
 80032d6:	3b01      	subs	r3, #1
 80032d8:	b29a      	uxth	r2, r3
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032e2:	b29b      	uxth	r3, r3
 80032e4:	2b03      	cmp	r3, #3
 80032e6:	f040 8082 	bne.w	80033ee <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	685a      	ldr	r2, [r3, #4]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032f8:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 80032fa:	e078      	b.n	80033ee <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003300:	2b02      	cmp	r3, #2
 8003302:	d074      	beq.n	80033ee <I2C_MasterReceive_RXNE+0x15a>
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2b01      	cmp	r3, #1
 8003308:	d002      	beq.n	8003310 <I2C_MasterReceive_RXNE+0x7c>
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d16e      	bne.n	80033ee <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003310:	6878      	ldr	r0, [r7, #4]
 8003312:	f000 ffad 	bl	8004270 <I2C_WaitOnSTOPRequestThroughIT>
 8003316:	4603      	mov	r3, r0
 8003318:	2b00      	cmp	r3, #0
 800331a:	d142      	bne.n	80033a2 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	681a      	ldr	r2, [r3, #0]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800332a:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	685a      	ldr	r2, [r3, #4]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800333a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	691a      	ldr	r2, [r3, #16]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003346:	b2d2      	uxtb	r2, r2
 8003348:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800334e:	1c5a      	adds	r2, r3, #1
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003358:	b29b      	uxth	r3, r3
 800335a:	3b01      	subs	r3, #1
 800335c:	b29a      	uxth	r2, r3
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2220      	movs	r2, #32
 8003366:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003370:	b2db      	uxtb	r3, r3
 8003372:	2b40      	cmp	r3, #64	; 0x40
 8003374:	d10a      	bne.n	800338c <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2200      	movs	r2, #0
 800337a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2200      	movs	r2, #0
 8003382:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003384:	6878      	ldr	r0, [r7, #4]
 8003386:	f7ff fdd7 	bl	8002f38 <HAL_I2C_MemRxCpltCallback>
}
 800338a:	e030      	b.n	80033ee <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2212      	movs	r2, #18
 8003398:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f7ff fd92 	bl	8002ec4 <HAL_I2C_MasterRxCpltCallback>
}
 80033a0:	e025      	b.n	80033ee <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	685a      	ldr	r2, [r3, #4]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80033b0:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	691a      	ldr	r2, [r3, #16]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033bc:	b2d2      	uxtb	r2, r2
 80033be:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c4:	1c5a      	adds	r2, r3, #1
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033ce:	b29b      	uxth	r3, r3
 80033d0:	3b01      	subs	r3, #1
 80033d2:	b29a      	uxth	r2, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2220      	movs	r2, #32
 80033dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2200      	movs	r2, #0
 80033e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80033e8:	6878      	ldr	r0, [r7, #4]
 80033ea:	f7ff fdae 	bl	8002f4a <HAL_I2C_ErrorCallback>
}
 80033ee:	bf00      	nop
 80033f0:	3710      	adds	r7, #16
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}

080033f6 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80033f6:	b580      	push	{r7, lr}
 80033f8:	b084      	sub	sp, #16
 80033fa:	af00      	add	r7, sp, #0
 80033fc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003402:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003408:	b29b      	uxth	r3, r3
 800340a:	2b04      	cmp	r3, #4
 800340c:	d11b      	bne.n	8003446 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	685a      	ldr	r2, [r3, #4]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800341c:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	691a      	ldr	r2, [r3, #16]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003428:	b2d2      	uxtb	r2, r2
 800342a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003430:	1c5a      	adds	r2, r3, #1
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800343a:	b29b      	uxth	r3, r3
 800343c:	3b01      	subs	r3, #1
 800343e:	b29a      	uxth	r2, r3
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003444:	e0bd      	b.n	80035c2 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800344a:	b29b      	uxth	r3, r3
 800344c:	2b03      	cmp	r3, #3
 800344e:	d129      	bne.n	80034a4 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	685a      	ldr	r2, [r3, #4]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800345e:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2b04      	cmp	r3, #4
 8003464:	d00a      	beq.n	800347c <I2C_MasterReceive_BTF+0x86>
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2b02      	cmp	r3, #2
 800346a:	d007      	beq.n	800347c <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	681a      	ldr	r2, [r3, #0]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800347a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	691a      	ldr	r2, [r3, #16]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003486:	b2d2      	uxtb	r2, r2
 8003488:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800348e:	1c5a      	adds	r2, r3, #1
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003498:	b29b      	uxth	r3, r3
 800349a:	3b01      	subs	r3, #1
 800349c:	b29a      	uxth	r2, r3
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80034a2:	e08e      	b.n	80035c2 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034a8:	b29b      	uxth	r3, r3
 80034aa:	2b02      	cmp	r3, #2
 80034ac:	d176      	bne.n	800359c <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d002      	beq.n	80034ba <I2C_MasterReceive_BTF+0xc4>
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2b10      	cmp	r3, #16
 80034b8:	d108      	bne.n	80034cc <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	681a      	ldr	r2, [r3, #0]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034c8:	601a      	str	r2, [r3, #0]
 80034ca:	e019      	b.n	8003500 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2b04      	cmp	r3, #4
 80034d0:	d002      	beq.n	80034d8 <I2C_MasterReceive_BTF+0xe2>
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	2b02      	cmp	r3, #2
 80034d6:	d108      	bne.n	80034ea <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80034e6:	601a      	str	r2, [r3, #0]
 80034e8:	e00a      	b.n	8003500 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2b10      	cmp	r3, #16
 80034ee:	d007      	beq.n	8003500 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034fe:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	691a      	ldr	r2, [r3, #16]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800350a:	b2d2      	uxtb	r2, r2
 800350c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003512:	1c5a      	adds	r2, r3, #1
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800351c:	b29b      	uxth	r3, r3
 800351e:	3b01      	subs	r3, #1
 8003520:	b29a      	uxth	r2, r3
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	691a      	ldr	r2, [r3, #16]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003530:	b2d2      	uxtb	r2, r2
 8003532:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003538:	1c5a      	adds	r2, r3, #1
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003542:	b29b      	uxth	r3, r3
 8003544:	3b01      	subs	r3, #1
 8003546:	b29a      	uxth	r2, r3
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	685a      	ldr	r2, [r3, #4]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800355a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2220      	movs	r2, #32
 8003560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800356a:	b2db      	uxtb	r3, r3
 800356c:	2b40      	cmp	r3, #64	; 0x40
 800356e:	d10a      	bne.n	8003586 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2200      	movs	r2, #0
 8003574:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2200      	movs	r2, #0
 800357c:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f7ff fcda 	bl	8002f38 <HAL_I2C_MemRxCpltCallback>
}
 8003584:	e01d      	b.n	80035c2 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2200      	movs	r2, #0
 800358a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2212      	movs	r2, #18
 8003592:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003594:	6878      	ldr	r0, [r7, #4]
 8003596:	f7ff fc95 	bl	8002ec4 <HAL_I2C_MasterRxCpltCallback>
}
 800359a:	e012      	b.n	80035c2 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	691a      	ldr	r2, [r3, #16]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a6:	b2d2      	uxtb	r2, r2
 80035a8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ae:	1c5a      	adds	r2, r3, #1
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035b8:	b29b      	uxth	r3, r3
 80035ba:	3b01      	subs	r3, #1
 80035bc:	b29a      	uxth	r2, r3
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80035c2:	bf00      	nop
 80035c4:	3710      	adds	r7, #16
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}

080035ca <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80035ca:	b480      	push	{r7}
 80035cc:	b083      	sub	sp, #12
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	2b40      	cmp	r3, #64	; 0x40
 80035dc:	d117      	bne.n	800360e <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d109      	bne.n	80035fa <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035ea:	b2db      	uxtb	r3, r3
 80035ec:	461a      	mov	r2, r3
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80035f6:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80035f8:	e067      	b.n	80036ca <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035fe:	b2db      	uxtb	r3, r3
 8003600:	f043 0301 	orr.w	r3, r3, #1
 8003604:	b2da      	uxtb	r2, r3
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	611a      	str	r2, [r3, #16]
}
 800360c:	e05d      	b.n	80036ca <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	691b      	ldr	r3, [r3, #16]
 8003612:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003616:	d133      	bne.n	8003680 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800361e:	b2db      	uxtb	r3, r3
 8003620:	2b21      	cmp	r3, #33	; 0x21
 8003622:	d109      	bne.n	8003638 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003628:	b2db      	uxtb	r3, r3
 800362a:	461a      	mov	r2, r3
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003634:	611a      	str	r2, [r3, #16]
 8003636:	e008      	b.n	800364a <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800363c:	b2db      	uxtb	r3, r3
 800363e:	f043 0301 	orr.w	r3, r3, #1
 8003642:	b2da      	uxtb	r2, r3
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800364e:	2b00      	cmp	r3, #0
 8003650:	d004      	beq.n	800365c <I2C_Master_SB+0x92>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003656:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003658:	2b00      	cmp	r3, #0
 800365a:	d108      	bne.n	800366e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003660:	2b00      	cmp	r3, #0
 8003662:	d032      	beq.n	80036ca <I2C_Master_SB+0x100>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003668:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800366a:	2b00      	cmp	r3, #0
 800366c:	d02d      	beq.n	80036ca <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	685a      	ldr	r2, [r3, #4]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800367c:	605a      	str	r2, [r3, #4]
}
 800367e:	e024      	b.n	80036ca <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003684:	2b00      	cmp	r3, #0
 8003686:	d10e      	bne.n	80036a6 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800368c:	b29b      	uxth	r3, r3
 800368e:	11db      	asrs	r3, r3, #7
 8003690:	b2db      	uxtb	r3, r3
 8003692:	f003 0306 	and.w	r3, r3, #6
 8003696:	b2db      	uxtb	r3, r3
 8003698:	f063 030f 	orn	r3, r3, #15
 800369c:	b2da      	uxtb	r2, r3
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	611a      	str	r2, [r3, #16]
}
 80036a4:	e011      	b.n	80036ca <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036aa:	2b01      	cmp	r3, #1
 80036ac:	d10d      	bne.n	80036ca <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036b2:	b29b      	uxth	r3, r3
 80036b4:	11db      	asrs	r3, r3, #7
 80036b6:	b2db      	uxtb	r3, r3
 80036b8:	f003 0306 	and.w	r3, r3, #6
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	f063 030e 	orn	r3, r3, #14
 80036c2:	b2da      	uxtb	r2, r3
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	611a      	str	r2, [r3, #16]
}
 80036ca:	bf00      	nop
 80036cc:	370c      	adds	r7, #12
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bc80      	pop	{r7}
 80036d2:	4770      	bx	lr

080036d4 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b083      	sub	sp, #12
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036e0:	b2da      	uxtb	r2, r3
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d103      	bne.n	80036f8 <I2C_Master_ADD10+0x24>
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d011      	beq.n	800371c <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d104      	bne.n	800370c <I2C_Master_ADD10+0x38>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003706:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003708:	2b00      	cmp	r3, #0
 800370a:	d007      	beq.n	800371c <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	685a      	ldr	r2, [r3, #4]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800371a:	605a      	str	r2, [r3, #4]
    }
  }
}
 800371c:	bf00      	nop
 800371e:	370c      	adds	r7, #12
 8003720:	46bd      	mov	sp, r7
 8003722:	bc80      	pop	{r7}
 8003724:	4770      	bx	lr

08003726 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003726:	b480      	push	{r7}
 8003728:	b091      	sub	sp, #68	; 0x44
 800372a:	af00      	add	r7, sp, #0
 800372c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003734:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800373c:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003742:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800374a:	b2db      	uxtb	r3, r3
 800374c:	2b22      	cmp	r3, #34	; 0x22
 800374e:	f040 8174 	bne.w	8003a3a <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003756:	2b00      	cmp	r3, #0
 8003758:	d10f      	bne.n	800377a <I2C_Master_ADDR+0x54>
 800375a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800375e:	2b40      	cmp	r3, #64	; 0x40
 8003760:	d10b      	bne.n	800377a <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003762:	2300      	movs	r3, #0
 8003764:	633b      	str	r3, [r7, #48]	; 0x30
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	695b      	ldr	r3, [r3, #20]
 800376c:	633b      	str	r3, [r7, #48]	; 0x30
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	699b      	ldr	r3, [r3, #24]
 8003774:	633b      	str	r3, [r7, #48]	; 0x30
 8003776:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003778:	e16b      	b.n	8003a52 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800377e:	2b00      	cmp	r3, #0
 8003780:	d11d      	bne.n	80037be <I2C_Master_ADDR+0x98>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	691b      	ldr	r3, [r3, #16]
 8003786:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800378a:	d118      	bne.n	80037be <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800378c:	2300      	movs	r3, #0
 800378e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	695b      	ldr	r3, [r3, #20]
 8003796:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	699b      	ldr	r3, [r3, #24]
 800379e:	62fb      	str	r3, [r7, #44]	; 0x2c
 80037a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037b0:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037b6:	1c5a      	adds	r2, r3, #1
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	651a      	str	r2, [r3, #80]	; 0x50
 80037bc:	e149      	b.n	8003a52 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037c2:	b29b      	uxth	r3, r3
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d113      	bne.n	80037f0 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037c8:	2300      	movs	r3, #0
 80037ca:	62bb      	str	r3, [r7, #40]	; 0x28
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	695b      	ldr	r3, [r3, #20]
 80037d2:	62bb      	str	r3, [r7, #40]	; 0x28
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	699b      	ldr	r3, [r3, #24]
 80037da:	62bb      	str	r3, [r7, #40]	; 0x28
 80037dc:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037ec:	601a      	str	r2, [r3, #0]
 80037ee:	e120      	b.n	8003a32 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037f4:	b29b      	uxth	r3, r3
 80037f6:	2b01      	cmp	r3, #1
 80037f8:	f040 808a 	bne.w	8003910 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80037fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037fe:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003802:	d137      	bne.n	8003874 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003812:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800381e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003822:	d113      	bne.n	800384c <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	681a      	ldr	r2, [r3, #0]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003832:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003834:	2300      	movs	r3, #0
 8003836:	627b      	str	r3, [r7, #36]	; 0x24
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	695b      	ldr	r3, [r3, #20]
 800383e:	627b      	str	r3, [r7, #36]	; 0x24
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	699b      	ldr	r3, [r3, #24]
 8003846:	627b      	str	r3, [r7, #36]	; 0x24
 8003848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800384a:	e0f2      	b.n	8003a32 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800384c:	2300      	movs	r3, #0
 800384e:	623b      	str	r3, [r7, #32]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	695b      	ldr	r3, [r3, #20]
 8003856:	623b      	str	r3, [r7, #32]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	699b      	ldr	r3, [r3, #24]
 800385e:	623b      	str	r3, [r7, #32]
 8003860:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003870:	601a      	str	r2, [r3, #0]
 8003872:	e0de      	b.n	8003a32 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003874:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003876:	2b08      	cmp	r3, #8
 8003878:	d02e      	beq.n	80038d8 <I2C_Master_ADDR+0x1b2>
 800387a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800387c:	2b20      	cmp	r3, #32
 800387e:	d02b      	beq.n	80038d8 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003880:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003882:	2b12      	cmp	r3, #18
 8003884:	d102      	bne.n	800388c <I2C_Master_ADDR+0x166>
 8003886:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003888:	2b01      	cmp	r3, #1
 800388a:	d125      	bne.n	80038d8 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800388c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800388e:	2b04      	cmp	r3, #4
 8003890:	d00e      	beq.n	80038b0 <I2C_Master_ADDR+0x18a>
 8003892:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003894:	2b02      	cmp	r3, #2
 8003896:	d00b      	beq.n	80038b0 <I2C_Master_ADDR+0x18a>
 8003898:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800389a:	2b10      	cmp	r3, #16
 800389c:	d008      	beq.n	80038b0 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038ac:	601a      	str	r2, [r3, #0]
 80038ae:	e007      	b.n	80038c0 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681a      	ldr	r2, [r3, #0]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80038be:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038c0:	2300      	movs	r3, #0
 80038c2:	61fb      	str	r3, [r7, #28]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	695b      	ldr	r3, [r3, #20]
 80038ca:	61fb      	str	r3, [r7, #28]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	699b      	ldr	r3, [r3, #24]
 80038d2:	61fb      	str	r3, [r7, #28]
 80038d4:	69fb      	ldr	r3, [r7, #28]
 80038d6:	e0ac      	b.n	8003a32 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	681a      	ldr	r2, [r3, #0]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038e6:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038e8:	2300      	movs	r3, #0
 80038ea:	61bb      	str	r3, [r7, #24]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	695b      	ldr	r3, [r3, #20]
 80038f2:	61bb      	str	r3, [r7, #24]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	699b      	ldr	r3, [r3, #24]
 80038fa:	61bb      	str	r3, [r7, #24]
 80038fc:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800390c:	601a      	str	r2, [r3, #0]
 800390e:	e090      	b.n	8003a32 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003914:	b29b      	uxth	r3, r3
 8003916:	2b02      	cmp	r3, #2
 8003918:	d158      	bne.n	80039cc <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800391a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800391c:	2b04      	cmp	r3, #4
 800391e:	d021      	beq.n	8003964 <I2C_Master_ADDR+0x23e>
 8003920:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003922:	2b02      	cmp	r3, #2
 8003924:	d01e      	beq.n	8003964 <I2C_Master_ADDR+0x23e>
 8003926:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003928:	2b10      	cmp	r3, #16
 800392a:	d01b      	beq.n	8003964 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800393a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800393c:	2300      	movs	r3, #0
 800393e:	617b      	str	r3, [r7, #20]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	695b      	ldr	r3, [r3, #20]
 8003946:	617b      	str	r3, [r7, #20]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	699b      	ldr	r3, [r3, #24]
 800394e:	617b      	str	r3, [r7, #20]
 8003950:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	681a      	ldr	r2, [r3, #0]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003960:	601a      	str	r2, [r3, #0]
 8003962:	e012      	b.n	800398a <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003972:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003974:	2300      	movs	r3, #0
 8003976:	613b      	str	r3, [r7, #16]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	695b      	ldr	r3, [r3, #20]
 800397e:	613b      	str	r3, [r7, #16]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	699b      	ldr	r3, [r3, #24]
 8003986:	613b      	str	r3, [r7, #16]
 8003988:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003994:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003998:	d14b      	bne.n	8003a32 <I2C_Master_ADDR+0x30c>
 800399a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800399c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80039a0:	d00b      	beq.n	80039ba <I2C_Master_ADDR+0x294>
 80039a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039a4:	2b01      	cmp	r3, #1
 80039a6:	d008      	beq.n	80039ba <I2C_Master_ADDR+0x294>
 80039a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039aa:	2b08      	cmp	r3, #8
 80039ac:	d005      	beq.n	80039ba <I2C_Master_ADDR+0x294>
 80039ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039b0:	2b10      	cmp	r3, #16
 80039b2:	d002      	beq.n	80039ba <I2C_Master_ADDR+0x294>
 80039b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039b6:	2b20      	cmp	r3, #32
 80039b8:	d13b      	bne.n	8003a32 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	685a      	ldr	r2, [r3, #4]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80039c8:	605a      	str	r2, [r3, #4]
 80039ca:	e032      	b.n	8003a32 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80039da:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80039e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80039ea:	d117      	bne.n	8003a1c <I2C_Master_ADDR+0x2f6>
 80039ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039ee:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80039f2:	d00b      	beq.n	8003a0c <I2C_Master_ADDR+0x2e6>
 80039f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d008      	beq.n	8003a0c <I2C_Master_ADDR+0x2e6>
 80039fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039fc:	2b08      	cmp	r3, #8
 80039fe:	d005      	beq.n	8003a0c <I2C_Master_ADDR+0x2e6>
 8003a00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a02:	2b10      	cmp	r3, #16
 8003a04:	d002      	beq.n	8003a0c <I2C_Master_ADDR+0x2e6>
 8003a06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a08:	2b20      	cmp	r3, #32
 8003a0a:	d107      	bne.n	8003a1c <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	685a      	ldr	r2, [r3, #4]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003a1a:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	60fb      	str	r3, [r7, #12]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	695b      	ldr	r3, [r3, #20]
 8003a26:	60fb      	str	r3, [r7, #12]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	699b      	ldr	r3, [r3, #24]
 8003a2e:	60fb      	str	r3, [r7, #12]
 8003a30:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2200      	movs	r2, #0
 8003a36:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8003a38:	e00b      	b.n	8003a52 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	60bb      	str	r3, [r7, #8]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	695b      	ldr	r3, [r3, #20]
 8003a44:	60bb      	str	r3, [r7, #8]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	699b      	ldr	r3, [r3, #24]
 8003a4c:	60bb      	str	r3, [r7, #8]
 8003a4e:	68bb      	ldr	r3, [r7, #8]
}
 8003a50:	e7ff      	b.n	8003a52 <I2C_Master_ADDR+0x32c>
 8003a52:	bf00      	nop
 8003a54:	3744      	adds	r7, #68	; 0x44
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bc80      	pop	{r7}
 8003a5a:	4770      	bx	lr

08003a5c <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b084      	sub	sp, #16
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a6a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a70:	b29b      	uxth	r3, r3
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d02b      	beq.n	8003ace <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a7a:	781a      	ldrb	r2, [r3, #0]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a86:	1c5a      	adds	r2, r3, #1
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a90:	b29b      	uxth	r3, r3
 8003a92:	3b01      	subs	r3, #1
 8003a94:	b29a      	uxth	r2, r3
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a9e:	b29b      	uxth	r3, r3
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d114      	bne.n	8003ace <I2C_SlaveTransmit_TXE+0x72>
 8003aa4:	7bfb      	ldrb	r3, [r7, #15]
 8003aa6:	2b29      	cmp	r3, #41	; 0x29
 8003aa8:	d111      	bne.n	8003ace <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	685a      	ldr	r2, [r3, #4]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ab8:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2221      	movs	r2, #33	; 0x21
 8003abe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2228      	movs	r2, #40	; 0x28
 8003ac4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003ac8:	6878      	ldr	r0, [r7, #4]
 8003aca:	f7ff fa04 	bl	8002ed6 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003ace:	bf00      	nop
 8003ad0:	3710      	adds	r7, #16
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}

08003ad6 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003ad6:	b480      	push	{r7}
 8003ad8:	b083      	sub	sp, #12
 8003ada:	af00      	add	r7, sp, #0
 8003adc:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ae2:	b29b      	uxth	r3, r3
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d011      	beq.n	8003b0c <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aec:	781a      	ldrb	r2, [r3, #0]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af8:	1c5a      	adds	r2, r3, #1
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b02:	b29b      	uxth	r3, r3
 8003b04:	3b01      	subs	r3, #1
 8003b06:	b29a      	uxth	r2, r3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8003b0c:	bf00      	nop
 8003b0e:	370c      	adds	r7, #12
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bc80      	pop	{r7}
 8003b14:	4770      	bx	lr

08003b16 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003b16:	b580      	push	{r7, lr}
 8003b18:	b084      	sub	sp, #16
 8003b1a:	af00      	add	r7, sp, #0
 8003b1c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b24:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b2a:	b29b      	uxth	r3, r3
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d02c      	beq.n	8003b8a <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	691a      	ldr	r2, [r3, #16]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b3a:	b2d2      	uxtb	r2, r2
 8003b3c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b42:	1c5a      	adds	r2, r3, #1
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b4c:	b29b      	uxth	r3, r3
 8003b4e:	3b01      	subs	r3, #1
 8003b50:	b29a      	uxth	r2, r3
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b5a:	b29b      	uxth	r3, r3
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d114      	bne.n	8003b8a <I2C_SlaveReceive_RXNE+0x74>
 8003b60:	7bfb      	ldrb	r3, [r7, #15]
 8003b62:	2b2a      	cmp	r3, #42	; 0x2a
 8003b64:	d111      	bne.n	8003b8a <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	685a      	ldr	r2, [r3, #4]
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b74:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2222      	movs	r2, #34	; 0x22
 8003b7a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2228      	movs	r2, #40	; 0x28
 8003b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003b84:	6878      	ldr	r0, [r7, #4]
 8003b86:	f7ff f9af 	bl	8002ee8 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003b8a:	bf00      	nop
 8003b8c:	3710      	adds	r7, #16
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}

08003b92 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003b92:	b480      	push	{r7}
 8003b94:	b083      	sub	sp, #12
 8003b96:	af00      	add	r7, sp, #0
 8003b98:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b9e:	b29b      	uxth	r3, r3
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d012      	beq.n	8003bca <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	691a      	ldr	r2, [r3, #16]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bae:	b2d2      	uxtb	r2, r2
 8003bb0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bb6:	1c5a      	adds	r2, r3, #1
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bc0:	b29b      	uxth	r3, r3
 8003bc2:	3b01      	subs	r3, #1
 8003bc4:	b29a      	uxth	r2, r3
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8003bca:	bf00      	nop
 8003bcc:	370c      	adds	r7, #12
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bc80      	pop	{r7}
 8003bd2:	4770      	bx	lr

08003bd4 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b084      	sub	sp, #16
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
 8003bdc:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003bde:	2300      	movs	r3, #0
 8003be0:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003be8:	b2db      	uxtb	r3, r3
 8003bea:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003bee:	2b28      	cmp	r3, #40	; 0x28
 8003bf0:	d127      	bne.n	8003c42 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	685a      	ldr	r2, [r3, #4]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c00:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	089b      	lsrs	r3, r3, #2
 8003c06:	f003 0301 	and.w	r3, r3, #1
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d101      	bne.n	8003c12 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	09db      	lsrs	r3, r3, #7
 8003c16:	f003 0301 	and.w	r3, r3, #1
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d103      	bne.n	8003c26 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	68db      	ldr	r3, [r3, #12]
 8003c22:	81bb      	strh	r3, [r7, #12]
 8003c24:	e002      	b.n	8003c2c <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	699b      	ldr	r3, [r3, #24]
 8003c2a:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003c34:	89ba      	ldrh	r2, [r7, #12]
 8003c36:	7bfb      	ldrb	r3, [r7, #15]
 8003c38:	4619      	mov	r1, r3
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	f7ff f95d 	bl	8002efa <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003c40:	e008      	b.n	8003c54 <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f06f 0202 	mvn.w	r2, #2
 8003c4a:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8003c54:	bf00      	nop
 8003c56:	3710      	adds	r7, #16
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}

08003c5c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b084      	sub	sp, #16
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c6a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	685a      	ldr	r2, [r3, #4]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003c7a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	60bb      	str	r3, [r7, #8]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	695b      	ldr	r3, [r3, #20]
 8003c86:	60bb      	str	r3, [r7, #8]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f042 0201 	orr.w	r2, r2, #1
 8003c96:	601a      	str	r2, [r3, #0]
 8003c98:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ca8:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003cb4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003cb8:	d172      	bne.n	8003da0 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003cba:	7bfb      	ldrb	r3, [r7, #15]
 8003cbc:	2b22      	cmp	r3, #34	; 0x22
 8003cbe:	d002      	beq.n	8003cc6 <I2C_Slave_STOPF+0x6a>
 8003cc0:	7bfb      	ldrb	r3, [r7, #15]
 8003cc2:	2b2a      	cmp	r3, #42	; 0x2a
 8003cc4:	d135      	bne.n	8003d32 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	b29a      	uxth	r2, r3
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cd8:	b29b      	uxth	r3, r3
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d005      	beq.n	8003cea <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ce2:	f043 0204 	orr.w	r2, r3, #4
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	685a      	ldr	r2, [r3, #4]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003cf8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f7fe fcb4 	bl	800266c <HAL_DMA_GetState>
 8003d04:	4603      	mov	r3, r0
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d049      	beq.n	8003d9e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d0e:	4a69      	ldr	r2, [pc, #420]	; (8003eb4 <I2C_Slave_STOPF+0x258>)
 8003d10:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d16:	4618      	mov	r0, r3
 8003d18:	f7fe fb2c 	bl	8002374 <HAL_DMA_Abort_IT>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d03d      	beq.n	8003d9e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d28:	687a      	ldr	r2, [r7, #4]
 8003d2a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003d2c:	4610      	mov	r0, r2
 8003d2e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003d30:	e035      	b.n	8003d9e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	b29a      	uxth	r2, r3
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d44:	b29b      	uxth	r3, r3
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d005      	beq.n	8003d56 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d4e:	f043 0204 	orr.w	r2, r3, #4
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	685a      	ldr	r2, [r3, #4]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d64:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f7fe fc7e 	bl	800266c <HAL_DMA_GetState>
 8003d70:	4603      	mov	r3, r0
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	d014      	beq.n	8003da0 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d7a:	4a4e      	ldr	r2, [pc, #312]	; (8003eb4 <I2C_Slave_STOPF+0x258>)
 8003d7c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d82:	4618      	mov	r0, r3
 8003d84:	f7fe faf6 	bl	8002374 <HAL_DMA_Abort_IT>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d008      	beq.n	8003da0 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d94:	687a      	ldr	r2, [r7, #4]
 8003d96:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003d98:	4610      	mov	r0, r2
 8003d9a:	4798      	blx	r3
 8003d9c:	e000      	b.n	8003da0 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003d9e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003da4:	b29b      	uxth	r3, r3
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d03e      	beq.n	8003e28 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	695b      	ldr	r3, [r3, #20]
 8003db0:	f003 0304 	and.w	r3, r3, #4
 8003db4:	2b04      	cmp	r3, #4
 8003db6:	d112      	bne.n	8003dde <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	691a      	ldr	r2, [r3, #16]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc2:	b2d2      	uxtb	r2, r2
 8003dc4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dca:	1c5a      	adds	r2, r3, #1
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dd4:	b29b      	uxth	r3, r3
 8003dd6:	3b01      	subs	r3, #1
 8003dd8:	b29a      	uxth	r2, r3
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	695b      	ldr	r3, [r3, #20]
 8003de4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003de8:	2b40      	cmp	r3, #64	; 0x40
 8003dea:	d112      	bne.n	8003e12 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	691a      	ldr	r2, [r3, #16]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003df6:	b2d2      	uxtb	r2, r2
 8003df8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dfe:	1c5a      	adds	r2, r3, #1
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e08:	b29b      	uxth	r3, r3
 8003e0a:	3b01      	subs	r3, #1
 8003e0c:	b29a      	uxth	r2, r3
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e16:	b29b      	uxth	r3, r3
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d005      	beq.n	8003e28 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e20:	f043 0204 	orr.w	r2, r3, #4
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d003      	beq.n	8003e38 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	f000 f843 	bl	8003ebc <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8003e36:	e039      	b.n	8003eac <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003e38:	7bfb      	ldrb	r3, [r7, #15]
 8003e3a:	2b2a      	cmp	r3, #42	; 0x2a
 8003e3c:	d109      	bne.n	8003e52 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2200      	movs	r2, #0
 8003e42:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2228      	movs	r2, #40	; 0x28
 8003e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003e4c:	6878      	ldr	r0, [r7, #4]
 8003e4e:	f7ff f84b 	bl	8002ee8 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	2b28      	cmp	r3, #40	; 0x28
 8003e5c:	d111      	bne.n	8003e82 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	4a15      	ldr	r2, [pc, #84]	; (8003eb8 <I2C_Slave_STOPF+0x25c>)
 8003e62:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2200      	movs	r2, #0
 8003e68:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2220      	movs	r2, #32
 8003e6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2200      	movs	r2, #0
 8003e76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8003e7a:	6878      	ldr	r0, [r7, #4]
 8003e7c:	f7ff f84a 	bl	8002f14 <HAL_I2C_ListenCpltCallback>
}
 8003e80:	e014      	b.n	8003eac <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e86:	2b22      	cmp	r3, #34	; 0x22
 8003e88:	d002      	beq.n	8003e90 <I2C_Slave_STOPF+0x234>
 8003e8a:	7bfb      	ldrb	r3, [r7, #15]
 8003e8c:	2b22      	cmp	r3, #34	; 0x22
 8003e8e:	d10d      	bne.n	8003eac <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2200      	movs	r2, #0
 8003e94:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2220      	movs	r2, #32
 8003e9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	f7ff f81e 	bl	8002ee8 <HAL_I2C_SlaveRxCpltCallback>
}
 8003eac:	bf00      	nop
 8003eae:	3710      	adds	r7, #16
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	08004121 	.word	0x08004121
 8003eb8:	ffff0000 	.word	0xffff0000

08003ebc <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b084      	sub	sp, #16
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003eca:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ed2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003ed4:	7bbb      	ldrb	r3, [r7, #14]
 8003ed6:	2b10      	cmp	r3, #16
 8003ed8:	d002      	beq.n	8003ee0 <I2C_ITError+0x24>
 8003eda:	7bbb      	ldrb	r3, [r7, #14]
 8003edc:	2b40      	cmp	r3, #64	; 0x40
 8003ede:	d10a      	bne.n	8003ef6 <I2C_ITError+0x3a>
 8003ee0:	7bfb      	ldrb	r3, [r7, #15]
 8003ee2:	2b22      	cmp	r3, #34	; 0x22
 8003ee4:	d107      	bne.n	8003ef6 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ef4:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003ef6:	7bfb      	ldrb	r3, [r7, #15]
 8003ef8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003efc:	2b28      	cmp	r3, #40	; 0x28
 8003efe:	d107      	bne.n	8003f10 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2200      	movs	r2, #0
 8003f04:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2228      	movs	r2, #40	; 0x28
 8003f0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003f0e:	e015      	b.n	8003f3c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f1a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f1e:	d00a      	beq.n	8003f36 <I2C_ITError+0x7a>
 8003f20:	7bfb      	ldrb	r3, [r7, #15]
 8003f22:	2b60      	cmp	r3, #96	; 0x60
 8003f24:	d007      	beq.n	8003f36 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2220      	movs	r2, #32
 8003f2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2200      	movs	r2, #0
 8003f32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f46:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f4a:	d161      	bne.n	8004010 <I2C_ITError+0x154>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	685a      	ldr	r2, [r3, #4]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f5a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f60:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003f64:	2b01      	cmp	r3, #1
 8003f66:	d020      	beq.n	8003faa <I2C_ITError+0xee>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f6c:	4a6a      	ldr	r2, [pc, #424]	; (8004118 <I2C_ITError+0x25c>)
 8003f6e:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f74:	4618      	mov	r0, r3
 8003f76:	f7fe f9fd 	bl	8002374 <HAL_DMA_Abort_IT>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	f000 8089 	beq.w	8004094 <I2C_ITError+0x1d8>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f022 0201 	bic.w	r2, r2, #1
 8003f90:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2220      	movs	r2, #32
 8003f96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fa0:	687a      	ldr	r2, [r7, #4]
 8003fa2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003fa4:	4610      	mov	r0, r2
 8003fa6:	4798      	blx	r3
 8003fa8:	e074      	b.n	8004094 <I2C_ITError+0x1d8>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fae:	4a5a      	ldr	r2, [pc, #360]	; (8004118 <I2C_ITError+0x25c>)
 8003fb0:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f7fe f9dc 	bl	8002374 <HAL_DMA_Abort_IT>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d068      	beq.n	8004094 <I2C_ITError+0x1d8>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	695b      	ldr	r3, [r3, #20]
 8003fc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fcc:	2b40      	cmp	r3, #64	; 0x40
 8003fce:	d10b      	bne.n	8003fe8 <I2C_ITError+0x12c>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	691a      	ldr	r2, [r3, #16]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fda:	b2d2      	uxtb	r2, r2
 8003fdc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fe2:	1c5a      	adds	r2, r3, #1
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f022 0201 	bic.w	r2, r2, #1
 8003ff6:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2220      	movs	r2, #32
 8003ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004004:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004006:	687a      	ldr	r2, [r7, #4]
 8004008:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800400a:	4610      	mov	r0, r2
 800400c:	4798      	blx	r3
 800400e:	e041      	b.n	8004094 <I2C_ITError+0x1d8>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004016:	b2db      	uxtb	r3, r3
 8004018:	2b60      	cmp	r3, #96	; 0x60
 800401a:	d125      	bne.n	8004068 <I2C_ITError+0x1ac>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2220      	movs	r2, #32
 8004020:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2200      	movs	r2, #0
 8004028:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	695b      	ldr	r3, [r3, #20]
 8004030:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004034:	2b40      	cmp	r3, #64	; 0x40
 8004036:	d10b      	bne.n	8004050 <I2C_ITError+0x194>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	691a      	ldr	r2, [r3, #16]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004042:	b2d2      	uxtb	r2, r2
 8004044:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800404a:	1c5a      	adds	r2, r3, #1
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	681a      	ldr	r2, [r3, #0]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f022 0201 	bic.w	r2, r2, #1
 800405e:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004060:	6878      	ldr	r0, [r7, #4]
 8004062:	f7fe ff7b 	bl	8002f5c <HAL_I2C_AbortCpltCallback>
 8004066:	e015      	b.n	8004094 <I2C_ITError+0x1d8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	695b      	ldr	r3, [r3, #20]
 800406e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004072:	2b40      	cmp	r3, #64	; 0x40
 8004074:	d10b      	bne.n	800408e <I2C_ITError+0x1d2>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	691a      	ldr	r2, [r3, #16]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004080:	b2d2      	uxtb	r2, r2
 8004082:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004088:	1c5a      	adds	r2, r3, #1
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f7fe ff5b 	bl	8002f4a <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004098:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800409a:	68bb      	ldr	r3, [r7, #8]
 800409c:	f003 0301 	and.w	r3, r3, #1
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d10e      	bne.n	80040c2 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d109      	bne.n	80040c2 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80040ae:	68bb      	ldr	r3, [r7, #8]
 80040b0:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d104      	bne.n	80040c2 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80040b8:	68bb      	ldr	r3, [r7, #8]
 80040ba:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d007      	beq.n	80040d2 <I2C_ITError+0x216>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	685a      	ldr	r2, [r3, #4]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80040d0:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040d8:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040de:	f003 0304 	and.w	r3, r3, #4
 80040e2:	2b04      	cmp	r3, #4
 80040e4:	d113      	bne.n	800410e <I2C_ITError+0x252>
 80040e6:	7bfb      	ldrb	r3, [r7, #15]
 80040e8:	2b28      	cmp	r3, #40	; 0x28
 80040ea:	d110      	bne.n	800410e <I2C_ITError+0x252>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	4a0b      	ldr	r2, [pc, #44]	; (800411c <I2C_ITError+0x260>)
 80040f0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2200      	movs	r2, #0
 80040f6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2220      	movs	r2, #32
 80040fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2200      	movs	r2, #0
 8004104:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004108:	6878      	ldr	r0, [r7, #4]
 800410a:	f7fe ff03 	bl	8002f14 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800410e:	bf00      	nop
 8004110:	3710      	adds	r7, #16
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop
 8004118:	08004121 	.word	0x08004121
 800411c:	ffff0000 	.word	0xffff0000

08004120 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b086      	sub	sp, #24
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004128:	2300      	movs	r3, #0
 800412a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004130:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004132:	697b      	ldr	r3, [r7, #20]
 8004134:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004138:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800413a:	4b4b      	ldr	r3, [pc, #300]	; (8004268 <I2C_DMAAbort+0x148>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	08db      	lsrs	r3, r3, #3
 8004140:	4a4a      	ldr	r2, [pc, #296]	; (800426c <I2C_DMAAbort+0x14c>)
 8004142:	fba2 2303 	umull	r2, r3, r2, r3
 8004146:	0a1a      	lsrs	r2, r3, #8
 8004148:	4613      	mov	r3, r2
 800414a:	009b      	lsls	r3, r3, #2
 800414c:	4413      	add	r3, r2
 800414e:	00da      	lsls	r2, r3, #3
 8004150:	1ad3      	subs	r3, r2, r3
 8004152:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d106      	bne.n	8004168 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800415e:	f043 0220 	orr.w	r2, r3, #32
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8004166:	e00a      	b.n	800417e <I2C_DMAAbort+0x5e>
    }
    count--;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	3b01      	subs	r3, #1
 800416c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004178:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800417c:	d0ea      	beq.n	8004154 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004182:	2b00      	cmp	r3, #0
 8004184:	d003      	beq.n	800418e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004186:	697b      	ldr	r3, [r7, #20]
 8004188:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800418a:	2200      	movs	r2, #0
 800418c:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 800418e:	697b      	ldr	r3, [r7, #20]
 8004190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004192:	2b00      	cmp	r3, #0
 8004194:	d003      	beq.n	800419e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800419a:	2200      	movs	r2, #0
 800419c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	697b      	ldr	r3, [r7, #20]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041ac:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	2200      	movs	r2, #0
 80041b2:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d003      	beq.n	80041c4 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80041bc:	697b      	ldr	r3, [r7, #20]
 80041be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041c0:	2200      	movs	r2, #0
 80041c2:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d003      	beq.n	80041d4 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041d0:	2200      	movs	r2, #0
 80041d2:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681a      	ldr	r2, [r3, #0]
 80041da:	697b      	ldr	r3, [r7, #20]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f022 0201 	bic.w	r2, r2, #1
 80041e2:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	2b60      	cmp	r3, #96	; 0x60
 80041ee:	d10e      	bne.n	800420e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80041f0:	697b      	ldr	r3, [r7, #20]
 80041f2:	2220      	movs	r2, #32
 80041f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	2200      	movs	r2, #0
 80041fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	2200      	movs	r2, #0
 8004204:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004206:	6978      	ldr	r0, [r7, #20]
 8004208:	f7fe fea8 	bl	8002f5c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800420c:	e027      	b.n	800425e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800420e:	7cfb      	ldrb	r3, [r7, #19]
 8004210:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004214:	2b28      	cmp	r3, #40	; 0x28
 8004216:	d117      	bne.n	8004248 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f042 0201 	orr.w	r2, r2, #1
 8004226:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004236:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	2200      	movs	r2, #0
 800423c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	2228      	movs	r2, #40	; 0x28
 8004242:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004246:	e007      	b.n	8004258 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	2220      	movs	r2, #32
 800424c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	2200      	movs	r2, #0
 8004254:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004258:	6978      	ldr	r0, [r7, #20]
 800425a:	f7fe fe76 	bl	8002f4a <HAL_I2C_ErrorCallback>
}
 800425e:	bf00      	nop
 8004260:	3718      	adds	r7, #24
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
 8004266:	bf00      	nop
 8004268:	20000018 	.word	0x20000018
 800426c:	14f8b589 	.word	0x14f8b589

08004270 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004270:	b480      	push	{r7}
 8004272:	b085      	sub	sp, #20
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004278:	2300      	movs	r3, #0
 800427a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800427c:	4b13      	ldr	r3, [pc, #76]	; (80042cc <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	08db      	lsrs	r3, r3, #3
 8004282:	4a13      	ldr	r2, [pc, #76]	; (80042d0 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004284:	fba2 2303 	umull	r2, r3, r2, r3
 8004288:	0a1a      	lsrs	r2, r3, #8
 800428a:	4613      	mov	r3, r2
 800428c:	009b      	lsls	r3, r3, #2
 800428e:	4413      	add	r3, r2
 8004290:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	3b01      	subs	r3, #1
 8004296:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d107      	bne.n	80042ae <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a2:	f043 0220 	orr.w	r2, r3, #32
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80042aa:	2301      	movs	r3, #1
 80042ac:	e008      	b.n	80042c0 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80042b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80042bc:	d0e9      	beq.n	8004292 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80042be:	2300      	movs	r3, #0
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3714      	adds	r7, #20
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bc80      	pop	{r7}
 80042c8:	4770      	bx	lr
 80042ca:	bf00      	nop
 80042cc:	20000018 	.word	0x20000018
 80042d0:	14f8b589 	.word	0x14f8b589

080042d4 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b083      	sub	sp, #12
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042e0:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80042e4:	d103      	bne.n	80042ee <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2201      	movs	r2, #1
 80042ea:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80042ec:	e007      	b.n	80042fe <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042f2:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80042f6:	d102      	bne.n	80042fe <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2208      	movs	r2, #8
 80042fc:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80042fe:	bf00      	nop
 8004300:	370c      	adds	r7, #12
 8004302:	46bd      	mov	sp, r7
 8004304:	bc80      	pop	{r7}
 8004306:	4770      	bx	lr

08004308 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b084      	sub	sp, #16
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d101      	bne.n	800431a <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	e02b      	b.n	8004372 <HAL_IWDG_Init+0x6a>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8004322:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f245 5255 	movw	r2, #21845	; 0x5555
 800432c:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	687a      	ldr	r2, [r7, #4]
 8004334:	6852      	ldr	r2, [r2, #4]
 8004336:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	687a      	ldr	r2, [r7, #4]
 800433e:	6892      	ldr	r2, [r2, #8]
 8004340:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8004342:	f7fd fc9b 	bl	8001c7c <HAL_GetTick>
 8004346:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 8004348:	e008      	b.n	800435c <HAL_IWDG_Init+0x54>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800434a:	f7fd fc97 	bl	8001c7c <HAL_GetTick>
 800434e:	4602      	mov	r2, r0
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	1ad3      	subs	r3, r2, r3
 8004354:	2b26      	cmp	r3, #38	; 0x26
 8004356:	d901      	bls.n	800435c <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 8004358:	2303      	movs	r3, #3
 800435a:	e00a      	b.n	8004372 <HAL_IWDG_Init+0x6a>
  while (hiwdg->Instance->SR != 0x00u)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	68db      	ldr	r3, [r3, #12]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d1f1      	bne.n	800434a <HAL_IWDG_Init+0x42>
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800436e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004370:	2300      	movs	r3, #0
}
 8004372:	4618      	mov	r0, r3
 8004374:	3710      	adds	r7, #16
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}

0800437a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800437a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800437c:	b08b      	sub	sp, #44	; 0x2c
 800437e:	af06      	add	r7, sp, #24
 8004380:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d101      	bne.n	800438c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004388:	2301      	movs	r3, #1
 800438a:	e0fd      	b.n	8004588 <HAL_PCD_Init+0x20e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8004392:	b2db      	uxtb	r3, r3
 8004394:	2b00      	cmp	r3, #0
 8004396:	d106      	bne.n	80043a6 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2200      	movs	r2, #0
 800439c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80043a0:	6878      	ldr	r0, [r7, #4]
 80043a2:	f006 f97d 	bl	800a6a0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2203      	movs	r2, #3
 80043aa:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4618      	mov	r0, r3
 80043b4:	f002 fbec 	bl	8006b90 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	603b      	str	r3, [r7, #0]
 80043be:	687e      	ldr	r6, [r7, #4]
 80043c0:	466d      	mov	r5, sp
 80043c2:	f106 0410 	add.w	r4, r6, #16
 80043c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80043c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80043ca:	6823      	ldr	r3, [r4, #0]
 80043cc:	602b      	str	r3, [r5, #0]
 80043ce:	1d33      	adds	r3, r6, #4
 80043d0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80043d2:	6838      	ldr	r0, [r7, #0]
 80043d4:	f002 fbb6 	bl	8006b44 <USB_CoreInit>
 80043d8:	4603      	mov	r3, r0
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d005      	beq.n	80043ea <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2202      	movs	r2, #2
 80043e2:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	e0ce      	b.n	8004588 <HAL_PCD_Init+0x20e>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	2100      	movs	r1, #0
 80043f0:	4618      	mov	r0, r3
 80043f2:	f002 fbe7 	bl	8006bc4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80043f6:	2300      	movs	r3, #0
 80043f8:	73fb      	strb	r3, [r7, #15]
 80043fa:	e04c      	b.n	8004496 <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80043fc:	7bfb      	ldrb	r3, [r7, #15]
 80043fe:	6879      	ldr	r1, [r7, #4]
 8004400:	1c5a      	adds	r2, r3, #1
 8004402:	4613      	mov	r3, r2
 8004404:	009b      	lsls	r3, r3, #2
 8004406:	4413      	add	r3, r2
 8004408:	00db      	lsls	r3, r3, #3
 800440a:	440b      	add	r3, r1
 800440c:	3301      	adds	r3, #1
 800440e:	2201      	movs	r2, #1
 8004410:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004412:	7bfb      	ldrb	r3, [r7, #15]
 8004414:	6879      	ldr	r1, [r7, #4]
 8004416:	1c5a      	adds	r2, r3, #1
 8004418:	4613      	mov	r3, r2
 800441a:	009b      	lsls	r3, r3, #2
 800441c:	4413      	add	r3, r2
 800441e:	00db      	lsls	r3, r3, #3
 8004420:	440b      	add	r3, r1
 8004422:	7bfa      	ldrb	r2, [r7, #15]
 8004424:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004426:	7bfa      	ldrb	r2, [r7, #15]
 8004428:	7bfb      	ldrb	r3, [r7, #15]
 800442a:	b298      	uxth	r0, r3
 800442c:	6879      	ldr	r1, [r7, #4]
 800442e:	4613      	mov	r3, r2
 8004430:	009b      	lsls	r3, r3, #2
 8004432:	4413      	add	r3, r2
 8004434:	00db      	lsls	r3, r3, #3
 8004436:	440b      	add	r3, r1
 8004438:	3336      	adds	r3, #54	; 0x36
 800443a:	4602      	mov	r2, r0
 800443c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800443e:	7bfb      	ldrb	r3, [r7, #15]
 8004440:	6879      	ldr	r1, [r7, #4]
 8004442:	1c5a      	adds	r2, r3, #1
 8004444:	4613      	mov	r3, r2
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	4413      	add	r3, r2
 800444a:	00db      	lsls	r3, r3, #3
 800444c:	440b      	add	r3, r1
 800444e:	3303      	adds	r3, #3
 8004450:	2200      	movs	r2, #0
 8004452:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004454:	7bfa      	ldrb	r2, [r7, #15]
 8004456:	6879      	ldr	r1, [r7, #4]
 8004458:	4613      	mov	r3, r2
 800445a:	009b      	lsls	r3, r3, #2
 800445c:	4413      	add	r3, r2
 800445e:	00db      	lsls	r3, r3, #3
 8004460:	440b      	add	r3, r1
 8004462:	3338      	adds	r3, #56	; 0x38
 8004464:	2200      	movs	r2, #0
 8004466:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004468:	7bfa      	ldrb	r2, [r7, #15]
 800446a:	6879      	ldr	r1, [r7, #4]
 800446c:	4613      	mov	r3, r2
 800446e:	009b      	lsls	r3, r3, #2
 8004470:	4413      	add	r3, r2
 8004472:	00db      	lsls	r3, r3, #3
 8004474:	440b      	add	r3, r1
 8004476:	333c      	adds	r3, #60	; 0x3c
 8004478:	2200      	movs	r2, #0
 800447a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800447c:	7bfa      	ldrb	r2, [r7, #15]
 800447e:	6879      	ldr	r1, [r7, #4]
 8004480:	4613      	mov	r3, r2
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	4413      	add	r3, r2
 8004486:	00db      	lsls	r3, r3, #3
 8004488:	440b      	add	r3, r1
 800448a:	3340      	adds	r3, #64	; 0x40
 800448c:	2200      	movs	r2, #0
 800448e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004490:	7bfb      	ldrb	r3, [r7, #15]
 8004492:	3301      	adds	r3, #1
 8004494:	73fb      	strb	r3, [r7, #15]
 8004496:	7bfa      	ldrb	r2, [r7, #15]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	429a      	cmp	r2, r3
 800449e:	d3ad      	bcc.n	80043fc <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80044a0:	2300      	movs	r3, #0
 80044a2:	73fb      	strb	r3, [r7, #15]
 80044a4:	e044      	b.n	8004530 <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80044a6:	7bfa      	ldrb	r2, [r7, #15]
 80044a8:	6879      	ldr	r1, [r7, #4]
 80044aa:	4613      	mov	r3, r2
 80044ac:	009b      	lsls	r3, r3, #2
 80044ae:	4413      	add	r3, r2
 80044b0:	00db      	lsls	r3, r3, #3
 80044b2:	440b      	add	r3, r1
 80044b4:	f203 1369 	addw	r3, r3, #361	; 0x169
 80044b8:	2200      	movs	r2, #0
 80044ba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80044bc:	7bfa      	ldrb	r2, [r7, #15]
 80044be:	6879      	ldr	r1, [r7, #4]
 80044c0:	4613      	mov	r3, r2
 80044c2:	009b      	lsls	r3, r3, #2
 80044c4:	4413      	add	r3, r2
 80044c6:	00db      	lsls	r3, r3, #3
 80044c8:	440b      	add	r3, r1
 80044ca:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80044ce:	7bfa      	ldrb	r2, [r7, #15]
 80044d0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80044d2:	7bfa      	ldrb	r2, [r7, #15]
 80044d4:	6879      	ldr	r1, [r7, #4]
 80044d6:	4613      	mov	r3, r2
 80044d8:	009b      	lsls	r3, r3, #2
 80044da:	4413      	add	r3, r2
 80044dc:	00db      	lsls	r3, r3, #3
 80044de:	440b      	add	r3, r1
 80044e0:	f203 136b 	addw	r3, r3, #363	; 0x16b
 80044e4:	2200      	movs	r2, #0
 80044e6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80044e8:	7bfa      	ldrb	r2, [r7, #15]
 80044ea:	6879      	ldr	r1, [r7, #4]
 80044ec:	4613      	mov	r3, r2
 80044ee:	009b      	lsls	r3, r3, #2
 80044f0:	4413      	add	r3, r2
 80044f2:	00db      	lsls	r3, r3, #3
 80044f4:	440b      	add	r3, r1
 80044f6:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 80044fa:	2200      	movs	r2, #0
 80044fc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80044fe:	7bfa      	ldrb	r2, [r7, #15]
 8004500:	6879      	ldr	r1, [r7, #4]
 8004502:	4613      	mov	r3, r2
 8004504:	009b      	lsls	r3, r3, #2
 8004506:	4413      	add	r3, r2
 8004508:	00db      	lsls	r3, r3, #3
 800450a:	440b      	add	r3, r1
 800450c:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8004510:	2200      	movs	r2, #0
 8004512:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004514:	7bfa      	ldrb	r2, [r7, #15]
 8004516:	6879      	ldr	r1, [r7, #4]
 8004518:	4613      	mov	r3, r2
 800451a:	009b      	lsls	r3, r3, #2
 800451c:	4413      	add	r3, r2
 800451e:	00db      	lsls	r3, r3, #3
 8004520:	440b      	add	r3, r1
 8004522:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004526:	2200      	movs	r2, #0
 8004528:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800452a:	7bfb      	ldrb	r3, [r7, #15]
 800452c:	3301      	adds	r3, #1
 800452e:	73fb      	strb	r3, [r7, #15]
 8004530:	7bfa      	ldrb	r2, [r7, #15]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	685b      	ldr	r3, [r3, #4]
 8004536:	429a      	cmp	r2, r3
 8004538:	d3b5      	bcc.n	80044a6 <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	603b      	str	r3, [r7, #0]
 8004540:	687e      	ldr	r6, [r7, #4]
 8004542:	466d      	mov	r5, sp
 8004544:	f106 0410 	add.w	r4, r6, #16
 8004548:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800454a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800454c:	6823      	ldr	r3, [r4, #0]
 800454e:	602b      	str	r3, [r5, #0]
 8004550:	1d33      	adds	r3, r6, #4
 8004552:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004554:	6838      	ldr	r0, [r7, #0]
 8004556:	f002 fb41 	bl	8006bdc <USB_DevInit>
 800455a:	4603      	mov	r3, r0
 800455c:	2b00      	cmp	r3, #0
 800455e:	d005      	beq.n	800456c <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2202      	movs	r2, #2
 8004564:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8004568:	2301      	movs	r3, #1
 800456a:	e00d      	b.n	8004588 <HAL_PCD_Init+0x20e>
  }

  hpcd->USB_Address = 0U;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2200      	movs	r2, #0
 8004570:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4618      	mov	r0, r3
 8004582:	f004 fadb 	bl	8008b3c <USB_DevDisconnect>

  return HAL_OK;
 8004586:	2300      	movs	r3, #0
}
 8004588:	4618      	mov	r0, r3
 800458a:	3714      	adds	r7, #20
 800458c:	46bd      	mov	sp, r7
 800458e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004590 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b082      	sub	sp, #8
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d101      	bne.n	80045a6 <HAL_PCD_Start+0x16>
 80045a2:	2302      	movs	r3, #2
 80045a4:	e016      	b.n	80045d4 <HAL_PCD_Start+0x44>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2201      	movs	r2, #1
 80045aa:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4618      	mov	r0, r3
 80045b4:	f002 fad6 	bl	8006b64 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 80045b8:	2101      	movs	r1, #1
 80045ba:	6878      	ldr	r0, [r7, #4]
 80045bc:	f006 fae3 	bl	800ab86 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4618      	mov	r0, r3
 80045c6:	f004 faaf 	bl	8008b28 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2200      	movs	r2, #0
 80045ce:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80045d2:	2300      	movs	r3, #0
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	3708      	adds	r7, #8
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}

080045dc <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b088      	sub	sp, #32
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4618      	mov	r0, r3
 80045ea:	f004 fab1 	bl	8008b50 <USB_ReadInterrupts>
 80045ee:	4603      	mov	r3, r0
 80045f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80045f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045f8:	d102      	bne.n	8004600 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80045fa:	6878      	ldr	r0, [r7, #4]
 80045fc:	f000 fb61 	bl	8004cc2 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4618      	mov	r0, r3
 8004606:	f004 faa3 	bl	8008b50 <USB_ReadInterrupts>
 800460a:	4603      	mov	r3, r0
 800460c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004610:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004614:	d112      	bne.n	800463c <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800461e:	b29a      	uxth	r2, r3
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004628:	b292      	uxth	r2, r2
 800462a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800462e:	6878      	ldr	r0, [r7, #4]
 8004630:	f006 f8b1 	bl	800a796 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8004634:	2100      	movs	r1, #0
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f000 f925 	bl	8004886 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4618      	mov	r0, r3
 8004642:	f004 fa85 	bl	8008b50 <USB_ReadInterrupts>
 8004646:	4603      	mov	r3, r0
 8004648:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800464c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004650:	d10b      	bne.n	800466a <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800465a:	b29a      	uxth	r2, r3
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004664:	b292      	uxth	r2, r2
 8004666:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4618      	mov	r0, r3
 8004670:	f004 fa6e 	bl	8008b50 <USB_ReadInterrupts>
 8004674:	4603      	mov	r3, r0
 8004676:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800467a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800467e:	d10b      	bne.n	8004698 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004688:	b29a      	uxth	r2, r3
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004692:	b292      	uxth	r2, r2
 8004694:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4618      	mov	r0, r3
 800469e:	f004 fa57 	bl	8008b50 <USB_ReadInterrupts>
 80046a2:	4603      	mov	r3, r0
 80046a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80046a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046ac:	d126      	bne.n	80046fc <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80046b6:	b29a      	uxth	r2, r3
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f022 0204 	bic.w	r2, r2, #4
 80046c0:	b292      	uxth	r2, r2
 80046c2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80046ce:	b29a      	uxth	r2, r3
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f022 0208 	bic.w	r2, r2, #8
 80046d8:	b292      	uxth	r2, r2
 80046da:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80046de:	6878      	ldr	r0, [r7, #4]
 80046e0:	f006 f892 	bl	800a808 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80046ec:	b29a      	uxth	r2, r3
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80046f6:	b292      	uxth	r2, r2
 80046f8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4618      	mov	r0, r3
 8004702:	f004 fa25 	bl	8008b50 <USB_ReadInterrupts>
 8004706:	4603      	mov	r3, r0
 8004708:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800470c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004710:	f040 8084 	bne.w	800481c <HAL_PCD_IRQHandler+0x240>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 8004714:	2300      	movs	r3, #0
 8004716:	77fb      	strb	r3, [r7, #31]
 8004718:	e011      	b.n	800473e <HAL_PCD_IRQHandler+0x162>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	461a      	mov	r2, r3
 8004720:	7ffb      	ldrb	r3, [r7, #31]
 8004722:	009b      	lsls	r3, r3, #2
 8004724:	441a      	add	r2, r3
 8004726:	7ffb      	ldrb	r3, [r7, #31]
 8004728:	8812      	ldrh	r2, [r2, #0]
 800472a:	b292      	uxth	r2, r2
 800472c:	005b      	lsls	r3, r3, #1
 800472e:	f107 0120 	add.w	r1, r7, #32
 8004732:	440b      	add	r3, r1
 8004734:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 8004738:	7ffb      	ldrb	r3, [r7, #31]
 800473a:	3301      	adds	r3, #1
 800473c:	77fb      	strb	r3, [r7, #31]
 800473e:	7ffb      	ldrb	r3, [r7, #31]
 8004740:	2b07      	cmp	r3, #7
 8004742:	d9ea      	bls.n	800471a <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800474c:	b29a      	uxth	r2, r3
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f042 0201 	orr.w	r2, r2, #1
 8004756:	b292      	uxth	r2, r2
 8004758:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004764:	b29a      	uxth	r2, r3
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f022 0201 	bic.w	r2, r2, #1
 800476e:	b292      	uxth	r2, r2
 8004770:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8004774:	bf00      	nop
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800477e:	b29b      	uxth	r3, r3
 8004780:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004784:	2b00      	cmp	r3, #0
 8004786:	d0f6      	beq.n	8004776 <HAL_PCD_IRQHandler+0x19a>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004790:	b29a      	uxth	r2, r3
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800479a:	b292      	uxth	r2, r2
 800479c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 80047a0:	2300      	movs	r3, #0
 80047a2:	77fb      	strb	r3, [r7, #31]
 80047a4:	e010      	b.n	80047c8 <HAL_PCD_IRQHandler+0x1ec>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 80047a6:	7ffb      	ldrb	r3, [r7, #31]
 80047a8:	687a      	ldr	r2, [r7, #4]
 80047aa:	6812      	ldr	r2, [r2, #0]
 80047ac:	4611      	mov	r1, r2
 80047ae:	7ffa      	ldrb	r2, [r7, #31]
 80047b0:	0092      	lsls	r2, r2, #2
 80047b2:	440a      	add	r2, r1
 80047b4:	005b      	lsls	r3, r3, #1
 80047b6:	f107 0120 	add.w	r1, r7, #32
 80047ba:	440b      	add	r3, r1
 80047bc:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 80047c0:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 80047c2:	7ffb      	ldrb	r3, [r7, #31]
 80047c4:	3301      	adds	r3, #1
 80047c6:	77fb      	strb	r3, [r7, #31]
 80047c8:	7ffb      	ldrb	r3, [r7, #31]
 80047ca:	2b07      	cmp	r3, #7
 80047cc:	d9eb      	bls.n	80047a6 <HAL_PCD_IRQHandler+0x1ca>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80047d6:	b29a      	uxth	r2, r3
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f042 0208 	orr.w	r2, r2, #8
 80047e0:	b292      	uxth	r2, r2
 80047e2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80047ee:	b29a      	uxth	r2, r3
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047f8:	b292      	uxth	r2, r2
 80047fa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004806:	b29a      	uxth	r2, r3
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f042 0204 	orr.w	r2, r2, #4
 8004810:	b292      	uxth	r2, r2
 8004812:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8004816:	6878      	ldr	r0, [r7, #4]
 8004818:	f005 ffdc 	bl	800a7d4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4618      	mov	r0, r3
 8004822:	f004 f995 	bl	8008b50 <USB_ReadInterrupts>
 8004826:	4603      	mov	r3, r0
 8004828:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800482c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004830:	d10e      	bne.n	8004850 <HAL_PCD_IRQHandler+0x274>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800483a:	b29a      	uxth	r2, r3
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004844:	b292      	uxth	r2, r2
 8004846:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800484a:	6878      	ldr	r0, [r7, #4]
 800484c:	f005 ff95 	bl	800a77a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4618      	mov	r0, r3
 8004856:	f004 f97b 	bl	8008b50 <USB_ReadInterrupts>
 800485a:	4603      	mov	r3, r0
 800485c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004860:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004864:	d10b      	bne.n	800487e <HAL_PCD_IRQHandler+0x2a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800486e:	b29a      	uxth	r2, r3
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004878:	b292      	uxth	r2, r2
 800487a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 800487e:	bf00      	nop
 8004880:	3720      	adds	r7, #32
 8004882:	46bd      	mov	sp, r7
 8004884:	bd80      	pop	{r7, pc}

08004886 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004886:	b580      	push	{r7, lr}
 8004888:	b082      	sub	sp, #8
 800488a:	af00      	add	r7, sp, #0
 800488c:	6078      	str	r0, [r7, #4]
 800488e:	460b      	mov	r3, r1
 8004890:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004898:	2b01      	cmp	r3, #1
 800489a:	d101      	bne.n	80048a0 <HAL_PCD_SetAddress+0x1a>
 800489c:	2302      	movs	r3, #2
 800489e:	e013      	b.n	80048c8 <HAL_PCD_SetAddress+0x42>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2201      	movs	r2, #1
 80048a4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	78fa      	ldrb	r2, [r7, #3]
 80048ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	78fa      	ldrb	r2, [r7, #3]
 80048b6:	4611      	mov	r1, r2
 80048b8:	4618      	mov	r0, r3
 80048ba:	f004 f922 	bl	8008b02 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2200      	movs	r2, #0
 80048c2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80048c6:	2300      	movs	r3, #0
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	3708      	adds	r7, #8
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bd80      	pop	{r7, pc}

080048d0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b084      	sub	sp, #16
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
 80048d8:	4608      	mov	r0, r1
 80048da:	4611      	mov	r1, r2
 80048dc:	461a      	mov	r2, r3
 80048de:	4603      	mov	r3, r0
 80048e0:	70fb      	strb	r3, [r7, #3]
 80048e2:	460b      	mov	r3, r1
 80048e4:	803b      	strh	r3, [r7, #0]
 80048e6:	4613      	mov	r3, r2
 80048e8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80048ea:	2300      	movs	r3, #0
 80048ec:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80048ee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	da0e      	bge.n	8004914 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80048f6:	78fb      	ldrb	r3, [r7, #3]
 80048f8:	f003 0307 	and.w	r3, r3, #7
 80048fc:	1c5a      	adds	r2, r3, #1
 80048fe:	4613      	mov	r3, r2
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	4413      	add	r3, r2
 8004904:	00db      	lsls	r3, r3, #3
 8004906:	687a      	ldr	r2, [r7, #4]
 8004908:	4413      	add	r3, r2
 800490a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2201      	movs	r2, #1
 8004910:	705a      	strb	r2, [r3, #1]
 8004912:	e00e      	b.n	8004932 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004914:	78fb      	ldrb	r3, [r7, #3]
 8004916:	f003 0207 	and.w	r2, r3, #7
 800491a:	4613      	mov	r3, r2
 800491c:	009b      	lsls	r3, r3, #2
 800491e:	4413      	add	r3, r2
 8004920:	00db      	lsls	r3, r3, #3
 8004922:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004926:	687a      	ldr	r2, [r7, #4]
 8004928:	4413      	add	r3, r2
 800492a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	2200      	movs	r2, #0
 8004930:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004932:	78fb      	ldrb	r3, [r7, #3]
 8004934:	f003 0307 	and.w	r3, r3, #7
 8004938:	b2da      	uxtb	r2, r3
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800493e:	883a      	ldrh	r2, [r7, #0]
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	78ba      	ldrb	r2, [r7, #2]
 8004948:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	785b      	ldrb	r3, [r3, #1]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d004      	beq.n	800495c <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	781b      	ldrb	r3, [r3, #0]
 8004956:	b29a      	uxth	r2, r3
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800495c:	78bb      	ldrb	r3, [r7, #2]
 800495e:	2b02      	cmp	r3, #2
 8004960:	d102      	bne.n	8004968 <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	2200      	movs	r2, #0
 8004966:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800496e:	2b01      	cmp	r3, #1
 8004970:	d101      	bne.n	8004976 <HAL_PCD_EP_Open+0xa6>
 8004972:	2302      	movs	r3, #2
 8004974:	e00e      	b.n	8004994 <HAL_PCD_EP_Open+0xc4>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2201      	movs	r2, #1
 800497a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	68f9      	ldr	r1, [r7, #12]
 8004984:	4618      	mov	r0, r3
 8004986:	f002 f949 	bl	8006c1c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2200      	movs	r2, #0
 800498e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8004992:	7afb      	ldrb	r3, [r7, #11]
}
 8004994:	4618      	mov	r0, r3
 8004996:	3710      	adds	r7, #16
 8004998:	46bd      	mov	sp, r7
 800499a:	bd80      	pop	{r7, pc}

0800499c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b084      	sub	sp, #16
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
 80049a4:	460b      	mov	r3, r1
 80049a6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80049a8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	da0e      	bge.n	80049ce <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80049b0:	78fb      	ldrb	r3, [r7, #3]
 80049b2:	f003 0307 	and.w	r3, r3, #7
 80049b6:	1c5a      	adds	r2, r3, #1
 80049b8:	4613      	mov	r3, r2
 80049ba:	009b      	lsls	r3, r3, #2
 80049bc:	4413      	add	r3, r2
 80049be:	00db      	lsls	r3, r3, #3
 80049c0:	687a      	ldr	r2, [r7, #4]
 80049c2:	4413      	add	r3, r2
 80049c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	2201      	movs	r2, #1
 80049ca:	705a      	strb	r2, [r3, #1]
 80049cc:	e00e      	b.n	80049ec <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80049ce:	78fb      	ldrb	r3, [r7, #3]
 80049d0:	f003 0207 	and.w	r2, r3, #7
 80049d4:	4613      	mov	r3, r2
 80049d6:	009b      	lsls	r3, r3, #2
 80049d8:	4413      	add	r3, r2
 80049da:	00db      	lsls	r3, r3, #3
 80049dc:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80049e0:	687a      	ldr	r2, [r7, #4]
 80049e2:	4413      	add	r3, r2
 80049e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	2200      	movs	r2, #0
 80049ea:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80049ec:	78fb      	ldrb	r3, [r7, #3]
 80049ee:	f003 0307 	and.w	r3, r3, #7
 80049f2:	b2da      	uxtb	r2, r3
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80049fe:	2b01      	cmp	r3, #1
 8004a00:	d101      	bne.n	8004a06 <HAL_PCD_EP_Close+0x6a>
 8004a02:	2302      	movs	r3, #2
 8004a04:	e00e      	b.n	8004a24 <HAL_PCD_EP_Close+0x88>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2201      	movs	r2, #1
 8004a0a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	68f9      	ldr	r1, [r7, #12]
 8004a14:	4618      	mov	r0, r3
 8004a16:	f002 fc6b 	bl	80072f0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8004a22:	2300      	movs	r3, #0
}
 8004a24:	4618      	mov	r0, r3
 8004a26:	3710      	adds	r7, #16
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bd80      	pop	{r7, pc}

08004a2c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b086      	sub	sp, #24
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	60f8      	str	r0, [r7, #12]
 8004a34:	607a      	str	r2, [r7, #4]
 8004a36:	603b      	str	r3, [r7, #0]
 8004a38:	460b      	mov	r3, r1
 8004a3a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004a3c:	7afb      	ldrb	r3, [r7, #11]
 8004a3e:	f003 0207 	and.w	r2, r3, #7
 8004a42:	4613      	mov	r3, r2
 8004a44:	009b      	lsls	r3, r3, #2
 8004a46:	4413      	add	r3, r2
 8004a48:	00db      	lsls	r3, r3, #3
 8004a4a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004a4e:	68fa      	ldr	r2, [r7, #12]
 8004a50:	4413      	add	r3, r2
 8004a52:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	687a      	ldr	r2, [r7, #4]
 8004a58:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	683a      	ldr	r2, [r7, #0]
 8004a5e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	2200      	movs	r2, #0
 8004a64:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004a6c:	7afb      	ldrb	r3, [r7, #11]
 8004a6e:	f003 0307 	and.w	r3, r3, #7
 8004a72:	b2da      	uxtb	r2, r3
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004a78:	7afb      	ldrb	r3, [r7, #11]
 8004a7a:	f003 0307 	and.w	r3, r3, #7
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d106      	bne.n	8004a90 <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	6979      	ldr	r1, [r7, #20]
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f002 fe1d 	bl	80076c8 <USB_EPStartXfer>
 8004a8e:	e005      	b.n	8004a9c <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	6979      	ldr	r1, [r7, #20]
 8004a96:	4618      	mov	r0, r3
 8004a98:	f002 fe16 	bl	80076c8 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004a9c:	2300      	movs	r3, #0
}
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	3718      	adds	r7, #24
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	bd80      	pop	{r7, pc}

08004aa6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004aa6:	b480      	push	{r7}
 8004aa8:	b083      	sub	sp, #12
 8004aaa:	af00      	add	r7, sp, #0
 8004aac:	6078      	str	r0, [r7, #4]
 8004aae:	460b      	mov	r3, r1
 8004ab0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004ab2:	78fb      	ldrb	r3, [r7, #3]
 8004ab4:	f003 0207 	and.w	r2, r3, #7
 8004ab8:	6879      	ldr	r1, [r7, #4]
 8004aba:	4613      	mov	r3, r2
 8004abc:	009b      	lsls	r3, r3, #2
 8004abe:	4413      	add	r3, r2
 8004ac0:	00db      	lsls	r3, r3, #3
 8004ac2:	440b      	add	r3, r1
 8004ac4:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8004ac8:	681b      	ldr	r3, [r3, #0]
}
 8004aca:	4618      	mov	r0, r3
 8004acc:	370c      	adds	r7, #12
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bc80      	pop	{r7}
 8004ad2:	4770      	bx	lr

08004ad4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b086      	sub	sp, #24
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	60f8      	str	r0, [r7, #12]
 8004adc:	607a      	str	r2, [r7, #4]
 8004ade:	603b      	str	r3, [r7, #0]
 8004ae0:	460b      	mov	r3, r1
 8004ae2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ae4:	7afb      	ldrb	r3, [r7, #11]
 8004ae6:	f003 0307 	and.w	r3, r3, #7
 8004aea:	1c5a      	adds	r2, r3, #1
 8004aec:	4613      	mov	r3, r2
 8004aee:	009b      	lsls	r3, r3, #2
 8004af0:	4413      	add	r3, r2
 8004af2:	00db      	lsls	r3, r3, #3
 8004af4:	68fa      	ldr	r2, [r7, #12]
 8004af6:	4413      	add	r3, r2
 8004af8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	687a      	ldr	r2, [r7, #4]
 8004afe:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	683a      	ldr	r2, [r7, #0]
 8004b04:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	2201      	movs	r2, #1
 8004b0a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8004b0e:	697b      	ldr	r3, [r7, #20]
 8004b10:	683a      	ldr	r2, [r7, #0]
 8004b12:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	2200      	movs	r2, #0
 8004b18:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	2201      	movs	r2, #1
 8004b1e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004b20:	7afb      	ldrb	r3, [r7, #11]
 8004b22:	f003 0307 	and.w	r3, r3, #7
 8004b26:	b2da      	uxtb	r2, r3
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004b2c:	7afb      	ldrb	r3, [r7, #11]
 8004b2e:	f003 0307 	and.w	r3, r3, #7
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d106      	bne.n	8004b44 <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	6979      	ldr	r1, [r7, #20]
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	f002 fdc3 	bl	80076c8 <USB_EPStartXfer>
 8004b42:	e005      	b.n	8004b50 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	6979      	ldr	r1, [r7, #20]
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f002 fdbc 	bl	80076c8 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004b50:	2300      	movs	r3, #0
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3718      	adds	r7, #24
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}

08004b5a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004b5a:	b580      	push	{r7, lr}
 8004b5c:	b084      	sub	sp, #16
 8004b5e:	af00      	add	r7, sp, #0
 8004b60:	6078      	str	r0, [r7, #4]
 8004b62:	460b      	mov	r3, r1
 8004b64:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004b66:	78fb      	ldrb	r3, [r7, #3]
 8004b68:	f003 0207 	and.w	r2, r3, #7
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	429a      	cmp	r2, r3
 8004b72:	d901      	bls.n	8004b78 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	e04c      	b.n	8004c12 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004b78:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	da0e      	bge.n	8004b9e <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b80:	78fb      	ldrb	r3, [r7, #3]
 8004b82:	f003 0307 	and.w	r3, r3, #7
 8004b86:	1c5a      	adds	r2, r3, #1
 8004b88:	4613      	mov	r3, r2
 8004b8a:	009b      	lsls	r3, r3, #2
 8004b8c:	4413      	add	r3, r2
 8004b8e:	00db      	lsls	r3, r3, #3
 8004b90:	687a      	ldr	r2, [r7, #4]
 8004b92:	4413      	add	r3, r2
 8004b94:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	2201      	movs	r2, #1
 8004b9a:	705a      	strb	r2, [r3, #1]
 8004b9c:	e00c      	b.n	8004bb8 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004b9e:	78fa      	ldrb	r2, [r7, #3]
 8004ba0:	4613      	mov	r3, r2
 8004ba2:	009b      	lsls	r3, r3, #2
 8004ba4:	4413      	add	r3, r2
 8004ba6:	00db      	lsls	r3, r3, #3
 8004ba8:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004bac:	687a      	ldr	r2, [r7, #4]
 8004bae:	4413      	add	r3, r2
 8004bb0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004bbe:	78fb      	ldrb	r3, [r7, #3]
 8004bc0:	f003 0307 	and.w	r3, r3, #7
 8004bc4:	b2da      	uxtb	r2, r3
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d101      	bne.n	8004bd8 <HAL_PCD_EP_SetStall+0x7e>
 8004bd4:	2302      	movs	r3, #2
 8004bd6:	e01c      	b.n	8004c12 <HAL_PCD_EP_SetStall+0xb8>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	68f9      	ldr	r1, [r7, #12]
 8004be6:	4618      	mov	r0, r3
 8004be8:	f003 fe8e 	bl	8008908 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004bec:	78fb      	ldrb	r3, [r7, #3]
 8004bee:	f003 0307 	and.w	r3, r3, #7
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d108      	bne.n	8004c08 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681a      	ldr	r2, [r3, #0]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8004c00:	4619      	mov	r1, r3
 8004c02:	4610      	mov	r0, r2
 8004c04:	f003 ffb3 	bl	8008b6e <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8004c10:	2300      	movs	r3, #0
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3710      	adds	r7, #16
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}

08004c1a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004c1a:	b580      	push	{r7, lr}
 8004c1c:	b084      	sub	sp, #16
 8004c1e:	af00      	add	r7, sp, #0
 8004c20:	6078      	str	r0, [r7, #4]
 8004c22:	460b      	mov	r3, r1
 8004c24:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004c26:	78fb      	ldrb	r3, [r7, #3]
 8004c28:	f003 020f 	and.w	r2, r3, #15
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	429a      	cmp	r2, r3
 8004c32:	d901      	bls.n	8004c38 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004c34:	2301      	movs	r3, #1
 8004c36:	e040      	b.n	8004cba <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004c38:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	da0e      	bge.n	8004c5e <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c40:	78fb      	ldrb	r3, [r7, #3]
 8004c42:	f003 0307 	and.w	r3, r3, #7
 8004c46:	1c5a      	adds	r2, r3, #1
 8004c48:	4613      	mov	r3, r2
 8004c4a:	009b      	lsls	r3, r3, #2
 8004c4c:	4413      	add	r3, r2
 8004c4e:	00db      	lsls	r3, r3, #3
 8004c50:	687a      	ldr	r2, [r7, #4]
 8004c52:	4413      	add	r3, r2
 8004c54:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2201      	movs	r2, #1
 8004c5a:	705a      	strb	r2, [r3, #1]
 8004c5c:	e00e      	b.n	8004c7c <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c5e:	78fb      	ldrb	r3, [r7, #3]
 8004c60:	f003 0207 	and.w	r2, r3, #7
 8004c64:	4613      	mov	r3, r2
 8004c66:	009b      	lsls	r3, r3, #2
 8004c68:	4413      	add	r3, r2
 8004c6a:	00db      	lsls	r3, r3, #3
 8004c6c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004c70:	687a      	ldr	r2, [r7, #4]
 8004c72:	4413      	add	r3, r2
 8004c74:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004c82:	78fb      	ldrb	r3, [r7, #3]
 8004c84:	f003 0307 	and.w	r3, r3, #7
 8004c88:	b2da      	uxtb	r2, r3
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004c94:	2b01      	cmp	r3, #1
 8004c96:	d101      	bne.n	8004c9c <HAL_PCD_EP_ClrStall+0x82>
 8004c98:	2302      	movs	r3, #2
 8004c9a:	e00e      	b.n	8004cba <HAL_PCD_EP_ClrStall+0xa0>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	68f9      	ldr	r1, [r7, #12]
 8004caa:	4618      	mov	r0, r3
 8004cac:	f003 fe7c 	bl	80089a8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8004cb8:	2300      	movs	r3, #0
}
 8004cba:	4618      	mov	r0, r3
 8004cbc:	3710      	adds	r7, #16
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bd80      	pop	{r7, pc}

08004cc2 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8004cc2:	b580      	push	{r7, lr}
 8004cc4:	b08e      	sub	sp, #56	; 0x38
 8004cc6:	af00      	add	r7, sp, #0
 8004cc8:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004cca:	e2df      	b.n	800528c <PCD_EP_ISR_Handler+0x5ca>
  {
    wIstr = hpcd->Instance->ISTR;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004cd4:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8004cd6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8004cd8:	b2db      	uxtb	r3, r3
 8004cda:	f003 030f 	and.w	r3, r3, #15
 8004cde:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8004ce2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	f040 8158 	bne.w	8004f9c <PCD_EP_ISR_Handler+0x2da>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8004cec:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8004cee:	f003 0310 	and.w	r3, r3, #16
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d152      	bne.n	8004d9c <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	881b      	ldrh	r3, [r3, #0]
 8004cfc:	b29b      	uxth	r3, r3
 8004cfe:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8004d02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d06:	81fb      	strh	r3, [r7, #14]
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681a      	ldr	r2, [r3, #0]
 8004d0c:	89fb      	ldrh	r3, [r7, #14]
 8004d0e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004d12:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004d16:	b29b      	uxth	r3, r3
 8004d18:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	3328      	adds	r3, #40	; 0x28
 8004d1e:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004d28:	b29b      	uxth	r3, r3
 8004d2a:	461a      	mov	r2, r3
 8004d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d2e:	781b      	ldrb	r3, [r3, #0]
 8004d30:	00db      	lsls	r3, r3, #3
 8004d32:	4413      	add	r3, r2
 8004d34:	3302      	adds	r3, #2
 8004d36:	005b      	lsls	r3, r3, #1
 8004d38:	687a      	ldr	r2, [r7, #4]
 8004d3a:	6812      	ldr	r2, [r2, #0]
 8004d3c:	4413      	add	r3, r2
 8004d3e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004d42:	881b      	ldrh	r3, [r3, #0]
 8004d44:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d4a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8004d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d4e:	695a      	ldr	r2, [r3, #20]
 8004d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d52:	69db      	ldr	r3, [r3, #28]
 8004d54:	441a      	add	r2, r3
 8004d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d58:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8004d5a:	2100      	movs	r1, #0
 8004d5c:	6878      	ldr	r0, [r7, #4]
 8004d5e:	f005 fcf2 	bl	800a746 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004d68:	b2db      	uxtb	r3, r3
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	f000 828e 	beq.w	800528c <PCD_EP_ISR_Handler+0x5ca>
 8004d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d72:	699b      	ldr	r3, [r3, #24]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	f040 8289 	bne.w	800528c <PCD_EP_ISR_Handler+0x5ca>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004d80:	b2db      	uxtb	r3, r3
 8004d82:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004d86:	b2da      	uxtb	r2, r3
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	b292      	uxth	r2, r2
 8004d8e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2200      	movs	r2, #0
 8004d96:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8004d9a:	e277      	b.n	800528c <PCD_EP_ISR_Handler+0x5ca>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004da2:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	881b      	ldrh	r3, [r3, #0]
 8004daa:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8004dac:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004dae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d034      	beq.n	8004e20 <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004dbe:	b29b      	uxth	r3, r3
 8004dc0:	461a      	mov	r2, r3
 8004dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dc4:	781b      	ldrb	r3, [r3, #0]
 8004dc6:	00db      	lsls	r3, r3, #3
 8004dc8:	4413      	add	r3, r2
 8004dca:	3306      	adds	r3, #6
 8004dcc:	005b      	lsls	r3, r3, #1
 8004dce:	687a      	ldr	r2, [r7, #4]
 8004dd0:	6812      	ldr	r2, [r2, #0]
 8004dd2:	4413      	add	r3, r2
 8004dd4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004dd8:	881b      	ldrh	r3, [r3, #0]
 8004dda:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004de0:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6818      	ldr	r0, [r3, #0]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8004dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dee:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8004df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df2:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004df4:	b29b      	uxth	r3, r3
 8004df6:	f003 ff09 	bl	8008c0c <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	881b      	ldrh	r3, [r3, #0]
 8004e00:	b29a      	uxth	r2, r3
 8004e02:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004e06:	4013      	ands	r3, r2
 8004e08:	823b      	strh	r3, [r7, #16]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	8a3a      	ldrh	r2, [r7, #16]
 8004e10:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004e14:	b292      	uxth	r2, r2
 8004e16:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	f005 fc67 	bl	800a6ec <HAL_PCD_SetupStageCallback>
 8004e1e:	e235      	b.n	800528c <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004e20:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	f280 8231 	bge.w	800528c <PCD_EP_ISR_Handler+0x5ca>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	881b      	ldrh	r3, [r3, #0]
 8004e30:	b29a      	uxth	r2, r3
 8004e32:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004e36:	4013      	ands	r3, r2
 8004e38:	83bb      	strh	r3, [r7, #28]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	8bba      	ldrh	r2, [r7, #28]
 8004e40:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004e44:	b292      	uxth	r2, r2
 8004e46:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004e50:	b29b      	uxth	r3, r3
 8004e52:	461a      	mov	r2, r3
 8004e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e56:	781b      	ldrb	r3, [r3, #0]
 8004e58:	00db      	lsls	r3, r3, #3
 8004e5a:	4413      	add	r3, r2
 8004e5c:	3306      	adds	r3, #6
 8004e5e:	005b      	lsls	r3, r3, #1
 8004e60:	687a      	ldr	r2, [r7, #4]
 8004e62:	6812      	ldr	r2, [r2, #0]
 8004e64:	4413      	add	r3, r2
 8004e66:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004e6a:	881b      	ldrh	r3, [r3, #0]
 8004e6c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e72:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8004e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e76:	69db      	ldr	r3, [r3, #28]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d019      	beq.n	8004eb0 <PCD_EP_ISR_Handler+0x1ee>
 8004e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e7e:	695b      	ldr	r3, [r3, #20]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d015      	beq.n	8004eb0 <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6818      	ldr	r0, [r3, #0]
 8004e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e8a:	6959      	ldr	r1, [r3, #20]
 8004e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e8e:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8004e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e92:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004e94:	b29b      	uxth	r3, r3
 8004e96:	f003 feb9 	bl	8008c0c <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8004e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e9c:	695a      	ldr	r2, [r3, #20]
 8004e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ea0:	69db      	ldr	r3, [r3, #28]
 8004ea2:	441a      	add	r2, r3
 8004ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ea6:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8004ea8:	2100      	movs	r1, #0
 8004eaa:	6878      	ldr	r0, [r7, #4]
 8004eac:	f005 fc30 	bl	800a710 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	61bb      	str	r3, [r7, #24]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004ebe:	b29b      	uxth	r3, r3
 8004ec0:	461a      	mov	r2, r3
 8004ec2:	69bb      	ldr	r3, [r7, #24]
 8004ec4:	4413      	add	r3, r2
 8004ec6:	61bb      	str	r3, [r7, #24]
 8004ec8:	69bb      	ldr	r3, [r7, #24]
 8004eca:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004ece:	617b      	str	r3, [r7, #20]
 8004ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed2:	691b      	ldr	r3, [r3, #16]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d112      	bne.n	8004efe <PCD_EP_ISR_Handler+0x23c>
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	881b      	ldrh	r3, [r3, #0]
 8004edc:	b29b      	uxth	r3, r3
 8004ede:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004ee2:	b29a      	uxth	r2, r3
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	801a      	strh	r2, [r3, #0]
 8004ee8:	697b      	ldr	r3, [r7, #20]
 8004eea:	881b      	ldrh	r3, [r3, #0]
 8004eec:	b29b      	uxth	r3, r3
 8004eee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004ef2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004ef6:	b29a      	uxth	r2, r3
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	801a      	strh	r2, [r3, #0]
 8004efc:	e02f      	b.n	8004f5e <PCD_EP_ISR_Handler+0x29c>
 8004efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f00:	691b      	ldr	r3, [r3, #16]
 8004f02:	2b3e      	cmp	r3, #62	; 0x3e
 8004f04:	d813      	bhi.n	8004f2e <PCD_EP_ISR_Handler+0x26c>
 8004f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f08:	691b      	ldr	r3, [r3, #16]
 8004f0a:	085b      	lsrs	r3, r3, #1
 8004f0c:	633b      	str	r3, [r7, #48]	; 0x30
 8004f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f10:	691b      	ldr	r3, [r3, #16]
 8004f12:	f003 0301 	and.w	r3, r3, #1
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d002      	beq.n	8004f20 <PCD_EP_ISR_Handler+0x25e>
 8004f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f1c:	3301      	adds	r3, #1
 8004f1e:	633b      	str	r3, [r7, #48]	; 0x30
 8004f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f22:	b29b      	uxth	r3, r3
 8004f24:	029b      	lsls	r3, r3, #10
 8004f26:	b29a      	uxth	r2, r3
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	801a      	strh	r2, [r3, #0]
 8004f2c:	e017      	b.n	8004f5e <PCD_EP_ISR_Handler+0x29c>
 8004f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f30:	691b      	ldr	r3, [r3, #16]
 8004f32:	095b      	lsrs	r3, r3, #5
 8004f34:	633b      	str	r3, [r7, #48]	; 0x30
 8004f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f38:	691b      	ldr	r3, [r3, #16]
 8004f3a:	f003 031f 	and.w	r3, r3, #31
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d102      	bne.n	8004f48 <PCD_EP_ISR_Handler+0x286>
 8004f42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f44:	3b01      	subs	r3, #1
 8004f46:	633b      	str	r3, [r7, #48]	; 0x30
 8004f48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f4a:	b29b      	uxth	r3, r3
 8004f4c:	029b      	lsls	r3, r3, #10
 8004f4e:	b29b      	uxth	r3, r3
 8004f50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004f54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004f58:	b29a      	uxth	r2, r3
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	801a      	strh	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	881b      	ldrh	r3, [r3, #0]
 8004f64:	b29b      	uxth	r3, r3
 8004f66:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f6e:	827b      	strh	r3, [r7, #18]
 8004f70:	8a7b      	ldrh	r3, [r7, #18]
 8004f72:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8004f76:	827b      	strh	r3, [r7, #18]
 8004f78:	8a7b      	ldrh	r3, [r7, #18]
 8004f7a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004f7e:	827b      	strh	r3, [r7, #18]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681a      	ldr	r2, [r3, #0]
 8004f84:	8a7b      	ldrh	r3, [r7, #18]
 8004f86:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004f8a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004f8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f96:	b29b      	uxth	r3, r3
 8004f98:	8013      	strh	r3, [r2, #0]
 8004f9a:	e177      	b.n	800528c <PCD_EP_ISR_Handler+0x5ca>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	461a      	mov	r2, r3
 8004fa2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004fa6:	009b      	lsls	r3, r3, #2
 8004fa8:	4413      	add	r3, r2
 8004faa:	881b      	ldrh	r3, [r3, #0]
 8004fac:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004fae:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	f280 80ea 	bge.w	800518c <PCD_EP_ISR_Handler+0x4ca>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	461a      	mov	r2, r3
 8004fbe:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004fc2:	009b      	lsls	r3, r3, #2
 8004fc4:	4413      	add	r3, r2
 8004fc6:	881b      	ldrh	r3, [r3, #0]
 8004fc8:	b29a      	uxth	r2, r3
 8004fca:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004fce:	4013      	ands	r3, r2
 8004fd0:	853b      	strh	r3, [r7, #40]	; 0x28
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	461a      	mov	r2, r3
 8004fd8:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004fdc:	009b      	lsls	r3, r3, #2
 8004fde:	4413      	add	r3, r2
 8004fe0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004fe2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004fe6:	b292      	uxth	r2, r2
 8004fe8:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8004fea:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8004fee:	4613      	mov	r3, r2
 8004ff0:	009b      	lsls	r3, r3, #2
 8004ff2:	4413      	add	r3, r2
 8004ff4:	00db      	lsls	r3, r3, #3
 8004ff6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004ffa:	687a      	ldr	r2, [r7, #4]
 8004ffc:	4413      	add	r3, r2
 8004ffe:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8005000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005002:	7b1b      	ldrb	r3, [r3, #12]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d122      	bne.n	800504e <PCD_EP_ISR_Handler+0x38c>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005010:	b29b      	uxth	r3, r3
 8005012:	461a      	mov	r2, r3
 8005014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005016:	781b      	ldrb	r3, [r3, #0]
 8005018:	00db      	lsls	r3, r3, #3
 800501a:	4413      	add	r3, r2
 800501c:	3306      	adds	r3, #6
 800501e:	005b      	lsls	r3, r3, #1
 8005020:	687a      	ldr	r2, [r7, #4]
 8005022:	6812      	ldr	r2, [r2, #0]
 8005024:	4413      	add	r3, r2
 8005026:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800502a:	881b      	ldrh	r3, [r3, #0]
 800502c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005030:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 8005032:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005034:	2b00      	cmp	r3, #0
 8005036:	f000 8087 	beq.w	8005148 <PCD_EP_ISR_Handler+0x486>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6818      	ldr	r0, [r3, #0]
 800503e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005040:	6959      	ldr	r1, [r3, #20]
 8005042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005044:	88da      	ldrh	r2, [r3, #6]
 8005046:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005048:	f003 fde0 	bl	8008c0c <USB_ReadPMA>
 800504c:	e07c      	b.n	8005148 <PCD_EP_ISR_Handler+0x486>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800504e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005050:	78db      	ldrb	r3, [r3, #3]
 8005052:	2b02      	cmp	r3, #2
 8005054:	d108      	bne.n	8005068 <PCD_EP_ISR_Handler+0x3a6>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8005056:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005058:	461a      	mov	r2, r3
 800505a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800505c:	6878      	ldr	r0, [r7, #4]
 800505e:	f000 f923 	bl	80052a8 <HAL_PCD_EP_DB_Receive>
 8005062:	4603      	mov	r3, r0
 8005064:	86fb      	strh	r3, [r7, #54]	; 0x36
 8005066:	e06f      	b.n	8005148 <PCD_EP_ISR_Handler+0x486>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	461a      	mov	r2, r3
 800506e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005070:	781b      	ldrb	r3, [r3, #0]
 8005072:	009b      	lsls	r3, r3, #2
 8005074:	4413      	add	r3, r2
 8005076:	881b      	ldrh	r3, [r3, #0]
 8005078:	b29b      	uxth	r3, r3
 800507a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800507e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005082:	847b      	strh	r3, [r7, #34]	; 0x22
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	461a      	mov	r2, r3
 800508a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800508c:	781b      	ldrb	r3, [r3, #0]
 800508e:	009b      	lsls	r3, r3, #2
 8005090:	441a      	add	r2, r3
 8005092:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005094:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005098:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800509c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80050a0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80050a4:	b29b      	uxth	r3, r3
 80050a6:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	461a      	mov	r2, r3
 80050ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050b0:	781b      	ldrb	r3, [r3, #0]
 80050b2:	009b      	lsls	r3, r3, #2
 80050b4:	4413      	add	r3, r2
 80050b6:	881b      	ldrh	r3, [r3, #0]
 80050b8:	b29b      	uxth	r3, r3
 80050ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d021      	beq.n	8005106 <PCD_EP_ISR_Handler+0x444>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80050ca:	b29b      	uxth	r3, r3
 80050cc:	461a      	mov	r2, r3
 80050ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050d0:	781b      	ldrb	r3, [r3, #0]
 80050d2:	00db      	lsls	r3, r3, #3
 80050d4:	4413      	add	r3, r2
 80050d6:	3302      	adds	r3, #2
 80050d8:	005b      	lsls	r3, r3, #1
 80050da:	687a      	ldr	r2, [r7, #4]
 80050dc:	6812      	ldr	r2, [r2, #0]
 80050de:	4413      	add	r3, r2
 80050e0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80050e4:	881b      	ldrh	r3, [r3, #0]
 80050e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80050ea:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 80050ec:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d02a      	beq.n	8005148 <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6818      	ldr	r0, [r3, #0]
 80050f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050f8:	6959      	ldr	r1, [r3, #20]
 80050fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050fc:	891a      	ldrh	r2, [r3, #8]
 80050fe:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005100:	f003 fd84 	bl	8008c0c <USB_ReadPMA>
 8005104:	e020      	b.n	8005148 <PCD_EP_ISR_Handler+0x486>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800510e:	b29b      	uxth	r3, r3
 8005110:	461a      	mov	r2, r3
 8005112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005114:	781b      	ldrb	r3, [r3, #0]
 8005116:	00db      	lsls	r3, r3, #3
 8005118:	4413      	add	r3, r2
 800511a:	3306      	adds	r3, #6
 800511c:	005b      	lsls	r3, r3, #1
 800511e:	687a      	ldr	r2, [r7, #4]
 8005120:	6812      	ldr	r2, [r2, #0]
 8005122:	4413      	add	r3, r2
 8005124:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005128:	881b      	ldrh	r3, [r3, #0]
 800512a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800512e:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8005130:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005132:	2b00      	cmp	r3, #0
 8005134:	d008      	beq.n	8005148 <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6818      	ldr	r0, [r3, #0]
 800513a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800513c:	6959      	ldr	r1, [r3, #20]
 800513e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005140:	895a      	ldrh	r2, [r3, #10]
 8005142:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005144:	f003 fd62 	bl	8008c0c <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8005148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800514a:	69da      	ldr	r2, [r3, #28]
 800514c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800514e:	441a      	add	r2, r3
 8005150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005152:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8005154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005156:	695a      	ldr	r2, [r3, #20]
 8005158:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800515a:	441a      	add	r2, r3
 800515c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800515e:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8005160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005162:	699b      	ldr	r3, [r3, #24]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d004      	beq.n	8005172 <PCD_EP_ISR_Handler+0x4b0>
 8005168:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800516a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800516c:	691b      	ldr	r3, [r3, #16]
 800516e:	429a      	cmp	r2, r3
 8005170:	d206      	bcs.n	8005180 <PCD_EP_ISR_Handler+0x4be>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8005172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005174:	781b      	ldrb	r3, [r3, #0]
 8005176:	4619      	mov	r1, r3
 8005178:	6878      	ldr	r0, [r7, #4]
 800517a:	f005 fac9 	bl	800a710 <HAL_PCD_DataOutStageCallback>
 800517e:	e005      	b.n	800518c <PCD_EP_ISR_Handler+0x4ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005186:	4618      	mov	r0, r3
 8005188:	f002 fa9e 	bl	80076c8 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800518c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800518e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005192:	2b00      	cmp	r3, #0
 8005194:	d07a      	beq.n	800528c <PCD_EP_ISR_Handler+0x5ca>
      {
        ep = &hpcd->IN_ep[epindex];
 8005196:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800519a:	1c5a      	adds	r2, r3, #1
 800519c:	4613      	mov	r3, r2
 800519e:	009b      	lsls	r3, r3, #2
 80051a0:	4413      	add	r3, r2
 80051a2:	00db      	lsls	r3, r3, #3
 80051a4:	687a      	ldr	r2, [r7, #4]
 80051a6:	4413      	add	r3, r2
 80051a8:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	461a      	mov	r2, r3
 80051b0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80051b4:	009b      	lsls	r3, r3, #2
 80051b6:	4413      	add	r3, r2
 80051b8:	881b      	ldrh	r3, [r3, #0]
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80051c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051c4:	843b      	strh	r3, [r7, #32]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	461a      	mov	r2, r3
 80051cc:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80051d0:	009b      	lsls	r3, r3, #2
 80051d2:	441a      	add	r2, r3
 80051d4:	8c3b      	ldrh	r3, [r7, #32]
 80051d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80051da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80051de:	b29b      	uxth	r3, r3
 80051e0:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk transaction or Bulk Single Buffer Transaction */
        if ((ep->type != EP_TYPE_BULK) ||
 80051e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051e4:	78db      	ldrb	r3, [r3, #3]
 80051e6:	2b02      	cmp	r3, #2
 80051e8:	d108      	bne.n	80051fc <PCD_EP_ISR_Handler+0x53a>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 80051ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ec:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type != EP_TYPE_BULK) ||
 80051ee:	2b02      	cmp	r3, #2
 80051f0:	d146      	bne.n	8005280 <PCD_EP_ISR_Handler+0x5be>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 80051f2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80051f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d141      	bne.n	8005280 <PCD_EP_ISR_Handler+0x5be>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005204:	b29b      	uxth	r3, r3
 8005206:	461a      	mov	r2, r3
 8005208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800520a:	781b      	ldrb	r3, [r3, #0]
 800520c:	00db      	lsls	r3, r3, #3
 800520e:	4413      	add	r3, r2
 8005210:	3302      	adds	r3, #2
 8005212:	005b      	lsls	r3, r3, #1
 8005214:	687a      	ldr	r2, [r7, #4]
 8005216:	6812      	ldr	r2, [r2, #0]
 8005218:	4413      	add	r3, r2
 800521a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800521e:	881b      	ldrh	r3, [r3, #0]
 8005220:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005224:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 8005226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005228:	699a      	ldr	r2, [r3, #24]
 800522a:	8bfb      	ldrh	r3, [r7, #30]
 800522c:	429a      	cmp	r2, r3
 800522e:	d906      	bls.n	800523e <PCD_EP_ISR_Handler+0x57c>
          {
            ep->xfer_len -= TxByteNbre;
 8005230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005232:	699a      	ldr	r2, [r3, #24]
 8005234:	8bfb      	ldrh	r3, [r7, #30]
 8005236:	1ad2      	subs	r2, r2, r3
 8005238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800523a:	619a      	str	r2, [r3, #24]
 800523c:	e002      	b.n	8005244 <PCD_EP_ISR_Handler+0x582>
          }
          else
          {
            ep->xfer_len = 0U;
 800523e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005240:	2200      	movs	r2, #0
 8005242:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 8005244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005246:	699b      	ldr	r3, [r3, #24]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d106      	bne.n	800525a <PCD_EP_ISR_Handler+0x598>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800524c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800524e:	781b      	ldrb	r3, [r3, #0]
 8005250:	4619      	mov	r1, r3
 8005252:	6878      	ldr	r0, [r7, #4]
 8005254:	f005 fa77 	bl	800a746 <HAL_PCD_DataInStageCallback>
 8005258:	e018      	b.n	800528c <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 800525a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800525c:	695a      	ldr	r2, [r3, #20]
 800525e:	8bfb      	ldrh	r3, [r7, #30]
 8005260:	441a      	add	r2, r3
 8005262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005264:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 8005266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005268:	69da      	ldr	r2, [r3, #28]
 800526a:	8bfb      	ldrh	r3, [r7, #30]
 800526c:	441a      	add	r2, r3
 800526e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005270:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005278:	4618      	mov	r0, r3
 800527a:	f002 fa25 	bl	80076c8 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 800527e:	e005      	b.n	800528c <PCD_EP_ISR_Handler+0x5ca>
          }
        }
        /* bulk in double buffer enable in case of transferLen> Ep_Mps */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8005280:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005282:	461a      	mov	r2, r3
 8005284:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	f000 f91b 	bl	80054c2 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005294:	b29b      	uxth	r3, r3
 8005296:	b21b      	sxth	r3, r3
 8005298:	2b00      	cmp	r3, #0
 800529a:	f6ff ad17 	blt.w	8004ccc <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800529e:	2300      	movs	r3, #0
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	3738      	adds	r7, #56	; 0x38
 80052a4:	46bd      	mov	sp, r7
 80052a6:	bd80      	pop	{r7, pc}

080052a8 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b088      	sub	sp, #32
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	60f8      	str	r0, [r7, #12]
 80052b0:	60b9      	str	r1, [r7, #8]
 80052b2:	4613      	mov	r3, r2
 80052b4:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80052b6:	88fb      	ldrh	r3, [r7, #6]
 80052b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d07e      	beq.n	80053be <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80052c8:	b29b      	uxth	r3, r3
 80052ca:	461a      	mov	r2, r3
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	781b      	ldrb	r3, [r3, #0]
 80052d0:	00db      	lsls	r3, r3, #3
 80052d2:	4413      	add	r3, r2
 80052d4:	3302      	adds	r3, #2
 80052d6:	005b      	lsls	r3, r3, #1
 80052d8:	68fa      	ldr	r2, [r7, #12]
 80052da:	6812      	ldr	r2, [r2, #0]
 80052dc:	4413      	add	r3, r2
 80052de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80052e2:	881b      	ldrh	r3, [r3, #0]
 80052e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80052e8:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	699a      	ldr	r2, [r3, #24]
 80052ee:	8b7b      	ldrh	r3, [r7, #26]
 80052f0:	429a      	cmp	r2, r3
 80052f2:	d306      	bcc.n	8005302 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	699a      	ldr	r2, [r3, #24]
 80052f8:	8b7b      	ldrh	r3, [r7, #26]
 80052fa:	1ad2      	subs	r2, r2, r3
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	619a      	str	r2, [r3, #24]
 8005300:	e002      	b.n	8005308 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8005302:	68bb      	ldr	r3, [r7, #8]
 8005304:	2200      	movs	r2, #0
 8005306:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	699b      	ldr	r3, [r3, #24]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d123      	bne.n	8005358 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	461a      	mov	r2, r3
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	781b      	ldrb	r3, [r3, #0]
 800531a:	009b      	lsls	r3, r3, #2
 800531c:	4413      	add	r3, r2
 800531e:	881b      	ldrh	r3, [r3, #0]
 8005320:	b29b      	uxth	r3, r3
 8005322:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005326:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800532a:	833b      	strh	r3, [r7, #24]
 800532c:	8b3b      	ldrh	r3, [r7, #24]
 800532e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005332:	833b      	strh	r3, [r7, #24]
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	461a      	mov	r2, r3
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	781b      	ldrb	r3, [r3, #0]
 800533e:	009b      	lsls	r3, r3, #2
 8005340:	441a      	add	r2, r3
 8005342:	8b3b      	ldrh	r3, [r7, #24]
 8005344:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005348:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800534c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005350:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005354:	b29b      	uxth	r3, r3
 8005356:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005358:	88fb      	ldrh	r3, [r7, #6]
 800535a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800535e:	2b00      	cmp	r3, #0
 8005360:	d01f      	beq.n	80053a2 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	461a      	mov	r2, r3
 8005368:	68bb      	ldr	r3, [r7, #8]
 800536a:	781b      	ldrb	r3, [r3, #0]
 800536c:	009b      	lsls	r3, r3, #2
 800536e:	4413      	add	r3, r2
 8005370:	881b      	ldrh	r3, [r3, #0]
 8005372:	b29b      	uxth	r3, r3
 8005374:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005378:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800537c:	82fb      	strh	r3, [r7, #22]
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	461a      	mov	r2, r3
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	781b      	ldrb	r3, [r3, #0]
 8005388:	009b      	lsls	r3, r3, #2
 800538a:	441a      	add	r2, r3
 800538c:	8afb      	ldrh	r3, [r7, #22]
 800538e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005392:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005396:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800539a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800539e:	b29b      	uxth	r3, r3
 80053a0:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80053a2:	8b7b      	ldrh	r3, [r7, #26]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	f000 8087 	beq.w	80054b8 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	6818      	ldr	r0, [r3, #0]
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	6959      	ldr	r1, [r3, #20]
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	891a      	ldrh	r2, [r3, #8]
 80053b6:	8b7b      	ldrh	r3, [r7, #26]
 80053b8:	f003 fc28 	bl	8008c0c <USB_ReadPMA>
 80053bc:	e07c      	b.n	80054b8 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80053c6:	b29b      	uxth	r3, r3
 80053c8:	461a      	mov	r2, r3
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	781b      	ldrb	r3, [r3, #0]
 80053ce:	00db      	lsls	r3, r3, #3
 80053d0:	4413      	add	r3, r2
 80053d2:	3306      	adds	r3, #6
 80053d4:	005b      	lsls	r3, r3, #1
 80053d6:	68fa      	ldr	r2, [r7, #12]
 80053d8:	6812      	ldr	r2, [r2, #0]
 80053da:	4413      	add	r3, r2
 80053dc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80053e0:	881b      	ldrh	r3, [r3, #0]
 80053e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80053e6:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	699a      	ldr	r2, [r3, #24]
 80053ec:	8b7b      	ldrh	r3, [r7, #26]
 80053ee:	429a      	cmp	r2, r3
 80053f0:	d306      	bcc.n	8005400 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	699a      	ldr	r2, [r3, #24]
 80053f6:	8b7b      	ldrh	r3, [r7, #26]
 80053f8:	1ad2      	subs	r2, r2, r3
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	619a      	str	r2, [r3, #24]
 80053fe:	e002      	b.n	8005406 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	2200      	movs	r2, #0
 8005404:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	699b      	ldr	r3, [r3, #24]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d123      	bne.n	8005456 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	461a      	mov	r2, r3
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	781b      	ldrb	r3, [r3, #0]
 8005418:	009b      	lsls	r3, r3, #2
 800541a:	4413      	add	r3, r2
 800541c:	881b      	ldrh	r3, [r3, #0]
 800541e:	b29b      	uxth	r3, r3
 8005420:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005424:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005428:	83fb      	strh	r3, [r7, #30]
 800542a:	8bfb      	ldrh	r3, [r7, #30]
 800542c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005430:	83fb      	strh	r3, [r7, #30]
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	461a      	mov	r2, r3
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	781b      	ldrb	r3, [r3, #0]
 800543c:	009b      	lsls	r3, r3, #2
 800543e:	441a      	add	r2, r3
 8005440:	8bfb      	ldrh	r3, [r7, #30]
 8005442:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005446:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800544a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800544e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005452:	b29b      	uxth	r3, r3
 8005454:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8005456:	88fb      	ldrh	r3, [r7, #6]
 8005458:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800545c:	2b00      	cmp	r3, #0
 800545e:	d11f      	bne.n	80054a0 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	461a      	mov	r2, r3
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	781b      	ldrb	r3, [r3, #0]
 800546a:	009b      	lsls	r3, r3, #2
 800546c:	4413      	add	r3, r2
 800546e:	881b      	ldrh	r3, [r3, #0]
 8005470:	b29b      	uxth	r3, r3
 8005472:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005476:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800547a:	83bb      	strh	r3, [r7, #28]
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	461a      	mov	r2, r3
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	781b      	ldrb	r3, [r3, #0]
 8005486:	009b      	lsls	r3, r3, #2
 8005488:	441a      	add	r2, r3
 800548a:	8bbb      	ldrh	r3, [r7, #28]
 800548c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005490:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005494:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005498:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800549c:	b29b      	uxth	r3, r3
 800549e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80054a0:	8b7b      	ldrh	r3, [r7, #26]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d008      	beq.n	80054b8 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	6818      	ldr	r0, [r3, #0]
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	6959      	ldr	r1, [r3, #20]
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	895a      	ldrh	r2, [r3, #10]
 80054b2:	8b7b      	ldrh	r3, [r7, #26]
 80054b4:	f003 fbaa 	bl	8008c0c <USB_ReadPMA>
    }
  }

  return count;
 80054b8:	8b7b      	ldrh	r3, [r7, #26]
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	3720      	adds	r7, #32
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}

080054c2 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80054c2:	b580      	push	{r7, lr}
 80054c4:	b092      	sub	sp, #72	; 0x48
 80054c6:	af00      	add	r7, sp, #0
 80054c8:	60f8      	str	r0, [r7, #12]
 80054ca:	60b9      	str	r1, [r7, #8]
 80054cc:	4613      	mov	r3, r2
 80054ce:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80054d0:	88fb      	ldrh	r3, [r7, #6]
 80054d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	f000 8132 	beq.w	8005740 <HAL_PCD_EP_DB_Transmit+0x27e>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80054e4:	b29b      	uxth	r3, r3
 80054e6:	461a      	mov	r2, r3
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	781b      	ldrb	r3, [r3, #0]
 80054ec:	00db      	lsls	r3, r3, #3
 80054ee:	4413      	add	r3, r2
 80054f0:	3302      	adds	r3, #2
 80054f2:	005b      	lsls	r3, r3, #1
 80054f4:	68fa      	ldr	r2, [r7, #12]
 80054f6:	6812      	ldr	r2, [r2, #0]
 80054f8:	4413      	add	r3, r2
 80054fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80054fe:	881b      	ldrh	r3, [r3, #0]
 8005500:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005504:	85fb      	strh	r3, [r7, #46]	; 0x2e

    if (ep->xfer_len > TxByteNbre)
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	699a      	ldr	r2, [r3, #24]
 800550a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800550c:	429a      	cmp	r2, r3
 800550e:	d906      	bls.n	800551e <HAL_PCD_EP_DB_Transmit+0x5c>
    {
      ep->xfer_len -= TxByteNbre;
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	699a      	ldr	r2, [r3, #24]
 8005514:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005516:	1ad2      	subs	r2, r2, r3
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	619a      	str	r2, [r3, #24]
 800551c:	e002      	b.n	8005524 <HAL_PCD_EP_DB_Transmit+0x62>
    }
    else
    {
      ep->xfer_len = 0U;
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	2200      	movs	r2, #0
 8005522:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	699b      	ldr	r3, [r3, #24]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d12c      	bne.n	8005586 <HAL_PCD_EP_DB_Transmit+0xc4>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	781b      	ldrb	r3, [r3, #0]
 8005530:	4619      	mov	r1, r3
 8005532:	68f8      	ldr	r0, [r7, #12]
 8005534:	f005 f907 	bl	800a746 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005538:	88fb      	ldrh	r3, [r7, #6]
 800553a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800553e:	2b00      	cmp	r3, #0
 8005540:	f000 822f 	beq.w	80059a2 <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	461a      	mov	r2, r3
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	781b      	ldrb	r3, [r3, #0]
 800554e:	009b      	lsls	r3, r3, #2
 8005550:	4413      	add	r3, r2
 8005552:	881b      	ldrh	r3, [r3, #0]
 8005554:	b29b      	uxth	r3, r3
 8005556:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800555a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800555e:	827b      	strh	r3, [r7, #18]
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	461a      	mov	r2, r3
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	781b      	ldrb	r3, [r3, #0]
 800556a:	009b      	lsls	r3, r3, #2
 800556c:	441a      	add	r2, r3
 800556e:	8a7b      	ldrh	r3, [r7, #18]
 8005570:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005574:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005578:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800557c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005580:	b29b      	uxth	r3, r3
 8005582:	8013      	strh	r3, [r2, #0]
 8005584:	e20d      	b.n	80059a2 <HAL_PCD_EP_DB_Transmit+0x4e0>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005586:	88fb      	ldrh	r3, [r7, #6]
 8005588:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800558c:	2b00      	cmp	r3, #0
 800558e:	d01f      	beq.n	80055d0 <HAL_PCD_EP_DB_Transmit+0x10e>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	461a      	mov	r2, r3
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	781b      	ldrb	r3, [r3, #0]
 800559a:	009b      	lsls	r3, r3, #2
 800559c:	4413      	add	r3, r2
 800559e:	881b      	ldrh	r3, [r3, #0]
 80055a0:	b29b      	uxth	r3, r3
 80055a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80055a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055aa:	84bb      	strh	r3, [r7, #36]	; 0x24
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	461a      	mov	r2, r3
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	781b      	ldrb	r3, [r3, #0]
 80055b6:	009b      	lsls	r3, r3, #2
 80055b8:	441a      	add	r2, r3
 80055ba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80055bc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80055c0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80055c4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80055c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80055cc:	b29b      	uxth	r3, r3
 80055ce:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80055d6:	2b01      	cmp	r3, #1
 80055d8:	f040 81e3 	bne.w	80059a2 <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        ep->xfer_buff += TxByteNbre;
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	695a      	ldr	r2, [r3, #20]
 80055e0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80055e2:	441a      	add	r2, r3
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	69da      	ldr	r2, [r3, #28]
 80055ec:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80055ee:	441a      	add	r2, r3
 80055f0:	68bb      	ldr	r3, [r7, #8]
 80055f2:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	6a1a      	ldr	r2, [r3, #32]
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	691b      	ldr	r3, [r3, #16]
 80055fc:	429a      	cmp	r2, r3
 80055fe:	d309      	bcc.n	8005614 <HAL_PCD_EP_DB_Transmit+0x152>
        {
          len = ep->maxpacket;
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	691b      	ldr	r3, [r3, #16]
 8005604:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db -= len;
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	6a1a      	ldr	r2, [r3, #32]
 800560a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800560c:	1ad2      	subs	r2, r2, r3
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	621a      	str	r2, [r3, #32]
 8005612:	e014      	b.n	800563e <HAL_PCD_EP_DB_Transmit+0x17c>
        }
        else if (ep->xfer_len_db == 0U)
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	6a1b      	ldr	r3, [r3, #32]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d106      	bne.n	800562a <HAL_PCD_EP_DB_Transmit+0x168>
        {
          len = TxByteNbre;
 800561c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800561e:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_fill_db = 0U;
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	2200      	movs	r2, #0
 8005624:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8005628:	e009      	b.n	800563e <HAL_PCD_EP_DB_Transmit+0x17c>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	2200      	movs	r2, #0
 800562e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8005632:	68bb      	ldr	r3, [r7, #8]
 8005634:	6a1b      	ldr	r3, [r3, #32]
 8005636:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db = 0U;
 8005638:	68bb      	ldr	r3, [r7, #8]
 800563a:	2200      	movs	r2, #0
 800563c:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800563e:	68bb      	ldr	r3, [r7, #8]
 8005640:	785b      	ldrb	r3, [r3, #1]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d155      	bne.n	80056f2 <HAL_PCD_EP_DB_Transmit+0x230>
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	61bb      	str	r3, [r7, #24]
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005654:	b29b      	uxth	r3, r3
 8005656:	461a      	mov	r2, r3
 8005658:	69bb      	ldr	r3, [r7, #24]
 800565a:	4413      	add	r3, r2
 800565c:	61bb      	str	r3, [r7, #24]
 800565e:	68bb      	ldr	r3, [r7, #8]
 8005660:	781b      	ldrb	r3, [r3, #0]
 8005662:	011a      	lsls	r2, r3, #4
 8005664:	69bb      	ldr	r3, [r7, #24]
 8005666:	4413      	add	r3, r2
 8005668:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800566c:	617b      	str	r3, [r7, #20]
 800566e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005670:	2b00      	cmp	r3, #0
 8005672:	d112      	bne.n	800569a <HAL_PCD_EP_DB_Transmit+0x1d8>
 8005674:	697b      	ldr	r3, [r7, #20]
 8005676:	881b      	ldrh	r3, [r3, #0]
 8005678:	b29b      	uxth	r3, r3
 800567a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800567e:	b29a      	uxth	r2, r3
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	801a      	strh	r2, [r3, #0]
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	881b      	ldrh	r3, [r3, #0]
 8005688:	b29b      	uxth	r3, r3
 800568a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800568e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005692:	b29a      	uxth	r2, r3
 8005694:	697b      	ldr	r3, [r7, #20]
 8005696:	801a      	strh	r2, [r3, #0]
 8005698:	e047      	b.n	800572a <HAL_PCD_EP_DB_Transmit+0x268>
 800569a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800569c:	2b3e      	cmp	r3, #62	; 0x3e
 800569e:	d811      	bhi.n	80056c4 <HAL_PCD_EP_DB_Transmit+0x202>
 80056a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056a2:	085b      	lsrs	r3, r3, #1
 80056a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80056a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056a8:	f003 0301 	and.w	r3, r3, #1
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d002      	beq.n	80056b6 <HAL_PCD_EP_DB_Transmit+0x1f4>
 80056b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056b2:	3301      	adds	r3, #1
 80056b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80056b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056b8:	b29b      	uxth	r3, r3
 80056ba:	029b      	lsls	r3, r3, #10
 80056bc:	b29a      	uxth	r2, r3
 80056be:	697b      	ldr	r3, [r7, #20]
 80056c0:	801a      	strh	r2, [r3, #0]
 80056c2:	e032      	b.n	800572a <HAL_PCD_EP_DB_Transmit+0x268>
 80056c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056c6:	095b      	lsrs	r3, r3, #5
 80056c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80056ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056cc:	f003 031f 	and.w	r3, r3, #31
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d102      	bne.n	80056da <HAL_PCD_EP_DB_Transmit+0x218>
 80056d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056d6:	3b01      	subs	r3, #1
 80056d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80056da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056dc:	b29b      	uxth	r3, r3
 80056de:	029b      	lsls	r3, r3, #10
 80056e0:	b29b      	uxth	r3, r3
 80056e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80056e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80056ea:	b29a      	uxth	r2, r3
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	801a      	strh	r2, [r3, #0]
 80056f0:	e01b      	b.n	800572a <HAL_PCD_EP_DB_Transmit+0x268>
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	785b      	ldrb	r3, [r3, #1]
 80056f6:	2b01      	cmp	r3, #1
 80056f8:	d117      	bne.n	800572a <HAL_PCD_EP_DB_Transmit+0x268>
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	623b      	str	r3, [r7, #32]
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005708:	b29b      	uxth	r3, r3
 800570a:	461a      	mov	r2, r3
 800570c:	6a3b      	ldr	r3, [r7, #32]
 800570e:	4413      	add	r3, r2
 8005710:	623b      	str	r3, [r7, #32]
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	781b      	ldrb	r3, [r3, #0]
 8005716:	011a      	lsls	r2, r3, #4
 8005718:	6a3b      	ldr	r3, [r7, #32]
 800571a:	4413      	add	r3, r2
 800571c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005720:	61fb      	str	r3, [r7, #28]
 8005722:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005724:	b29a      	uxth	r2, r3
 8005726:	69fb      	ldr	r3, [r7, #28]
 8005728:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	6818      	ldr	r0, [r3, #0]
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	6959      	ldr	r1, [r3, #20]
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	891a      	ldrh	r2, [r3, #8]
 8005736:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005738:	b29b      	uxth	r3, r3
 800573a:	f003 fa23 	bl	8008b84 <USB_WritePMA>
 800573e:	e130      	b.n	80059a2 <HAL_PCD_EP_DB_Transmit+0x4e0>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005748:	b29b      	uxth	r3, r3
 800574a:	461a      	mov	r2, r3
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	781b      	ldrb	r3, [r3, #0]
 8005750:	00db      	lsls	r3, r3, #3
 8005752:	4413      	add	r3, r2
 8005754:	3306      	adds	r3, #6
 8005756:	005b      	lsls	r3, r3, #1
 8005758:	68fa      	ldr	r2, [r7, #12]
 800575a:	6812      	ldr	r2, [r2, #0]
 800575c:	4413      	add	r3, r2
 800575e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005762:	881b      	ldrh	r3, [r3, #0]
 8005764:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005768:	85fb      	strh	r3, [r7, #46]	; 0x2e

    if (ep->xfer_len >= TxByteNbre)
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	699a      	ldr	r2, [r3, #24]
 800576e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005770:	429a      	cmp	r2, r3
 8005772:	d306      	bcc.n	8005782 <HAL_PCD_EP_DB_Transmit+0x2c0>
    {
      ep->xfer_len -= TxByteNbre;
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	699a      	ldr	r2, [r3, #24]
 8005778:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800577a:	1ad2      	subs	r2, r2, r3
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	619a      	str	r2, [r3, #24]
 8005780:	e002      	b.n	8005788 <HAL_PCD_EP_DB_Transmit+0x2c6>
    }
    else
    {
      ep->xfer_len = 0U;
 8005782:	68bb      	ldr	r3, [r7, #8]
 8005784:	2200      	movs	r2, #0
 8005786:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	699b      	ldr	r3, [r3, #24]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d12c      	bne.n	80057ea <HAL_PCD_EP_DB_Transmit+0x328>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	781b      	ldrb	r3, [r3, #0]
 8005794:	4619      	mov	r1, r3
 8005796:	68f8      	ldr	r0, [r7, #12]
 8005798:	f004 ffd5 	bl	800a746 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /*need to Free USB Buff*/
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800579c:	88fb      	ldrh	r3, [r7, #6]
 800579e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	f040 80fd 	bne.w	80059a2 <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	461a      	mov	r2, r3
 80057ae:	68bb      	ldr	r3, [r7, #8]
 80057b0:	781b      	ldrb	r3, [r3, #0]
 80057b2:	009b      	lsls	r3, r3, #2
 80057b4:	4413      	add	r3, r2
 80057b6:	881b      	ldrh	r3, [r3, #0]
 80057b8:	b29b      	uxth	r3, r3
 80057ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80057be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057c2:	84fb      	strh	r3, [r7, #38]	; 0x26
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	461a      	mov	r2, r3
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	781b      	ldrb	r3, [r3, #0]
 80057ce:	009b      	lsls	r3, r3, #2
 80057d0:	441a      	add	r2, r3
 80057d2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80057d4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80057d8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80057dc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80057e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80057e4:	b29b      	uxth	r3, r3
 80057e6:	8013      	strh	r3, [r2, #0]
 80057e8:	e0db      	b.n	80059a2 <HAL_PCD_EP_DB_Transmit+0x4e0>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80057ea:	88fb      	ldrh	r3, [r7, #6]
 80057ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d11f      	bne.n	8005834 <HAL_PCD_EP_DB_Transmit+0x372>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	461a      	mov	r2, r3
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	781b      	ldrb	r3, [r3, #0]
 80057fe:	009b      	lsls	r3, r3, #2
 8005800:	4413      	add	r3, r2
 8005802:	881b      	ldrh	r3, [r3, #0]
 8005804:	b29b      	uxth	r3, r3
 8005806:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800580a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800580e:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	461a      	mov	r2, r3
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	781b      	ldrb	r3, [r3, #0]
 800581a:	009b      	lsls	r3, r3, #2
 800581c:	441a      	add	r2, r3
 800581e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005820:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005824:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005828:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800582c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005830:	b29b      	uxth	r3, r3
 8005832:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800583a:	2b01      	cmp	r3, #1
 800583c:	f040 80b1 	bne.w	80059a2 <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        ep->xfer_buff += TxByteNbre;
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	695a      	ldr	r2, [r3, #20]
 8005844:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005846:	441a      	add	r2, r3
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	69da      	ldr	r2, [r3, #28]
 8005850:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005852:	441a      	add	r2, r3
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	6a1a      	ldr	r2, [r3, #32]
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	691b      	ldr	r3, [r3, #16]
 8005860:	429a      	cmp	r2, r3
 8005862:	d309      	bcc.n	8005878 <HAL_PCD_EP_DB_Transmit+0x3b6>
        {
          len = ep->maxpacket;
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	691b      	ldr	r3, [r3, #16]
 8005868:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db -= len;
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	6a1a      	ldr	r2, [r3, #32]
 800586e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005870:	1ad2      	subs	r2, r2, r3
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	621a      	str	r2, [r3, #32]
 8005876:	e014      	b.n	80058a2 <HAL_PCD_EP_DB_Transmit+0x3e0>
        }
        else if (ep->xfer_len_db == 0U)
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	6a1b      	ldr	r3, [r3, #32]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d106      	bne.n	800588e <HAL_PCD_EP_DB_Transmit+0x3cc>
        {
          len = TxByteNbre;
 8005880:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005882:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_fill_db = 0U;
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	2200      	movs	r2, #0
 8005888:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800588c:	e009      	b.n	80058a2 <HAL_PCD_EP_DB_Transmit+0x3e0>
        }
        else
        {
          len = ep->xfer_len_db;
 800588e:	68bb      	ldr	r3, [r7, #8]
 8005890:	6a1b      	ldr	r3, [r3, #32]
 8005892:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db = 0U;
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	2200      	movs	r2, #0
 8005898:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	2200      	movs	r2, #0
 800589e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	637b      	str	r3, [r7, #52]	; 0x34
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	785b      	ldrb	r3, [r3, #1]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d155      	bne.n	800595c <HAL_PCD_EP_DB_Transmit+0x49a>
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	647b      	str	r3, [r7, #68]	; 0x44
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80058be:	b29b      	uxth	r3, r3
 80058c0:	461a      	mov	r2, r3
 80058c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80058c4:	4413      	add	r3, r2
 80058c6:	647b      	str	r3, [r7, #68]	; 0x44
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	781b      	ldrb	r3, [r3, #0]
 80058cc:	011a      	lsls	r2, r3, #4
 80058ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80058d0:	4413      	add	r3, r2
 80058d2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80058d6:	643b      	str	r3, [r7, #64]	; 0x40
 80058d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d112      	bne.n	8005904 <HAL_PCD_EP_DB_Transmit+0x442>
 80058de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80058e0:	881b      	ldrh	r3, [r3, #0]
 80058e2:	b29b      	uxth	r3, r3
 80058e4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80058e8:	b29a      	uxth	r2, r3
 80058ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80058ec:	801a      	strh	r2, [r3, #0]
 80058ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80058f0:	881b      	ldrh	r3, [r3, #0]
 80058f2:	b29b      	uxth	r3, r3
 80058f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80058f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80058fc:	b29a      	uxth	r2, r3
 80058fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005900:	801a      	strh	r2, [r3, #0]
 8005902:	e044      	b.n	800598e <HAL_PCD_EP_DB_Transmit+0x4cc>
 8005904:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005906:	2b3e      	cmp	r3, #62	; 0x3e
 8005908:	d811      	bhi.n	800592e <HAL_PCD_EP_DB_Transmit+0x46c>
 800590a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800590c:	085b      	lsrs	r3, r3, #1
 800590e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005912:	f003 0301 	and.w	r3, r3, #1
 8005916:	2b00      	cmp	r3, #0
 8005918:	d002      	beq.n	8005920 <HAL_PCD_EP_DB_Transmit+0x45e>
 800591a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800591c:	3301      	adds	r3, #1
 800591e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005920:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005922:	b29b      	uxth	r3, r3
 8005924:	029b      	lsls	r3, r3, #10
 8005926:	b29a      	uxth	r2, r3
 8005928:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800592a:	801a      	strh	r2, [r3, #0]
 800592c:	e02f      	b.n	800598e <HAL_PCD_EP_DB_Transmit+0x4cc>
 800592e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005930:	095b      	lsrs	r3, r3, #5
 8005932:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005934:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005936:	f003 031f 	and.w	r3, r3, #31
 800593a:	2b00      	cmp	r3, #0
 800593c:	d102      	bne.n	8005944 <HAL_PCD_EP_DB_Transmit+0x482>
 800593e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005940:	3b01      	subs	r3, #1
 8005942:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005944:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005946:	b29b      	uxth	r3, r3
 8005948:	029b      	lsls	r3, r3, #10
 800594a:	b29b      	uxth	r3, r3
 800594c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005950:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005954:	b29a      	uxth	r2, r3
 8005956:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005958:	801a      	strh	r2, [r3, #0]
 800595a:	e018      	b.n	800598e <HAL_PCD_EP_DB_Transmit+0x4cc>
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	785b      	ldrb	r3, [r3, #1]
 8005960:	2b01      	cmp	r3, #1
 8005962:	d114      	bne.n	800598e <HAL_PCD_EP_DB_Transmit+0x4cc>
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800596c:	b29b      	uxth	r3, r3
 800596e:	461a      	mov	r2, r3
 8005970:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005972:	4413      	add	r3, r2
 8005974:	637b      	str	r3, [r7, #52]	; 0x34
 8005976:	68bb      	ldr	r3, [r7, #8]
 8005978:	781b      	ldrb	r3, [r3, #0]
 800597a:	011a      	lsls	r2, r3, #4
 800597c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800597e:	4413      	add	r3, r2
 8005980:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005984:	633b      	str	r3, [r7, #48]	; 0x30
 8005986:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005988:	b29a      	uxth	r2, r3
 800598a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800598c:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	6818      	ldr	r0, [r3, #0]
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	6959      	ldr	r1, [r3, #20]
 8005996:	68bb      	ldr	r3, [r7, #8]
 8005998:	895a      	ldrh	r2, [r3, #10]
 800599a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800599c:	b29b      	uxth	r3, r3
 800599e:	f003 f8f1 	bl	8008b84 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	461a      	mov	r2, r3
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	781b      	ldrb	r3, [r3, #0]
 80059ac:	009b      	lsls	r3, r3, #2
 80059ae:	4413      	add	r3, r2
 80059b0:	881b      	ldrh	r3, [r3, #0]
 80059b2:	b29b      	uxth	r3, r3
 80059b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80059bc:	823b      	strh	r3, [r7, #16]
 80059be:	8a3b      	ldrh	r3, [r7, #16]
 80059c0:	f083 0310 	eor.w	r3, r3, #16
 80059c4:	823b      	strh	r3, [r7, #16]
 80059c6:	8a3b      	ldrh	r3, [r7, #16]
 80059c8:	f083 0320 	eor.w	r3, r3, #32
 80059cc:	823b      	strh	r3, [r7, #16]
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	461a      	mov	r2, r3
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	781b      	ldrb	r3, [r3, #0]
 80059d8:	009b      	lsls	r3, r3, #2
 80059da:	441a      	add	r2, r3
 80059dc:	8a3b      	ldrh	r3, [r7, #16]
 80059de:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80059e2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80059e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80059ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059ee:	b29b      	uxth	r3, r3
 80059f0:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80059f2:	2300      	movs	r3, #0
}
 80059f4:	4618      	mov	r0, r3
 80059f6:	3748      	adds	r7, #72	; 0x48
 80059f8:	46bd      	mov	sp, r7
 80059fa:	bd80      	pop	{r7, pc}

080059fc <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80059fc:	b480      	push	{r7}
 80059fe:	b087      	sub	sp, #28
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	60f8      	str	r0, [r7, #12]
 8005a04:	607b      	str	r3, [r7, #4]
 8005a06:	460b      	mov	r3, r1
 8005a08:	817b      	strh	r3, [r7, #10]
 8005a0a:	4613      	mov	r3, r2
 8005a0c:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8005a0e:	897b      	ldrh	r3, [r7, #10]
 8005a10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a14:	b29b      	uxth	r3, r3
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d00b      	beq.n	8005a32 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005a1a:	897b      	ldrh	r3, [r7, #10]
 8005a1c:	f003 0307 	and.w	r3, r3, #7
 8005a20:	1c5a      	adds	r2, r3, #1
 8005a22:	4613      	mov	r3, r2
 8005a24:	009b      	lsls	r3, r3, #2
 8005a26:	4413      	add	r3, r2
 8005a28:	00db      	lsls	r3, r3, #3
 8005a2a:	68fa      	ldr	r2, [r7, #12]
 8005a2c:	4413      	add	r3, r2
 8005a2e:	617b      	str	r3, [r7, #20]
 8005a30:	e009      	b.n	8005a46 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005a32:	897a      	ldrh	r2, [r7, #10]
 8005a34:	4613      	mov	r3, r2
 8005a36:	009b      	lsls	r3, r3, #2
 8005a38:	4413      	add	r3, r2
 8005a3a:	00db      	lsls	r3, r3, #3
 8005a3c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005a40:	68fa      	ldr	r2, [r7, #12]
 8005a42:	4413      	add	r3, r2
 8005a44:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8005a46:	893b      	ldrh	r3, [r7, #8]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d107      	bne.n	8005a5c <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	b29a      	uxth	r2, r3
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	80da      	strh	r2, [r3, #6]
 8005a5a:	e00b      	b.n	8005a74 <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8005a5c:	697b      	ldr	r3, [r7, #20]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	b29a      	uxth	r2, r3
 8005a66:	697b      	ldr	r3, [r7, #20]
 8005a68:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	0c1b      	lsrs	r3, r3, #16
 8005a6e:	b29a      	uxth	r2, r3
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8005a74:	2300      	movs	r3, #0
}
 8005a76:	4618      	mov	r0, r3
 8005a78:	371c      	adds	r7, #28
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bc80      	pop	{r7}
 8005a7e:	4770      	bx	lr

08005a80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b086      	sub	sp, #24
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d101      	bne.n	8005a92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005a8e:	2301      	movs	r3, #1
 8005a90:	e26c      	b.n	8005f6c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f003 0301 	and.w	r3, r3, #1
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	f000 8087 	beq.w	8005bae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005aa0:	4b92      	ldr	r3, [pc, #584]	; (8005cec <HAL_RCC_OscConfig+0x26c>)
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	f003 030c 	and.w	r3, r3, #12
 8005aa8:	2b04      	cmp	r3, #4
 8005aaa:	d00c      	beq.n	8005ac6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005aac:	4b8f      	ldr	r3, [pc, #572]	; (8005cec <HAL_RCC_OscConfig+0x26c>)
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	f003 030c 	and.w	r3, r3, #12
 8005ab4:	2b08      	cmp	r3, #8
 8005ab6:	d112      	bne.n	8005ade <HAL_RCC_OscConfig+0x5e>
 8005ab8:	4b8c      	ldr	r3, [pc, #560]	; (8005cec <HAL_RCC_OscConfig+0x26c>)
 8005aba:	685b      	ldr	r3, [r3, #4]
 8005abc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ac0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ac4:	d10b      	bne.n	8005ade <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ac6:	4b89      	ldr	r3, [pc, #548]	; (8005cec <HAL_RCC_OscConfig+0x26c>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d06c      	beq.n	8005bac <HAL_RCC_OscConfig+0x12c>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d168      	bne.n	8005bac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005ada:	2301      	movs	r3, #1
 8005adc:	e246      	b.n	8005f6c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	685b      	ldr	r3, [r3, #4]
 8005ae2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ae6:	d106      	bne.n	8005af6 <HAL_RCC_OscConfig+0x76>
 8005ae8:	4b80      	ldr	r3, [pc, #512]	; (8005cec <HAL_RCC_OscConfig+0x26c>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a7f      	ldr	r2, [pc, #508]	; (8005cec <HAL_RCC_OscConfig+0x26c>)
 8005aee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005af2:	6013      	str	r3, [r2, #0]
 8005af4:	e02e      	b.n	8005b54 <HAL_RCC_OscConfig+0xd4>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d10c      	bne.n	8005b18 <HAL_RCC_OscConfig+0x98>
 8005afe:	4b7b      	ldr	r3, [pc, #492]	; (8005cec <HAL_RCC_OscConfig+0x26c>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a7a      	ldr	r2, [pc, #488]	; (8005cec <HAL_RCC_OscConfig+0x26c>)
 8005b04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b08:	6013      	str	r3, [r2, #0]
 8005b0a:	4b78      	ldr	r3, [pc, #480]	; (8005cec <HAL_RCC_OscConfig+0x26c>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4a77      	ldr	r2, [pc, #476]	; (8005cec <HAL_RCC_OscConfig+0x26c>)
 8005b10:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005b14:	6013      	str	r3, [r2, #0]
 8005b16:	e01d      	b.n	8005b54 <HAL_RCC_OscConfig+0xd4>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005b20:	d10c      	bne.n	8005b3c <HAL_RCC_OscConfig+0xbc>
 8005b22:	4b72      	ldr	r3, [pc, #456]	; (8005cec <HAL_RCC_OscConfig+0x26c>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	4a71      	ldr	r2, [pc, #452]	; (8005cec <HAL_RCC_OscConfig+0x26c>)
 8005b28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005b2c:	6013      	str	r3, [r2, #0]
 8005b2e:	4b6f      	ldr	r3, [pc, #444]	; (8005cec <HAL_RCC_OscConfig+0x26c>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	4a6e      	ldr	r2, [pc, #440]	; (8005cec <HAL_RCC_OscConfig+0x26c>)
 8005b34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b38:	6013      	str	r3, [r2, #0]
 8005b3a:	e00b      	b.n	8005b54 <HAL_RCC_OscConfig+0xd4>
 8005b3c:	4b6b      	ldr	r3, [pc, #428]	; (8005cec <HAL_RCC_OscConfig+0x26c>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	4a6a      	ldr	r2, [pc, #424]	; (8005cec <HAL_RCC_OscConfig+0x26c>)
 8005b42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b46:	6013      	str	r3, [r2, #0]
 8005b48:	4b68      	ldr	r3, [pc, #416]	; (8005cec <HAL_RCC_OscConfig+0x26c>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a67      	ldr	r2, [pc, #412]	; (8005cec <HAL_RCC_OscConfig+0x26c>)
 8005b4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005b52:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d013      	beq.n	8005b84 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b5c:	f7fc f88e 	bl	8001c7c <HAL_GetTick>
 8005b60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b62:	e008      	b.n	8005b76 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b64:	f7fc f88a 	bl	8001c7c <HAL_GetTick>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	693b      	ldr	r3, [r7, #16]
 8005b6c:	1ad3      	subs	r3, r2, r3
 8005b6e:	2b64      	cmp	r3, #100	; 0x64
 8005b70:	d901      	bls.n	8005b76 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005b72:	2303      	movs	r3, #3
 8005b74:	e1fa      	b.n	8005f6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b76:	4b5d      	ldr	r3, [pc, #372]	; (8005cec <HAL_RCC_OscConfig+0x26c>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d0f0      	beq.n	8005b64 <HAL_RCC_OscConfig+0xe4>
 8005b82:	e014      	b.n	8005bae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b84:	f7fc f87a 	bl	8001c7c <HAL_GetTick>
 8005b88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b8a:	e008      	b.n	8005b9e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b8c:	f7fc f876 	bl	8001c7c <HAL_GetTick>
 8005b90:	4602      	mov	r2, r0
 8005b92:	693b      	ldr	r3, [r7, #16]
 8005b94:	1ad3      	subs	r3, r2, r3
 8005b96:	2b64      	cmp	r3, #100	; 0x64
 8005b98:	d901      	bls.n	8005b9e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005b9a:	2303      	movs	r3, #3
 8005b9c:	e1e6      	b.n	8005f6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b9e:	4b53      	ldr	r3, [pc, #332]	; (8005cec <HAL_RCC_OscConfig+0x26c>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d1f0      	bne.n	8005b8c <HAL_RCC_OscConfig+0x10c>
 8005baa:	e000      	b.n	8005bae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005bac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f003 0302 	and.w	r3, r3, #2
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d063      	beq.n	8005c82 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005bba:	4b4c      	ldr	r3, [pc, #304]	; (8005cec <HAL_RCC_OscConfig+0x26c>)
 8005bbc:	685b      	ldr	r3, [r3, #4]
 8005bbe:	f003 030c 	and.w	r3, r3, #12
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d00b      	beq.n	8005bde <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005bc6:	4b49      	ldr	r3, [pc, #292]	; (8005cec <HAL_RCC_OscConfig+0x26c>)
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	f003 030c 	and.w	r3, r3, #12
 8005bce:	2b08      	cmp	r3, #8
 8005bd0:	d11c      	bne.n	8005c0c <HAL_RCC_OscConfig+0x18c>
 8005bd2:	4b46      	ldr	r3, [pc, #280]	; (8005cec <HAL_RCC_OscConfig+0x26c>)
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d116      	bne.n	8005c0c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005bde:	4b43      	ldr	r3, [pc, #268]	; (8005cec <HAL_RCC_OscConfig+0x26c>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f003 0302 	and.w	r3, r3, #2
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d005      	beq.n	8005bf6 <HAL_RCC_OscConfig+0x176>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	691b      	ldr	r3, [r3, #16]
 8005bee:	2b01      	cmp	r3, #1
 8005bf0:	d001      	beq.n	8005bf6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	e1ba      	b.n	8005f6c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bf6:	4b3d      	ldr	r3, [pc, #244]	; (8005cec <HAL_RCC_OscConfig+0x26c>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	695b      	ldr	r3, [r3, #20]
 8005c02:	00db      	lsls	r3, r3, #3
 8005c04:	4939      	ldr	r1, [pc, #228]	; (8005cec <HAL_RCC_OscConfig+0x26c>)
 8005c06:	4313      	orrs	r3, r2
 8005c08:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c0a:	e03a      	b.n	8005c82 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	691b      	ldr	r3, [r3, #16]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d020      	beq.n	8005c56 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005c14:	4b36      	ldr	r3, [pc, #216]	; (8005cf0 <HAL_RCC_OscConfig+0x270>)
 8005c16:	2201      	movs	r2, #1
 8005c18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c1a:	f7fc f82f 	bl	8001c7c <HAL_GetTick>
 8005c1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c20:	e008      	b.n	8005c34 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c22:	f7fc f82b 	bl	8001c7c <HAL_GetTick>
 8005c26:	4602      	mov	r2, r0
 8005c28:	693b      	ldr	r3, [r7, #16]
 8005c2a:	1ad3      	subs	r3, r2, r3
 8005c2c:	2b02      	cmp	r3, #2
 8005c2e:	d901      	bls.n	8005c34 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005c30:	2303      	movs	r3, #3
 8005c32:	e19b      	b.n	8005f6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c34:	4b2d      	ldr	r3, [pc, #180]	; (8005cec <HAL_RCC_OscConfig+0x26c>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f003 0302 	and.w	r3, r3, #2
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d0f0      	beq.n	8005c22 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c40:	4b2a      	ldr	r3, [pc, #168]	; (8005cec <HAL_RCC_OscConfig+0x26c>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	695b      	ldr	r3, [r3, #20]
 8005c4c:	00db      	lsls	r3, r3, #3
 8005c4e:	4927      	ldr	r1, [pc, #156]	; (8005cec <HAL_RCC_OscConfig+0x26c>)
 8005c50:	4313      	orrs	r3, r2
 8005c52:	600b      	str	r3, [r1, #0]
 8005c54:	e015      	b.n	8005c82 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c56:	4b26      	ldr	r3, [pc, #152]	; (8005cf0 <HAL_RCC_OscConfig+0x270>)
 8005c58:	2200      	movs	r2, #0
 8005c5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c5c:	f7fc f80e 	bl	8001c7c <HAL_GetTick>
 8005c60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c62:	e008      	b.n	8005c76 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c64:	f7fc f80a 	bl	8001c7c <HAL_GetTick>
 8005c68:	4602      	mov	r2, r0
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	1ad3      	subs	r3, r2, r3
 8005c6e:	2b02      	cmp	r3, #2
 8005c70:	d901      	bls.n	8005c76 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005c72:	2303      	movs	r3, #3
 8005c74:	e17a      	b.n	8005f6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c76:	4b1d      	ldr	r3, [pc, #116]	; (8005cec <HAL_RCC_OscConfig+0x26c>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f003 0302 	and.w	r3, r3, #2
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d1f0      	bne.n	8005c64 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f003 0308 	and.w	r3, r3, #8
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d03a      	beq.n	8005d04 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	699b      	ldr	r3, [r3, #24]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d019      	beq.n	8005cca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c96:	4b17      	ldr	r3, [pc, #92]	; (8005cf4 <HAL_RCC_OscConfig+0x274>)
 8005c98:	2201      	movs	r2, #1
 8005c9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c9c:	f7fb ffee 	bl	8001c7c <HAL_GetTick>
 8005ca0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ca2:	e008      	b.n	8005cb6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ca4:	f7fb ffea 	bl	8001c7c <HAL_GetTick>
 8005ca8:	4602      	mov	r2, r0
 8005caa:	693b      	ldr	r3, [r7, #16]
 8005cac:	1ad3      	subs	r3, r2, r3
 8005cae:	2b02      	cmp	r3, #2
 8005cb0:	d901      	bls.n	8005cb6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005cb2:	2303      	movs	r3, #3
 8005cb4:	e15a      	b.n	8005f6c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005cb6:	4b0d      	ldr	r3, [pc, #52]	; (8005cec <HAL_RCC_OscConfig+0x26c>)
 8005cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cba:	f003 0302 	and.w	r3, r3, #2
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d0f0      	beq.n	8005ca4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005cc2:	2001      	movs	r0, #1
 8005cc4:	f000 fac6 	bl	8006254 <RCC_Delay>
 8005cc8:	e01c      	b.n	8005d04 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005cca:	4b0a      	ldr	r3, [pc, #40]	; (8005cf4 <HAL_RCC_OscConfig+0x274>)
 8005ccc:	2200      	movs	r2, #0
 8005cce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005cd0:	f7fb ffd4 	bl	8001c7c <HAL_GetTick>
 8005cd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005cd6:	e00f      	b.n	8005cf8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005cd8:	f7fb ffd0 	bl	8001c7c <HAL_GetTick>
 8005cdc:	4602      	mov	r2, r0
 8005cde:	693b      	ldr	r3, [r7, #16]
 8005ce0:	1ad3      	subs	r3, r2, r3
 8005ce2:	2b02      	cmp	r3, #2
 8005ce4:	d908      	bls.n	8005cf8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005ce6:	2303      	movs	r3, #3
 8005ce8:	e140      	b.n	8005f6c <HAL_RCC_OscConfig+0x4ec>
 8005cea:	bf00      	nop
 8005cec:	40021000 	.word	0x40021000
 8005cf0:	42420000 	.word	0x42420000
 8005cf4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005cf8:	4b9e      	ldr	r3, [pc, #632]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cfc:	f003 0302 	and.w	r3, r3, #2
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d1e9      	bne.n	8005cd8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f003 0304 	and.w	r3, r3, #4
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	f000 80a6 	beq.w	8005e5e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d12:	2300      	movs	r3, #0
 8005d14:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d16:	4b97      	ldr	r3, [pc, #604]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005d18:	69db      	ldr	r3, [r3, #28]
 8005d1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d10d      	bne.n	8005d3e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d22:	4b94      	ldr	r3, [pc, #592]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005d24:	69db      	ldr	r3, [r3, #28]
 8005d26:	4a93      	ldr	r2, [pc, #588]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005d28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d2c:	61d3      	str	r3, [r2, #28]
 8005d2e:	4b91      	ldr	r3, [pc, #580]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005d30:	69db      	ldr	r3, [r3, #28]
 8005d32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d36:	60bb      	str	r3, [r7, #8]
 8005d38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d3e:	4b8e      	ldr	r3, [pc, #568]	; (8005f78 <HAL_RCC_OscConfig+0x4f8>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d118      	bne.n	8005d7c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005d4a:	4b8b      	ldr	r3, [pc, #556]	; (8005f78 <HAL_RCC_OscConfig+0x4f8>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a8a      	ldr	r2, [pc, #552]	; (8005f78 <HAL_RCC_OscConfig+0x4f8>)
 8005d50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d56:	f7fb ff91 	bl	8001c7c <HAL_GetTick>
 8005d5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d5c:	e008      	b.n	8005d70 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d5e:	f7fb ff8d 	bl	8001c7c <HAL_GetTick>
 8005d62:	4602      	mov	r2, r0
 8005d64:	693b      	ldr	r3, [r7, #16]
 8005d66:	1ad3      	subs	r3, r2, r3
 8005d68:	2b64      	cmp	r3, #100	; 0x64
 8005d6a:	d901      	bls.n	8005d70 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005d6c:	2303      	movs	r3, #3
 8005d6e:	e0fd      	b.n	8005f6c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d70:	4b81      	ldr	r3, [pc, #516]	; (8005f78 <HAL_RCC_OscConfig+0x4f8>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d0f0      	beq.n	8005d5e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	68db      	ldr	r3, [r3, #12]
 8005d80:	2b01      	cmp	r3, #1
 8005d82:	d106      	bne.n	8005d92 <HAL_RCC_OscConfig+0x312>
 8005d84:	4b7b      	ldr	r3, [pc, #492]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005d86:	6a1b      	ldr	r3, [r3, #32]
 8005d88:	4a7a      	ldr	r2, [pc, #488]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005d8a:	f043 0301 	orr.w	r3, r3, #1
 8005d8e:	6213      	str	r3, [r2, #32]
 8005d90:	e02d      	b.n	8005dee <HAL_RCC_OscConfig+0x36e>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	68db      	ldr	r3, [r3, #12]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d10c      	bne.n	8005db4 <HAL_RCC_OscConfig+0x334>
 8005d9a:	4b76      	ldr	r3, [pc, #472]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005d9c:	6a1b      	ldr	r3, [r3, #32]
 8005d9e:	4a75      	ldr	r2, [pc, #468]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005da0:	f023 0301 	bic.w	r3, r3, #1
 8005da4:	6213      	str	r3, [r2, #32]
 8005da6:	4b73      	ldr	r3, [pc, #460]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005da8:	6a1b      	ldr	r3, [r3, #32]
 8005daa:	4a72      	ldr	r2, [pc, #456]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005dac:	f023 0304 	bic.w	r3, r3, #4
 8005db0:	6213      	str	r3, [r2, #32]
 8005db2:	e01c      	b.n	8005dee <HAL_RCC_OscConfig+0x36e>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	68db      	ldr	r3, [r3, #12]
 8005db8:	2b05      	cmp	r3, #5
 8005dba:	d10c      	bne.n	8005dd6 <HAL_RCC_OscConfig+0x356>
 8005dbc:	4b6d      	ldr	r3, [pc, #436]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005dbe:	6a1b      	ldr	r3, [r3, #32]
 8005dc0:	4a6c      	ldr	r2, [pc, #432]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005dc2:	f043 0304 	orr.w	r3, r3, #4
 8005dc6:	6213      	str	r3, [r2, #32]
 8005dc8:	4b6a      	ldr	r3, [pc, #424]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005dca:	6a1b      	ldr	r3, [r3, #32]
 8005dcc:	4a69      	ldr	r2, [pc, #420]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005dce:	f043 0301 	orr.w	r3, r3, #1
 8005dd2:	6213      	str	r3, [r2, #32]
 8005dd4:	e00b      	b.n	8005dee <HAL_RCC_OscConfig+0x36e>
 8005dd6:	4b67      	ldr	r3, [pc, #412]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005dd8:	6a1b      	ldr	r3, [r3, #32]
 8005dda:	4a66      	ldr	r2, [pc, #408]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005ddc:	f023 0301 	bic.w	r3, r3, #1
 8005de0:	6213      	str	r3, [r2, #32]
 8005de2:	4b64      	ldr	r3, [pc, #400]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005de4:	6a1b      	ldr	r3, [r3, #32]
 8005de6:	4a63      	ldr	r2, [pc, #396]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005de8:	f023 0304 	bic.w	r3, r3, #4
 8005dec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	68db      	ldr	r3, [r3, #12]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d015      	beq.n	8005e22 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005df6:	f7fb ff41 	bl	8001c7c <HAL_GetTick>
 8005dfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dfc:	e00a      	b.n	8005e14 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dfe:	f7fb ff3d 	bl	8001c7c <HAL_GetTick>
 8005e02:	4602      	mov	r2, r0
 8005e04:	693b      	ldr	r3, [r7, #16]
 8005e06:	1ad3      	subs	r3, r2, r3
 8005e08:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d901      	bls.n	8005e14 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005e10:	2303      	movs	r3, #3
 8005e12:	e0ab      	b.n	8005f6c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e14:	4b57      	ldr	r3, [pc, #348]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005e16:	6a1b      	ldr	r3, [r3, #32]
 8005e18:	f003 0302 	and.w	r3, r3, #2
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d0ee      	beq.n	8005dfe <HAL_RCC_OscConfig+0x37e>
 8005e20:	e014      	b.n	8005e4c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e22:	f7fb ff2b 	bl	8001c7c <HAL_GetTick>
 8005e26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e28:	e00a      	b.n	8005e40 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e2a:	f7fb ff27 	bl	8001c7c <HAL_GetTick>
 8005e2e:	4602      	mov	r2, r0
 8005e30:	693b      	ldr	r3, [r7, #16]
 8005e32:	1ad3      	subs	r3, r2, r3
 8005e34:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d901      	bls.n	8005e40 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005e3c:	2303      	movs	r3, #3
 8005e3e:	e095      	b.n	8005f6c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e40:	4b4c      	ldr	r3, [pc, #304]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005e42:	6a1b      	ldr	r3, [r3, #32]
 8005e44:	f003 0302 	and.w	r3, r3, #2
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d1ee      	bne.n	8005e2a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005e4c:	7dfb      	ldrb	r3, [r7, #23]
 8005e4e:	2b01      	cmp	r3, #1
 8005e50:	d105      	bne.n	8005e5e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e52:	4b48      	ldr	r3, [pc, #288]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005e54:	69db      	ldr	r3, [r3, #28]
 8005e56:	4a47      	ldr	r2, [pc, #284]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005e58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e5c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	69db      	ldr	r3, [r3, #28]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	f000 8081 	beq.w	8005f6a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005e68:	4b42      	ldr	r3, [pc, #264]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005e6a:	685b      	ldr	r3, [r3, #4]
 8005e6c:	f003 030c 	and.w	r3, r3, #12
 8005e70:	2b08      	cmp	r3, #8
 8005e72:	d061      	beq.n	8005f38 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	69db      	ldr	r3, [r3, #28]
 8005e78:	2b02      	cmp	r3, #2
 8005e7a:	d146      	bne.n	8005f0a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e7c:	4b3f      	ldr	r3, [pc, #252]	; (8005f7c <HAL_RCC_OscConfig+0x4fc>)
 8005e7e:	2200      	movs	r2, #0
 8005e80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e82:	f7fb fefb 	bl	8001c7c <HAL_GetTick>
 8005e86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005e88:	e008      	b.n	8005e9c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e8a:	f7fb fef7 	bl	8001c7c <HAL_GetTick>
 8005e8e:	4602      	mov	r2, r0
 8005e90:	693b      	ldr	r3, [r7, #16]
 8005e92:	1ad3      	subs	r3, r2, r3
 8005e94:	2b02      	cmp	r3, #2
 8005e96:	d901      	bls.n	8005e9c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005e98:	2303      	movs	r3, #3
 8005e9a:	e067      	b.n	8005f6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005e9c:	4b35      	ldr	r3, [pc, #212]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d1f0      	bne.n	8005e8a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6a1b      	ldr	r3, [r3, #32]
 8005eac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005eb0:	d108      	bne.n	8005ec4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005eb2:	4b30      	ldr	r3, [pc, #192]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	689b      	ldr	r3, [r3, #8]
 8005ebe:	492d      	ldr	r1, [pc, #180]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005ec0:	4313      	orrs	r3, r2
 8005ec2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005ec4:	4b2b      	ldr	r3, [pc, #172]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005ec6:	685b      	ldr	r3, [r3, #4]
 8005ec8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6a19      	ldr	r1, [r3, #32]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ed4:	430b      	orrs	r3, r1
 8005ed6:	4927      	ldr	r1, [pc, #156]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005edc:	4b27      	ldr	r3, [pc, #156]	; (8005f7c <HAL_RCC_OscConfig+0x4fc>)
 8005ede:	2201      	movs	r2, #1
 8005ee0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ee2:	f7fb fecb 	bl	8001c7c <HAL_GetTick>
 8005ee6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005ee8:	e008      	b.n	8005efc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005eea:	f7fb fec7 	bl	8001c7c <HAL_GetTick>
 8005eee:	4602      	mov	r2, r0
 8005ef0:	693b      	ldr	r3, [r7, #16]
 8005ef2:	1ad3      	subs	r3, r2, r3
 8005ef4:	2b02      	cmp	r3, #2
 8005ef6:	d901      	bls.n	8005efc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005ef8:	2303      	movs	r3, #3
 8005efa:	e037      	b.n	8005f6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005efc:	4b1d      	ldr	r3, [pc, #116]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d0f0      	beq.n	8005eea <HAL_RCC_OscConfig+0x46a>
 8005f08:	e02f      	b.n	8005f6a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f0a:	4b1c      	ldr	r3, [pc, #112]	; (8005f7c <HAL_RCC_OscConfig+0x4fc>)
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f10:	f7fb feb4 	bl	8001c7c <HAL_GetTick>
 8005f14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005f16:	e008      	b.n	8005f2a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f18:	f7fb feb0 	bl	8001c7c <HAL_GetTick>
 8005f1c:	4602      	mov	r2, r0
 8005f1e:	693b      	ldr	r3, [r7, #16]
 8005f20:	1ad3      	subs	r3, r2, r3
 8005f22:	2b02      	cmp	r3, #2
 8005f24:	d901      	bls.n	8005f2a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005f26:	2303      	movs	r3, #3
 8005f28:	e020      	b.n	8005f6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005f2a:	4b12      	ldr	r3, [pc, #72]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d1f0      	bne.n	8005f18 <HAL_RCC_OscConfig+0x498>
 8005f36:	e018      	b.n	8005f6a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	69db      	ldr	r3, [r3, #28]
 8005f3c:	2b01      	cmp	r3, #1
 8005f3e:	d101      	bne.n	8005f44 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8005f40:	2301      	movs	r3, #1
 8005f42:	e013      	b.n	8005f6c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005f44:	4b0b      	ldr	r3, [pc, #44]	; (8005f74 <HAL_RCC_OscConfig+0x4f4>)
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6a1b      	ldr	r3, [r3, #32]
 8005f54:	429a      	cmp	r2, r3
 8005f56:	d106      	bne.n	8005f66 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f62:	429a      	cmp	r2, r3
 8005f64:	d001      	beq.n	8005f6a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8005f66:	2301      	movs	r3, #1
 8005f68:	e000      	b.n	8005f6c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8005f6a:	2300      	movs	r3, #0
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	3718      	adds	r7, #24
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bd80      	pop	{r7, pc}
 8005f74:	40021000 	.word	0x40021000
 8005f78:	40007000 	.word	0x40007000
 8005f7c:	42420060 	.word	0x42420060

08005f80 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b084      	sub	sp, #16
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
 8005f88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d101      	bne.n	8005f94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f90:	2301      	movs	r3, #1
 8005f92:	e0d0      	b.n	8006136 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005f94:	4b6a      	ldr	r3, [pc, #424]	; (8006140 <HAL_RCC_ClockConfig+0x1c0>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f003 0307 	and.w	r3, r3, #7
 8005f9c:	683a      	ldr	r2, [r7, #0]
 8005f9e:	429a      	cmp	r2, r3
 8005fa0:	d910      	bls.n	8005fc4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fa2:	4b67      	ldr	r3, [pc, #412]	; (8006140 <HAL_RCC_ClockConfig+0x1c0>)
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f023 0207 	bic.w	r2, r3, #7
 8005faa:	4965      	ldr	r1, [pc, #404]	; (8006140 <HAL_RCC_ClockConfig+0x1c0>)
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fb2:	4b63      	ldr	r3, [pc, #396]	; (8006140 <HAL_RCC_ClockConfig+0x1c0>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f003 0307 	and.w	r3, r3, #7
 8005fba:	683a      	ldr	r2, [r7, #0]
 8005fbc:	429a      	cmp	r2, r3
 8005fbe:	d001      	beq.n	8005fc4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	e0b8      	b.n	8006136 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f003 0302 	and.w	r3, r3, #2
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d020      	beq.n	8006012 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f003 0304 	and.w	r3, r3, #4
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d005      	beq.n	8005fe8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005fdc:	4b59      	ldr	r3, [pc, #356]	; (8006144 <HAL_RCC_ClockConfig+0x1c4>)
 8005fde:	685b      	ldr	r3, [r3, #4]
 8005fe0:	4a58      	ldr	r2, [pc, #352]	; (8006144 <HAL_RCC_ClockConfig+0x1c4>)
 8005fe2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005fe6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f003 0308 	and.w	r3, r3, #8
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d005      	beq.n	8006000 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005ff4:	4b53      	ldr	r3, [pc, #332]	; (8006144 <HAL_RCC_ClockConfig+0x1c4>)
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	4a52      	ldr	r2, [pc, #328]	; (8006144 <HAL_RCC_ClockConfig+0x1c4>)
 8005ffa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005ffe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006000:	4b50      	ldr	r3, [pc, #320]	; (8006144 <HAL_RCC_ClockConfig+0x1c4>)
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	689b      	ldr	r3, [r3, #8]
 800600c:	494d      	ldr	r1, [pc, #308]	; (8006144 <HAL_RCC_ClockConfig+0x1c4>)
 800600e:	4313      	orrs	r3, r2
 8006010:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f003 0301 	and.w	r3, r3, #1
 800601a:	2b00      	cmp	r3, #0
 800601c:	d040      	beq.n	80060a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	2b01      	cmp	r3, #1
 8006024:	d107      	bne.n	8006036 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006026:	4b47      	ldr	r3, [pc, #284]	; (8006144 <HAL_RCC_ClockConfig+0x1c4>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800602e:	2b00      	cmp	r3, #0
 8006030:	d115      	bne.n	800605e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006032:	2301      	movs	r3, #1
 8006034:	e07f      	b.n	8006136 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	2b02      	cmp	r3, #2
 800603c:	d107      	bne.n	800604e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800603e:	4b41      	ldr	r3, [pc, #260]	; (8006144 <HAL_RCC_ClockConfig+0x1c4>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006046:	2b00      	cmp	r3, #0
 8006048:	d109      	bne.n	800605e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800604a:	2301      	movs	r3, #1
 800604c:	e073      	b.n	8006136 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800604e:	4b3d      	ldr	r3, [pc, #244]	; (8006144 <HAL_RCC_ClockConfig+0x1c4>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f003 0302 	and.w	r3, r3, #2
 8006056:	2b00      	cmp	r3, #0
 8006058:	d101      	bne.n	800605e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800605a:	2301      	movs	r3, #1
 800605c:	e06b      	b.n	8006136 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800605e:	4b39      	ldr	r3, [pc, #228]	; (8006144 <HAL_RCC_ClockConfig+0x1c4>)
 8006060:	685b      	ldr	r3, [r3, #4]
 8006062:	f023 0203 	bic.w	r2, r3, #3
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	4936      	ldr	r1, [pc, #216]	; (8006144 <HAL_RCC_ClockConfig+0x1c4>)
 800606c:	4313      	orrs	r3, r2
 800606e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006070:	f7fb fe04 	bl	8001c7c <HAL_GetTick>
 8006074:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006076:	e00a      	b.n	800608e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006078:	f7fb fe00 	bl	8001c7c <HAL_GetTick>
 800607c:	4602      	mov	r2, r0
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	1ad3      	subs	r3, r2, r3
 8006082:	f241 3288 	movw	r2, #5000	; 0x1388
 8006086:	4293      	cmp	r3, r2
 8006088:	d901      	bls.n	800608e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800608a:	2303      	movs	r3, #3
 800608c:	e053      	b.n	8006136 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800608e:	4b2d      	ldr	r3, [pc, #180]	; (8006144 <HAL_RCC_ClockConfig+0x1c4>)
 8006090:	685b      	ldr	r3, [r3, #4]
 8006092:	f003 020c 	and.w	r2, r3, #12
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	009b      	lsls	r3, r3, #2
 800609c:	429a      	cmp	r2, r3
 800609e:	d1eb      	bne.n	8006078 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80060a0:	4b27      	ldr	r3, [pc, #156]	; (8006140 <HAL_RCC_ClockConfig+0x1c0>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f003 0307 	and.w	r3, r3, #7
 80060a8:	683a      	ldr	r2, [r7, #0]
 80060aa:	429a      	cmp	r2, r3
 80060ac:	d210      	bcs.n	80060d0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060ae:	4b24      	ldr	r3, [pc, #144]	; (8006140 <HAL_RCC_ClockConfig+0x1c0>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f023 0207 	bic.w	r2, r3, #7
 80060b6:	4922      	ldr	r1, [pc, #136]	; (8006140 <HAL_RCC_ClockConfig+0x1c0>)
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	4313      	orrs	r3, r2
 80060bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80060be:	4b20      	ldr	r3, [pc, #128]	; (8006140 <HAL_RCC_ClockConfig+0x1c0>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f003 0307 	and.w	r3, r3, #7
 80060c6:	683a      	ldr	r2, [r7, #0]
 80060c8:	429a      	cmp	r2, r3
 80060ca:	d001      	beq.n	80060d0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80060cc:	2301      	movs	r3, #1
 80060ce:	e032      	b.n	8006136 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f003 0304 	and.w	r3, r3, #4
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d008      	beq.n	80060ee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80060dc:	4b19      	ldr	r3, [pc, #100]	; (8006144 <HAL_RCC_ClockConfig+0x1c4>)
 80060de:	685b      	ldr	r3, [r3, #4]
 80060e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	68db      	ldr	r3, [r3, #12]
 80060e8:	4916      	ldr	r1, [pc, #88]	; (8006144 <HAL_RCC_ClockConfig+0x1c4>)
 80060ea:	4313      	orrs	r3, r2
 80060ec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f003 0308 	and.w	r3, r3, #8
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d009      	beq.n	800610e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80060fa:	4b12      	ldr	r3, [pc, #72]	; (8006144 <HAL_RCC_ClockConfig+0x1c4>)
 80060fc:	685b      	ldr	r3, [r3, #4]
 80060fe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	691b      	ldr	r3, [r3, #16]
 8006106:	00db      	lsls	r3, r3, #3
 8006108:	490e      	ldr	r1, [pc, #56]	; (8006144 <HAL_RCC_ClockConfig+0x1c4>)
 800610a:	4313      	orrs	r3, r2
 800610c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800610e:	f000 f821 	bl	8006154 <HAL_RCC_GetSysClockFreq>
 8006112:	4601      	mov	r1, r0
 8006114:	4b0b      	ldr	r3, [pc, #44]	; (8006144 <HAL_RCC_ClockConfig+0x1c4>)
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	091b      	lsrs	r3, r3, #4
 800611a:	f003 030f 	and.w	r3, r3, #15
 800611e:	4a0a      	ldr	r2, [pc, #40]	; (8006148 <HAL_RCC_ClockConfig+0x1c8>)
 8006120:	5cd3      	ldrb	r3, [r2, r3]
 8006122:	fa21 f303 	lsr.w	r3, r1, r3
 8006126:	4a09      	ldr	r2, [pc, #36]	; (800614c <HAL_RCC_ClockConfig+0x1cc>)
 8006128:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800612a:	4b09      	ldr	r3, [pc, #36]	; (8006150 <HAL_RCC_ClockConfig+0x1d0>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4618      	mov	r0, r3
 8006130:	f7fb fd62 	bl	8001bf8 <HAL_InitTick>

  return HAL_OK;
 8006134:	2300      	movs	r3, #0
}
 8006136:	4618      	mov	r0, r3
 8006138:	3710      	adds	r7, #16
 800613a:	46bd      	mov	sp, r7
 800613c:	bd80      	pop	{r7, pc}
 800613e:	bf00      	nop
 8006140:	40022000 	.word	0x40022000
 8006144:	40021000 	.word	0x40021000
 8006148:	0800acc8 	.word	0x0800acc8
 800614c:	20000018 	.word	0x20000018
 8006150:	2000001c 	.word	0x2000001c

08006154 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006154:	b490      	push	{r4, r7}
 8006156:	b08a      	sub	sp, #40	; 0x28
 8006158:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800615a:	4b2a      	ldr	r3, [pc, #168]	; (8006204 <HAL_RCC_GetSysClockFreq+0xb0>)
 800615c:	1d3c      	adds	r4, r7, #4
 800615e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006160:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8006164:	4b28      	ldr	r3, [pc, #160]	; (8006208 <HAL_RCC_GetSysClockFreq+0xb4>)
 8006166:	881b      	ldrh	r3, [r3, #0]
 8006168:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800616a:	2300      	movs	r3, #0
 800616c:	61fb      	str	r3, [r7, #28]
 800616e:	2300      	movs	r3, #0
 8006170:	61bb      	str	r3, [r7, #24]
 8006172:	2300      	movs	r3, #0
 8006174:	627b      	str	r3, [r7, #36]	; 0x24
 8006176:	2300      	movs	r3, #0
 8006178:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800617a:	2300      	movs	r3, #0
 800617c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800617e:	4b23      	ldr	r3, [pc, #140]	; (800620c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006180:	685b      	ldr	r3, [r3, #4]
 8006182:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006184:	69fb      	ldr	r3, [r7, #28]
 8006186:	f003 030c 	and.w	r3, r3, #12
 800618a:	2b04      	cmp	r3, #4
 800618c:	d002      	beq.n	8006194 <HAL_RCC_GetSysClockFreq+0x40>
 800618e:	2b08      	cmp	r3, #8
 8006190:	d003      	beq.n	800619a <HAL_RCC_GetSysClockFreq+0x46>
 8006192:	e02d      	b.n	80061f0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006194:	4b1e      	ldr	r3, [pc, #120]	; (8006210 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006196:	623b      	str	r3, [r7, #32]
      break;
 8006198:	e02d      	b.n	80061f6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800619a:	69fb      	ldr	r3, [r7, #28]
 800619c:	0c9b      	lsrs	r3, r3, #18
 800619e:	f003 030f 	and.w	r3, r3, #15
 80061a2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80061a6:	4413      	add	r3, r2
 80061a8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80061ac:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80061ae:	69fb      	ldr	r3, [r7, #28]
 80061b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d013      	beq.n	80061e0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80061b8:	4b14      	ldr	r3, [pc, #80]	; (800620c <HAL_RCC_GetSysClockFreq+0xb8>)
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	0c5b      	lsrs	r3, r3, #17
 80061be:	f003 0301 	and.w	r3, r3, #1
 80061c2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80061c6:	4413      	add	r3, r2
 80061c8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80061cc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	4a0f      	ldr	r2, [pc, #60]	; (8006210 <HAL_RCC_GetSysClockFreq+0xbc>)
 80061d2:	fb02 f203 	mul.w	r2, r2, r3
 80061d6:	69bb      	ldr	r3, [r7, #24]
 80061d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80061dc:	627b      	str	r3, [r7, #36]	; 0x24
 80061de:	e004      	b.n	80061ea <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80061e0:	697b      	ldr	r3, [r7, #20]
 80061e2:	4a0c      	ldr	r2, [pc, #48]	; (8006214 <HAL_RCC_GetSysClockFreq+0xc0>)
 80061e4:	fb02 f303 	mul.w	r3, r2, r3
 80061e8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80061ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ec:	623b      	str	r3, [r7, #32]
      break;
 80061ee:	e002      	b.n	80061f6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80061f0:	4b07      	ldr	r3, [pc, #28]	; (8006210 <HAL_RCC_GetSysClockFreq+0xbc>)
 80061f2:	623b      	str	r3, [r7, #32]
      break;
 80061f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80061f6:	6a3b      	ldr	r3, [r7, #32]
}
 80061f8:	4618      	mov	r0, r3
 80061fa:	3728      	adds	r7, #40	; 0x28
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bc90      	pop	{r4, r7}
 8006200:	4770      	bx	lr
 8006202:	bf00      	nop
 8006204:	0800ac6c 	.word	0x0800ac6c
 8006208:	0800ac7c 	.word	0x0800ac7c
 800620c:	40021000 	.word	0x40021000
 8006210:	007a1200 	.word	0x007a1200
 8006214:	003d0900 	.word	0x003d0900

08006218 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006218:	b480      	push	{r7}
 800621a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800621c:	4b02      	ldr	r3, [pc, #8]	; (8006228 <HAL_RCC_GetHCLKFreq+0x10>)
 800621e:	681b      	ldr	r3, [r3, #0]
}
 8006220:	4618      	mov	r0, r3
 8006222:	46bd      	mov	sp, r7
 8006224:	bc80      	pop	{r7}
 8006226:	4770      	bx	lr
 8006228:	20000018 	.word	0x20000018

0800622c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006230:	f7ff fff2 	bl	8006218 <HAL_RCC_GetHCLKFreq>
 8006234:	4601      	mov	r1, r0
 8006236:	4b05      	ldr	r3, [pc, #20]	; (800624c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006238:	685b      	ldr	r3, [r3, #4]
 800623a:	0a1b      	lsrs	r3, r3, #8
 800623c:	f003 0307 	and.w	r3, r3, #7
 8006240:	4a03      	ldr	r2, [pc, #12]	; (8006250 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006242:	5cd3      	ldrb	r3, [r2, r3]
 8006244:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006248:	4618      	mov	r0, r3
 800624a:	bd80      	pop	{r7, pc}
 800624c:	40021000 	.word	0x40021000
 8006250:	0800acd8 	.word	0x0800acd8

08006254 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006254:	b480      	push	{r7}
 8006256:	b085      	sub	sp, #20
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800625c:	4b0a      	ldr	r3, [pc, #40]	; (8006288 <RCC_Delay+0x34>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4a0a      	ldr	r2, [pc, #40]	; (800628c <RCC_Delay+0x38>)
 8006262:	fba2 2303 	umull	r2, r3, r2, r3
 8006266:	0a5b      	lsrs	r3, r3, #9
 8006268:	687a      	ldr	r2, [r7, #4]
 800626a:	fb02 f303 	mul.w	r3, r2, r3
 800626e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006270:	bf00      	nop
  }
  while (Delay --);
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	1e5a      	subs	r2, r3, #1
 8006276:	60fa      	str	r2, [r7, #12]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d1f9      	bne.n	8006270 <RCC_Delay+0x1c>
}
 800627c:	bf00      	nop
 800627e:	3714      	adds	r7, #20
 8006280:	46bd      	mov	sp, r7
 8006282:	bc80      	pop	{r7}
 8006284:	4770      	bx	lr
 8006286:	bf00      	nop
 8006288:	20000018 	.word	0x20000018
 800628c:	10624dd3 	.word	0x10624dd3

08006290 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b086      	sub	sp, #24
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8006298:	2300      	movs	r3, #0
 800629a:	613b      	str	r3, [r7, #16]
 800629c:	2300      	movs	r3, #0
 800629e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f003 0301 	and.w	r3, r3, #1
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d07d      	beq.n	80063a8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80062ac:	2300      	movs	r3, #0
 80062ae:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80062b0:	4b4f      	ldr	r3, [pc, #316]	; (80063f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062b2:	69db      	ldr	r3, [r3, #28]
 80062b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d10d      	bne.n	80062d8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80062bc:	4b4c      	ldr	r3, [pc, #304]	; (80063f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062be:	69db      	ldr	r3, [r3, #28]
 80062c0:	4a4b      	ldr	r2, [pc, #300]	; (80063f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80062c6:	61d3      	str	r3, [r2, #28]
 80062c8:	4b49      	ldr	r3, [pc, #292]	; (80063f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062ca:	69db      	ldr	r3, [r3, #28]
 80062cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062d0:	60bb      	str	r3, [r7, #8]
 80062d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80062d4:	2301      	movs	r3, #1
 80062d6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062d8:	4b46      	ldr	r3, [pc, #280]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d118      	bne.n	8006316 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80062e4:	4b43      	ldr	r3, [pc, #268]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	4a42      	ldr	r2, [pc, #264]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80062ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80062ee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80062f0:	f7fb fcc4 	bl	8001c7c <HAL_GetTick>
 80062f4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062f6:	e008      	b.n	800630a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80062f8:	f7fb fcc0 	bl	8001c7c <HAL_GetTick>
 80062fc:	4602      	mov	r2, r0
 80062fe:	693b      	ldr	r3, [r7, #16]
 8006300:	1ad3      	subs	r3, r2, r3
 8006302:	2b64      	cmp	r3, #100	; 0x64
 8006304:	d901      	bls.n	800630a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8006306:	2303      	movs	r3, #3
 8006308:	e06d      	b.n	80063e6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800630a:	4b3a      	ldr	r3, [pc, #232]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006312:	2b00      	cmp	r3, #0
 8006314:	d0f0      	beq.n	80062f8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006316:	4b36      	ldr	r3, [pc, #216]	; (80063f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006318:	6a1b      	ldr	r3, [r3, #32]
 800631a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800631e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d02e      	beq.n	8006384 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	685b      	ldr	r3, [r3, #4]
 800632a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800632e:	68fa      	ldr	r2, [r7, #12]
 8006330:	429a      	cmp	r2, r3
 8006332:	d027      	beq.n	8006384 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006334:	4b2e      	ldr	r3, [pc, #184]	; (80063f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006336:	6a1b      	ldr	r3, [r3, #32]
 8006338:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800633c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800633e:	4b2e      	ldr	r3, [pc, #184]	; (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006340:	2201      	movs	r2, #1
 8006342:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006344:	4b2c      	ldr	r3, [pc, #176]	; (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006346:	2200      	movs	r2, #0
 8006348:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800634a:	4a29      	ldr	r2, [pc, #164]	; (80063f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	f003 0301 	and.w	r3, r3, #1
 8006356:	2b00      	cmp	r3, #0
 8006358:	d014      	beq.n	8006384 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800635a:	f7fb fc8f 	bl	8001c7c <HAL_GetTick>
 800635e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006360:	e00a      	b.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006362:	f7fb fc8b 	bl	8001c7c <HAL_GetTick>
 8006366:	4602      	mov	r2, r0
 8006368:	693b      	ldr	r3, [r7, #16]
 800636a:	1ad3      	subs	r3, r2, r3
 800636c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006370:	4293      	cmp	r3, r2
 8006372:	d901      	bls.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8006374:	2303      	movs	r3, #3
 8006376:	e036      	b.n	80063e6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006378:	4b1d      	ldr	r3, [pc, #116]	; (80063f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800637a:	6a1b      	ldr	r3, [r3, #32]
 800637c:	f003 0302 	and.w	r3, r3, #2
 8006380:	2b00      	cmp	r3, #0
 8006382:	d0ee      	beq.n	8006362 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006384:	4b1a      	ldr	r3, [pc, #104]	; (80063f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006386:	6a1b      	ldr	r3, [r3, #32]
 8006388:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	4917      	ldr	r1, [pc, #92]	; (80063f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006392:	4313      	orrs	r3, r2
 8006394:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006396:	7dfb      	ldrb	r3, [r7, #23]
 8006398:	2b01      	cmp	r3, #1
 800639a:	d105      	bne.n	80063a8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800639c:	4b14      	ldr	r3, [pc, #80]	; (80063f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800639e:	69db      	ldr	r3, [r3, #28]
 80063a0:	4a13      	ldr	r2, [pc, #76]	; (80063f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80063a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80063a6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f003 0302 	and.w	r3, r3, #2
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d008      	beq.n	80063c6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80063b4:	4b0e      	ldr	r3, [pc, #56]	; (80063f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80063b6:	685b      	ldr	r3, [r3, #4]
 80063b8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	689b      	ldr	r3, [r3, #8]
 80063c0:	490b      	ldr	r1, [pc, #44]	; (80063f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80063c2:	4313      	orrs	r3, r2
 80063c4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f003 0310 	and.w	r3, r3, #16
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d008      	beq.n	80063e4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80063d2:	4b07      	ldr	r3, [pc, #28]	; (80063f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80063d4:	685b      	ldr	r3, [r3, #4]
 80063d6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	68db      	ldr	r3, [r3, #12]
 80063de:	4904      	ldr	r1, [pc, #16]	; (80063f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80063e0:	4313      	orrs	r3, r2
 80063e2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80063e4:	2300      	movs	r3, #0
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	3718      	adds	r7, #24
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}
 80063ee:	bf00      	nop
 80063f0:	40021000 	.word	0x40021000
 80063f4:	40007000 	.word	0x40007000
 80063f8:	42420440 	.word	0x42420440

080063fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b082      	sub	sp, #8
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d101      	bne.n	800640e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800640a:	2301      	movs	r3, #1
 800640c:	e041      	b.n	8006492 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006414:	b2db      	uxtb	r3, r3
 8006416:	2b00      	cmp	r3, #0
 8006418:	d106      	bne.n	8006428 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2200      	movs	r2, #0
 800641e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f7fb f994 	bl	8001750 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2202      	movs	r2, #2
 800642c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681a      	ldr	r2, [r3, #0]
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	3304      	adds	r3, #4
 8006438:	4619      	mov	r1, r3
 800643a:	4610      	mov	r0, r2
 800643c:	f000 fa1a 	bl	8006874 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2201      	movs	r2, #1
 8006444:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2201      	movs	r2, #1
 800644c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2201      	movs	r2, #1
 8006454:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2201      	movs	r2, #1
 800645c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2201      	movs	r2, #1
 8006464:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2201      	movs	r2, #1
 800646c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2201      	movs	r2, #1
 8006474:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2201      	movs	r2, #1
 800647c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2201      	movs	r2, #1
 8006484:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2201      	movs	r2, #1
 800648c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006490:	2300      	movs	r3, #0
}
 8006492:	4618      	mov	r0, r3
 8006494:	3708      	adds	r7, #8
 8006496:	46bd      	mov	sp, r7
 8006498:	bd80      	pop	{r7, pc}

0800649a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800649a:	b580      	push	{r7, lr}
 800649c:	b082      	sub	sp, #8
 800649e:	af00      	add	r7, sp, #0
 80064a0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	691b      	ldr	r3, [r3, #16]
 80064a8:	f003 0302 	and.w	r3, r3, #2
 80064ac:	2b02      	cmp	r3, #2
 80064ae:	d122      	bne.n	80064f6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	68db      	ldr	r3, [r3, #12]
 80064b6:	f003 0302 	and.w	r3, r3, #2
 80064ba:	2b02      	cmp	r3, #2
 80064bc:	d11b      	bne.n	80064f6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f06f 0202 	mvn.w	r2, #2
 80064c6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2201      	movs	r2, #1
 80064cc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	699b      	ldr	r3, [r3, #24]
 80064d4:	f003 0303 	and.w	r3, r3, #3
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d003      	beq.n	80064e4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f000 f9ad 	bl	800683c <HAL_TIM_IC_CaptureCallback>
 80064e2:	e005      	b.n	80064f0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80064e4:	6878      	ldr	r0, [r7, #4]
 80064e6:	f000 f9a0 	bl	800682a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064ea:	6878      	ldr	r0, [r7, #4]
 80064ec:	f000 f9af 	bl	800684e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2200      	movs	r2, #0
 80064f4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	691b      	ldr	r3, [r3, #16]
 80064fc:	f003 0304 	and.w	r3, r3, #4
 8006500:	2b04      	cmp	r3, #4
 8006502:	d122      	bne.n	800654a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	68db      	ldr	r3, [r3, #12]
 800650a:	f003 0304 	and.w	r3, r3, #4
 800650e:	2b04      	cmp	r3, #4
 8006510:	d11b      	bne.n	800654a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f06f 0204 	mvn.w	r2, #4
 800651a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2202      	movs	r2, #2
 8006520:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	699b      	ldr	r3, [r3, #24]
 8006528:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800652c:	2b00      	cmp	r3, #0
 800652e:	d003      	beq.n	8006538 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006530:	6878      	ldr	r0, [r7, #4]
 8006532:	f000 f983 	bl	800683c <HAL_TIM_IC_CaptureCallback>
 8006536:	e005      	b.n	8006544 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f000 f976 	bl	800682a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800653e:	6878      	ldr	r0, [r7, #4]
 8006540:	f000 f985 	bl	800684e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2200      	movs	r2, #0
 8006548:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	691b      	ldr	r3, [r3, #16]
 8006550:	f003 0308 	and.w	r3, r3, #8
 8006554:	2b08      	cmp	r3, #8
 8006556:	d122      	bne.n	800659e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	68db      	ldr	r3, [r3, #12]
 800655e:	f003 0308 	and.w	r3, r3, #8
 8006562:	2b08      	cmp	r3, #8
 8006564:	d11b      	bne.n	800659e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f06f 0208 	mvn.w	r2, #8
 800656e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2204      	movs	r2, #4
 8006574:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	69db      	ldr	r3, [r3, #28]
 800657c:	f003 0303 	and.w	r3, r3, #3
 8006580:	2b00      	cmp	r3, #0
 8006582:	d003      	beq.n	800658c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006584:	6878      	ldr	r0, [r7, #4]
 8006586:	f000 f959 	bl	800683c <HAL_TIM_IC_CaptureCallback>
 800658a:	e005      	b.n	8006598 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800658c:	6878      	ldr	r0, [r7, #4]
 800658e:	f000 f94c 	bl	800682a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006592:	6878      	ldr	r0, [r7, #4]
 8006594:	f000 f95b 	bl	800684e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2200      	movs	r2, #0
 800659c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	691b      	ldr	r3, [r3, #16]
 80065a4:	f003 0310 	and.w	r3, r3, #16
 80065a8:	2b10      	cmp	r3, #16
 80065aa:	d122      	bne.n	80065f2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	68db      	ldr	r3, [r3, #12]
 80065b2:	f003 0310 	and.w	r3, r3, #16
 80065b6:	2b10      	cmp	r3, #16
 80065b8:	d11b      	bne.n	80065f2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f06f 0210 	mvn.w	r2, #16
 80065c2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2208      	movs	r2, #8
 80065c8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	69db      	ldr	r3, [r3, #28]
 80065d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d003      	beq.n	80065e0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065d8:	6878      	ldr	r0, [r7, #4]
 80065da:	f000 f92f 	bl	800683c <HAL_TIM_IC_CaptureCallback>
 80065de:	e005      	b.n	80065ec <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065e0:	6878      	ldr	r0, [r7, #4]
 80065e2:	f000 f922 	bl	800682a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065e6:	6878      	ldr	r0, [r7, #4]
 80065e8:	f000 f931 	bl	800684e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2200      	movs	r2, #0
 80065f0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	691b      	ldr	r3, [r3, #16]
 80065f8:	f003 0301 	and.w	r3, r3, #1
 80065fc:	2b01      	cmp	r3, #1
 80065fe:	d10e      	bne.n	800661e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	68db      	ldr	r3, [r3, #12]
 8006606:	f003 0301 	and.w	r3, r3, #1
 800660a:	2b01      	cmp	r3, #1
 800660c:	d107      	bne.n	800661e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f06f 0201 	mvn.w	r2, #1
 8006616:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006618:	6878      	ldr	r0, [r7, #4]
 800661a:	f000 f8fd 	bl	8006818 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	691b      	ldr	r3, [r3, #16]
 8006624:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006628:	2b80      	cmp	r3, #128	; 0x80
 800662a:	d10e      	bne.n	800664a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	68db      	ldr	r3, [r3, #12]
 8006632:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006636:	2b80      	cmp	r3, #128	; 0x80
 8006638:	d107      	bne.n	800664a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006642:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006644:	6878      	ldr	r0, [r7, #4]
 8006646:	f000 fa74 	bl	8006b32 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	691b      	ldr	r3, [r3, #16]
 8006650:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006654:	2b40      	cmp	r3, #64	; 0x40
 8006656:	d10e      	bne.n	8006676 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	68db      	ldr	r3, [r3, #12]
 800665e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006662:	2b40      	cmp	r3, #64	; 0x40
 8006664:	d107      	bne.n	8006676 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800666e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006670:	6878      	ldr	r0, [r7, #4]
 8006672:	f000 f8f5 	bl	8006860 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	691b      	ldr	r3, [r3, #16]
 800667c:	f003 0320 	and.w	r3, r3, #32
 8006680:	2b20      	cmp	r3, #32
 8006682:	d10e      	bne.n	80066a2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	68db      	ldr	r3, [r3, #12]
 800668a:	f003 0320 	and.w	r3, r3, #32
 800668e:	2b20      	cmp	r3, #32
 8006690:	d107      	bne.n	80066a2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f06f 0220 	mvn.w	r2, #32
 800669a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800669c:	6878      	ldr	r0, [r7, #4]
 800669e:	f000 fa3f 	bl	8006b20 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80066a2:	bf00      	nop
 80066a4:	3708      	adds	r7, #8
 80066a6:	46bd      	mov	sp, r7
 80066a8:	bd80      	pop	{r7, pc}

080066aa <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80066aa:	b580      	push	{r7, lr}
 80066ac:	b084      	sub	sp, #16
 80066ae:	af00      	add	r7, sp, #0
 80066b0:	6078      	str	r0, [r7, #4]
 80066b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066ba:	2b01      	cmp	r3, #1
 80066bc:	d101      	bne.n	80066c2 <HAL_TIM_ConfigClockSource+0x18>
 80066be:	2302      	movs	r3, #2
 80066c0:	e0a6      	b.n	8006810 <HAL_TIM_ConfigClockSource+0x166>
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2201      	movs	r2, #1
 80066c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2202      	movs	r2, #2
 80066ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	689b      	ldr	r3, [r3, #8]
 80066d8:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80066e0:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80066e8:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	68fa      	ldr	r2, [r7, #12]
 80066f0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	2b40      	cmp	r3, #64	; 0x40
 80066f8:	d067      	beq.n	80067ca <HAL_TIM_ConfigClockSource+0x120>
 80066fa:	2b40      	cmp	r3, #64	; 0x40
 80066fc:	d80b      	bhi.n	8006716 <HAL_TIM_ConfigClockSource+0x6c>
 80066fe:	2b10      	cmp	r3, #16
 8006700:	d073      	beq.n	80067ea <HAL_TIM_ConfigClockSource+0x140>
 8006702:	2b10      	cmp	r3, #16
 8006704:	d802      	bhi.n	800670c <HAL_TIM_ConfigClockSource+0x62>
 8006706:	2b00      	cmp	r3, #0
 8006708:	d06f      	beq.n	80067ea <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800670a:	e078      	b.n	80067fe <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800670c:	2b20      	cmp	r3, #32
 800670e:	d06c      	beq.n	80067ea <HAL_TIM_ConfigClockSource+0x140>
 8006710:	2b30      	cmp	r3, #48	; 0x30
 8006712:	d06a      	beq.n	80067ea <HAL_TIM_ConfigClockSource+0x140>
      break;
 8006714:	e073      	b.n	80067fe <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006716:	2b70      	cmp	r3, #112	; 0x70
 8006718:	d00d      	beq.n	8006736 <HAL_TIM_ConfigClockSource+0x8c>
 800671a:	2b70      	cmp	r3, #112	; 0x70
 800671c:	d804      	bhi.n	8006728 <HAL_TIM_ConfigClockSource+0x7e>
 800671e:	2b50      	cmp	r3, #80	; 0x50
 8006720:	d033      	beq.n	800678a <HAL_TIM_ConfigClockSource+0xe0>
 8006722:	2b60      	cmp	r3, #96	; 0x60
 8006724:	d041      	beq.n	80067aa <HAL_TIM_ConfigClockSource+0x100>
      break;
 8006726:	e06a      	b.n	80067fe <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006728:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800672c:	d066      	beq.n	80067fc <HAL_TIM_ConfigClockSource+0x152>
 800672e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006732:	d017      	beq.n	8006764 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8006734:	e063      	b.n	80067fe <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6818      	ldr	r0, [r3, #0]
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	6899      	ldr	r1, [r3, #8]
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	685a      	ldr	r2, [r3, #4]
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	68db      	ldr	r3, [r3, #12]
 8006746:	f000 f96e 	bl	8006a26 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	689b      	ldr	r3, [r3, #8]
 8006750:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006758:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	68fa      	ldr	r2, [r7, #12]
 8006760:	609a      	str	r2, [r3, #8]
      break;
 8006762:	e04c      	b.n	80067fe <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	6818      	ldr	r0, [r3, #0]
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	6899      	ldr	r1, [r3, #8]
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	685a      	ldr	r2, [r3, #4]
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	68db      	ldr	r3, [r3, #12]
 8006774:	f000 f957 	bl	8006a26 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	689a      	ldr	r2, [r3, #8]
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006786:	609a      	str	r2, [r3, #8]
      break;
 8006788:	e039      	b.n	80067fe <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6818      	ldr	r0, [r3, #0]
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	6859      	ldr	r1, [r3, #4]
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	68db      	ldr	r3, [r3, #12]
 8006796:	461a      	mov	r2, r3
 8006798:	f000 f8ce 	bl	8006938 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	2150      	movs	r1, #80	; 0x50
 80067a2:	4618      	mov	r0, r3
 80067a4:	f000 f925 	bl	80069f2 <TIM_ITRx_SetConfig>
      break;
 80067a8:	e029      	b.n	80067fe <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6818      	ldr	r0, [r3, #0]
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	6859      	ldr	r1, [r3, #4]
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	68db      	ldr	r3, [r3, #12]
 80067b6:	461a      	mov	r2, r3
 80067b8:	f000 f8ec 	bl	8006994 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	2160      	movs	r1, #96	; 0x60
 80067c2:	4618      	mov	r0, r3
 80067c4:	f000 f915 	bl	80069f2 <TIM_ITRx_SetConfig>
      break;
 80067c8:	e019      	b.n	80067fe <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6818      	ldr	r0, [r3, #0]
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	6859      	ldr	r1, [r3, #4]
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	68db      	ldr	r3, [r3, #12]
 80067d6:	461a      	mov	r2, r3
 80067d8:	f000 f8ae 	bl	8006938 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	2140      	movs	r1, #64	; 0x40
 80067e2:	4618      	mov	r0, r3
 80067e4:	f000 f905 	bl	80069f2 <TIM_ITRx_SetConfig>
      break;
 80067e8:	e009      	b.n	80067fe <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681a      	ldr	r2, [r3, #0]
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	4619      	mov	r1, r3
 80067f4:	4610      	mov	r0, r2
 80067f6:	f000 f8fc 	bl	80069f2 <TIM_ITRx_SetConfig>
        break;
 80067fa:	e000      	b.n	80067fe <HAL_TIM_ConfigClockSource+0x154>
      break;
 80067fc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2201      	movs	r2, #1
 8006802:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2200      	movs	r2, #0
 800680a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800680e:	2300      	movs	r3, #0
}
 8006810:	4618      	mov	r0, r3
 8006812:	3710      	adds	r7, #16
 8006814:	46bd      	mov	sp, r7
 8006816:	bd80      	pop	{r7, pc}

08006818 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006818:	b480      	push	{r7}
 800681a:	b083      	sub	sp, #12
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006820:	bf00      	nop
 8006822:	370c      	adds	r7, #12
 8006824:	46bd      	mov	sp, r7
 8006826:	bc80      	pop	{r7}
 8006828:	4770      	bx	lr

0800682a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800682a:	b480      	push	{r7}
 800682c:	b083      	sub	sp, #12
 800682e:	af00      	add	r7, sp, #0
 8006830:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006832:	bf00      	nop
 8006834:	370c      	adds	r7, #12
 8006836:	46bd      	mov	sp, r7
 8006838:	bc80      	pop	{r7}
 800683a:	4770      	bx	lr

0800683c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800683c:	b480      	push	{r7}
 800683e:	b083      	sub	sp, #12
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006844:	bf00      	nop
 8006846:	370c      	adds	r7, #12
 8006848:	46bd      	mov	sp, r7
 800684a:	bc80      	pop	{r7}
 800684c:	4770      	bx	lr

0800684e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800684e:	b480      	push	{r7}
 8006850:	b083      	sub	sp, #12
 8006852:	af00      	add	r7, sp, #0
 8006854:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006856:	bf00      	nop
 8006858:	370c      	adds	r7, #12
 800685a:	46bd      	mov	sp, r7
 800685c:	bc80      	pop	{r7}
 800685e:	4770      	bx	lr

08006860 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006860:	b480      	push	{r7}
 8006862:	b083      	sub	sp, #12
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006868:	bf00      	nop
 800686a:	370c      	adds	r7, #12
 800686c:	46bd      	mov	sp, r7
 800686e:	bc80      	pop	{r7}
 8006870:	4770      	bx	lr
	...

08006874 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006874:	b480      	push	{r7}
 8006876:	b085      	sub	sp, #20
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
 800687c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	4a29      	ldr	r2, [pc, #164]	; (800692c <TIM_Base_SetConfig+0xb8>)
 8006888:	4293      	cmp	r3, r2
 800688a:	d00b      	beq.n	80068a4 <TIM_Base_SetConfig+0x30>
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006892:	d007      	beq.n	80068a4 <TIM_Base_SetConfig+0x30>
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	4a26      	ldr	r2, [pc, #152]	; (8006930 <TIM_Base_SetConfig+0xbc>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d003      	beq.n	80068a4 <TIM_Base_SetConfig+0x30>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	4a25      	ldr	r2, [pc, #148]	; (8006934 <TIM_Base_SetConfig+0xc0>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d108      	bne.n	80068b6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	68fa      	ldr	r2, [r7, #12]
 80068b2:	4313      	orrs	r3, r2
 80068b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	4a1c      	ldr	r2, [pc, #112]	; (800692c <TIM_Base_SetConfig+0xb8>)
 80068ba:	4293      	cmp	r3, r2
 80068bc:	d00b      	beq.n	80068d6 <TIM_Base_SetConfig+0x62>
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068c4:	d007      	beq.n	80068d6 <TIM_Base_SetConfig+0x62>
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	4a19      	ldr	r2, [pc, #100]	; (8006930 <TIM_Base_SetConfig+0xbc>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d003      	beq.n	80068d6 <TIM_Base_SetConfig+0x62>
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	4a18      	ldr	r2, [pc, #96]	; (8006934 <TIM_Base_SetConfig+0xc0>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d108      	bne.n	80068e8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	68db      	ldr	r3, [r3, #12]
 80068e2:	68fa      	ldr	r2, [r7, #12]
 80068e4:	4313      	orrs	r3, r2
 80068e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	695b      	ldr	r3, [r3, #20]
 80068f2:	4313      	orrs	r3, r2
 80068f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	68fa      	ldr	r2, [r7, #12]
 80068fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	689a      	ldr	r2, [r3, #8]
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	681a      	ldr	r2, [r3, #0]
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	4a07      	ldr	r2, [pc, #28]	; (800692c <TIM_Base_SetConfig+0xb8>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d103      	bne.n	800691c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	691a      	ldr	r2, [r3, #16]
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2201      	movs	r2, #1
 8006920:	615a      	str	r2, [r3, #20]
}
 8006922:	bf00      	nop
 8006924:	3714      	adds	r7, #20
 8006926:	46bd      	mov	sp, r7
 8006928:	bc80      	pop	{r7}
 800692a:	4770      	bx	lr
 800692c:	40012c00 	.word	0x40012c00
 8006930:	40000400 	.word	0x40000400
 8006934:	40000800 	.word	0x40000800

08006938 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006938:	b480      	push	{r7}
 800693a:	b087      	sub	sp, #28
 800693c:	af00      	add	r7, sp, #0
 800693e:	60f8      	str	r0, [r7, #12]
 8006940:	60b9      	str	r1, [r7, #8]
 8006942:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	6a1b      	ldr	r3, [r3, #32]
 8006948:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	6a1b      	ldr	r3, [r3, #32]
 800694e:	f023 0201 	bic.w	r2, r3, #1
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	699b      	ldr	r3, [r3, #24]
 800695a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800695c:	693b      	ldr	r3, [r7, #16]
 800695e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006962:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	011b      	lsls	r3, r3, #4
 8006968:	693a      	ldr	r2, [r7, #16]
 800696a:	4313      	orrs	r3, r2
 800696c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800696e:	697b      	ldr	r3, [r7, #20]
 8006970:	f023 030a 	bic.w	r3, r3, #10
 8006974:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006976:	697a      	ldr	r2, [r7, #20]
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	4313      	orrs	r3, r2
 800697c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	693a      	ldr	r2, [r7, #16]
 8006982:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	697a      	ldr	r2, [r7, #20]
 8006988:	621a      	str	r2, [r3, #32]
}
 800698a:	bf00      	nop
 800698c:	371c      	adds	r7, #28
 800698e:	46bd      	mov	sp, r7
 8006990:	bc80      	pop	{r7}
 8006992:	4770      	bx	lr

08006994 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006994:	b480      	push	{r7}
 8006996:	b087      	sub	sp, #28
 8006998:	af00      	add	r7, sp, #0
 800699a:	60f8      	str	r0, [r7, #12]
 800699c:	60b9      	str	r1, [r7, #8]
 800699e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	6a1b      	ldr	r3, [r3, #32]
 80069a4:	f023 0210 	bic.w	r2, r3, #16
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	699b      	ldr	r3, [r3, #24]
 80069b0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	6a1b      	ldr	r3, [r3, #32]
 80069b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80069b8:	697b      	ldr	r3, [r7, #20]
 80069ba:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80069be:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	031b      	lsls	r3, r3, #12
 80069c4:	697a      	ldr	r2, [r7, #20]
 80069c6:	4313      	orrs	r3, r2
 80069c8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80069ca:	693b      	ldr	r3, [r7, #16]
 80069cc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80069d0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	011b      	lsls	r3, r3, #4
 80069d6:	693a      	ldr	r2, [r7, #16]
 80069d8:	4313      	orrs	r3, r2
 80069da:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	697a      	ldr	r2, [r7, #20]
 80069e0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	693a      	ldr	r2, [r7, #16]
 80069e6:	621a      	str	r2, [r3, #32]
}
 80069e8:	bf00      	nop
 80069ea:	371c      	adds	r7, #28
 80069ec:	46bd      	mov	sp, r7
 80069ee:	bc80      	pop	{r7}
 80069f0:	4770      	bx	lr

080069f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80069f2:	b480      	push	{r7}
 80069f4:	b085      	sub	sp, #20
 80069f6:	af00      	add	r7, sp, #0
 80069f8:	6078      	str	r0, [r7, #4]
 80069fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	689b      	ldr	r3, [r3, #8]
 8006a00:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a08:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a0a:	683a      	ldr	r2, [r7, #0]
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	4313      	orrs	r3, r2
 8006a10:	f043 0307 	orr.w	r3, r3, #7
 8006a14:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	68fa      	ldr	r2, [r7, #12]
 8006a1a:	609a      	str	r2, [r3, #8]
}
 8006a1c:	bf00      	nop
 8006a1e:	3714      	adds	r7, #20
 8006a20:	46bd      	mov	sp, r7
 8006a22:	bc80      	pop	{r7}
 8006a24:	4770      	bx	lr

08006a26 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006a26:	b480      	push	{r7}
 8006a28:	b087      	sub	sp, #28
 8006a2a:	af00      	add	r7, sp, #0
 8006a2c:	60f8      	str	r0, [r7, #12]
 8006a2e:	60b9      	str	r1, [r7, #8]
 8006a30:	607a      	str	r2, [r7, #4]
 8006a32:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	689b      	ldr	r3, [r3, #8]
 8006a38:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a3a:	697b      	ldr	r3, [r7, #20]
 8006a3c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006a40:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	021a      	lsls	r2, r3, #8
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	431a      	orrs	r2, r3
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	4313      	orrs	r3, r2
 8006a4e:	697a      	ldr	r2, [r7, #20]
 8006a50:	4313      	orrs	r3, r2
 8006a52:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	697a      	ldr	r2, [r7, #20]
 8006a58:	609a      	str	r2, [r3, #8]
}
 8006a5a:	bf00      	nop
 8006a5c:	371c      	adds	r7, #28
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	bc80      	pop	{r7}
 8006a62:	4770      	bx	lr

08006a64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b085      	sub	sp, #20
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
 8006a6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a74:	2b01      	cmp	r3, #1
 8006a76:	d101      	bne.n	8006a7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a78:	2302      	movs	r3, #2
 8006a7a:	e046      	b.n	8006b0a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2201      	movs	r2, #1
 8006a80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2202      	movs	r2, #2
 8006a88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	685b      	ldr	r3, [r3, #4]
 8006a92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	689b      	ldr	r3, [r3, #8]
 8006a9a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006aa2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	68fa      	ldr	r2, [r7, #12]
 8006aaa:	4313      	orrs	r3, r2
 8006aac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	68fa      	ldr	r2, [r7, #12]
 8006ab4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4a16      	ldr	r2, [pc, #88]	; (8006b14 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d00e      	beq.n	8006ade <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ac8:	d009      	beq.n	8006ade <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	4a12      	ldr	r2, [pc, #72]	; (8006b18 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d004      	beq.n	8006ade <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4a10      	ldr	r2, [pc, #64]	; (8006b1c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d10c      	bne.n	8006af8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006ae4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	68ba      	ldr	r2, [r7, #8]
 8006aec:	4313      	orrs	r3, r2
 8006aee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	68ba      	ldr	r2, [r7, #8]
 8006af6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2201      	movs	r2, #1
 8006afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2200      	movs	r2, #0
 8006b04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006b08:	2300      	movs	r3, #0
}
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	3714      	adds	r7, #20
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bc80      	pop	{r7}
 8006b12:	4770      	bx	lr
 8006b14:	40012c00 	.word	0x40012c00
 8006b18:	40000400 	.word	0x40000400
 8006b1c:	40000800 	.word	0x40000800

08006b20 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b20:	b480      	push	{r7}
 8006b22:	b083      	sub	sp, #12
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b28:	bf00      	nop
 8006b2a:	370c      	adds	r7, #12
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	bc80      	pop	{r7}
 8006b30:	4770      	bx	lr

08006b32 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006b32:	b480      	push	{r7}
 8006b34:	b083      	sub	sp, #12
 8006b36:	af00      	add	r7, sp, #0
 8006b38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006b3a:	bf00      	nop
 8006b3c:	370c      	adds	r7, #12
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	bc80      	pop	{r7}
 8006b42:	4770      	bx	lr

08006b44 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006b44:	b084      	sub	sp, #16
 8006b46:	b480      	push	{r7}
 8006b48:	b083      	sub	sp, #12
 8006b4a:	af00      	add	r7, sp, #0
 8006b4c:	6078      	str	r0, [r7, #4]
 8006b4e:	f107 0014 	add.w	r0, r7, #20
 8006b52:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006b56:	2300      	movs	r3, #0
}
 8006b58:	4618      	mov	r0, r3
 8006b5a:	370c      	adds	r7, #12
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	bc80      	pop	{r7}
 8006b60:	b004      	add	sp, #16
 8006b62:	4770      	bx	lr

08006b64 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8006b64:	b480      	push	{r7}
 8006b66:	b085      	sub	sp, #20
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2200      	movs	r2, #0
 8006b70:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006b74:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8006b78:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	b29a      	uxth	r2, r3
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006b84:	2300      	movs	r3, #0
}
 8006b86:	4618      	mov	r0, r3
 8006b88:	3714      	adds	r7, #20
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	bc80      	pop	{r7}
 8006b8e:	4770      	bx	lr

08006b90 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8006b90:	b480      	push	{r7}
 8006b92:	b085      	sub	sp, #20
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006b98:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8006b9c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006ba4:	b29a      	uxth	r2, r3
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	b29b      	uxth	r3, r3
 8006baa:	43db      	mvns	r3, r3
 8006bac:	b29b      	uxth	r3, r3
 8006bae:	4013      	ands	r3, r2
 8006bb0:	b29a      	uxth	r2, r3
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006bb8:	2300      	movs	r3, #0
}
 8006bba:	4618      	mov	r0, r3
 8006bbc:	3714      	adds	r7, #20
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bc80      	pop	{r7}
 8006bc2:	4770      	bx	lr

08006bc4 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b083      	sub	sp, #12
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
 8006bcc:	460b      	mov	r3, r1
 8006bce:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006bd0:	2300      	movs	r3, #0
}
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	370c      	adds	r7, #12
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	bc80      	pop	{r7}
 8006bda:	4770      	bx	lr

08006bdc <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006bdc:	b084      	sub	sp, #16
 8006bde:	b480      	push	{r7}
 8006be0:	b083      	sub	sp, #12
 8006be2:	af00      	add	r7, sp, #0
 8006be4:	6078      	str	r0, [r7, #4]
 8006be6:	f107 0014 	add.w	r0, r7, #20
 8006bea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	2201      	movs	r2, #1
 8006bf2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	2200      	movs	r2, #0
 8006c02:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2200      	movs	r2, #0
 8006c0a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8006c0e:	2300      	movs	r3, #0
}
 8006c10:	4618      	mov	r0, r3
 8006c12:	370c      	adds	r7, #12
 8006c14:	46bd      	mov	sp, r7
 8006c16:	bc80      	pop	{r7}
 8006c18:	b004      	add	sp, #16
 8006c1a:	4770      	bx	lr

08006c1c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	b09b      	sub	sp, #108	; 0x6c
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
 8006c24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8006c26:	2300      	movs	r3, #0
 8006c28:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8006c2c:	687a      	ldr	r2, [r7, #4]
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	781b      	ldrb	r3, [r3, #0]
 8006c32:	009b      	lsls	r3, r3, #2
 8006c34:	4413      	add	r3, r2
 8006c36:	881b      	ldrh	r3, [r3, #0]
 8006c38:	b29b      	uxth	r3, r3
 8006c3a:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8006c3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c42:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	78db      	ldrb	r3, [r3, #3]
 8006c4a:	2b03      	cmp	r3, #3
 8006c4c:	d81f      	bhi.n	8006c8e <USB_ActivateEndpoint+0x72>
 8006c4e:	a201      	add	r2, pc, #4	; (adr r2, 8006c54 <USB_ActivateEndpoint+0x38>)
 8006c50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c54:	08006c65 	.word	0x08006c65
 8006c58:	08006c81 	.word	0x08006c81
 8006c5c:	08006c97 	.word	0x08006c97
 8006c60:	08006c73 	.word	0x08006c73
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8006c64:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006c68:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006c6c:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8006c70:	e012      	b.n	8006c98 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8006c72:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006c76:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8006c7a:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8006c7e:	e00b      	b.n	8006c98 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8006c80:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006c84:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006c88:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8006c8c:	e004      	b.n	8006c98 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8006c8e:	2301      	movs	r3, #1
 8006c90:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 8006c94:	e000      	b.n	8006c98 <USB_ActivateEndpoint+0x7c>
      break;
 8006c96:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8006c98:	687a      	ldr	r2, [r7, #4]
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	781b      	ldrb	r3, [r3, #0]
 8006c9e:	009b      	lsls	r3, r3, #2
 8006ca0:	441a      	add	r2, r3
 8006ca2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006ca6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006caa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006cae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006cb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cb6:	b29b      	uxth	r3, r3
 8006cb8:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8006cba:	687a      	ldr	r2, [r7, #4]
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	781b      	ldrb	r3, [r3, #0]
 8006cc0:	009b      	lsls	r3, r3, #2
 8006cc2:	4413      	add	r3, r2
 8006cc4:	881b      	ldrh	r3, [r3, #0]
 8006cc6:	b29b      	uxth	r3, r3
 8006cc8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ccc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cd0:	b29a      	uxth	r2, r3
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	781b      	ldrb	r3, [r3, #0]
 8006cd6:	b29b      	uxth	r3, r3
 8006cd8:	4313      	orrs	r3, r2
 8006cda:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8006cde:	687a      	ldr	r2, [r7, #4]
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	781b      	ldrb	r3, [r3, #0]
 8006ce4:	009b      	lsls	r3, r3, #2
 8006ce6:	441a      	add	r2, r3
 8006ce8:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8006cec:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006cf0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006cf4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006cf8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cfc:	b29b      	uxth	r3, r3
 8006cfe:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	7b1b      	ldrb	r3, [r3, #12]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	f040 8149 	bne.w	8006f9c <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	785b      	ldrb	r3, [r3, #1]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	f000 8084 	beq.w	8006e1c <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	617b      	str	r3, [r7, #20]
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006d1e:	b29b      	uxth	r3, r3
 8006d20:	461a      	mov	r2, r3
 8006d22:	697b      	ldr	r3, [r7, #20]
 8006d24:	4413      	add	r3, r2
 8006d26:	617b      	str	r3, [r7, #20]
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	781b      	ldrb	r3, [r3, #0]
 8006d2c:	011a      	lsls	r2, r3, #4
 8006d2e:	697b      	ldr	r3, [r7, #20]
 8006d30:	4413      	add	r3, r2
 8006d32:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006d36:	613b      	str	r3, [r7, #16]
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	88db      	ldrh	r3, [r3, #6]
 8006d3c:	085b      	lsrs	r3, r3, #1
 8006d3e:	b29b      	uxth	r3, r3
 8006d40:	005b      	lsls	r3, r3, #1
 8006d42:	b29a      	uxth	r2, r3
 8006d44:	693b      	ldr	r3, [r7, #16]
 8006d46:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006d48:	687a      	ldr	r2, [r7, #4]
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	781b      	ldrb	r3, [r3, #0]
 8006d4e:	009b      	lsls	r3, r3, #2
 8006d50:	4413      	add	r3, r2
 8006d52:	881b      	ldrh	r3, [r3, #0]
 8006d54:	81fb      	strh	r3, [r7, #14]
 8006d56:	89fb      	ldrh	r3, [r7, #14]
 8006d58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d01b      	beq.n	8006d98 <USB_ActivateEndpoint+0x17c>
 8006d60:	687a      	ldr	r2, [r7, #4]
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	781b      	ldrb	r3, [r3, #0]
 8006d66:	009b      	lsls	r3, r3, #2
 8006d68:	4413      	add	r3, r2
 8006d6a:	881b      	ldrh	r3, [r3, #0]
 8006d6c:	b29b      	uxth	r3, r3
 8006d6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d76:	81bb      	strh	r3, [r7, #12]
 8006d78:	687a      	ldr	r2, [r7, #4]
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	781b      	ldrb	r3, [r3, #0]
 8006d7e:	009b      	lsls	r3, r3, #2
 8006d80:	441a      	add	r2, r3
 8006d82:	89bb      	ldrh	r3, [r7, #12]
 8006d84:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006d88:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006d8c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006d90:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006d94:	b29b      	uxth	r3, r3
 8006d96:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	78db      	ldrb	r3, [r3, #3]
 8006d9c:	2b01      	cmp	r3, #1
 8006d9e:	d020      	beq.n	8006de2 <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006da0:	687a      	ldr	r2, [r7, #4]
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	781b      	ldrb	r3, [r3, #0]
 8006da6:	009b      	lsls	r3, r3, #2
 8006da8:	4413      	add	r3, r2
 8006daa:	881b      	ldrh	r3, [r3, #0]
 8006dac:	b29b      	uxth	r3, r3
 8006dae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006db2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006db6:	813b      	strh	r3, [r7, #8]
 8006db8:	893b      	ldrh	r3, [r7, #8]
 8006dba:	f083 0320 	eor.w	r3, r3, #32
 8006dbe:	813b      	strh	r3, [r7, #8]
 8006dc0:	687a      	ldr	r2, [r7, #4]
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	781b      	ldrb	r3, [r3, #0]
 8006dc6:	009b      	lsls	r3, r3, #2
 8006dc8:	441a      	add	r2, r3
 8006dca:	893b      	ldrh	r3, [r7, #8]
 8006dcc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006dd0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006dd4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006dd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ddc:	b29b      	uxth	r3, r3
 8006dde:	8013      	strh	r3, [r2, #0]
 8006de0:	e27f      	b.n	80072e2 <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006de2:	687a      	ldr	r2, [r7, #4]
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	781b      	ldrb	r3, [r3, #0]
 8006de8:	009b      	lsls	r3, r3, #2
 8006dea:	4413      	add	r3, r2
 8006dec:	881b      	ldrh	r3, [r3, #0]
 8006dee:	b29b      	uxth	r3, r3
 8006df0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006df4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006df8:	817b      	strh	r3, [r7, #10]
 8006dfa:	687a      	ldr	r2, [r7, #4]
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	781b      	ldrb	r3, [r3, #0]
 8006e00:	009b      	lsls	r3, r3, #2
 8006e02:	441a      	add	r2, r3
 8006e04:	897b      	ldrh	r3, [r7, #10]
 8006e06:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006e0a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006e0e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006e12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e16:	b29b      	uxth	r3, r3
 8006e18:	8013      	strh	r3, [r2, #0]
 8006e1a:	e262      	b.n	80072e2 <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006e26:	b29b      	uxth	r3, r3
 8006e28:	461a      	mov	r2, r3
 8006e2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e2c:	4413      	add	r3, r2
 8006e2e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	781b      	ldrb	r3, [r3, #0]
 8006e34:	011a      	lsls	r2, r3, #4
 8006e36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e38:	4413      	add	r3, r2
 8006e3a:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006e3e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	88db      	ldrh	r3, [r3, #6]
 8006e44:	085b      	lsrs	r3, r3, #1
 8006e46:	b29b      	uxth	r3, r3
 8006e48:	005b      	lsls	r3, r3, #1
 8006e4a:	b29a      	uxth	r2, r3
 8006e4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e4e:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	627b      	str	r3, [r7, #36]	; 0x24
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006e5a:	b29b      	uxth	r3, r3
 8006e5c:	461a      	mov	r2, r3
 8006e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e60:	4413      	add	r3, r2
 8006e62:	627b      	str	r3, [r7, #36]	; 0x24
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	781b      	ldrb	r3, [r3, #0]
 8006e68:	011a      	lsls	r2, r3, #4
 8006e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e6c:	4413      	add	r3, r2
 8006e6e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006e72:	623b      	str	r3, [r7, #32]
 8006e74:	683b      	ldr	r3, [r7, #0]
 8006e76:	691b      	ldr	r3, [r3, #16]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d112      	bne.n	8006ea2 <USB_ActivateEndpoint+0x286>
 8006e7c:	6a3b      	ldr	r3, [r7, #32]
 8006e7e:	881b      	ldrh	r3, [r3, #0]
 8006e80:	b29b      	uxth	r3, r3
 8006e82:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006e86:	b29a      	uxth	r2, r3
 8006e88:	6a3b      	ldr	r3, [r7, #32]
 8006e8a:	801a      	strh	r2, [r3, #0]
 8006e8c:	6a3b      	ldr	r3, [r7, #32]
 8006e8e:	881b      	ldrh	r3, [r3, #0]
 8006e90:	b29b      	uxth	r3, r3
 8006e92:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e96:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e9a:	b29a      	uxth	r2, r3
 8006e9c:	6a3b      	ldr	r3, [r7, #32]
 8006e9e:	801a      	strh	r2, [r3, #0]
 8006ea0:	e02f      	b.n	8006f02 <USB_ActivateEndpoint+0x2e6>
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	691b      	ldr	r3, [r3, #16]
 8006ea6:	2b3e      	cmp	r3, #62	; 0x3e
 8006ea8:	d813      	bhi.n	8006ed2 <USB_ActivateEndpoint+0x2b6>
 8006eaa:	683b      	ldr	r3, [r7, #0]
 8006eac:	691b      	ldr	r3, [r3, #16]
 8006eae:	085b      	lsrs	r3, r3, #1
 8006eb0:	663b      	str	r3, [r7, #96]	; 0x60
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	691b      	ldr	r3, [r3, #16]
 8006eb6:	f003 0301 	and.w	r3, r3, #1
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d002      	beq.n	8006ec4 <USB_ActivateEndpoint+0x2a8>
 8006ebe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006ec0:	3301      	adds	r3, #1
 8006ec2:	663b      	str	r3, [r7, #96]	; 0x60
 8006ec4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006ec6:	b29b      	uxth	r3, r3
 8006ec8:	029b      	lsls	r3, r3, #10
 8006eca:	b29a      	uxth	r2, r3
 8006ecc:	6a3b      	ldr	r3, [r7, #32]
 8006ece:	801a      	strh	r2, [r3, #0]
 8006ed0:	e017      	b.n	8006f02 <USB_ActivateEndpoint+0x2e6>
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	691b      	ldr	r3, [r3, #16]
 8006ed6:	095b      	lsrs	r3, r3, #5
 8006ed8:	663b      	str	r3, [r7, #96]	; 0x60
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	691b      	ldr	r3, [r3, #16]
 8006ede:	f003 031f 	and.w	r3, r3, #31
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d102      	bne.n	8006eec <USB_ActivateEndpoint+0x2d0>
 8006ee6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006ee8:	3b01      	subs	r3, #1
 8006eea:	663b      	str	r3, [r7, #96]	; 0x60
 8006eec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006eee:	b29b      	uxth	r3, r3
 8006ef0:	029b      	lsls	r3, r3, #10
 8006ef2:	b29b      	uxth	r3, r3
 8006ef4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ef8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006efc:	b29a      	uxth	r2, r3
 8006efe:	6a3b      	ldr	r3, [r7, #32]
 8006f00:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006f02:	687a      	ldr	r2, [r7, #4]
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	781b      	ldrb	r3, [r3, #0]
 8006f08:	009b      	lsls	r3, r3, #2
 8006f0a:	4413      	add	r3, r2
 8006f0c:	881b      	ldrh	r3, [r3, #0]
 8006f0e:	83fb      	strh	r3, [r7, #30]
 8006f10:	8bfb      	ldrh	r3, [r7, #30]
 8006f12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d01b      	beq.n	8006f52 <USB_ActivateEndpoint+0x336>
 8006f1a:	687a      	ldr	r2, [r7, #4]
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	781b      	ldrb	r3, [r3, #0]
 8006f20:	009b      	lsls	r3, r3, #2
 8006f22:	4413      	add	r3, r2
 8006f24:	881b      	ldrh	r3, [r3, #0]
 8006f26:	b29b      	uxth	r3, r3
 8006f28:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f30:	83bb      	strh	r3, [r7, #28]
 8006f32:	687a      	ldr	r2, [r7, #4]
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	781b      	ldrb	r3, [r3, #0]
 8006f38:	009b      	lsls	r3, r3, #2
 8006f3a:	441a      	add	r2, r3
 8006f3c:	8bbb      	ldrh	r3, [r7, #28]
 8006f3e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006f42:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006f46:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006f4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f4e:	b29b      	uxth	r3, r3
 8006f50:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006f52:	687a      	ldr	r2, [r7, #4]
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	781b      	ldrb	r3, [r3, #0]
 8006f58:	009b      	lsls	r3, r3, #2
 8006f5a:	4413      	add	r3, r2
 8006f5c:	881b      	ldrh	r3, [r3, #0]
 8006f5e:	b29b      	uxth	r3, r3
 8006f60:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006f64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f68:	837b      	strh	r3, [r7, #26]
 8006f6a:	8b7b      	ldrh	r3, [r7, #26]
 8006f6c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006f70:	837b      	strh	r3, [r7, #26]
 8006f72:	8b7b      	ldrh	r3, [r7, #26]
 8006f74:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006f78:	837b      	strh	r3, [r7, #26]
 8006f7a:	687a      	ldr	r2, [r7, #4]
 8006f7c:	683b      	ldr	r3, [r7, #0]
 8006f7e:	781b      	ldrb	r3, [r3, #0]
 8006f80:	009b      	lsls	r3, r3, #2
 8006f82:	441a      	add	r2, r3
 8006f84:	8b7b      	ldrh	r3, [r7, #26]
 8006f86:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006f8a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006f8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006f92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f96:	b29b      	uxth	r3, r3
 8006f98:	8013      	strh	r3, [r2, #0]
 8006f9a:	e1a2      	b.n	80072e2 <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8006f9c:	687a      	ldr	r2, [r7, #4]
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	781b      	ldrb	r3, [r3, #0]
 8006fa2:	009b      	lsls	r3, r3, #2
 8006fa4:	4413      	add	r3, r2
 8006fa6:	881b      	ldrh	r3, [r3, #0]
 8006fa8:	b29b      	uxth	r3, r3
 8006faa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006fae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fb2:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 8006fb6:	687a      	ldr	r2, [r7, #4]
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	781b      	ldrb	r3, [r3, #0]
 8006fbc:	009b      	lsls	r3, r3, #2
 8006fbe:	441a      	add	r2, r3
 8006fc0:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8006fc4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006fc8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006fcc:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8006fd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fd4:	b29b      	uxth	r3, r3
 8006fd6:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	65bb      	str	r3, [r7, #88]	; 0x58
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006fe2:	b29b      	uxth	r3, r3
 8006fe4:	461a      	mov	r2, r3
 8006fe6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006fe8:	4413      	add	r3, r2
 8006fea:	65bb      	str	r3, [r7, #88]	; 0x58
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	781b      	ldrb	r3, [r3, #0]
 8006ff0:	011a      	lsls	r2, r3, #4
 8006ff2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006ff4:	4413      	add	r3, r2
 8006ff6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006ffa:	657b      	str	r3, [r7, #84]	; 0x54
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	891b      	ldrh	r3, [r3, #8]
 8007000:	085b      	lsrs	r3, r3, #1
 8007002:	b29b      	uxth	r3, r3
 8007004:	005b      	lsls	r3, r3, #1
 8007006:	b29a      	uxth	r2, r3
 8007008:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800700a:	801a      	strh	r2, [r3, #0]
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	653b      	str	r3, [r7, #80]	; 0x50
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007016:	b29b      	uxth	r3, r3
 8007018:	461a      	mov	r2, r3
 800701a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800701c:	4413      	add	r3, r2
 800701e:	653b      	str	r3, [r7, #80]	; 0x50
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	781b      	ldrb	r3, [r3, #0]
 8007024:	011a      	lsls	r2, r3, #4
 8007026:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007028:	4413      	add	r3, r2
 800702a:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800702e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	895b      	ldrh	r3, [r3, #10]
 8007034:	085b      	lsrs	r3, r3, #1
 8007036:	b29b      	uxth	r3, r3
 8007038:	005b      	lsls	r3, r3, #1
 800703a:	b29a      	uxth	r2, r3
 800703c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800703e:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	785b      	ldrb	r3, [r3, #1]
 8007044:	2b00      	cmp	r3, #0
 8007046:	f040 8091 	bne.w	800716c <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800704a:	687a      	ldr	r2, [r7, #4]
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	781b      	ldrb	r3, [r3, #0]
 8007050:	009b      	lsls	r3, r3, #2
 8007052:	4413      	add	r3, r2
 8007054:	881b      	ldrh	r3, [r3, #0]
 8007056:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8007058:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800705a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800705e:	2b00      	cmp	r3, #0
 8007060:	d01b      	beq.n	800709a <USB_ActivateEndpoint+0x47e>
 8007062:	687a      	ldr	r2, [r7, #4]
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	781b      	ldrb	r3, [r3, #0]
 8007068:	009b      	lsls	r3, r3, #2
 800706a:	4413      	add	r3, r2
 800706c:	881b      	ldrh	r3, [r3, #0]
 800706e:	b29b      	uxth	r3, r3
 8007070:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007074:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007078:	877b      	strh	r3, [r7, #58]	; 0x3a
 800707a:	687a      	ldr	r2, [r7, #4]
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	781b      	ldrb	r3, [r3, #0]
 8007080:	009b      	lsls	r3, r3, #2
 8007082:	441a      	add	r2, r3
 8007084:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8007086:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800708a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800708e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007092:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007096:	b29b      	uxth	r3, r3
 8007098:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800709a:	687a      	ldr	r2, [r7, #4]
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	781b      	ldrb	r3, [r3, #0]
 80070a0:	009b      	lsls	r3, r3, #2
 80070a2:	4413      	add	r3, r2
 80070a4:	881b      	ldrh	r3, [r3, #0]
 80070a6:	873b      	strh	r3, [r7, #56]	; 0x38
 80070a8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80070aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d01b      	beq.n	80070ea <USB_ActivateEndpoint+0x4ce>
 80070b2:	687a      	ldr	r2, [r7, #4]
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	781b      	ldrb	r3, [r3, #0]
 80070b8:	009b      	lsls	r3, r3, #2
 80070ba:	4413      	add	r3, r2
 80070bc:	881b      	ldrh	r3, [r3, #0]
 80070be:	b29b      	uxth	r3, r3
 80070c0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80070c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070c8:	86fb      	strh	r3, [r7, #54]	; 0x36
 80070ca:	687a      	ldr	r2, [r7, #4]
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	781b      	ldrb	r3, [r3, #0]
 80070d0:	009b      	lsls	r3, r3, #2
 80070d2:	441a      	add	r2, r3
 80070d4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80070d6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80070da:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80070de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80070e2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80070e6:	b29b      	uxth	r3, r3
 80070e8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80070ea:	687a      	ldr	r2, [r7, #4]
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	781b      	ldrb	r3, [r3, #0]
 80070f0:	009b      	lsls	r3, r3, #2
 80070f2:	4413      	add	r3, r2
 80070f4:	881b      	ldrh	r3, [r3, #0]
 80070f6:	b29b      	uxth	r3, r3
 80070f8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80070fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007100:	86bb      	strh	r3, [r7, #52]	; 0x34
 8007102:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8007104:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007108:	86bb      	strh	r3, [r7, #52]	; 0x34
 800710a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800710c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007110:	86bb      	strh	r3, [r7, #52]	; 0x34
 8007112:	687a      	ldr	r2, [r7, #4]
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	781b      	ldrb	r3, [r3, #0]
 8007118:	009b      	lsls	r3, r3, #2
 800711a:	441a      	add	r2, r3
 800711c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800711e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007122:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007126:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800712a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800712e:	b29b      	uxth	r3, r3
 8007130:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007132:	687a      	ldr	r2, [r7, #4]
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	781b      	ldrb	r3, [r3, #0]
 8007138:	009b      	lsls	r3, r3, #2
 800713a:	4413      	add	r3, r2
 800713c:	881b      	ldrh	r3, [r3, #0]
 800713e:	b29b      	uxth	r3, r3
 8007140:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007144:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007148:	867b      	strh	r3, [r7, #50]	; 0x32
 800714a:	687a      	ldr	r2, [r7, #4]
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	781b      	ldrb	r3, [r3, #0]
 8007150:	009b      	lsls	r3, r3, #2
 8007152:	441a      	add	r2, r3
 8007154:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8007156:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800715a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800715e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007162:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007166:	b29b      	uxth	r3, r3
 8007168:	8013      	strh	r3, [r2, #0]
 800716a:	e0ba      	b.n	80072e2 <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800716c:	687a      	ldr	r2, [r7, #4]
 800716e:	683b      	ldr	r3, [r7, #0]
 8007170:	781b      	ldrb	r3, [r3, #0]
 8007172:	009b      	lsls	r3, r3, #2
 8007174:	4413      	add	r3, r2
 8007176:	881b      	ldrh	r3, [r3, #0]
 8007178:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800717c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8007180:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007184:	2b00      	cmp	r3, #0
 8007186:	d01d      	beq.n	80071c4 <USB_ActivateEndpoint+0x5a8>
 8007188:	687a      	ldr	r2, [r7, #4]
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	781b      	ldrb	r3, [r3, #0]
 800718e:	009b      	lsls	r3, r3, #2
 8007190:	4413      	add	r3, r2
 8007192:	881b      	ldrh	r3, [r3, #0]
 8007194:	b29b      	uxth	r3, r3
 8007196:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800719a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800719e:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80071a2:	687a      	ldr	r2, [r7, #4]
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	781b      	ldrb	r3, [r3, #0]
 80071a8:	009b      	lsls	r3, r3, #2
 80071aa:	441a      	add	r2, r3
 80071ac:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80071b0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80071b4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80071b8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80071bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80071c0:	b29b      	uxth	r3, r3
 80071c2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80071c4:	687a      	ldr	r2, [r7, #4]
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	781b      	ldrb	r3, [r3, #0]
 80071ca:	009b      	lsls	r3, r3, #2
 80071cc:	4413      	add	r3, r2
 80071ce:	881b      	ldrh	r3, [r3, #0]
 80071d0:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80071d4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80071d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d01d      	beq.n	800721c <USB_ActivateEndpoint+0x600>
 80071e0:	687a      	ldr	r2, [r7, #4]
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	781b      	ldrb	r3, [r3, #0]
 80071e6:	009b      	lsls	r3, r3, #2
 80071e8:	4413      	add	r3, r2
 80071ea:	881b      	ldrh	r3, [r3, #0]
 80071ec:	b29b      	uxth	r3, r3
 80071ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071f6:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 80071fa:	687a      	ldr	r2, [r7, #4]
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	781b      	ldrb	r3, [r3, #0]
 8007200:	009b      	lsls	r3, r3, #2
 8007202:	441a      	add	r2, r3
 8007204:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8007208:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800720c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007210:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007214:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007218:	b29b      	uxth	r3, r3
 800721a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	78db      	ldrb	r3, [r3, #3]
 8007220:	2b01      	cmp	r3, #1
 8007222:	d024      	beq.n	800726e <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007224:	687a      	ldr	r2, [r7, #4]
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	781b      	ldrb	r3, [r3, #0]
 800722a:	009b      	lsls	r3, r3, #2
 800722c:	4413      	add	r3, r2
 800722e:	881b      	ldrh	r3, [r3, #0]
 8007230:	b29b      	uxth	r3, r3
 8007232:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007236:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800723a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800723e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8007242:	f083 0320 	eor.w	r3, r3, #32
 8007246:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800724a:	687a      	ldr	r2, [r7, #4]
 800724c:	683b      	ldr	r3, [r7, #0]
 800724e:	781b      	ldrb	r3, [r3, #0]
 8007250:	009b      	lsls	r3, r3, #2
 8007252:	441a      	add	r2, r3
 8007254:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8007258:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800725c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007260:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007264:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007268:	b29b      	uxth	r3, r3
 800726a:	8013      	strh	r3, [r2, #0]
 800726c:	e01d      	b.n	80072aa <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800726e:	687a      	ldr	r2, [r7, #4]
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	781b      	ldrb	r3, [r3, #0]
 8007274:	009b      	lsls	r3, r3, #2
 8007276:	4413      	add	r3, r2
 8007278:	881b      	ldrh	r3, [r3, #0]
 800727a:	b29b      	uxth	r3, r3
 800727c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007280:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007284:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8007288:	687a      	ldr	r2, [r7, #4]
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	781b      	ldrb	r3, [r3, #0]
 800728e:	009b      	lsls	r3, r3, #2
 8007290:	441a      	add	r2, r3
 8007292:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8007296:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800729a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800729e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80072a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072a6:	b29b      	uxth	r3, r3
 80072a8:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80072aa:	687a      	ldr	r2, [r7, #4]
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	781b      	ldrb	r3, [r3, #0]
 80072b0:	009b      	lsls	r3, r3, #2
 80072b2:	4413      	add	r3, r2
 80072b4:	881b      	ldrh	r3, [r3, #0]
 80072b6:	b29b      	uxth	r3, r3
 80072b8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80072bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072c0:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80072c2:	687a      	ldr	r2, [r7, #4]
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	781b      	ldrb	r3, [r3, #0]
 80072c8:	009b      	lsls	r3, r3, #2
 80072ca:	441a      	add	r2, r3
 80072cc:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80072ce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80072d2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80072d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80072da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072de:	b29b      	uxth	r3, r3
 80072e0:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 80072e2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80072e6:	4618      	mov	r0, r3
 80072e8:	376c      	adds	r7, #108	; 0x6c
 80072ea:	46bd      	mov	sp, r7
 80072ec:	bc80      	pop	{r7}
 80072ee:	4770      	bx	lr

080072f0 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80072f0:	b480      	push	{r7}
 80072f2:	b08d      	sub	sp, #52	; 0x34
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
 80072f8:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	7b1b      	ldrb	r3, [r3, #12]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	f040 808e 	bne.w	8007420 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	785b      	ldrb	r3, [r3, #1]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d044      	beq.n	8007396 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800730c:	687a      	ldr	r2, [r7, #4]
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	781b      	ldrb	r3, [r3, #0]
 8007312:	009b      	lsls	r3, r3, #2
 8007314:	4413      	add	r3, r2
 8007316:	881b      	ldrh	r3, [r3, #0]
 8007318:	81bb      	strh	r3, [r7, #12]
 800731a:	89bb      	ldrh	r3, [r7, #12]
 800731c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007320:	2b00      	cmp	r3, #0
 8007322:	d01b      	beq.n	800735c <USB_DeactivateEndpoint+0x6c>
 8007324:	687a      	ldr	r2, [r7, #4]
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	781b      	ldrb	r3, [r3, #0]
 800732a:	009b      	lsls	r3, r3, #2
 800732c:	4413      	add	r3, r2
 800732e:	881b      	ldrh	r3, [r3, #0]
 8007330:	b29b      	uxth	r3, r3
 8007332:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007336:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800733a:	817b      	strh	r3, [r7, #10]
 800733c:	687a      	ldr	r2, [r7, #4]
 800733e:	683b      	ldr	r3, [r7, #0]
 8007340:	781b      	ldrb	r3, [r3, #0]
 8007342:	009b      	lsls	r3, r3, #2
 8007344:	441a      	add	r2, r3
 8007346:	897b      	ldrh	r3, [r7, #10]
 8007348:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800734c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007350:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007354:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007358:	b29b      	uxth	r3, r3
 800735a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800735c:	687a      	ldr	r2, [r7, #4]
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	781b      	ldrb	r3, [r3, #0]
 8007362:	009b      	lsls	r3, r3, #2
 8007364:	4413      	add	r3, r2
 8007366:	881b      	ldrh	r3, [r3, #0]
 8007368:	b29b      	uxth	r3, r3
 800736a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800736e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007372:	813b      	strh	r3, [r7, #8]
 8007374:	687a      	ldr	r2, [r7, #4]
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	781b      	ldrb	r3, [r3, #0]
 800737a:	009b      	lsls	r3, r3, #2
 800737c:	441a      	add	r2, r3
 800737e:	893b      	ldrh	r3, [r7, #8]
 8007380:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007384:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007388:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800738c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007390:	b29b      	uxth	r3, r3
 8007392:	8013      	strh	r3, [r2, #0]
 8007394:	e192      	b.n	80076bc <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007396:	687a      	ldr	r2, [r7, #4]
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	781b      	ldrb	r3, [r3, #0]
 800739c:	009b      	lsls	r3, r3, #2
 800739e:	4413      	add	r3, r2
 80073a0:	881b      	ldrh	r3, [r3, #0]
 80073a2:	827b      	strh	r3, [r7, #18]
 80073a4:	8a7b      	ldrh	r3, [r7, #18]
 80073a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d01b      	beq.n	80073e6 <USB_DeactivateEndpoint+0xf6>
 80073ae:	687a      	ldr	r2, [r7, #4]
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	781b      	ldrb	r3, [r3, #0]
 80073b4:	009b      	lsls	r3, r3, #2
 80073b6:	4413      	add	r3, r2
 80073b8:	881b      	ldrh	r3, [r3, #0]
 80073ba:	b29b      	uxth	r3, r3
 80073bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80073c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073c4:	823b      	strh	r3, [r7, #16]
 80073c6:	687a      	ldr	r2, [r7, #4]
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	781b      	ldrb	r3, [r3, #0]
 80073cc:	009b      	lsls	r3, r3, #2
 80073ce:	441a      	add	r2, r3
 80073d0:	8a3b      	ldrh	r3, [r7, #16]
 80073d2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80073d6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80073da:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80073de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80073e2:	b29b      	uxth	r3, r3
 80073e4:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80073e6:	687a      	ldr	r2, [r7, #4]
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	781b      	ldrb	r3, [r3, #0]
 80073ec:	009b      	lsls	r3, r3, #2
 80073ee:	4413      	add	r3, r2
 80073f0:	881b      	ldrh	r3, [r3, #0]
 80073f2:	b29b      	uxth	r3, r3
 80073f4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80073f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073fc:	81fb      	strh	r3, [r7, #14]
 80073fe:	687a      	ldr	r2, [r7, #4]
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	781b      	ldrb	r3, [r3, #0]
 8007404:	009b      	lsls	r3, r3, #2
 8007406:	441a      	add	r2, r3
 8007408:	89fb      	ldrh	r3, [r7, #14]
 800740a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800740e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007412:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007416:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800741a:	b29b      	uxth	r3, r3
 800741c:	8013      	strh	r3, [r2, #0]
 800741e:	e14d      	b.n	80076bc <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8007420:	683b      	ldr	r3, [r7, #0]
 8007422:	785b      	ldrb	r3, [r3, #1]
 8007424:	2b00      	cmp	r3, #0
 8007426:	f040 80a5 	bne.w	8007574 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800742a:	687a      	ldr	r2, [r7, #4]
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	781b      	ldrb	r3, [r3, #0]
 8007430:	009b      	lsls	r3, r3, #2
 8007432:	4413      	add	r3, r2
 8007434:	881b      	ldrh	r3, [r3, #0]
 8007436:	843b      	strh	r3, [r7, #32]
 8007438:	8c3b      	ldrh	r3, [r7, #32]
 800743a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800743e:	2b00      	cmp	r3, #0
 8007440:	d01b      	beq.n	800747a <USB_DeactivateEndpoint+0x18a>
 8007442:	687a      	ldr	r2, [r7, #4]
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	781b      	ldrb	r3, [r3, #0]
 8007448:	009b      	lsls	r3, r3, #2
 800744a:	4413      	add	r3, r2
 800744c:	881b      	ldrh	r3, [r3, #0]
 800744e:	b29b      	uxth	r3, r3
 8007450:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007454:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007458:	83fb      	strh	r3, [r7, #30]
 800745a:	687a      	ldr	r2, [r7, #4]
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	781b      	ldrb	r3, [r3, #0]
 8007460:	009b      	lsls	r3, r3, #2
 8007462:	441a      	add	r2, r3
 8007464:	8bfb      	ldrh	r3, [r7, #30]
 8007466:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800746a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800746e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007472:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007476:	b29b      	uxth	r3, r3
 8007478:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800747a:	687a      	ldr	r2, [r7, #4]
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	781b      	ldrb	r3, [r3, #0]
 8007480:	009b      	lsls	r3, r3, #2
 8007482:	4413      	add	r3, r2
 8007484:	881b      	ldrh	r3, [r3, #0]
 8007486:	83bb      	strh	r3, [r7, #28]
 8007488:	8bbb      	ldrh	r3, [r7, #28]
 800748a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800748e:	2b00      	cmp	r3, #0
 8007490:	d01b      	beq.n	80074ca <USB_DeactivateEndpoint+0x1da>
 8007492:	687a      	ldr	r2, [r7, #4]
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	781b      	ldrb	r3, [r3, #0]
 8007498:	009b      	lsls	r3, r3, #2
 800749a:	4413      	add	r3, r2
 800749c:	881b      	ldrh	r3, [r3, #0]
 800749e:	b29b      	uxth	r3, r3
 80074a0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80074a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074a8:	837b      	strh	r3, [r7, #26]
 80074aa:	687a      	ldr	r2, [r7, #4]
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	781b      	ldrb	r3, [r3, #0]
 80074b0:	009b      	lsls	r3, r3, #2
 80074b2:	441a      	add	r2, r3
 80074b4:	8b7b      	ldrh	r3, [r7, #26]
 80074b6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80074ba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80074be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80074c2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80074c6:	b29b      	uxth	r3, r3
 80074c8:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80074ca:	687a      	ldr	r2, [r7, #4]
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	781b      	ldrb	r3, [r3, #0]
 80074d0:	009b      	lsls	r3, r3, #2
 80074d2:	4413      	add	r3, r2
 80074d4:	881b      	ldrh	r3, [r3, #0]
 80074d6:	b29b      	uxth	r3, r3
 80074d8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80074dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074e0:	833b      	strh	r3, [r7, #24]
 80074e2:	687a      	ldr	r2, [r7, #4]
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	781b      	ldrb	r3, [r3, #0]
 80074e8:	009b      	lsls	r3, r3, #2
 80074ea:	441a      	add	r2, r3
 80074ec:	8b3b      	ldrh	r3, [r7, #24]
 80074ee:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80074f2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80074f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80074fa:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80074fe:	b29b      	uxth	r3, r3
 8007500:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007502:	687a      	ldr	r2, [r7, #4]
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	781b      	ldrb	r3, [r3, #0]
 8007508:	009b      	lsls	r3, r3, #2
 800750a:	4413      	add	r3, r2
 800750c:	881b      	ldrh	r3, [r3, #0]
 800750e:	b29b      	uxth	r3, r3
 8007510:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007514:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007518:	82fb      	strh	r3, [r7, #22]
 800751a:	687a      	ldr	r2, [r7, #4]
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	781b      	ldrb	r3, [r3, #0]
 8007520:	009b      	lsls	r3, r3, #2
 8007522:	441a      	add	r2, r3
 8007524:	8afb      	ldrh	r3, [r7, #22]
 8007526:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800752a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800752e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007532:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007536:	b29b      	uxth	r3, r3
 8007538:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800753a:	687a      	ldr	r2, [r7, #4]
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	781b      	ldrb	r3, [r3, #0]
 8007540:	009b      	lsls	r3, r3, #2
 8007542:	4413      	add	r3, r2
 8007544:	881b      	ldrh	r3, [r3, #0]
 8007546:	b29b      	uxth	r3, r3
 8007548:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800754c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007550:	82bb      	strh	r3, [r7, #20]
 8007552:	687a      	ldr	r2, [r7, #4]
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	781b      	ldrb	r3, [r3, #0]
 8007558:	009b      	lsls	r3, r3, #2
 800755a:	441a      	add	r2, r3
 800755c:	8abb      	ldrh	r3, [r7, #20]
 800755e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007562:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007566:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800756a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800756e:	b29b      	uxth	r3, r3
 8007570:	8013      	strh	r3, [r2, #0]
 8007572:	e0a3      	b.n	80076bc <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007574:	687a      	ldr	r2, [r7, #4]
 8007576:	683b      	ldr	r3, [r7, #0]
 8007578:	781b      	ldrb	r3, [r3, #0]
 800757a:	009b      	lsls	r3, r3, #2
 800757c:	4413      	add	r3, r2
 800757e:	881b      	ldrh	r3, [r3, #0]
 8007580:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8007582:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007584:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007588:	2b00      	cmp	r3, #0
 800758a:	d01b      	beq.n	80075c4 <USB_DeactivateEndpoint+0x2d4>
 800758c:	687a      	ldr	r2, [r7, #4]
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	781b      	ldrb	r3, [r3, #0]
 8007592:	009b      	lsls	r3, r3, #2
 8007594:	4413      	add	r3, r2
 8007596:	881b      	ldrh	r3, [r3, #0]
 8007598:	b29b      	uxth	r3, r3
 800759a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800759e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075a2:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80075a4:	687a      	ldr	r2, [r7, #4]
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	781b      	ldrb	r3, [r3, #0]
 80075aa:	009b      	lsls	r3, r3, #2
 80075ac:	441a      	add	r2, r3
 80075ae:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80075b0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80075b4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80075b8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80075bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80075c0:	b29b      	uxth	r3, r3
 80075c2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80075c4:	687a      	ldr	r2, [r7, #4]
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	781b      	ldrb	r3, [r3, #0]
 80075ca:	009b      	lsls	r3, r3, #2
 80075cc:	4413      	add	r3, r2
 80075ce:	881b      	ldrh	r3, [r3, #0]
 80075d0:	857b      	strh	r3, [r7, #42]	; 0x2a
 80075d2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80075d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d01b      	beq.n	8007614 <USB_DeactivateEndpoint+0x324>
 80075dc:	687a      	ldr	r2, [r7, #4]
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	781b      	ldrb	r3, [r3, #0]
 80075e2:	009b      	lsls	r3, r3, #2
 80075e4:	4413      	add	r3, r2
 80075e6:	881b      	ldrh	r3, [r3, #0]
 80075e8:	b29b      	uxth	r3, r3
 80075ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80075ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075f2:	853b      	strh	r3, [r7, #40]	; 0x28
 80075f4:	687a      	ldr	r2, [r7, #4]
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	781b      	ldrb	r3, [r3, #0]
 80075fa:	009b      	lsls	r3, r3, #2
 80075fc:	441a      	add	r2, r3
 80075fe:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007600:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007604:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007608:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800760c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007610:	b29b      	uxth	r3, r3
 8007612:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8007614:	687a      	ldr	r2, [r7, #4]
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	781b      	ldrb	r3, [r3, #0]
 800761a:	009b      	lsls	r3, r3, #2
 800761c:	4413      	add	r3, r2
 800761e:	881b      	ldrh	r3, [r3, #0]
 8007620:	b29b      	uxth	r3, r3
 8007622:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007626:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800762a:	84fb      	strh	r3, [r7, #38]	; 0x26
 800762c:	687a      	ldr	r2, [r7, #4]
 800762e:	683b      	ldr	r3, [r7, #0]
 8007630:	781b      	ldrb	r3, [r3, #0]
 8007632:	009b      	lsls	r3, r3, #2
 8007634:	441a      	add	r2, r3
 8007636:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007638:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800763c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007640:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007644:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007648:	b29b      	uxth	r3, r3
 800764a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800764c:	687a      	ldr	r2, [r7, #4]
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	781b      	ldrb	r3, [r3, #0]
 8007652:	009b      	lsls	r3, r3, #2
 8007654:	4413      	add	r3, r2
 8007656:	881b      	ldrh	r3, [r3, #0]
 8007658:	b29b      	uxth	r3, r3
 800765a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800765e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007662:	84bb      	strh	r3, [r7, #36]	; 0x24
 8007664:	687a      	ldr	r2, [r7, #4]
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	781b      	ldrb	r3, [r3, #0]
 800766a:	009b      	lsls	r3, r3, #2
 800766c:	441a      	add	r2, r3
 800766e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007670:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007674:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007678:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800767c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007680:	b29b      	uxth	r3, r3
 8007682:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007684:	687a      	ldr	r2, [r7, #4]
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	781b      	ldrb	r3, [r3, #0]
 800768a:	009b      	lsls	r3, r3, #2
 800768c:	4413      	add	r3, r2
 800768e:	881b      	ldrh	r3, [r3, #0]
 8007690:	b29b      	uxth	r3, r3
 8007692:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007696:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800769a:	847b      	strh	r3, [r7, #34]	; 0x22
 800769c:	687a      	ldr	r2, [r7, #4]
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	781b      	ldrb	r3, [r3, #0]
 80076a2:	009b      	lsls	r3, r3, #2
 80076a4:	441a      	add	r2, r3
 80076a6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80076a8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80076ac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80076b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80076b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076b8:	b29b      	uxth	r3, r3
 80076ba:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80076bc:	2300      	movs	r3, #0
}
 80076be:	4618      	mov	r0, r3
 80076c0:	3734      	adds	r7, #52	; 0x34
 80076c2:	46bd      	mov	sp, r7
 80076c4:	bc80      	pop	{r7}
 80076c6:	4770      	bx	lr

080076c8 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b0c4      	sub	sp, #272	; 0x110
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	1d3b      	adds	r3, r7, #4
 80076d0:	6018      	str	r0, [r3, #0]
 80076d2:	463b      	mov	r3, r7
 80076d4:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80076d6:	463b      	mov	r3, r7
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	785b      	ldrb	r3, [r3, #1]
 80076dc:	2b01      	cmp	r3, #1
 80076de:	f040 8557 	bne.w	8008190 <USB_EPStartXfer+0xac8>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80076e2:	463b      	mov	r3, r7
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	699a      	ldr	r2, [r3, #24]
 80076e8:	463b      	mov	r3, r7
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	691b      	ldr	r3, [r3, #16]
 80076ee:	429a      	cmp	r2, r3
 80076f0:	d905      	bls.n	80076fe <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 80076f2:	463b      	mov	r3, r7
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	691b      	ldr	r3, [r3, #16]
 80076f8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80076fc:	e004      	b.n	8007708 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 80076fe:	463b      	mov	r3, r7
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	699b      	ldr	r3, [r3, #24]
 8007704:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8007708:	463b      	mov	r3, r7
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	7b1b      	ldrb	r3, [r3, #12]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d12c      	bne.n	800776c <USB_EPStartXfer+0xa4>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8007712:	463b      	mov	r3, r7
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	6959      	ldr	r1, [r3, #20]
 8007718:	463b      	mov	r3, r7
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	88da      	ldrh	r2, [r3, #6]
 800771e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007722:	b29b      	uxth	r3, r3
 8007724:	1d38      	adds	r0, r7, #4
 8007726:	6800      	ldr	r0, [r0, #0]
 8007728:	f001 fa2c 	bl	8008b84 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800772c:	1d3b      	adds	r3, r7, #4
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	617b      	str	r3, [r7, #20]
 8007732:	1d3b      	adds	r3, r7, #4
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800773a:	b29b      	uxth	r3, r3
 800773c:	461a      	mov	r2, r3
 800773e:	697b      	ldr	r3, [r7, #20]
 8007740:	4413      	add	r3, r2
 8007742:	617b      	str	r3, [r7, #20]
 8007744:	463b      	mov	r3, r7
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	781b      	ldrb	r3, [r3, #0]
 800774a:	011a      	lsls	r2, r3, #4
 800774c:	697b      	ldr	r3, [r7, #20]
 800774e:	4413      	add	r3, r2
 8007750:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8007754:	f107 0310 	add.w	r3, r7, #16
 8007758:	601a      	str	r2, [r3, #0]
 800775a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800775e:	b29a      	uxth	r2, r3
 8007760:	f107 0310 	add.w	r3, r7, #16
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	801a      	strh	r2, [r3, #0]
 8007768:	f000 bcdd 	b.w	8008126 <USB_EPStartXfer+0xa5e>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800776c:	463b      	mov	r3, r7
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	78db      	ldrb	r3, [r3, #3]
 8007772:	2b02      	cmp	r3, #2
 8007774:	f040 8347 	bne.w	8007e06 <USB_EPStartXfer+0x73e>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8007778:	463b      	mov	r3, r7
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	6a1a      	ldr	r2, [r3, #32]
 800777e:	463b      	mov	r3, r7
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	691b      	ldr	r3, [r3, #16]
 8007784:	429a      	cmp	r2, r3
 8007786:	f240 82eb 	bls.w	8007d60 <USB_EPStartXfer+0x698>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 800778a:	1d3b      	adds	r3, r7, #4
 800778c:	681a      	ldr	r2, [r3, #0]
 800778e:	463b      	mov	r3, r7
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	781b      	ldrb	r3, [r3, #0]
 8007794:	009b      	lsls	r3, r3, #2
 8007796:	4413      	add	r3, r2
 8007798:	881b      	ldrh	r3, [r3, #0]
 800779a:	b29b      	uxth	r3, r3
 800779c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80077a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077a4:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
 80077a8:	1d3b      	adds	r3, r7, #4
 80077aa:	681a      	ldr	r2, [r3, #0]
 80077ac:	463b      	mov	r3, r7
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	781b      	ldrb	r3, [r3, #0]
 80077b2:	009b      	lsls	r3, r3, #2
 80077b4:	441a      	add	r2, r3
 80077b6:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 80077ba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80077be:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80077c2:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80077c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80077ca:	b29b      	uxth	r3, r3
 80077cc:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80077ce:	463b      	mov	r3, r7
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	6a1a      	ldr	r2, [r3, #32]
 80077d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80077d8:	1ad2      	subs	r2, r2, r3
 80077da:	463b      	mov	r3, r7
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80077e0:	1d3b      	adds	r3, r7, #4
 80077e2:	681a      	ldr	r2, [r3, #0]
 80077e4:	463b      	mov	r3, r7
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	781b      	ldrb	r3, [r3, #0]
 80077ea:	009b      	lsls	r3, r3, #2
 80077ec:	4413      	add	r3, r2
 80077ee:	881b      	ldrh	r3, [r3, #0]
 80077f0:	b29b      	uxth	r3, r3
 80077f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	f000 8159 	beq.w	8007aae <USB_EPStartXfer+0x3e6>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80077fc:	1d3b      	adds	r3, r7, #4
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	637b      	str	r3, [r7, #52]	; 0x34
 8007802:	463b      	mov	r3, r7
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	785b      	ldrb	r3, [r3, #1]
 8007808:	2b00      	cmp	r3, #0
 800780a:	d164      	bne.n	80078d6 <USB_EPStartXfer+0x20e>
 800780c:	1d3b      	adds	r3, r7, #4
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007812:	1d3b      	adds	r3, r7, #4
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800781a:	b29b      	uxth	r3, r3
 800781c:	461a      	mov	r2, r3
 800781e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007820:	4413      	add	r3, r2
 8007822:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007824:	463b      	mov	r3, r7
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	781b      	ldrb	r3, [r3, #0]
 800782a:	011a      	lsls	r2, r3, #4
 800782c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800782e:	4413      	add	r3, r2
 8007830:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007834:	62bb      	str	r3, [r7, #40]	; 0x28
 8007836:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800783a:	2b00      	cmp	r3, #0
 800783c:	d112      	bne.n	8007864 <USB_EPStartXfer+0x19c>
 800783e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007840:	881b      	ldrh	r3, [r3, #0]
 8007842:	b29b      	uxth	r3, r3
 8007844:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007848:	b29a      	uxth	r2, r3
 800784a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800784c:	801a      	strh	r2, [r3, #0]
 800784e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007850:	881b      	ldrh	r3, [r3, #0]
 8007852:	b29b      	uxth	r3, r3
 8007854:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007858:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800785c:	b29a      	uxth	r2, r3
 800785e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007860:	801a      	strh	r2, [r3, #0]
 8007862:	e054      	b.n	800790e <USB_EPStartXfer+0x246>
 8007864:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007868:	2b3e      	cmp	r3, #62	; 0x3e
 800786a:	d817      	bhi.n	800789c <USB_EPStartXfer+0x1d4>
 800786c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007870:	085b      	lsrs	r3, r3, #1
 8007872:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007876:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800787a:	f003 0301 	and.w	r3, r3, #1
 800787e:	2b00      	cmp	r3, #0
 8007880:	d004      	beq.n	800788c <USB_EPStartXfer+0x1c4>
 8007882:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007886:	3301      	adds	r3, #1
 8007888:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800788c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007890:	b29b      	uxth	r3, r3
 8007892:	029b      	lsls	r3, r3, #10
 8007894:	b29a      	uxth	r2, r3
 8007896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007898:	801a      	strh	r2, [r3, #0]
 800789a:	e038      	b.n	800790e <USB_EPStartXfer+0x246>
 800789c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80078a0:	095b      	lsrs	r3, r3, #5
 80078a2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80078a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80078aa:	f003 031f 	and.w	r3, r3, #31
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d104      	bne.n	80078bc <USB_EPStartXfer+0x1f4>
 80078b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80078b6:	3b01      	subs	r3, #1
 80078b8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80078bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80078c0:	b29b      	uxth	r3, r3
 80078c2:	029b      	lsls	r3, r3, #10
 80078c4:	b29b      	uxth	r3, r3
 80078c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80078ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80078ce:	b29a      	uxth	r2, r3
 80078d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078d2:	801a      	strh	r2, [r3, #0]
 80078d4:	e01b      	b.n	800790e <USB_EPStartXfer+0x246>
 80078d6:	463b      	mov	r3, r7
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	785b      	ldrb	r3, [r3, #1]
 80078dc:	2b01      	cmp	r3, #1
 80078de:	d116      	bne.n	800790e <USB_EPStartXfer+0x246>
 80078e0:	1d3b      	adds	r3, r7, #4
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80078e8:	b29b      	uxth	r3, r3
 80078ea:	461a      	mov	r2, r3
 80078ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078ee:	4413      	add	r3, r2
 80078f0:	637b      	str	r3, [r7, #52]	; 0x34
 80078f2:	463b      	mov	r3, r7
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	781b      	ldrb	r3, [r3, #0]
 80078f8:	011a      	lsls	r2, r3, #4
 80078fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078fc:	4413      	add	r3, r2
 80078fe:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007902:	633b      	str	r3, [r7, #48]	; 0x30
 8007904:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007908:	b29a      	uxth	r2, r3
 800790a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800790c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800790e:	463b      	mov	r3, r7
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	895b      	ldrh	r3, [r3, #10]
 8007914:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007918:	463b      	mov	r3, r7
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	6959      	ldr	r1, [r3, #20]
 800791e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007922:	b29b      	uxth	r3, r3
 8007924:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8007928:	1d38      	adds	r0, r7, #4
 800792a:	6800      	ldr	r0, [r0, #0]
 800792c:	f001 f92a 	bl	8008b84 <USB_WritePMA>
            ep->xfer_buff += len;
 8007930:	463b      	mov	r3, r7
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	695a      	ldr	r2, [r3, #20]
 8007936:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800793a:	441a      	add	r2, r3
 800793c:	463b      	mov	r3, r7
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007942:	463b      	mov	r3, r7
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	6a1a      	ldr	r2, [r3, #32]
 8007948:	463b      	mov	r3, r7
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	691b      	ldr	r3, [r3, #16]
 800794e:	429a      	cmp	r2, r3
 8007950:	d909      	bls.n	8007966 <USB_EPStartXfer+0x29e>
            {
              ep->xfer_len_db -= len;
 8007952:	463b      	mov	r3, r7
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	6a1a      	ldr	r2, [r3, #32]
 8007958:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800795c:	1ad2      	subs	r2, r2, r3
 800795e:	463b      	mov	r3, r7
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	621a      	str	r2, [r3, #32]
 8007964:	e008      	b.n	8007978 <USB_EPStartXfer+0x2b0>
            }
            else
            {
              len = ep->xfer_len_db;
 8007966:	463b      	mov	r3, r7
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	6a1b      	ldr	r3, [r3, #32]
 800796c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 8007970:	463b      	mov	r3, r7
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	2200      	movs	r2, #0
 8007976:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007978:	463b      	mov	r3, r7
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	785b      	ldrb	r3, [r3, #1]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d164      	bne.n	8007a4c <USB_EPStartXfer+0x384>
 8007982:	1d3b      	adds	r3, r7, #4
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	61fb      	str	r3, [r7, #28]
 8007988:	1d3b      	adds	r3, r7, #4
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007990:	b29b      	uxth	r3, r3
 8007992:	461a      	mov	r2, r3
 8007994:	69fb      	ldr	r3, [r7, #28]
 8007996:	4413      	add	r3, r2
 8007998:	61fb      	str	r3, [r7, #28]
 800799a:	463b      	mov	r3, r7
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	781b      	ldrb	r3, [r3, #0]
 80079a0:	011a      	lsls	r2, r3, #4
 80079a2:	69fb      	ldr	r3, [r7, #28]
 80079a4:	4413      	add	r3, r2
 80079a6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80079aa:	61bb      	str	r3, [r7, #24]
 80079ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d112      	bne.n	80079da <USB_EPStartXfer+0x312>
 80079b4:	69bb      	ldr	r3, [r7, #24]
 80079b6:	881b      	ldrh	r3, [r3, #0]
 80079b8:	b29b      	uxth	r3, r3
 80079ba:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80079be:	b29a      	uxth	r2, r3
 80079c0:	69bb      	ldr	r3, [r7, #24]
 80079c2:	801a      	strh	r2, [r3, #0]
 80079c4:	69bb      	ldr	r3, [r7, #24]
 80079c6:	881b      	ldrh	r3, [r3, #0]
 80079c8:	b29b      	uxth	r3, r3
 80079ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80079ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80079d2:	b29a      	uxth	r2, r3
 80079d4:	69bb      	ldr	r3, [r7, #24]
 80079d6:	801a      	strh	r2, [r3, #0]
 80079d8:	e057      	b.n	8007a8a <USB_EPStartXfer+0x3c2>
 80079da:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80079de:	2b3e      	cmp	r3, #62	; 0x3e
 80079e0:	d817      	bhi.n	8007a12 <USB_EPStartXfer+0x34a>
 80079e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80079e6:	085b      	lsrs	r3, r3, #1
 80079e8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80079ec:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80079f0:	f003 0301 	and.w	r3, r3, #1
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d004      	beq.n	8007a02 <USB_EPStartXfer+0x33a>
 80079f8:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80079fc:	3301      	adds	r3, #1
 80079fe:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007a02:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007a06:	b29b      	uxth	r3, r3
 8007a08:	029b      	lsls	r3, r3, #10
 8007a0a:	b29a      	uxth	r2, r3
 8007a0c:	69bb      	ldr	r3, [r7, #24]
 8007a0e:	801a      	strh	r2, [r3, #0]
 8007a10:	e03b      	b.n	8007a8a <USB_EPStartXfer+0x3c2>
 8007a12:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007a16:	095b      	lsrs	r3, r3, #5
 8007a18:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007a1c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007a20:	f003 031f 	and.w	r3, r3, #31
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d104      	bne.n	8007a32 <USB_EPStartXfer+0x36a>
 8007a28:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007a2c:	3b01      	subs	r3, #1
 8007a2e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007a32:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007a36:	b29b      	uxth	r3, r3
 8007a38:	029b      	lsls	r3, r3, #10
 8007a3a:	b29b      	uxth	r3, r3
 8007a3c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a40:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a44:	b29a      	uxth	r2, r3
 8007a46:	69bb      	ldr	r3, [r7, #24]
 8007a48:	801a      	strh	r2, [r3, #0]
 8007a4a:	e01e      	b.n	8007a8a <USB_EPStartXfer+0x3c2>
 8007a4c:	463b      	mov	r3, r7
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	785b      	ldrb	r3, [r3, #1]
 8007a52:	2b01      	cmp	r3, #1
 8007a54:	d119      	bne.n	8007a8a <USB_EPStartXfer+0x3c2>
 8007a56:	1d3b      	adds	r3, r7, #4
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	627b      	str	r3, [r7, #36]	; 0x24
 8007a5c:	1d3b      	adds	r3, r7, #4
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007a64:	b29b      	uxth	r3, r3
 8007a66:	461a      	mov	r2, r3
 8007a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a6a:	4413      	add	r3, r2
 8007a6c:	627b      	str	r3, [r7, #36]	; 0x24
 8007a6e:	463b      	mov	r3, r7
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	781b      	ldrb	r3, [r3, #0]
 8007a74:	011a      	lsls	r2, r3, #4
 8007a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a78:	4413      	add	r3, r2
 8007a7a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007a7e:	623b      	str	r3, [r7, #32]
 8007a80:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007a84:	b29a      	uxth	r2, r3
 8007a86:	6a3b      	ldr	r3, [r7, #32]
 8007a88:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007a8a:	463b      	mov	r3, r7
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	891b      	ldrh	r3, [r3, #8]
 8007a90:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007a94:	463b      	mov	r3, r7
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	6959      	ldr	r1, [r3, #20]
 8007a9a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007a9e:	b29b      	uxth	r3, r3
 8007aa0:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8007aa4:	1d38      	adds	r0, r7, #4
 8007aa6:	6800      	ldr	r0, [r0, #0]
 8007aa8:	f001 f86c 	bl	8008b84 <USB_WritePMA>
 8007aac:	e33b      	b.n	8008126 <USB_EPStartXfer+0xa5e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007aae:	463b      	mov	r3, r7
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	785b      	ldrb	r3, [r3, #1]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d164      	bne.n	8007b82 <USB_EPStartXfer+0x4ba>
 8007ab8:	1d3b      	adds	r3, r7, #4
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007abe:	1d3b      	adds	r3, r7, #4
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007ac6:	b29b      	uxth	r3, r3
 8007ac8:	461a      	mov	r2, r3
 8007aca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007acc:	4413      	add	r3, r2
 8007ace:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007ad0:	463b      	mov	r3, r7
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	781b      	ldrb	r3, [r3, #0]
 8007ad6:	011a      	lsls	r2, r3, #4
 8007ad8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ada:	4413      	add	r3, r2
 8007adc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007ae0:	64bb      	str	r3, [r7, #72]	; 0x48
 8007ae2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d112      	bne.n	8007b10 <USB_EPStartXfer+0x448>
 8007aea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007aec:	881b      	ldrh	r3, [r3, #0]
 8007aee:	b29b      	uxth	r3, r3
 8007af0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007af4:	b29a      	uxth	r2, r3
 8007af6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007af8:	801a      	strh	r2, [r3, #0]
 8007afa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007afc:	881b      	ldrh	r3, [r3, #0]
 8007afe:	b29b      	uxth	r3, r3
 8007b00:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b04:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b08:	b29a      	uxth	r2, r3
 8007b0a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b0c:	801a      	strh	r2, [r3, #0]
 8007b0e:	e057      	b.n	8007bc0 <USB_EPStartXfer+0x4f8>
 8007b10:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007b14:	2b3e      	cmp	r3, #62	; 0x3e
 8007b16:	d817      	bhi.n	8007b48 <USB_EPStartXfer+0x480>
 8007b18:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007b1c:	085b      	lsrs	r3, r3, #1
 8007b1e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007b22:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007b26:	f003 0301 	and.w	r3, r3, #1
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d004      	beq.n	8007b38 <USB_EPStartXfer+0x470>
 8007b2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007b32:	3301      	adds	r3, #1
 8007b34:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007b38:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007b3c:	b29b      	uxth	r3, r3
 8007b3e:	029b      	lsls	r3, r3, #10
 8007b40:	b29a      	uxth	r2, r3
 8007b42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b44:	801a      	strh	r2, [r3, #0]
 8007b46:	e03b      	b.n	8007bc0 <USB_EPStartXfer+0x4f8>
 8007b48:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007b4c:	095b      	lsrs	r3, r3, #5
 8007b4e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007b52:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007b56:	f003 031f 	and.w	r3, r3, #31
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d104      	bne.n	8007b68 <USB_EPStartXfer+0x4a0>
 8007b5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007b62:	3b01      	subs	r3, #1
 8007b64:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007b68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007b6c:	b29b      	uxth	r3, r3
 8007b6e:	029b      	lsls	r3, r3, #10
 8007b70:	b29b      	uxth	r3, r3
 8007b72:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b76:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b7a:	b29a      	uxth	r2, r3
 8007b7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b7e:	801a      	strh	r2, [r3, #0]
 8007b80:	e01e      	b.n	8007bc0 <USB_EPStartXfer+0x4f8>
 8007b82:	463b      	mov	r3, r7
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	785b      	ldrb	r3, [r3, #1]
 8007b88:	2b01      	cmp	r3, #1
 8007b8a:	d119      	bne.n	8007bc0 <USB_EPStartXfer+0x4f8>
 8007b8c:	1d3b      	adds	r3, r7, #4
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	657b      	str	r3, [r7, #84]	; 0x54
 8007b92:	1d3b      	adds	r3, r7, #4
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007b9a:	b29b      	uxth	r3, r3
 8007b9c:	461a      	mov	r2, r3
 8007b9e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007ba0:	4413      	add	r3, r2
 8007ba2:	657b      	str	r3, [r7, #84]	; 0x54
 8007ba4:	463b      	mov	r3, r7
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	781b      	ldrb	r3, [r3, #0]
 8007baa:	011a      	lsls	r2, r3, #4
 8007bac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007bae:	4413      	add	r3, r2
 8007bb0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007bb4:	653b      	str	r3, [r7, #80]	; 0x50
 8007bb6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007bba:	b29a      	uxth	r2, r3
 8007bbc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007bbe:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007bc0:	463b      	mov	r3, r7
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	891b      	ldrh	r3, [r3, #8]
 8007bc6:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007bca:	463b      	mov	r3, r7
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	6959      	ldr	r1, [r3, #20]
 8007bd0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007bd4:	b29b      	uxth	r3, r3
 8007bd6:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8007bda:	1d38      	adds	r0, r7, #4
 8007bdc:	6800      	ldr	r0, [r0, #0]
 8007bde:	f000 ffd1 	bl	8008b84 <USB_WritePMA>
            ep->xfer_buff += len;
 8007be2:	463b      	mov	r3, r7
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	695a      	ldr	r2, [r3, #20]
 8007be8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007bec:	441a      	add	r2, r3
 8007bee:	463b      	mov	r3, r7
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007bf4:	463b      	mov	r3, r7
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	6a1a      	ldr	r2, [r3, #32]
 8007bfa:	463b      	mov	r3, r7
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	691b      	ldr	r3, [r3, #16]
 8007c00:	429a      	cmp	r2, r3
 8007c02:	d909      	bls.n	8007c18 <USB_EPStartXfer+0x550>
            {
              ep->xfer_len_db -= len;
 8007c04:	463b      	mov	r3, r7
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	6a1a      	ldr	r2, [r3, #32]
 8007c0a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007c0e:	1ad2      	subs	r2, r2, r3
 8007c10:	463b      	mov	r3, r7
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	621a      	str	r2, [r3, #32]
 8007c16:	e008      	b.n	8007c2a <USB_EPStartXfer+0x562>
            }
            else
            {
              len = ep->xfer_len_db;
 8007c18:	463b      	mov	r3, r7
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	6a1b      	ldr	r3, [r3, #32]
 8007c1e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 8007c22:	463b      	mov	r3, r7
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	2200      	movs	r2, #0
 8007c28:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007c2a:	1d3b      	adds	r3, r7, #4
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	647b      	str	r3, [r7, #68]	; 0x44
 8007c30:	463b      	mov	r3, r7
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	785b      	ldrb	r3, [r3, #1]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d164      	bne.n	8007d04 <USB_EPStartXfer+0x63c>
 8007c3a:	1d3b      	adds	r3, r7, #4
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007c40:	1d3b      	adds	r3, r7, #4
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007c48:	b29b      	uxth	r3, r3
 8007c4a:	461a      	mov	r2, r3
 8007c4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c4e:	4413      	add	r3, r2
 8007c50:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007c52:	463b      	mov	r3, r7
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	781b      	ldrb	r3, [r3, #0]
 8007c58:	011a      	lsls	r2, r3, #4
 8007c5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c5c:	4413      	add	r3, r2
 8007c5e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007c62:	63bb      	str	r3, [r7, #56]	; 0x38
 8007c64:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d112      	bne.n	8007c92 <USB_EPStartXfer+0x5ca>
 8007c6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c6e:	881b      	ldrh	r3, [r3, #0]
 8007c70:	b29b      	uxth	r3, r3
 8007c72:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007c76:	b29a      	uxth	r2, r3
 8007c78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c7a:	801a      	strh	r2, [r3, #0]
 8007c7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c7e:	881b      	ldrh	r3, [r3, #0]
 8007c80:	b29b      	uxth	r3, r3
 8007c82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c8a:	b29a      	uxth	r2, r3
 8007c8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c8e:	801a      	strh	r2, [r3, #0]
 8007c90:	e054      	b.n	8007d3c <USB_EPStartXfer+0x674>
 8007c92:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007c96:	2b3e      	cmp	r3, #62	; 0x3e
 8007c98:	d817      	bhi.n	8007cca <USB_EPStartXfer+0x602>
 8007c9a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007c9e:	085b      	lsrs	r3, r3, #1
 8007ca0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8007ca4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007ca8:	f003 0301 	and.w	r3, r3, #1
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d004      	beq.n	8007cba <USB_EPStartXfer+0x5f2>
 8007cb0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007cb4:	3301      	adds	r3, #1
 8007cb6:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8007cba:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007cbe:	b29b      	uxth	r3, r3
 8007cc0:	029b      	lsls	r3, r3, #10
 8007cc2:	b29a      	uxth	r2, r3
 8007cc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cc6:	801a      	strh	r2, [r3, #0]
 8007cc8:	e038      	b.n	8007d3c <USB_EPStartXfer+0x674>
 8007cca:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007cce:	095b      	lsrs	r3, r3, #5
 8007cd0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8007cd4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007cd8:	f003 031f 	and.w	r3, r3, #31
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d104      	bne.n	8007cea <USB_EPStartXfer+0x622>
 8007ce0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007ce4:	3b01      	subs	r3, #1
 8007ce6:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8007cea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007cee:	b29b      	uxth	r3, r3
 8007cf0:	029b      	lsls	r3, r3, #10
 8007cf2:	b29b      	uxth	r3, r3
 8007cf4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007cf8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007cfc:	b29a      	uxth	r2, r3
 8007cfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d00:	801a      	strh	r2, [r3, #0]
 8007d02:	e01b      	b.n	8007d3c <USB_EPStartXfer+0x674>
 8007d04:	463b      	mov	r3, r7
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	785b      	ldrb	r3, [r3, #1]
 8007d0a:	2b01      	cmp	r3, #1
 8007d0c:	d116      	bne.n	8007d3c <USB_EPStartXfer+0x674>
 8007d0e:	1d3b      	adds	r3, r7, #4
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007d16:	b29b      	uxth	r3, r3
 8007d18:	461a      	mov	r2, r3
 8007d1a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d1c:	4413      	add	r3, r2
 8007d1e:	647b      	str	r3, [r7, #68]	; 0x44
 8007d20:	463b      	mov	r3, r7
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	781b      	ldrb	r3, [r3, #0]
 8007d26:	011a      	lsls	r2, r3, #4
 8007d28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d2a:	4413      	add	r3, r2
 8007d2c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007d30:	643b      	str	r3, [r7, #64]	; 0x40
 8007d32:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007d36:	b29a      	uxth	r2, r3
 8007d38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007d3a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007d3c:	463b      	mov	r3, r7
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	895b      	ldrh	r3, [r3, #10]
 8007d42:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007d46:	463b      	mov	r3, r7
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	6959      	ldr	r1, [r3, #20]
 8007d4c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007d50:	b29b      	uxth	r3, r3
 8007d52:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8007d56:	1d38      	adds	r0, r7, #4
 8007d58:	6800      	ldr	r0, [r0, #0]
 8007d5a:	f000 ff13 	bl	8008b84 <USB_WritePMA>
 8007d5e:	e1e2      	b.n	8008126 <USB_EPStartXfer+0xa5e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8007d60:	463b      	mov	r3, r7
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	6a1b      	ldr	r3, [r3, #32]
 8007d66:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 8007d6a:	1d3b      	adds	r3, r7, #4
 8007d6c:	681a      	ldr	r2, [r3, #0]
 8007d6e:	463b      	mov	r3, r7
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	781b      	ldrb	r3, [r3, #0]
 8007d74:	009b      	lsls	r3, r3, #2
 8007d76:	4413      	add	r3, r2
 8007d78:	881b      	ldrh	r3, [r3, #0]
 8007d7a:	b29b      	uxth	r3, r3
 8007d7c:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8007d80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d84:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8007d88:	1d3b      	adds	r3, r7, #4
 8007d8a:	681a      	ldr	r2, [r3, #0]
 8007d8c:	463b      	mov	r3, r7
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	781b      	ldrb	r3, [r3, #0]
 8007d92:	009b      	lsls	r3, r3, #2
 8007d94:	441a      	add	r2, r3
 8007d96:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8007d9a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007d9e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007da2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007da6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007daa:	b29b      	uxth	r3, r3
 8007dac:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007dae:	1d3b      	adds	r3, r7, #4
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	663b      	str	r3, [r7, #96]	; 0x60
 8007db4:	1d3b      	adds	r3, r7, #4
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007dbc:	b29b      	uxth	r3, r3
 8007dbe:	461a      	mov	r2, r3
 8007dc0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007dc2:	4413      	add	r3, r2
 8007dc4:	663b      	str	r3, [r7, #96]	; 0x60
 8007dc6:	463b      	mov	r3, r7
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	781b      	ldrb	r3, [r3, #0]
 8007dcc:	011a      	lsls	r2, r3, #4
 8007dce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007dd0:	4413      	add	r3, r2
 8007dd2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007dd6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007dd8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007ddc:	b29a      	uxth	r2, r3
 8007dde:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007de0:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007de2:	463b      	mov	r3, r7
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	891b      	ldrh	r3, [r3, #8]
 8007de8:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007dec:	463b      	mov	r3, r7
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	6959      	ldr	r1, [r3, #20]
 8007df2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007df6:	b29b      	uxth	r3, r3
 8007df8:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8007dfc:	1d38      	adds	r0, r7, #4
 8007dfe:	6800      	ldr	r0, [r0, #0]
 8007e00:	f000 fec0 	bl	8008b84 <USB_WritePMA>
 8007e04:	e18f      	b.n	8008126 <USB_EPStartXfer+0xa5e>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* Write the data to the USB endpoint */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007e06:	1d3b      	adds	r3, r7, #4
 8007e08:	681a      	ldr	r2, [r3, #0]
 8007e0a:	463b      	mov	r3, r7
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	781b      	ldrb	r3, [r3, #0]
 8007e10:	009b      	lsls	r3, r3, #2
 8007e12:	4413      	add	r3, r2
 8007e14:	881b      	ldrh	r3, [r3, #0]
 8007e16:	b29b      	uxth	r3, r3
 8007e18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	f000 808f 	beq.w	8007f40 <USB_EPStartXfer+0x878>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007e22:	1d3b      	adds	r3, r7, #4
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	67bb      	str	r3, [r7, #120]	; 0x78
 8007e28:	463b      	mov	r3, r7
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	785b      	ldrb	r3, [r3, #1]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d164      	bne.n	8007efc <USB_EPStartXfer+0x834>
 8007e32:	1d3b      	adds	r3, r7, #4
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	673b      	str	r3, [r7, #112]	; 0x70
 8007e38:	1d3b      	adds	r3, r7, #4
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007e40:	b29b      	uxth	r3, r3
 8007e42:	461a      	mov	r2, r3
 8007e44:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007e46:	4413      	add	r3, r2
 8007e48:	673b      	str	r3, [r7, #112]	; 0x70
 8007e4a:	463b      	mov	r3, r7
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	781b      	ldrb	r3, [r3, #0]
 8007e50:	011a      	lsls	r2, r3, #4
 8007e52:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007e54:	4413      	add	r3, r2
 8007e56:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007e5a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007e5c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d112      	bne.n	8007e8a <USB_EPStartXfer+0x7c2>
 8007e64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e66:	881b      	ldrh	r3, [r3, #0]
 8007e68:	b29b      	uxth	r3, r3
 8007e6a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007e6e:	b29a      	uxth	r2, r3
 8007e70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e72:	801a      	strh	r2, [r3, #0]
 8007e74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e76:	881b      	ldrh	r3, [r3, #0]
 8007e78:	b29b      	uxth	r3, r3
 8007e7a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007e7e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007e82:	b29a      	uxth	r2, r3
 8007e84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e86:	801a      	strh	r2, [r3, #0]
 8007e88:	e054      	b.n	8007f34 <USB_EPStartXfer+0x86c>
 8007e8a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007e8e:	2b3e      	cmp	r3, #62	; 0x3e
 8007e90:	d817      	bhi.n	8007ec2 <USB_EPStartXfer+0x7fa>
 8007e92:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007e96:	085b      	lsrs	r3, r3, #1
 8007e98:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8007e9c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007ea0:	f003 0301 	and.w	r3, r3, #1
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d004      	beq.n	8007eb2 <USB_EPStartXfer+0x7ea>
 8007ea8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007eac:	3301      	adds	r3, #1
 8007eae:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8007eb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007eb6:	b29b      	uxth	r3, r3
 8007eb8:	029b      	lsls	r3, r3, #10
 8007eba:	b29a      	uxth	r2, r3
 8007ebc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ebe:	801a      	strh	r2, [r3, #0]
 8007ec0:	e038      	b.n	8007f34 <USB_EPStartXfer+0x86c>
 8007ec2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007ec6:	095b      	lsrs	r3, r3, #5
 8007ec8:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8007ecc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007ed0:	f003 031f 	and.w	r3, r3, #31
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d104      	bne.n	8007ee2 <USB_EPStartXfer+0x81a>
 8007ed8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007edc:	3b01      	subs	r3, #1
 8007ede:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8007ee2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ee6:	b29b      	uxth	r3, r3
 8007ee8:	029b      	lsls	r3, r3, #10
 8007eea:	b29b      	uxth	r3, r3
 8007eec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ef0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ef4:	b29a      	uxth	r2, r3
 8007ef6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ef8:	801a      	strh	r2, [r3, #0]
 8007efa:	e01b      	b.n	8007f34 <USB_EPStartXfer+0x86c>
 8007efc:	463b      	mov	r3, r7
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	785b      	ldrb	r3, [r3, #1]
 8007f02:	2b01      	cmp	r3, #1
 8007f04:	d116      	bne.n	8007f34 <USB_EPStartXfer+0x86c>
 8007f06:	1d3b      	adds	r3, r7, #4
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007f0e:	b29b      	uxth	r3, r3
 8007f10:	461a      	mov	r2, r3
 8007f12:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007f14:	4413      	add	r3, r2
 8007f16:	67bb      	str	r3, [r7, #120]	; 0x78
 8007f18:	463b      	mov	r3, r7
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	781b      	ldrb	r3, [r3, #0]
 8007f1e:	011a      	lsls	r2, r3, #4
 8007f20:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007f22:	4413      	add	r3, r2
 8007f24:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007f28:	677b      	str	r3, [r7, #116]	; 0x74
 8007f2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007f2e:	b29a      	uxth	r2, r3
 8007f30:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007f32:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8007f34:	463b      	mov	r3, r7
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	895b      	ldrh	r3, [r3, #10]
 8007f3a:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
 8007f3e:	e097      	b.n	8008070 <USB_EPStartXfer+0x9a8>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007f40:	463b      	mov	r3, r7
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	785b      	ldrb	r3, [r3, #1]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d168      	bne.n	800801c <USB_EPStartXfer+0x954>
 8007f4a:	1d3b      	adds	r3, r7, #4
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007f52:	1d3b      	adds	r3, r7, #4
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007f5a:	b29b      	uxth	r3, r3
 8007f5c:	461a      	mov	r2, r3
 8007f5e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007f62:	4413      	add	r3, r2
 8007f64:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007f68:	463b      	mov	r3, r7
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	781b      	ldrb	r3, [r3, #0]
 8007f6e:	011a      	lsls	r2, r3, #4
 8007f70:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007f74:	4413      	add	r3, r2
 8007f76:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007f7a:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007f7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d112      	bne.n	8007faa <USB_EPStartXfer+0x8e2>
 8007f84:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007f86:	881b      	ldrh	r3, [r3, #0]
 8007f88:	b29b      	uxth	r3, r3
 8007f8a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007f8e:	b29a      	uxth	r2, r3
 8007f90:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007f92:	801a      	strh	r2, [r3, #0]
 8007f94:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007f96:	881b      	ldrh	r3, [r3, #0]
 8007f98:	b29b      	uxth	r3, r3
 8007f9a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f9e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007fa2:	b29a      	uxth	r2, r3
 8007fa4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007fa6:	801a      	strh	r2, [r3, #0]
 8007fa8:	e05d      	b.n	8008066 <USB_EPStartXfer+0x99e>
 8007faa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007fae:	2b3e      	cmp	r3, #62	; 0x3e
 8007fb0:	d817      	bhi.n	8007fe2 <USB_EPStartXfer+0x91a>
 8007fb2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007fb6:	085b      	lsrs	r3, r3, #1
 8007fb8:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8007fbc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007fc0:	f003 0301 	and.w	r3, r3, #1
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d004      	beq.n	8007fd2 <USB_EPStartXfer+0x90a>
 8007fc8:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8007fcc:	3301      	adds	r3, #1
 8007fce:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8007fd2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8007fd6:	b29b      	uxth	r3, r3
 8007fd8:	029b      	lsls	r3, r3, #10
 8007fda:	b29a      	uxth	r2, r3
 8007fdc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007fde:	801a      	strh	r2, [r3, #0]
 8007fe0:	e041      	b.n	8008066 <USB_EPStartXfer+0x99e>
 8007fe2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007fe6:	095b      	lsrs	r3, r3, #5
 8007fe8:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8007fec:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007ff0:	f003 031f 	and.w	r3, r3, #31
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d104      	bne.n	8008002 <USB_EPStartXfer+0x93a>
 8007ff8:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8007ffc:	3b01      	subs	r3, #1
 8007ffe:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008002:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8008006:	b29b      	uxth	r3, r3
 8008008:	029b      	lsls	r3, r3, #10
 800800a:	b29b      	uxth	r3, r3
 800800c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008010:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008014:	b29a      	uxth	r2, r3
 8008016:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008018:	801a      	strh	r2, [r3, #0]
 800801a:	e024      	b.n	8008066 <USB_EPStartXfer+0x99e>
 800801c:	463b      	mov	r3, r7
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	785b      	ldrb	r3, [r3, #1]
 8008022:	2b01      	cmp	r3, #1
 8008024:	d11f      	bne.n	8008066 <USB_EPStartXfer+0x99e>
 8008026:	1d3b      	adds	r3, r7, #4
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800802e:	1d3b      	adds	r3, r7, #4
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008036:	b29b      	uxth	r3, r3
 8008038:	461a      	mov	r2, r3
 800803a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800803e:	4413      	add	r3, r2
 8008040:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008044:	463b      	mov	r3, r7
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	781b      	ldrb	r3, [r3, #0]
 800804a:	011a      	lsls	r2, r3, #4
 800804c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008050:	4413      	add	r3, r2
 8008052:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008056:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800805a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800805e:	b29a      	uxth	r2, r3
 8008060:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008064:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008066:	463b      	mov	r3, r7
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	891b      	ldrh	r3, [r3, #8]
 800806c:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
        }

        USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008070:	463b      	mov	r3, r7
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	6959      	ldr	r1, [r3, #20]
 8008076:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800807a:	b29b      	uxth	r3, r3
 800807c:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8008080:	1d38      	adds	r0, r7, #4
 8008082:	6800      	ldr	r0, [r0, #0]
 8008084:	f000 fd7e 	bl	8008b84 <USB_WritePMA>
        PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8008088:	463b      	mov	r3, r7
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	785b      	ldrb	r3, [r3, #1]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d122      	bne.n	80080d8 <USB_EPStartXfer+0xa10>
 8008092:	1d3b      	adds	r3, r7, #4
 8008094:	681a      	ldr	r2, [r3, #0]
 8008096:	463b      	mov	r3, r7
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	781b      	ldrb	r3, [r3, #0]
 800809c:	009b      	lsls	r3, r3, #2
 800809e:	4413      	add	r3, r2
 80080a0:	881b      	ldrh	r3, [r3, #0]
 80080a2:	b29b      	uxth	r3, r3
 80080a4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80080a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080ac:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 80080b0:	1d3b      	adds	r3, r7, #4
 80080b2:	681a      	ldr	r2, [r3, #0]
 80080b4:	463b      	mov	r3, r7
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	781b      	ldrb	r3, [r3, #0]
 80080ba:	009b      	lsls	r3, r3, #2
 80080bc:	441a      	add	r2, r3
 80080be:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 80080c2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80080c6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80080ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80080ce:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80080d2:	b29b      	uxth	r3, r3
 80080d4:	8013      	strh	r3, [r2, #0]
 80080d6:	e026      	b.n	8008126 <USB_EPStartXfer+0xa5e>
 80080d8:	463b      	mov	r3, r7
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	785b      	ldrb	r3, [r3, #1]
 80080de:	2b01      	cmp	r3, #1
 80080e0:	d121      	bne.n	8008126 <USB_EPStartXfer+0xa5e>
 80080e2:	1d3b      	adds	r3, r7, #4
 80080e4:	681a      	ldr	r2, [r3, #0]
 80080e6:	463b      	mov	r3, r7
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	781b      	ldrb	r3, [r3, #0]
 80080ec:	009b      	lsls	r3, r3, #2
 80080ee:	4413      	add	r3, r2
 80080f0:	881b      	ldrh	r3, [r3, #0]
 80080f2:	b29b      	uxth	r3, r3
 80080f4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80080f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080fc:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 8008100:	1d3b      	adds	r3, r7, #4
 8008102:	681a      	ldr	r2, [r3, #0]
 8008104:	463b      	mov	r3, r7
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	781b      	ldrb	r3, [r3, #0]
 800810a:	009b      	lsls	r3, r3, #2
 800810c:	441a      	add	r2, r3
 800810e:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8008112:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008116:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800811a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800811e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008122:	b29b      	uxth	r3, r3
 8008124:	8013      	strh	r3, [r2, #0]
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8008126:	1d3b      	adds	r3, r7, #4
 8008128:	681a      	ldr	r2, [r3, #0]
 800812a:	463b      	mov	r3, r7
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	781b      	ldrb	r3, [r3, #0]
 8008130:	009b      	lsls	r3, r3, #2
 8008132:	4413      	add	r3, r2
 8008134:	881b      	ldrh	r3, [r3, #0]
 8008136:	b29b      	uxth	r3, r3
 8008138:	f107 020e 	add.w	r2, r7, #14
 800813c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008140:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008144:	8013      	strh	r3, [r2, #0]
 8008146:	f107 030e 	add.w	r3, r7, #14
 800814a:	f107 020e 	add.w	r2, r7, #14
 800814e:	8812      	ldrh	r2, [r2, #0]
 8008150:	f082 0210 	eor.w	r2, r2, #16
 8008154:	801a      	strh	r2, [r3, #0]
 8008156:	f107 030e 	add.w	r3, r7, #14
 800815a:	f107 020e 	add.w	r2, r7, #14
 800815e:	8812      	ldrh	r2, [r2, #0]
 8008160:	f082 0220 	eor.w	r2, r2, #32
 8008164:	801a      	strh	r2, [r3, #0]
 8008166:	1d3b      	adds	r3, r7, #4
 8008168:	681a      	ldr	r2, [r3, #0]
 800816a:	463b      	mov	r3, r7
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	781b      	ldrb	r3, [r3, #0]
 8008170:	009b      	lsls	r3, r3, #2
 8008172:	441a      	add	r2, r3
 8008174:	f107 030e 	add.w	r3, r7, #14
 8008178:	881b      	ldrh	r3, [r3, #0]
 800817a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800817e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008182:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008186:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800818a:	b29b      	uxth	r3, r3
 800818c:	8013      	strh	r3, [r2, #0]
 800818e:	e3b5      	b.n	80088fc <USB_EPStartXfer+0x1234>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8008190:	463b      	mov	r3, r7
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	7b1b      	ldrb	r3, [r3, #12]
 8008196:	2b00      	cmp	r3, #0
 8008198:	f040 8090 	bne.w	80082bc <USB_EPStartXfer+0xbf4>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800819c:	463b      	mov	r3, r7
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	699a      	ldr	r2, [r3, #24]
 80081a2:	463b      	mov	r3, r7
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	691b      	ldr	r3, [r3, #16]
 80081a8:	429a      	cmp	r2, r3
 80081aa:	d90e      	bls.n	80081ca <USB_EPStartXfer+0xb02>
      {
        len = ep->maxpacket;
 80081ac:	463b      	mov	r3, r7
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	691b      	ldr	r3, [r3, #16]
 80081b2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len -= len;
 80081b6:	463b      	mov	r3, r7
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	699a      	ldr	r2, [r3, #24]
 80081bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80081c0:	1ad2      	subs	r2, r2, r3
 80081c2:	463b      	mov	r3, r7
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	619a      	str	r2, [r3, #24]
 80081c8:	e008      	b.n	80081dc <USB_EPStartXfer+0xb14>
      }
      else
      {
        len = ep->xfer_len;
 80081ca:	463b      	mov	r3, r7
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	699b      	ldr	r3, [r3, #24]
 80081d0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len = 0U;
 80081d4:	463b      	mov	r3, r7
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	2200      	movs	r2, #0
 80081da:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80081dc:	1d3b      	adds	r3, r7, #4
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80081e4:	1d3b      	adds	r3, r7, #4
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80081ec:	b29b      	uxth	r3, r3
 80081ee:	461a      	mov	r2, r3
 80081f0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80081f4:	4413      	add	r3, r2
 80081f6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80081fa:	463b      	mov	r3, r7
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	781b      	ldrb	r3, [r3, #0]
 8008200:	011a      	lsls	r2, r3, #4
 8008202:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008206:	4413      	add	r3, r2
 8008208:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800820c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008210:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008214:	2b00      	cmp	r3, #0
 8008216:	d116      	bne.n	8008246 <USB_EPStartXfer+0xb7e>
 8008218:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800821c:	881b      	ldrh	r3, [r3, #0]
 800821e:	b29b      	uxth	r3, r3
 8008220:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008224:	b29a      	uxth	r2, r3
 8008226:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800822a:	801a      	strh	r2, [r3, #0]
 800822c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008230:	881b      	ldrh	r3, [r3, #0]
 8008232:	b29b      	uxth	r3, r3
 8008234:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008238:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800823c:	b29a      	uxth	r2, r3
 800823e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008242:	801a      	strh	r2, [r3, #0]
 8008244:	e32c      	b.n	80088a0 <USB_EPStartXfer+0x11d8>
 8008246:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800824a:	2b3e      	cmp	r3, #62	; 0x3e
 800824c:	d818      	bhi.n	8008280 <USB_EPStartXfer+0xbb8>
 800824e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008252:	085b      	lsrs	r3, r3, #1
 8008254:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8008258:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800825c:	f003 0301 	and.w	r3, r3, #1
 8008260:	2b00      	cmp	r3, #0
 8008262:	d004      	beq.n	800826e <USB_EPStartXfer+0xba6>
 8008264:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8008268:	3301      	adds	r3, #1
 800826a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800826e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8008272:	b29b      	uxth	r3, r3
 8008274:	029b      	lsls	r3, r3, #10
 8008276:	b29a      	uxth	r2, r3
 8008278:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800827c:	801a      	strh	r2, [r3, #0]
 800827e:	e30f      	b.n	80088a0 <USB_EPStartXfer+0x11d8>
 8008280:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008284:	095b      	lsrs	r3, r3, #5
 8008286:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800828a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800828e:	f003 031f 	and.w	r3, r3, #31
 8008292:	2b00      	cmp	r3, #0
 8008294:	d104      	bne.n	80082a0 <USB_EPStartXfer+0xbd8>
 8008296:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800829a:	3b01      	subs	r3, #1
 800829c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80082a0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80082a4:	b29b      	uxth	r3, r3
 80082a6:	029b      	lsls	r3, r3, #10
 80082a8:	b29b      	uxth	r3, r3
 80082aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80082ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80082b2:	b29a      	uxth	r2, r3
 80082b4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80082b8:	801a      	strh	r2, [r3, #0]
 80082ba:	e2f1      	b.n	80088a0 <USB_EPStartXfer+0x11d8>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80082bc:	463b      	mov	r3, r7
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	78db      	ldrb	r3, [r3, #3]
 80082c2:	2b02      	cmp	r3, #2
 80082c4:	f040 818f 	bne.w	80085e6 <USB_EPStartXfer+0xf1e>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80082c8:	463b      	mov	r3, r7
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	785b      	ldrb	r3, [r3, #1]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d175      	bne.n	80083be <USB_EPStartXfer+0xcf6>
 80082d2:	1d3b      	adds	r3, r7, #4
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80082da:	1d3b      	adds	r3, r7, #4
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80082e2:	b29b      	uxth	r3, r3
 80082e4:	461a      	mov	r2, r3
 80082e6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80082ea:	4413      	add	r3, r2
 80082ec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80082f0:	463b      	mov	r3, r7
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	781b      	ldrb	r3, [r3, #0]
 80082f6:	011a      	lsls	r2, r3, #4
 80082f8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80082fc:	4413      	add	r3, r2
 80082fe:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008302:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008306:	463b      	mov	r3, r7
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	691b      	ldr	r3, [r3, #16]
 800830c:	2b00      	cmp	r3, #0
 800830e:	d116      	bne.n	800833e <USB_EPStartXfer+0xc76>
 8008310:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008314:	881b      	ldrh	r3, [r3, #0]
 8008316:	b29b      	uxth	r3, r3
 8008318:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800831c:	b29a      	uxth	r2, r3
 800831e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008322:	801a      	strh	r2, [r3, #0]
 8008324:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008328:	881b      	ldrh	r3, [r3, #0]
 800832a:	b29b      	uxth	r3, r3
 800832c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008330:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008334:	b29a      	uxth	r2, r3
 8008336:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800833a:	801a      	strh	r2, [r3, #0]
 800833c:	e065      	b.n	800840a <USB_EPStartXfer+0xd42>
 800833e:	463b      	mov	r3, r7
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	691b      	ldr	r3, [r3, #16]
 8008344:	2b3e      	cmp	r3, #62	; 0x3e
 8008346:	d81a      	bhi.n	800837e <USB_EPStartXfer+0xcb6>
 8008348:	463b      	mov	r3, r7
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	691b      	ldr	r3, [r3, #16]
 800834e:	085b      	lsrs	r3, r3, #1
 8008350:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008354:	463b      	mov	r3, r7
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	691b      	ldr	r3, [r3, #16]
 800835a:	f003 0301 	and.w	r3, r3, #1
 800835e:	2b00      	cmp	r3, #0
 8008360:	d004      	beq.n	800836c <USB_EPStartXfer+0xca4>
 8008362:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008366:	3301      	adds	r3, #1
 8008368:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800836c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008370:	b29b      	uxth	r3, r3
 8008372:	029b      	lsls	r3, r3, #10
 8008374:	b29a      	uxth	r2, r3
 8008376:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800837a:	801a      	strh	r2, [r3, #0]
 800837c:	e045      	b.n	800840a <USB_EPStartXfer+0xd42>
 800837e:	463b      	mov	r3, r7
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	691b      	ldr	r3, [r3, #16]
 8008384:	095b      	lsrs	r3, r3, #5
 8008386:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800838a:	463b      	mov	r3, r7
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	691b      	ldr	r3, [r3, #16]
 8008390:	f003 031f 	and.w	r3, r3, #31
 8008394:	2b00      	cmp	r3, #0
 8008396:	d104      	bne.n	80083a2 <USB_EPStartXfer+0xcda>
 8008398:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800839c:	3b01      	subs	r3, #1
 800839e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80083a2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80083a6:	b29b      	uxth	r3, r3
 80083a8:	029b      	lsls	r3, r3, #10
 80083aa:	b29b      	uxth	r3, r3
 80083ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80083b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80083b4:	b29a      	uxth	r2, r3
 80083b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80083ba:	801a      	strh	r2, [r3, #0]
 80083bc:	e025      	b.n	800840a <USB_EPStartXfer+0xd42>
 80083be:	463b      	mov	r3, r7
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	785b      	ldrb	r3, [r3, #1]
 80083c4:	2b01      	cmp	r3, #1
 80083c6:	d120      	bne.n	800840a <USB_EPStartXfer+0xd42>
 80083c8:	1d3b      	adds	r3, r7, #4
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80083d0:	1d3b      	adds	r3, r7, #4
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80083d8:	b29b      	uxth	r3, r3
 80083da:	461a      	mov	r2, r3
 80083dc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80083e0:	4413      	add	r3, r2
 80083e2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80083e6:	463b      	mov	r3, r7
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	781b      	ldrb	r3, [r3, #0]
 80083ec:	011a      	lsls	r2, r3, #4
 80083ee:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80083f2:	4413      	add	r3, r2
 80083f4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80083f8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80083fc:	463b      	mov	r3, r7
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	691b      	ldr	r3, [r3, #16]
 8008402:	b29a      	uxth	r2, r3
 8008404:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008408:	801a      	strh	r2, [r3, #0]
 800840a:	1d3b      	adds	r3, r7, #4
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008412:	463b      	mov	r3, r7
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	785b      	ldrb	r3, [r3, #1]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d175      	bne.n	8008508 <USB_EPStartXfer+0xe40>
 800841c:	1d3b      	adds	r3, r7, #4
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008424:	1d3b      	adds	r3, r7, #4
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800842c:	b29b      	uxth	r3, r3
 800842e:	461a      	mov	r2, r3
 8008430:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008434:	4413      	add	r3, r2
 8008436:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800843a:	463b      	mov	r3, r7
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	781b      	ldrb	r3, [r3, #0]
 8008440:	011a      	lsls	r2, r3, #4
 8008442:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008446:	4413      	add	r3, r2
 8008448:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800844c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008450:	463b      	mov	r3, r7
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	691b      	ldr	r3, [r3, #16]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d116      	bne.n	8008488 <USB_EPStartXfer+0xdc0>
 800845a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800845e:	881b      	ldrh	r3, [r3, #0]
 8008460:	b29b      	uxth	r3, r3
 8008462:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008466:	b29a      	uxth	r2, r3
 8008468:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800846c:	801a      	strh	r2, [r3, #0]
 800846e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008472:	881b      	ldrh	r3, [r3, #0]
 8008474:	b29b      	uxth	r3, r3
 8008476:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800847a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800847e:	b29a      	uxth	r2, r3
 8008480:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008484:	801a      	strh	r2, [r3, #0]
 8008486:	e061      	b.n	800854c <USB_EPStartXfer+0xe84>
 8008488:	463b      	mov	r3, r7
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	691b      	ldr	r3, [r3, #16]
 800848e:	2b3e      	cmp	r3, #62	; 0x3e
 8008490:	d81a      	bhi.n	80084c8 <USB_EPStartXfer+0xe00>
 8008492:	463b      	mov	r3, r7
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	691b      	ldr	r3, [r3, #16]
 8008498:	085b      	lsrs	r3, r3, #1
 800849a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800849e:	463b      	mov	r3, r7
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	691b      	ldr	r3, [r3, #16]
 80084a4:	f003 0301 	and.w	r3, r3, #1
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d004      	beq.n	80084b6 <USB_EPStartXfer+0xdee>
 80084ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084b0:	3301      	adds	r3, #1
 80084b2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80084b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084ba:	b29b      	uxth	r3, r3
 80084bc:	029b      	lsls	r3, r3, #10
 80084be:	b29a      	uxth	r2, r3
 80084c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80084c4:	801a      	strh	r2, [r3, #0]
 80084c6:	e041      	b.n	800854c <USB_EPStartXfer+0xe84>
 80084c8:	463b      	mov	r3, r7
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	691b      	ldr	r3, [r3, #16]
 80084ce:	095b      	lsrs	r3, r3, #5
 80084d0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80084d4:	463b      	mov	r3, r7
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	691b      	ldr	r3, [r3, #16]
 80084da:	f003 031f 	and.w	r3, r3, #31
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d104      	bne.n	80084ec <USB_EPStartXfer+0xe24>
 80084e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084e6:	3b01      	subs	r3, #1
 80084e8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80084ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084f0:	b29b      	uxth	r3, r3
 80084f2:	029b      	lsls	r3, r3, #10
 80084f4:	b29b      	uxth	r3, r3
 80084f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80084fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80084fe:	b29a      	uxth	r2, r3
 8008500:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008504:	801a      	strh	r2, [r3, #0]
 8008506:	e021      	b.n	800854c <USB_EPStartXfer+0xe84>
 8008508:	463b      	mov	r3, r7
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	785b      	ldrb	r3, [r3, #1]
 800850e:	2b01      	cmp	r3, #1
 8008510:	d11c      	bne.n	800854c <USB_EPStartXfer+0xe84>
 8008512:	1d3b      	adds	r3, r7, #4
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800851a:	b29b      	uxth	r3, r3
 800851c:	461a      	mov	r2, r3
 800851e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008522:	4413      	add	r3, r2
 8008524:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008528:	463b      	mov	r3, r7
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	781b      	ldrb	r3, [r3, #0]
 800852e:	011a      	lsls	r2, r3, #4
 8008530:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008534:	4413      	add	r3, r2
 8008536:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800853a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800853e:	463b      	mov	r3, r7
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	691b      	ldr	r3, [r3, #16]
 8008544:	b29a      	uxth	r2, r3
 8008546:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800854a:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800854c:	463b      	mov	r3, r7
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	69db      	ldr	r3, [r3, #28]
 8008552:	2b00      	cmp	r3, #0
 8008554:	f000 81a4 	beq.w	80088a0 <USB_EPStartXfer+0x11d8>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8008558:	1d3b      	adds	r3, r7, #4
 800855a:	681a      	ldr	r2, [r3, #0]
 800855c:	463b      	mov	r3, r7
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	781b      	ldrb	r3, [r3, #0]
 8008562:	009b      	lsls	r3, r3, #2
 8008564:	4413      	add	r3, r2
 8008566:	881b      	ldrh	r3, [r3, #0]
 8008568:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800856c:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8008570:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008574:	2b00      	cmp	r3, #0
 8008576:	d005      	beq.n	8008584 <USB_EPStartXfer+0xebc>
 8008578:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800857c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008580:	2b00      	cmp	r3, #0
 8008582:	d10d      	bne.n	80085a0 <USB_EPStartXfer+0xed8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008584:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8008588:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800858c:	2b00      	cmp	r3, #0
 800858e:	f040 8187 	bne.w	80088a0 <USB_EPStartXfer+0x11d8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008592:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8008596:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800859a:	2b00      	cmp	r3, #0
 800859c:	f040 8180 	bne.w	80088a0 <USB_EPStartXfer+0x11d8>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 80085a0:	1d3b      	adds	r3, r7, #4
 80085a2:	681a      	ldr	r2, [r3, #0]
 80085a4:	463b      	mov	r3, r7
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	781b      	ldrb	r3, [r3, #0]
 80085aa:	009b      	lsls	r3, r3, #2
 80085ac:	4413      	add	r3, r2
 80085ae:	881b      	ldrh	r3, [r3, #0]
 80085b0:	b29b      	uxth	r3, r3
 80085b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80085b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80085ba:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
 80085be:	1d3b      	adds	r3, r7, #4
 80085c0:	681a      	ldr	r2, [r3, #0]
 80085c2:	463b      	mov	r3, r7
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	781b      	ldrb	r3, [r3, #0]
 80085c8:	009b      	lsls	r3, r3, #2
 80085ca:	441a      	add	r2, r3
 80085cc:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 80085d0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80085d4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80085d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80085dc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80085e0:	b29b      	uxth	r3, r3
 80085e2:	8013      	strh	r3, [r2, #0]
 80085e4:	e15c      	b.n	80088a0 <USB_EPStartXfer+0x11d8>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80085e6:	463b      	mov	r3, r7
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	78db      	ldrb	r3, [r3, #3]
 80085ec:	2b01      	cmp	r3, #1
 80085ee:	f040 8155 	bne.w	800889c <USB_EPStartXfer+0x11d4>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 80085f2:	463b      	mov	r3, r7
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	699a      	ldr	r2, [r3, #24]
 80085f8:	463b      	mov	r3, r7
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	691b      	ldr	r3, [r3, #16]
 80085fe:	429a      	cmp	r2, r3
 8008600:	d90e      	bls.n	8008620 <USB_EPStartXfer+0xf58>
        {
          len = ep->maxpacket;
 8008602:	463b      	mov	r3, r7
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	691b      	ldr	r3, [r3, #16]
 8008608:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len -= len;
 800860c:	463b      	mov	r3, r7
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	699a      	ldr	r2, [r3, #24]
 8008612:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008616:	1ad2      	subs	r2, r2, r3
 8008618:	463b      	mov	r3, r7
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	619a      	str	r2, [r3, #24]
 800861e:	e008      	b.n	8008632 <USB_EPStartXfer+0xf6a>
        }
        else
        {
          len = ep->xfer_len;
 8008620:	463b      	mov	r3, r7
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	699b      	ldr	r3, [r3, #24]
 8008626:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len = 0U;
 800862a:	463b      	mov	r3, r7
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	2200      	movs	r2, #0
 8008630:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8008632:	463b      	mov	r3, r7
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	785b      	ldrb	r3, [r3, #1]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d16f      	bne.n	800871c <USB_EPStartXfer+0x1054>
 800863c:	1d3b      	adds	r3, r7, #4
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008644:	1d3b      	adds	r3, r7, #4
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800864c:	b29b      	uxth	r3, r3
 800864e:	461a      	mov	r2, r3
 8008650:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8008654:	4413      	add	r3, r2
 8008656:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800865a:	463b      	mov	r3, r7
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	781b      	ldrb	r3, [r3, #0]
 8008660:	011a      	lsls	r2, r3, #4
 8008662:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8008666:	4413      	add	r3, r2
 8008668:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800866c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008670:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008674:	2b00      	cmp	r3, #0
 8008676:	d116      	bne.n	80086a6 <USB_EPStartXfer+0xfde>
 8008678:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800867c:	881b      	ldrh	r3, [r3, #0]
 800867e:	b29b      	uxth	r3, r3
 8008680:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008684:	b29a      	uxth	r2, r3
 8008686:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800868a:	801a      	strh	r2, [r3, #0]
 800868c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8008690:	881b      	ldrh	r3, [r3, #0]
 8008692:	b29b      	uxth	r3, r3
 8008694:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008698:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800869c:	b29a      	uxth	r2, r3
 800869e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80086a2:	801a      	strh	r2, [r3, #0]
 80086a4:	e05f      	b.n	8008766 <USB_EPStartXfer+0x109e>
 80086a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80086aa:	2b3e      	cmp	r3, #62	; 0x3e
 80086ac:	d818      	bhi.n	80086e0 <USB_EPStartXfer+0x1018>
 80086ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80086b2:	085b      	lsrs	r3, r3, #1
 80086b4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80086b8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80086bc:	f003 0301 	and.w	r3, r3, #1
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d004      	beq.n	80086ce <USB_EPStartXfer+0x1006>
 80086c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086c8:	3301      	adds	r3, #1
 80086ca:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80086ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086d2:	b29b      	uxth	r3, r3
 80086d4:	029b      	lsls	r3, r3, #10
 80086d6:	b29a      	uxth	r2, r3
 80086d8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80086dc:	801a      	strh	r2, [r3, #0]
 80086de:	e042      	b.n	8008766 <USB_EPStartXfer+0x109e>
 80086e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80086e4:	095b      	lsrs	r3, r3, #5
 80086e6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80086ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80086ee:	f003 031f 	and.w	r3, r3, #31
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d104      	bne.n	8008700 <USB_EPStartXfer+0x1038>
 80086f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086fa:	3b01      	subs	r3, #1
 80086fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008700:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008704:	b29b      	uxth	r3, r3
 8008706:	029b      	lsls	r3, r3, #10
 8008708:	b29b      	uxth	r3, r3
 800870a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800870e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008712:	b29a      	uxth	r2, r3
 8008714:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8008718:	801a      	strh	r2, [r3, #0]
 800871a:	e024      	b.n	8008766 <USB_EPStartXfer+0x109e>
 800871c:	463b      	mov	r3, r7
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	785b      	ldrb	r3, [r3, #1]
 8008722:	2b01      	cmp	r3, #1
 8008724:	d11f      	bne.n	8008766 <USB_EPStartXfer+0x109e>
 8008726:	1d3b      	adds	r3, r7, #4
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800872e:	1d3b      	adds	r3, r7, #4
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008736:	b29b      	uxth	r3, r3
 8008738:	461a      	mov	r2, r3
 800873a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800873e:	4413      	add	r3, r2
 8008740:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008744:	463b      	mov	r3, r7
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	781b      	ldrb	r3, [r3, #0]
 800874a:	011a      	lsls	r2, r3, #4
 800874c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008750:	4413      	add	r3, r2
 8008752:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008756:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800875a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800875e:	b29a      	uxth	r2, r3
 8008760:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008764:	801a      	strh	r2, [r3, #0]
 8008766:	1d3b      	adds	r3, r7, #4
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800876e:	463b      	mov	r3, r7
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	785b      	ldrb	r3, [r3, #1]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d16f      	bne.n	8008858 <USB_EPStartXfer+0x1190>
 8008778:	1d3b      	adds	r3, r7, #4
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008780:	1d3b      	adds	r3, r7, #4
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008788:	b29b      	uxth	r3, r3
 800878a:	461a      	mov	r2, r3
 800878c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8008790:	4413      	add	r3, r2
 8008792:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008796:	463b      	mov	r3, r7
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	781b      	ldrb	r3, [r3, #0]
 800879c:	011a      	lsls	r2, r3, #4
 800879e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80087a2:	4413      	add	r3, r2
 80087a4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80087a8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80087ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d116      	bne.n	80087e2 <USB_EPStartXfer+0x111a>
 80087b4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80087b8:	881b      	ldrh	r3, [r3, #0]
 80087ba:	b29b      	uxth	r3, r3
 80087bc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80087c0:	b29a      	uxth	r2, r3
 80087c2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80087c6:	801a      	strh	r2, [r3, #0]
 80087c8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80087cc:	881b      	ldrh	r3, [r3, #0]
 80087ce:	b29b      	uxth	r3, r3
 80087d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80087d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80087d8:	b29a      	uxth	r2, r3
 80087da:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80087de:	801a      	strh	r2, [r3, #0]
 80087e0:	e05e      	b.n	80088a0 <USB_EPStartXfer+0x11d8>
 80087e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80087e6:	2b3e      	cmp	r3, #62	; 0x3e
 80087e8:	d818      	bhi.n	800881c <USB_EPStartXfer+0x1154>
 80087ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80087ee:	085b      	lsrs	r3, r3, #1
 80087f0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80087f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80087f8:	f003 0301 	and.w	r3, r3, #1
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d004      	beq.n	800880a <USB_EPStartXfer+0x1142>
 8008800:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008804:	3301      	adds	r3, #1
 8008806:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800880a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800880e:	b29b      	uxth	r3, r3
 8008810:	029b      	lsls	r3, r3, #10
 8008812:	b29a      	uxth	r2, r3
 8008814:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8008818:	801a      	strh	r2, [r3, #0]
 800881a:	e041      	b.n	80088a0 <USB_EPStartXfer+0x11d8>
 800881c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008820:	095b      	lsrs	r3, r3, #5
 8008822:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8008826:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800882a:	f003 031f 	and.w	r3, r3, #31
 800882e:	2b00      	cmp	r3, #0
 8008830:	d104      	bne.n	800883c <USB_EPStartXfer+0x1174>
 8008832:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008836:	3b01      	subs	r3, #1
 8008838:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800883c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008840:	b29b      	uxth	r3, r3
 8008842:	029b      	lsls	r3, r3, #10
 8008844:	b29b      	uxth	r3, r3
 8008846:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800884a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800884e:	b29a      	uxth	r2, r3
 8008850:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8008854:	801a      	strh	r2, [r3, #0]
 8008856:	e023      	b.n	80088a0 <USB_EPStartXfer+0x11d8>
 8008858:	463b      	mov	r3, r7
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	785b      	ldrb	r3, [r3, #1]
 800885e:	2b01      	cmp	r3, #1
 8008860:	d11e      	bne.n	80088a0 <USB_EPStartXfer+0x11d8>
 8008862:	1d3b      	adds	r3, r7, #4
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800886a:	b29b      	uxth	r3, r3
 800886c:	461a      	mov	r2, r3
 800886e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008872:	4413      	add	r3, r2
 8008874:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008878:	463b      	mov	r3, r7
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	781b      	ldrb	r3, [r3, #0]
 800887e:	011a      	lsls	r2, r3, #4
 8008880:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008884:	4413      	add	r3, r2
 8008886:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800888a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800888e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008892:	b29a      	uxth	r2, r3
 8008894:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8008898:	801a      	strh	r2, [r3, #0]
 800889a:	e001      	b.n	80088a0 <USB_EPStartXfer+0x11d8>
      }
      else
      {
        return HAL_ERROR;
 800889c:	2301      	movs	r3, #1
 800889e:	e02e      	b.n	80088fe <USB_EPStartXfer+0x1236>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80088a0:	1d3b      	adds	r3, r7, #4
 80088a2:	681a      	ldr	r2, [r3, #0]
 80088a4:	463b      	mov	r3, r7
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	781b      	ldrb	r3, [r3, #0]
 80088aa:	009b      	lsls	r3, r3, #2
 80088ac:	4413      	add	r3, r2
 80088ae:	881b      	ldrh	r3, [r3, #0]
 80088b0:	b29b      	uxth	r3, r3
 80088b2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80088b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80088ba:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 80088be:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80088c2:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80088c6:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 80088ca:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80088ce:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80088d2:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 80088d6:	1d3b      	adds	r3, r7, #4
 80088d8:	681a      	ldr	r2, [r3, #0]
 80088da:	463b      	mov	r3, r7
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	781b      	ldrb	r3, [r3, #0]
 80088e0:	009b      	lsls	r3, r3, #2
 80088e2:	441a      	add	r2, r3
 80088e4:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80088e8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80088ec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80088f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80088f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80088f8:	b29b      	uxth	r3, r3
 80088fa:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80088fc:	2300      	movs	r3, #0
}
 80088fe:	4618      	mov	r0, r3
 8008900:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8008904:	46bd      	mov	sp, r7
 8008906:	bd80      	pop	{r7, pc}

08008908 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008908:	b480      	push	{r7}
 800890a:	b085      	sub	sp, #20
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
 8008910:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8008912:	683b      	ldr	r3, [r7, #0]
 8008914:	785b      	ldrb	r3, [r3, #1]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d020      	beq.n	800895c <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800891a:	687a      	ldr	r2, [r7, #4]
 800891c:	683b      	ldr	r3, [r7, #0]
 800891e:	781b      	ldrb	r3, [r3, #0]
 8008920:	009b      	lsls	r3, r3, #2
 8008922:	4413      	add	r3, r2
 8008924:	881b      	ldrh	r3, [r3, #0]
 8008926:	b29b      	uxth	r3, r3
 8008928:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800892c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008930:	81bb      	strh	r3, [r7, #12]
 8008932:	89bb      	ldrh	r3, [r7, #12]
 8008934:	f083 0310 	eor.w	r3, r3, #16
 8008938:	81bb      	strh	r3, [r7, #12]
 800893a:	687a      	ldr	r2, [r7, #4]
 800893c:	683b      	ldr	r3, [r7, #0]
 800893e:	781b      	ldrb	r3, [r3, #0]
 8008940:	009b      	lsls	r3, r3, #2
 8008942:	441a      	add	r2, r3
 8008944:	89bb      	ldrh	r3, [r7, #12]
 8008946:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800894a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800894e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008952:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008956:	b29b      	uxth	r3, r3
 8008958:	8013      	strh	r3, [r2, #0]
 800895a:	e01f      	b.n	800899c <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800895c:	687a      	ldr	r2, [r7, #4]
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	781b      	ldrb	r3, [r3, #0]
 8008962:	009b      	lsls	r3, r3, #2
 8008964:	4413      	add	r3, r2
 8008966:	881b      	ldrh	r3, [r3, #0]
 8008968:	b29b      	uxth	r3, r3
 800896a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800896e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008972:	81fb      	strh	r3, [r7, #14]
 8008974:	89fb      	ldrh	r3, [r7, #14]
 8008976:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800897a:	81fb      	strh	r3, [r7, #14]
 800897c:	687a      	ldr	r2, [r7, #4]
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	781b      	ldrb	r3, [r3, #0]
 8008982:	009b      	lsls	r3, r3, #2
 8008984:	441a      	add	r2, r3
 8008986:	89fb      	ldrh	r3, [r7, #14]
 8008988:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800898c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008990:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008994:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008998:	b29b      	uxth	r3, r3
 800899a:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800899c:	2300      	movs	r3, #0
}
 800899e:	4618      	mov	r0, r3
 80089a0:	3714      	adds	r7, #20
 80089a2:	46bd      	mov	sp, r7
 80089a4:	bc80      	pop	{r7}
 80089a6:	4770      	bx	lr

080089a8 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80089a8:	b480      	push	{r7}
 80089aa:	b087      	sub	sp, #28
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
 80089b0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	7b1b      	ldrb	r3, [r3, #12]
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	f040 809d 	bne.w	8008af6 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 80089bc:	683b      	ldr	r3, [r7, #0]
 80089be:	785b      	ldrb	r3, [r3, #1]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d04c      	beq.n	8008a5e <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80089c4:	687a      	ldr	r2, [r7, #4]
 80089c6:	683b      	ldr	r3, [r7, #0]
 80089c8:	781b      	ldrb	r3, [r3, #0]
 80089ca:	009b      	lsls	r3, r3, #2
 80089cc:	4413      	add	r3, r2
 80089ce:	881b      	ldrh	r3, [r3, #0]
 80089d0:	823b      	strh	r3, [r7, #16]
 80089d2:	8a3b      	ldrh	r3, [r7, #16]
 80089d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d01b      	beq.n	8008a14 <USB_EPClearStall+0x6c>
 80089dc:	687a      	ldr	r2, [r7, #4]
 80089de:	683b      	ldr	r3, [r7, #0]
 80089e0:	781b      	ldrb	r3, [r3, #0]
 80089e2:	009b      	lsls	r3, r3, #2
 80089e4:	4413      	add	r3, r2
 80089e6:	881b      	ldrh	r3, [r3, #0]
 80089e8:	b29b      	uxth	r3, r3
 80089ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80089ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089f2:	81fb      	strh	r3, [r7, #14]
 80089f4:	687a      	ldr	r2, [r7, #4]
 80089f6:	683b      	ldr	r3, [r7, #0]
 80089f8:	781b      	ldrb	r3, [r3, #0]
 80089fa:	009b      	lsls	r3, r3, #2
 80089fc:	441a      	add	r2, r3
 80089fe:	89fb      	ldrh	r3, [r7, #14]
 8008a00:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008a04:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008a08:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008a0c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008a10:	b29b      	uxth	r3, r3
 8008a12:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	78db      	ldrb	r3, [r3, #3]
 8008a18:	2b01      	cmp	r3, #1
 8008a1a:	d06c      	beq.n	8008af6 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008a1c:	687a      	ldr	r2, [r7, #4]
 8008a1e:	683b      	ldr	r3, [r7, #0]
 8008a20:	781b      	ldrb	r3, [r3, #0]
 8008a22:	009b      	lsls	r3, r3, #2
 8008a24:	4413      	add	r3, r2
 8008a26:	881b      	ldrh	r3, [r3, #0]
 8008a28:	b29b      	uxth	r3, r3
 8008a2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a2e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008a32:	81bb      	strh	r3, [r7, #12]
 8008a34:	89bb      	ldrh	r3, [r7, #12]
 8008a36:	f083 0320 	eor.w	r3, r3, #32
 8008a3a:	81bb      	strh	r3, [r7, #12]
 8008a3c:	687a      	ldr	r2, [r7, #4]
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	781b      	ldrb	r3, [r3, #0]
 8008a42:	009b      	lsls	r3, r3, #2
 8008a44:	441a      	add	r2, r3
 8008a46:	89bb      	ldrh	r3, [r7, #12]
 8008a48:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008a4c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008a50:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008a54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a58:	b29b      	uxth	r3, r3
 8008a5a:	8013      	strh	r3, [r2, #0]
 8008a5c:	e04b      	b.n	8008af6 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008a5e:	687a      	ldr	r2, [r7, #4]
 8008a60:	683b      	ldr	r3, [r7, #0]
 8008a62:	781b      	ldrb	r3, [r3, #0]
 8008a64:	009b      	lsls	r3, r3, #2
 8008a66:	4413      	add	r3, r2
 8008a68:	881b      	ldrh	r3, [r3, #0]
 8008a6a:	82fb      	strh	r3, [r7, #22]
 8008a6c:	8afb      	ldrh	r3, [r7, #22]
 8008a6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d01b      	beq.n	8008aae <USB_EPClearStall+0x106>
 8008a76:	687a      	ldr	r2, [r7, #4]
 8008a78:	683b      	ldr	r3, [r7, #0]
 8008a7a:	781b      	ldrb	r3, [r3, #0]
 8008a7c:	009b      	lsls	r3, r3, #2
 8008a7e:	4413      	add	r3, r2
 8008a80:	881b      	ldrh	r3, [r3, #0]
 8008a82:	b29b      	uxth	r3, r3
 8008a84:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a8c:	82bb      	strh	r3, [r7, #20]
 8008a8e:	687a      	ldr	r2, [r7, #4]
 8008a90:	683b      	ldr	r3, [r7, #0]
 8008a92:	781b      	ldrb	r3, [r3, #0]
 8008a94:	009b      	lsls	r3, r3, #2
 8008a96:	441a      	add	r2, r3
 8008a98:	8abb      	ldrh	r3, [r7, #20]
 8008a9a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008a9e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008aa2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008aa6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008aaa:	b29b      	uxth	r3, r3
 8008aac:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008aae:	687a      	ldr	r2, [r7, #4]
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	781b      	ldrb	r3, [r3, #0]
 8008ab4:	009b      	lsls	r3, r3, #2
 8008ab6:	4413      	add	r3, r2
 8008ab8:	881b      	ldrh	r3, [r3, #0]
 8008aba:	b29b      	uxth	r3, r3
 8008abc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008ac0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008ac4:	827b      	strh	r3, [r7, #18]
 8008ac6:	8a7b      	ldrh	r3, [r7, #18]
 8008ac8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8008acc:	827b      	strh	r3, [r7, #18]
 8008ace:	8a7b      	ldrh	r3, [r7, #18]
 8008ad0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8008ad4:	827b      	strh	r3, [r7, #18]
 8008ad6:	687a      	ldr	r2, [r7, #4]
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	781b      	ldrb	r3, [r3, #0]
 8008adc:	009b      	lsls	r3, r3, #2
 8008ade:	441a      	add	r2, r3
 8008ae0:	8a7b      	ldrh	r3, [r7, #18]
 8008ae2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008ae6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008aea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008aee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008af2:	b29b      	uxth	r3, r3
 8008af4:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8008af6:	2300      	movs	r3, #0
}
 8008af8:	4618      	mov	r0, r3
 8008afa:	371c      	adds	r7, #28
 8008afc:	46bd      	mov	sp, r7
 8008afe:	bc80      	pop	{r7}
 8008b00:	4770      	bx	lr

08008b02 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8008b02:	b480      	push	{r7}
 8008b04:	b083      	sub	sp, #12
 8008b06:	af00      	add	r7, sp, #0
 8008b08:	6078      	str	r0, [r7, #4]
 8008b0a:	460b      	mov	r3, r1
 8008b0c:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8008b0e:	78fb      	ldrb	r3, [r7, #3]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d103      	bne.n	8008b1c <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2280      	movs	r2, #128	; 0x80
 8008b18:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8008b1c:	2300      	movs	r3, #0
}
 8008b1e:	4618      	mov	r0, r3
 8008b20:	370c      	adds	r7, #12
 8008b22:	46bd      	mov	sp, r7
 8008b24:	bc80      	pop	{r7}
 8008b26:	4770      	bx	lr

08008b28 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8008b28:	b480      	push	{r7}
 8008b2a:	b083      	sub	sp, #12
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008b30:	2300      	movs	r3, #0
}
 8008b32:	4618      	mov	r0, r3
 8008b34:	370c      	adds	r7, #12
 8008b36:	46bd      	mov	sp, r7
 8008b38:	bc80      	pop	{r7}
 8008b3a:	4770      	bx	lr

08008b3c <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8008b3c:	b480      	push	{r7}
 8008b3e:	b083      	sub	sp, #12
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008b44:	2300      	movs	r3, #0
}
 8008b46:	4618      	mov	r0, r3
 8008b48:	370c      	adds	r7, #12
 8008b4a:	46bd      	mov	sp, r7
 8008b4c:	bc80      	pop	{r7}
 8008b4e:	4770      	bx	lr

08008b50 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8008b50:	b480      	push	{r7}
 8008b52:	b085      	sub	sp, #20
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008b5e:	b29b      	uxth	r3, r3
 8008b60:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8008b62:	68fb      	ldr	r3, [r7, #12]
}
 8008b64:	4618      	mov	r0, r3
 8008b66:	3714      	adds	r7, #20
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	bc80      	pop	{r7}
 8008b6c:	4770      	bx	lr

08008b6e <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8008b6e:	b480      	push	{r7}
 8008b70:	b083      	sub	sp, #12
 8008b72:	af00      	add	r7, sp, #0
 8008b74:	6078      	str	r0, [r7, #4]
 8008b76:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8008b78:	2300      	movs	r3, #0
}
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	370c      	adds	r7, #12
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	bc80      	pop	{r7}
 8008b82:	4770      	bx	lr

08008b84 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008b84:	b480      	push	{r7}
 8008b86:	b08d      	sub	sp, #52	; 0x34
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	60f8      	str	r0, [r7, #12]
 8008b8c:	60b9      	str	r1, [r7, #8]
 8008b8e:	4611      	mov	r1, r2
 8008b90:	461a      	mov	r2, r3
 8008b92:	460b      	mov	r3, r1
 8008b94:	80fb      	strh	r3, [r7, #6]
 8008b96:	4613      	mov	r3, r2
 8008b98:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8008b9a:	88bb      	ldrh	r3, [r7, #4]
 8008b9c:	3301      	adds	r3, #1
 8008b9e:	085b      	lsrs	r3, r3, #1
 8008ba0:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008ba6:	68bb      	ldr	r3, [r7, #8]
 8008ba8:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008baa:	88fb      	ldrh	r3, [r7, #6]
 8008bac:	005a      	lsls	r2, r3, #1
 8008bae:	69fb      	ldr	r3, [r7, #28]
 8008bb0:	4413      	add	r3, r2
 8008bb2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008bb6:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8008bb8:	6a3b      	ldr	r3, [r7, #32]
 8008bba:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008bbc:	e01e      	b.n	8008bfc <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8008bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bc0:	781b      	ldrb	r3, [r3, #0]
 8008bc2:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8008bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bc6:	3301      	adds	r3, #1
 8008bc8:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8008bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bcc:	781b      	ldrb	r3, [r3, #0]
 8008bce:	b29b      	uxth	r3, r3
 8008bd0:	021b      	lsls	r3, r3, #8
 8008bd2:	b29b      	uxth	r3, r3
 8008bd4:	461a      	mov	r2, r3
 8008bd6:	69bb      	ldr	r3, [r7, #24]
 8008bd8:	4313      	orrs	r3, r2
 8008bda:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8008bdc:	697b      	ldr	r3, [r7, #20]
 8008bde:	b29a      	uxth	r2, r3
 8008be0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008be2:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8008be4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008be6:	3302      	adds	r3, #2
 8008be8:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 8008bea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bec:	3302      	adds	r3, #2
 8008bee:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8008bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bf2:	3301      	adds	r3, #1
 8008bf4:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8008bf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bf8:	3b01      	subs	r3, #1
 8008bfa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008bfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d1dd      	bne.n	8008bbe <USB_WritePMA+0x3a>
  }
}
 8008c02:	bf00      	nop
 8008c04:	3734      	adds	r7, #52	; 0x34
 8008c06:	46bd      	mov	sp, r7
 8008c08:	bc80      	pop	{r7}
 8008c0a:	4770      	bx	lr

08008c0c <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008c0c:	b480      	push	{r7}
 8008c0e:	b08b      	sub	sp, #44	; 0x2c
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	60f8      	str	r0, [r7, #12]
 8008c14:	60b9      	str	r1, [r7, #8]
 8008c16:	4611      	mov	r1, r2
 8008c18:	461a      	mov	r2, r3
 8008c1a:	460b      	mov	r3, r1
 8008c1c:	80fb      	strh	r3, [r7, #6]
 8008c1e:	4613      	mov	r3, r2
 8008c20:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8008c22:	88bb      	ldrh	r3, [r7, #4]
 8008c24:	085b      	lsrs	r3, r3, #1
 8008c26:	b29b      	uxth	r3, r3
 8008c28:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008c2e:	68bb      	ldr	r3, [r7, #8]
 8008c30:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008c32:	88fb      	ldrh	r3, [r7, #6]
 8008c34:	005a      	lsls	r2, r3, #1
 8008c36:	697b      	ldr	r3, [r7, #20]
 8008c38:	4413      	add	r3, r2
 8008c3a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008c3e:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8008c40:	69bb      	ldr	r3, [r7, #24]
 8008c42:	627b      	str	r3, [r7, #36]	; 0x24
 8008c44:	e01b      	b.n	8008c7e <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8008c46:	6a3b      	ldr	r3, [r7, #32]
 8008c48:	881b      	ldrh	r3, [r3, #0]
 8008c4a:	b29b      	uxth	r3, r3
 8008c4c:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8008c4e:	6a3b      	ldr	r3, [r7, #32]
 8008c50:	3302      	adds	r3, #2
 8008c52:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8008c54:	693b      	ldr	r3, [r7, #16]
 8008c56:	b2da      	uxtb	r2, r3
 8008c58:	69fb      	ldr	r3, [r7, #28]
 8008c5a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008c5c:	69fb      	ldr	r3, [r7, #28]
 8008c5e:	3301      	adds	r3, #1
 8008c60:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8008c62:	693b      	ldr	r3, [r7, #16]
 8008c64:	0a1b      	lsrs	r3, r3, #8
 8008c66:	b2da      	uxtb	r2, r3
 8008c68:	69fb      	ldr	r3, [r7, #28]
 8008c6a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008c6c:	69fb      	ldr	r3, [r7, #28]
 8008c6e:	3301      	adds	r3, #1
 8008c70:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8008c72:	6a3b      	ldr	r3, [r7, #32]
 8008c74:	3302      	adds	r3, #2
 8008c76:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8008c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c7a:	3b01      	subs	r3, #1
 8008c7c:	627b      	str	r3, [r7, #36]	; 0x24
 8008c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d1e0      	bne.n	8008c46 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8008c84:	88bb      	ldrh	r3, [r7, #4]
 8008c86:	f003 0301 	and.w	r3, r3, #1
 8008c8a:	b29b      	uxth	r3, r3
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d007      	beq.n	8008ca0 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8008c90:	6a3b      	ldr	r3, [r7, #32]
 8008c92:	881b      	ldrh	r3, [r3, #0]
 8008c94:	b29b      	uxth	r3, r3
 8008c96:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8008c98:	693b      	ldr	r3, [r7, #16]
 8008c9a:	b2da      	uxtb	r2, r3
 8008c9c:	69fb      	ldr	r3, [r7, #28]
 8008c9e:	701a      	strb	r2, [r3, #0]
  }
}
 8008ca0:	bf00      	nop
 8008ca2:	372c      	adds	r7, #44	; 0x2c
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	bc80      	pop	{r7}
 8008ca8:	4770      	bx	lr

08008caa <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008caa:	b580      	push	{r7, lr}
 8008cac:	b084      	sub	sp, #16
 8008cae:	af00      	add	r7, sp, #0
 8008cb0:	6078      	str	r0, [r7, #4]
 8008cb2:	460b      	mov	r3, r1
 8008cb4:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	7c1b      	ldrb	r3, [r3, #16]
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d115      	bne.n	8008cee <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008cc2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008cc6:	2202      	movs	r2, #2
 8008cc8:	2181      	movs	r1, #129	; 0x81
 8008cca:	6878      	ldr	r0, [r7, #4]
 8008ccc:	f001 fe1f 	bl	800a90e <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	2201      	movs	r2, #1
 8008cd4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008cd6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008cda:	2202      	movs	r2, #2
 8008cdc:	2101      	movs	r1, #1
 8008cde:	6878      	ldr	r0, [r7, #4]
 8008ce0:	f001 fe15 	bl	800a90e <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2201      	movs	r2, #1
 8008ce8:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8008cec:	e012      	b.n	8008d14 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008cee:	2340      	movs	r3, #64	; 0x40
 8008cf0:	2202      	movs	r2, #2
 8008cf2:	2181      	movs	r1, #129	; 0x81
 8008cf4:	6878      	ldr	r0, [r7, #4]
 8008cf6:	f001 fe0a 	bl	800a90e <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	2201      	movs	r2, #1
 8008cfe:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008d00:	2340      	movs	r3, #64	; 0x40
 8008d02:	2202      	movs	r2, #2
 8008d04:	2101      	movs	r1, #1
 8008d06:	6878      	ldr	r0, [r7, #4]
 8008d08:	f001 fe01 	bl	800a90e <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	2201      	movs	r2, #1
 8008d10:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008d14:	2308      	movs	r3, #8
 8008d16:	2203      	movs	r2, #3
 8008d18:	2182      	movs	r1, #130	; 0x82
 8008d1a:	6878      	ldr	r0, [r7, #4]
 8008d1c:	f001 fdf7 	bl	800a90e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2201      	movs	r2, #1
 8008d24:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008d26:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8008d2a:	f001 ff17 	bl	800ab5c <USBD_static_malloc>
 8008d2e:	4602      	mov	r2, r0
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d102      	bne.n	8008d46 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8008d40:	2301      	movs	r3, #1
 8008d42:	73fb      	strb	r3, [r7, #15]
 8008d44:	e026      	b.n	8008d94 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008d4c:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8008d58:	68bb      	ldr	r3, [r7, #8]
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8008d60:	68bb      	ldr	r3, [r7, #8]
 8008d62:	2200      	movs	r2, #0
 8008d64:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	7c1b      	ldrb	r3, [r3, #16]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d109      	bne.n	8008d84 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008d70:	68bb      	ldr	r3, [r7, #8]
 8008d72:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008d76:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008d7a:	2101      	movs	r1, #1
 8008d7c:	6878      	ldr	r0, [r7, #4]
 8008d7e:	f001 feb7 	bl	800aaf0 <USBD_LL_PrepareReceive>
 8008d82:	e007      	b.n	8008d94 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008d84:	68bb      	ldr	r3, [r7, #8]
 8008d86:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008d8a:	2340      	movs	r3, #64	; 0x40
 8008d8c:	2101      	movs	r1, #1
 8008d8e:	6878      	ldr	r0, [r7, #4]
 8008d90:	f001 feae 	bl	800aaf0 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8008d94:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d96:	4618      	mov	r0, r3
 8008d98:	3710      	adds	r7, #16
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	bd80      	pop	{r7, pc}

08008d9e <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008d9e:	b580      	push	{r7, lr}
 8008da0:	b084      	sub	sp, #16
 8008da2:	af00      	add	r7, sp, #0
 8008da4:	6078      	str	r0, [r7, #4]
 8008da6:	460b      	mov	r3, r1
 8008da8:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008daa:	2300      	movs	r3, #0
 8008dac:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8008dae:	2181      	movs	r1, #129	; 0x81
 8008db0:	6878      	ldr	r0, [r7, #4]
 8008db2:	f001 fdd2 	bl	800a95a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	2200      	movs	r2, #0
 8008dba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8008dbc:	2101      	movs	r1, #1
 8008dbe:	6878      	ldr	r0, [r7, #4]
 8008dc0:	f001 fdcb 	bl	800a95a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8008dcc:	2182      	movs	r1, #130	; 0x82
 8008dce:	6878      	ldr	r0, [r7, #4]
 8008dd0:	f001 fdc3 	bl	800a95a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d00e      	beq.n	8008e02 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008dea:	685b      	ldr	r3, [r3, #4]
 8008dec:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008df4:	4618      	mov	r0, r3
 8008df6:	f001 febd 	bl	800ab74 <USBD_static_free>
    pdev->pClassData = NULL;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8008e02:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e04:	4618      	mov	r0, r3
 8008e06:	3710      	adds	r7, #16
 8008e08:	46bd      	mov	sp, r7
 8008e0a:	bd80      	pop	{r7, pc}

08008e0c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8008e0c:	b580      	push	{r7, lr}
 8008e0e:	b086      	sub	sp, #24
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	6078      	str	r0, [r7, #4]
 8008e14:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008e1c:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8008e1e:	2300      	movs	r3, #0
 8008e20:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8008e22:	2300      	movs	r3, #0
 8008e24:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8008e26:	2300      	movs	r3, #0
 8008e28:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	781b      	ldrb	r3, [r3, #0]
 8008e2e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d039      	beq.n	8008eaa <USBD_CDC_Setup+0x9e>
 8008e36:	2b20      	cmp	r3, #32
 8008e38:	d17c      	bne.n	8008f34 <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8008e3a:	683b      	ldr	r3, [r7, #0]
 8008e3c:	88db      	ldrh	r3, [r3, #6]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d029      	beq.n	8008e96 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	781b      	ldrb	r3, [r3, #0]
 8008e46:	b25b      	sxtb	r3, r3
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	da11      	bge.n	8008e70 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008e52:	689b      	ldr	r3, [r3, #8]
 8008e54:	683a      	ldr	r2, [r7, #0]
 8008e56:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8008e58:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008e5a:	683a      	ldr	r2, [r7, #0]
 8008e5c:	88d2      	ldrh	r2, [r2, #6]
 8008e5e:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008e60:	6939      	ldr	r1, [r7, #16]
 8008e62:	683b      	ldr	r3, [r7, #0]
 8008e64:	88db      	ldrh	r3, [r3, #6]
 8008e66:	461a      	mov	r2, r3
 8008e68:	6878      	ldr	r0, [r7, #4]
 8008e6a:	f001 f9c9 	bl	800a200 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8008e6e:	e068      	b.n	8008f42 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 8008e70:	683b      	ldr	r3, [r7, #0]
 8008e72:	785a      	ldrb	r2, [r3, #1]
 8008e74:	693b      	ldr	r3, [r7, #16]
 8008e76:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8008e7a:	683b      	ldr	r3, [r7, #0]
 8008e7c:	88db      	ldrh	r3, [r3, #6]
 8008e7e:	b2da      	uxtb	r2, r3
 8008e80:	693b      	ldr	r3, [r7, #16]
 8008e82:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008e86:	6939      	ldr	r1, [r7, #16]
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	88db      	ldrh	r3, [r3, #6]
 8008e8c:	461a      	mov	r2, r3
 8008e8e:	6878      	ldr	r0, [r7, #4]
 8008e90:	f001 f9e4 	bl	800a25c <USBD_CtlPrepareRx>
      break;
 8008e94:	e055      	b.n	8008f42 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008e9c:	689b      	ldr	r3, [r3, #8]
 8008e9e:	683a      	ldr	r2, [r7, #0]
 8008ea0:	7850      	ldrb	r0, [r2, #1]
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	6839      	ldr	r1, [r7, #0]
 8008ea6:	4798      	blx	r3
      break;
 8008ea8:	e04b      	b.n	8008f42 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008eaa:	683b      	ldr	r3, [r7, #0]
 8008eac:	785b      	ldrb	r3, [r3, #1]
 8008eae:	2b0a      	cmp	r3, #10
 8008eb0:	d017      	beq.n	8008ee2 <USBD_CDC_Setup+0xd6>
 8008eb2:	2b0b      	cmp	r3, #11
 8008eb4:	d029      	beq.n	8008f0a <USBD_CDC_Setup+0xfe>
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d133      	bne.n	8008f22 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ec0:	2b03      	cmp	r3, #3
 8008ec2:	d107      	bne.n	8008ed4 <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8008ec4:	f107 030c 	add.w	r3, r7, #12
 8008ec8:	2202      	movs	r2, #2
 8008eca:	4619      	mov	r1, r3
 8008ecc:	6878      	ldr	r0, [r7, #4]
 8008ece:	f001 f997 	bl	800a200 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008ed2:	e02e      	b.n	8008f32 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8008ed4:	6839      	ldr	r1, [r7, #0]
 8008ed6:	6878      	ldr	r0, [r7, #4]
 8008ed8:	f001 f928 	bl	800a12c <USBD_CtlError>
            ret = USBD_FAIL;
 8008edc:	2302      	movs	r3, #2
 8008ede:	75fb      	strb	r3, [r7, #23]
          break;
 8008ee0:	e027      	b.n	8008f32 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ee8:	2b03      	cmp	r3, #3
 8008eea:	d107      	bne.n	8008efc <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8008eec:	f107 030f 	add.w	r3, r7, #15
 8008ef0:	2201      	movs	r2, #1
 8008ef2:	4619      	mov	r1, r3
 8008ef4:	6878      	ldr	r0, [r7, #4]
 8008ef6:	f001 f983 	bl	800a200 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008efa:	e01a      	b.n	8008f32 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8008efc:	6839      	ldr	r1, [r7, #0]
 8008efe:	6878      	ldr	r0, [r7, #4]
 8008f00:	f001 f914 	bl	800a12c <USBD_CtlError>
            ret = USBD_FAIL;
 8008f04:	2302      	movs	r3, #2
 8008f06:	75fb      	strb	r3, [r7, #23]
          break;
 8008f08:	e013      	b.n	8008f32 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008f10:	2b03      	cmp	r3, #3
 8008f12:	d00d      	beq.n	8008f30 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 8008f14:	6839      	ldr	r1, [r7, #0]
 8008f16:	6878      	ldr	r0, [r7, #4]
 8008f18:	f001 f908 	bl	800a12c <USBD_CtlError>
            ret = USBD_FAIL;
 8008f1c:	2302      	movs	r3, #2
 8008f1e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008f20:	e006      	b.n	8008f30 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 8008f22:	6839      	ldr	r1, [r7, #0]
 8008f24:	6878      	ldr	r0, [r7, #4]
 8008f26:	f001 f901 	bl	800a12c <USBD_CtlError>
          ret = USBD_FAIL;
 8008f2a:	2302      	movs	r3, #2
 8008f2c:	75fb      	strb	r3, [r7, #23]
          break;
 8008f2e:	e000      	b.n	8008f32 <USBD_CDC_Setup+0x126>
          break;
 8008f30:	bf00      	nop
      }
      break;
 8008f32:	e006      	b.n	8008f42 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 8008f34:	6839      	ldr	r1, [r7, #0]
 8008f36:	6878      	ldr	r0, [r7, #4]
 8008f38:	f001 f8f8 	bl	800a12c <USBD_CtlError>
      ret = USBD_FAIL;
 8008f3c:	2302      	movs	r3, #2
 8008f3e:	75fb      	strb	r3, [r7, #23]
      break;
 8008f40:	bf00      	nop
  }

  return ret;
 8008f42:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f44:	4618      	mov	r0, r3
 8008f46:	3718      	adds	r7, #24
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	bd80      	pop	{r7, pc}

08008f4c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	b084      	sub	sp, #16
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
 8008f54:	460b      	mov	r3, r1
 8008f56:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f5e:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008f66:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d03a      	beq.n	8008fe8 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008f72:	78fa      	ldrb	r2, [r7, #3]
 8008f74:	6879      	ldr	r1, [r7, #4]
 8008f76:	4613      	mov	r3, r2
 8008f78:	009b      	lsls	r3, r3, #2
 8008f7a:	4413      	add	r3, r2
 8008f7c:	009b      	lsls	r3, r3, #2
 8008f7e:	440b      	add	r3, r1
 8008f80:	331c      	adds	r3, #28
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d029      	beq.n	8008fdc <USBD_CDC_DataIn+0x90>
 8008f88:	78fa      	ldrb	r2, [r7, #3]
 8008f8a:	6879      	ldr	r1, [r7, #4]
 8008f8c:	4613      	mov	r3, r2
 8008f8e:	009b      	lsls	r3, r3, #2
 8008f90:	4413      	add	r3, r2
 8008f92:	009b      	lsls	r3, r3, #2
 8008f94:	440b      	add	r3, r1
 8008f96:	331c      	adds	r3, #28
 8008f98:	681a      	ldr	r2, [r3, #0]
 8008f9a:	78f9      	ldrb	r1, [r7, #3]
 8008f9c:	68b8      	ldr	r0, [r7, #8]
 8008f9e:	460b      	mov	r3, r1
 8008fa0:	009b      	lsls	r3, r3, #2
 8008fa2:	440b      	add	r3, r1
 8008fa4:	00db      	lsls	r3, r3, #3
 8008fa6:	4403      	add	r3, r0
 8008fa8:	3338      	adds	r3, #56	; 0x38
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	fbb2 f1f3 	udiv	r1, r2, r3
 8008fb0:	fb03 f301 	mul.w	r3, r3, r1
 8008fb4:	1ad3      	subs	r3, r2, r3
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d110      	bne.n	8008fdc <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8008fba:	78fa      	ldrb	r2, [r7, #3]
 8008fbc:	6879      	ldr	r1, [r7, #4]
 8008fbe:	4613      	mov	r3, r2
 8008fc0:	009b      	lsls	r3, r3, #2
 8008fc2:	4413      	add	r3, r2
 8008fc4:	009b      	lsls	r3, r3, #2
 8008fc6:	440b      	add	r3, r1
 8008fc8:	331c      	adds	r3, #28
 8008fca:	2200      	movs	r2, #0
 8008fcc:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008fce:	78f9      	ldrb	r1, [r7, #3]
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	6878      	ldr	r0, [r7, #4]
 8008fd6:	f001 fd68 	bl	800aaaa <USBD_LL_Transmit>
 8008fda:	e003      	b.n	8008fe4 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	2200      	movs	r2, #0
 8008fe0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	e000      	b.n	8008fea <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8008fe8:	2302      	movs	r3, #2
  }
}
 8008fea:	4618      	mov	r0, r3
 8008fec:	3710      	adds	r7, #16
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	bd80      	pop	{r7, pc}

08008ff2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008ff2:	b580      	push	{r7, lr}
 8008ff4:	b084      	sub	sp, #16
 8008ff6:	af00      	add	r7, sp, #0
 8008ff8:	6078      	str	r0, [r7, #4]
 8008ffa:	460b      	mov	r3, r1
 8008ffc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009004:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009006:	78fb      	ldrb	r3, [r7, #3]
 8009008:	4619      	mov	r1, r3
 800900a:	6878      	ldr	r0, [r7, #4]
 800900c:	f001 fd93 	bl	800ab36 <USBD_LL_GetRxDataSize>
 8009010:	4602      	mov	r2, r0
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800901e:	2b00      	cmp	r3, #0
 8009020:	d00d      	beq.n	800903e <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009028:	68db      	ldr	r3, [r3, #12]
 800902a:	68fa      	ldr	r2, [r7, #12]
 800902c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8009030:	68fa      	ldr	r2, [r7, #12]
 8009032:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8009036:	4611      	mov	r1, r2
 8009038:	4798      	blx	r3

    return USBD_OK;
 800903a:	2300      	movs	r3, #0
 800903c:	e000      	b.n	8009040 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800903e:	2302      	movs	r3, #2
  }
}
 8009040:	4618      	mov	r0, r3
 8009042:	3710      	adds	r7, #16
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}

08009048 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b084      	sub	sp, #16
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009056:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800905e:	2b00      	cmp	r3, #0
 8009060:	d015      	beq.n	800908e <USBD_CDC_EP0_RxReady+0x46>
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8009068:	2bff      	cmp	r3, #255	; 0xff
 800906a:	d010      	beq.n	800908e <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009072:	689b      	ldr	r3, [r3, #8]
 8009074:	68fa      	ldr	r2, [r7, #12]
 8009076:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800907a:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800907c:	68fa      	ldr	r2, [r7, #12]
 800907e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009082:	b292      	uxth	r2, r2
 8009084:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	22ff      	movs	r2, #255	; 0xff
 800908a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800908e:	2300      	movs	r3, #0
}
 8009090:	4618      	mov	r0, r3
 8009092:	3710      	adds	r7, #16
 8009094:	46bd      	mov	sp, r7
 8009096:	bd80      	pop	{r7, pc}

08009098 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009098:	b480      	push	{r7}
 800909a:	b083      	sub	sp, #12
 800909c:	af00      	add	r7, sp, #0
 800909e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2243      	movs	r2, #67	; 0x43
 80090a4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 80090a6:	4b03      	ldr	r3, [pc, #12]	; (80090b4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80090a8:	4618      	mov	r0, r3
 80090aa:	370c      	adds	r7, #12
 80090ac:	46bd      	mov	sp, r7
 80090ae:	bc80      	pop	{r7}
 80090b0:	4770      	bx	lr
 80090b2:	bf00      	nop
 80090b4:	200000ac 	.word	0x200000ac

080090b8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80090b8:	b480      	push	{r7}
 80090ba:	b083      	sub	sp, #12
 80090bc:	af00      	add	r7, sp, #0
 80090be:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	2243      	movs	r2, #67	; 0x43
 80090c4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 80090c6:	4b03      	ldr	r3, [pc, #12]	; (80090d4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80090c8:	4618      	mov	r0, r3
 80090ca:	370c      	adds	r7, #12
 80090cc:	46bd      	mov	sp, r7
 80090ce:	bc80      	pop	{r7}
 80090d0:	4770      	bx	lr
 80090d2:	bf00      	nop
 80090d4:	20000068 	.word	0x20000068

080090d8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80090d8:	b480      	push	{r7}
 80090da:	b083      	sub	sp, #12
 80090dc:	af00      	add	r7, sp, #0
 80090de:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	2243      	movs	r2, #67	; 0x43
 80090e4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 80090e6:	4b03      	ldr	r3, [pc, #12]	; (80090f4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80090e8:	4618      	mov	r0, r3
 80090ea:	370c      	adds	r7, #12
 80090ec:	46bd      	mov	sp, r7
 80090ee:	bc80      	pop	{r7}
 80090f0:	4770      	bx	lr
 80090f2:	bf00      	nop
 80090f4:	200000f0 	.word	0x200000f0

080090f8 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80090f8:	b480      	push	{r7}
 80090fa:	b083      	sub	sp, #12
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	220a      	movs	r2, #10
 8009104:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8009106:	4b03      	ldr	r3, [pc, #12]	; (8009114 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009108:	4618      	mov	r0, r3
 800910a:	370c      	adds	r7, #12
 800910c:	46bd      	mov	sp, r7
 800910e:	bc80      	pop	{r7}
 8009110:	4770      	bx	lr
 8009112:	bf00      	nop
 8009114:	20000024 	.word	0x20000024

08009118 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8009118:	b480      	push	{r7}
 800911a:	b085      	sub	sp, #20
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]
 8009120:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8009122:	2302      	movs	r3, #2
 8009124:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8009126:	683b      	ldr	r3, [r7, #0]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d005      	beq.n	8009138 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	683a      	ldr	r2, [r7, #0]
 8009130:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8009134:	2300      	movs	r3, #0
 8009136:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8009138:	7bfb      	ldrb	r3, [r7, #15]
}
 800913a:	4618      	mov	r0, r3
 800913c:	3714      	adds	r7, #20
 800913e:	46bd      	mov	sp, r7
 8009140:	bc80      	pop	{r7}
 8009142:	4770      	bx	lr

08009144 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8009144:	b480      	push	{r7}
 8009146:	b087      	sub	sp, #28
 8009148:	af00      	add	r7, sp, #0
 800914a:	60f8      	str	r0, [r7, #12]
 800914c:	60b9      	str	r1, [r7, #8]
 800914e:	4613      	mov	r3, r2
 8009150:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009158:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800915a:	697b      	ldr	r3, [r7, #20]
 800915c:	68ba      	ldr	r2, [r7, #8]
 800915e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8009162:	88fa      	ldrh	r2, [r7, #6]
 8009164:	697b      	ldr	r3, [r7, #20]
 8009166:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800916a:	2300      	movs	r3, #0
}
 800916c:	4618      	mov	r0, r3
 800916e:	371c      	adds	r7, #28
 8009170:	46bd      	mov	sp, r7
 8009172:	bc80      	pop	{r7}
 8009174:	4770      	bx	lr

08009176 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8009176:	b480      	push	{r7}
 8009178:	b085      	sub	sp, #20
 800917a:	af00      	add	r7, sp, #0
 800917c:	6078      	str	r0, [r7, #4]
 800917e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009186:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	683a      	ldr	r2, [r7, #0]
 800918c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8009190:	2300      	movs	r3, #0
}
 8009192:	4618      	mov	r0, r3
 8009194:	3714      	adds	r7, #20
 8009196:	46bd      	mov	sp, r7
 8009198:	bc80      	pop	{r7}
 800919a:	4770      	bx	lr

0800919c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800919c:	b580      	push	{r7, lr}
 800919e:	b084      	sub	sp, #16
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80091aa:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d017      	beq.n	80091e6 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	7c1b      	ldrb	r3, [r3, #16]
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d109      	bne.n	80091d2 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80091c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80091c8:	2101      	movs	r1, #1
 80091ca:	6878      	ldr	r0, [r7, #4]
 80091cc:	f001 fc90 	bl	800aaf0 <USBD_LL_PrepareReceive>
 80091d0:	e007      	b.n	80091e2 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80091d8:	2340      	movs	r3, #64	; 0x40
 80091da:	2101      	movs	r1, #1
 80091dc:	6878      	ldr	r0, [r7, #4]
 80091de:	f001 fc87 	bl	800aaf0 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 80091e2:	2300      	movs	r3, #0
 80091e4:	e000      	b.n	80091e8 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 80091e6:	2302      	movs	r3, #2
  }
}
 80091e8:	4618      	mov	r0, r3
 80091ea:	3710      	adds	r7, #16
 80091ec:	46bd      	mov	sp, r7
 80091ee:	bd80      	pop	{r7, pc}

080091f0 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b084      	sub	sp, #16
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	60f8      	str	r0, [r7, #12]
 80091f8:	60b9      	str	r1, [r7, #8]
 80091fa:	4613      	mov	r3, r2
 80091fc:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	2b00      	cmp	r3, #0
 8009202:	d101      	bne.n	8009208 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8009204:	2302      	movs	r3, #2
 8009206:	e01a      	b.n	800923e <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800920e:	2b00      	cmp	r3, #0
 8009210:	d003      	beq.n	800921a <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	2200      	movs	r2, #0
 8009216:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800921a:	68bb      	ldr	r3, [r7, #8]
 800921c:	2b00      	cmp	r3, #0
 800921e:	d003      	beq.n	8009228 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	68ba      	ldr	r2, [r7, #8]
 8009224:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	2201      	movs	r2, #1
 800922c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	79fa      	ldrb	r2, [r7, #7]
 8009234:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8009236:	68f8      	ldr	r0, [r7, #12]
 8009238:	f001 faf4 	bl	800a824 <USBD_LL_Init>

  return USBD_OK;
 800923c:	2300      	movs	r3, #0
}
 800923e:	4618      	mov	r0, r3
 8009240:	3710      	adds	r7, #16
 8009242:	46bd      	mov	sp, r7
 8009244:	bd80      	pop	{r7, pc}

08009246 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009246:	b480      	push	{r7}
 8009248:	b085      	sub	sp, #20
 800924a:	af00      	add	r7, sp, #0
 800924c:	6078      	str	r0, [r7, #4]
 800924e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8009250:	2300      	movs	r3, #0
 8009252:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8009254:	683b      	ldr	r3, [r7, #0]
 8009256:	2b00      	cmp	r3, #0
 8009258:	d006      	beq.n	8009268 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	683a      	ldr	r2, [r7, #0]
 800925e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8009262:	2300      	movs	r3, #0
 8009264:	73fb      	strb	r3, [r7, #15]
 8009266:	e001      	b.n	800926c <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8009268:	2302      	movs	r3, #2
 800926a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800926c:	7bfb      	ldrb	r3, [r7, #15]
}
 800926e:	4618      	mov	r0, r3
 8009270:	3714      	adds	r7, #20
 8009272:	46bd      	mov	sp, r7
 8009274:	bc80      	pop	{r7}
 8009276:	4770      	bx	lr

08009278 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009278:	b580      	push	{r7, lr}
 800927a:	b082      	sub	sp, #8
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8009280:	6878      	ldr	r0, [r7, #4]
 8009282:	f001 fb29 	bl	800a8d8 <USBD_LL_Start>

  return USBD_OK;
 8009286:	2300      	movs	r3, #0
}
 8009288:	4618      	mov	r0, r3
 800928a:	3708      	adds	r7, #8
 800928c:	46bd      	mov	sp, r7
 800928e:	bd80      	pop	{r7, pc}

08009290 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8009290:	b480      	push	{r7}
 8009292:	b083      	sub	sp, #12
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009298:	2300      	movs	r3, #0
}
 800929a:	4618      	mov	r0, r3
 800929c:	370c      	adds	r7, #12
 800929e:	46bd      	mov	sp, r7
 80092a0:	bc80      	pop	{r7}
 80092a2:	4770      	bx	lr

080092a4 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80092a4:	b580      	push	{r7, lr}
 80092a6:	b084      	sub	sp, #16
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	6078      	str	r0, [r7, #4]
 80092ac:	460b      	mov	r3, r1
 80092ae:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80092b0:	2302      	movs	r3, #2
 80092b2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d00c      	beq.n	80092d8 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	78fa      	ldrb	r2, [r7, #3]
 80092c8:	4611      	mov	r1, r2
 80092ca:	6878      	ldr	r0, [r7, #4]
 80092cc:	4798      	blx	r3
 80092ce:	4603      	mov	r3, r0
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d101      	bne.n	80092d8 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 80092d4:	2300      	movs	r3, #0
 80092d6:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80092d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80092da:	4618      	mov	r0, r3
 80092dc:	3710      	adds	r7, #16
 80092de:	46bd      	mov	sp, r7
 80092e0:	bd80      	pop	{r7, pc}

080092e2 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80092e2:	b580      	push	{r7, lr}
 80092e4:	b082      	sub	sp, #8
 80092e6:	af00      	add	r7, sp, #0
 80092e8:	6078      	str	r0, [r7, #4]
 80092ea:	460b      	mov	r3, r1
 80092ec:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80092f4:	685b      	ldr	r3, [r3, #4]
 80092f6:	78fa      	ldrb	r2, [r7, #3]
 80092f8:	4611      	mov	r1, r2
 80092fa:	6878      	ldr	r0, [r7, #4]
 80092fc:	4798      	blx	r3

  return USBD_OK;
 80092fe:	2300      	movs	r3, #0
}
 8009300:	4618      	mov	r0, r3
 8009302:	3708      	adds	r7, #8
 8009304:	46bd      	mov	sp, r7
 8009306:	bd80      	pop	{r7, pc}

08009308 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009308:	b580      	push	{r7, lr}
 800930a:	b082      	sub	sp, #8
 800930c:	af00      	add	r7, sp, #0
 800930e:	6078      	str	r0, [r7, #4]
 8009310:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009318:	6839      	ldr	r1, [r7, #0]
 800931a:	4618      	mov	r0, r3
 800931c:	f000 feca 	bl	800a0b4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2201      	movs	r2, #1
 8009324:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800932e:	461a      	mov	r2, r3
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800933c:	f003 031f 	and.w	r3, r3, #31
 8009340:	2b01      	cmp	r3, #1
 8009342:	d00c      	beq.n	800935e <USBD_LL_SetupStage+0x56>
 8009344:	2b01      	cmp	r3, #1
 8009346:	d302      	bcc.n	800934e <USBD_LL_SetupStage+0x46>
 8009348:	2b02      	cmp	r3, #2
 800934a:	d010      	beq.n	800936e <USBD_LL_SetupStage+0x66>
 800934c:	e017      	b.n	800937e <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009354:	4619      	mov	r1, r3
 8009356:	6878      	ldr	r0, [r7, #4]
 8009358:	f000 f9ca 	bl	80096f0 <USBD_StdDevReq>
      break;
 800935c:	e01a      	b.n	8009394 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009364:	4619      	mov	r1, r3
 8009366:	6878      	ldr	r0, [r7, #4]
 8009368:	f000 fa2c 	bl	80097c4 <USBD_StdItfReq>
      break;
 800936c:	e012      	b.n	8009394 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009374:	4619      	mov	r1, r3
 8009376:	6878      	ldr	r0, [r7, #4]
 8009378:	f000 fa6a 	bl	8009850 <USBD_StdEPReq>
      break;
 800937c:	e00a      	b.n	8009394 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8009384:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009388:	b2db      	uxtb	r3, r3
 800938a:	4619      	mov	r1, r3
 800938c:	6878      	ldr	r0, [r7, #4]
 800938e:	f001 fb03 	bl	800a998 <USBD_LL_StallEP>
      break;
 8009392:	bf00      	nop
  }

  return USBD_OK;
 8009394:	2300      	movs	r3, #0
}
 8009396:	4618      	mov	r0, r3
 8009398:	3708      	adds	r7, #8
 800939a:	46bd      	mov	sp, r7
 800939c:	bd80      	pop	{r7, pc}

0800939e <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800939e:	b580      	push	{r7, lr}
 80093a0:	b086      	sub	sp, #24
 80093a2:	af00      	add	r7, sp, #0
 80093a4:	60f8      	str	r0, [r7, #12]
 80093a6:	460b      	mov	r3, r1
 80093a8:	607a      	str	r2, [r7, #4]
 80093aa:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80093ac:	7afb      	ldrb	r3, [r7, #11]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d14b      	bne.n	800944a <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80093b8:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80093c0:	2b03      	cmp	r3, #3
 80093c2:	d134      	bne.n	800942e <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 80093c4:	697b      	ldr	r3, [r7, #20]
 80093c6:	68da      	ldr	r2, [r3, #12]
 80093c8:	697b      	ldr	r3, [r7, #20]
 80093ca:	691b      	ldr	r3, [r3, #16]
 80093cc:	429a      	cmp	r2, r3
 80093ce:	d919      	bls.n	8009404 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 80093d0:	697b      	ldr	r3, [r7, #20]
 80093d2:	68da      	ldr	r2, [r3, #12]
 80093d4:	697b      	ldr	r3, [r7, #20]
 80093d6:	691b      	ldr	r3, [r3, #16]
 80093d8:	1ad2      	subs	r2, r2, r3
 80093da:	697b      	ldr	r3, [r7, #20]
 80093dc:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80093de:	697b      	ldr	r3, [r7, #20]
 80093e0:	68da      	ldr	r2, [r3, #12]
 80093e2:	697b      	ldr	r3, [r7, #20]
 80093e4:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80093e6:	429a      	cmp	r2, r3
 80093e8:	d203      	bcs.n	80093f2 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80093ea:	697b      	ldr	r3, [r7, #20]
 80093ec:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 80093ee:	b29b      	uxth	r3, r3
 80093f0:	e002      	b.n	80093f8 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80093f2:	697b      	ldr	r3, [r7, #20]
 80093f4:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80093f6:	b29b      	uxth	r3, r3
 80093f8:	461a      	mov	r2, r3
 80093fa:	6879      	ldr	r1, [r7, #4]
 80093fc:	68f8      	ldr	r0, [r7, #12]
 80093fe:	f000 ff4b 	bl	800a298 <USBD_CtlContinueRx>
 8009402:	e038      	b.n	8009476 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800940a:	691b      	ldr	r3, [r3, #16]
 800940c:	2b00      	cmp	r3, #0
 800940e:	d00a      	beq.n	8009426 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009416:	2b03      	cmp	r3, #3
 8009418:	d105      	bne.n	8009426 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009420:	691b      	ldr	r3, [r3, #16]
 8009422:	68f8      	ldr	r0, [r7, #12]
 8009424:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8009426:	68f8      	ldr	r0, [r7, #12]
 8009428:	f000 ff48 	bl	800a2bc <USBD_CtlSendStatus>
 800942c:	e023      	b.n	8009476 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009434:	2b05      	cmp	r3, #5
 8009436:	d11e      	bne.n	8009476 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	2200      	movs	r2, #0
 800943c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8009440:	2100      	movs	r1, #0
 8009442:	68f8      	ldr	r0, [r7, #12]
 8009444:	f001 faa8 	bl	800a998 <USBD_LL_StallEP>
 8009448:	e015      	b.n	8009476 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009450:	699b      	ldr	r3, [r3, #24]
 8009452:	2b00      	cmp	r3, #0
 8009454:	d00d      	beq.n	8009472 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800945c:	2b03      	cmp	r3, #3
 800945e:	d108      	bne.n	8009472 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009466:	699b      	ldr	r3, [r3, #24]
 8009468:	7afa      	ldrb	r2, [r7, #11]
 800946a:	4611      	mov	r1, r2
 800946c:	68f8      	ldr	r0, [r7, #12]
 800946e:	4798      	blx	r3
 8009470:	e001      	b.n	8009476 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009472:	2302      	movs	r3, #2
 8009474:	e000      	b.n	8009478 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8009476:	2300      	movs	r3, #0
}
 8009478:	4618      	mov	r0, r3
 800947a:	3718      	adds	r7, #24
 800947c:	46bd      	mov	sp, r7
 800947e:	bd80      	pop	{r7, pc}

08009480 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009480:	b580      	push	{r7, lr}
 8009482:	b086      	sub	sp, #24
 8009484:	af00      	add	r7, sp, #0
 8009486:	60f8      	str	r0, [r7, #12]
 8009488:	460b      	mov	r3, r1
 800948a:	607a      	str	r2, [r7, #4]
 800948c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800948e:	7afb      	ldrb	r3, [r7, #11]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d17f      	bne.n	8009594 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	3314      	adds	r3, #20
 8009498:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80094a0:	2b02      	cmp	r3, #2
 80094a2:	d15c      	bne.n	800955e <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 80094a4:	697b      	ldr	r3, [r7, #20]
 80094a6:	68da      	ldr	r2, [r3, #12]
 80094a8:	697b      	ldr	r3, [r7, #20]
 80094aa:	691b      	ldr	r3, [r3, #16]
 80094ac:	429a      	cmp	r2, r3
 80094ae:	d915      	bls.n	80094dc <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 80094b0:	697b      	ldr	r3, [r7, #20]
 80094b2:	68da      	ldr	r2, [r3, #12]
 80094b4:	697b      	ldr	r3, [r7, #20]
 80094b6:	691b      	ldr	r3, [r3, #16]
 80094b8:	1ad2      	subs	r2, r2, r3
 80094ba:	697b      	ldr	r3, [r7, #20]
 80094bc:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 80094be:	697b      	ldr	r3, [r7, #20]
 80094c0:	68db      	ldr	r3, [r3, #12]
 80094c2:	b29b      	uxth	r3, r3
 80094c4:	461a      	mov	r2, r3
 80094c6:	6879      	ldr	r1, [r7, #4]
 80094c8:	68f8      	ldr	r0, [r7, #12]
 80094ca:	f000 feb5 	bl	800a238 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80094ce:	2300      	movs	r3, #0
 80094d0:	2200      	movs	r2, #0
 80094d2:	2100      	movs	r1, #0
 80094d4:	68f8      	ldr	r0, [r7, #12]
 80094d6:	f001 fb0b 	bl	800aaf0 <USBD_LL_PrepareReceive>
 80094da:	e04e      	b.n	800957a <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80094dc:	697b      	ldr	r3, [r7, #20]
 80094de:	689b      	ldr	r3, [r3, #8]
 80094e0:	697a      	ldr	r2, [r7, #20]
 80094e2:	6912      	ldr	r2, [r2, #16]
 80094e4:	fbb3 f1f2 	udiv	r1, r3, r2
 80094e8:	fb02 f201 	mul.w	r2, r2, r1
 80094ec:	1a9b      	subs	r3, r3, r2
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d11c      	bne.n	800952c <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 80094f2:	697b      	ldr	r3, [r7, #20]
 80094f4:	689a      	ldr	r2, [r3, #8]
 80094f6:	697b      	ldr	r3, [r7, #20]
 80094f8:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80094fa:	429a      	cmp	r2, r3
 80094fc:	d316      	bcc.n	800952c <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 80094fe:	697b      	ldr	r3, [r7, #20]
 8009500:	689a      	ldr	r2, [r3, #8]
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009508:	429a      	cmp	r2, r3
 800950a:	d20f      	bcs.n	800952c <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800950c:	2200      	movs	r2, #0
 800950e:	2100      	movs	r1, #0
 8009510:	68f8      	ldr	r0, [r7, #12]
 8009512:	f000 fe91 	bl	800a238 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	2200      	movs	r2, #0
 800951a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800951e:	2300      	movs	r3, #0
 8009520:	2200      	movs	r2, #0
 8009522:	2100      	movs	r1, #0
 8009524:	68f8      	ldr	r0, [r7, #12]
 8009526:	f001 fae3 	bl	800aaf0 <USBD_LL_PrepareReceive>
 800952a:	e026      	b.n	800957a <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009532:	68db      	ldr	r3, [r3, #12]
 8009534:	2b00      	cmp	r3, #0
 8009536:	d00a      	beq.n	800954e <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800953e:	2b03      	cmp	r3, #3
 8009540:	d105      	bne.n	800954e <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009548:	68db      	ldr	r3, [r3, #12]
 800954a:	68f8      	ldr	r0, [r7, #12]
 800954c:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800954e:	2180      	movs	r1, #128	; 0x80
 8009550:	68f8      	ldr	r0, [r7, #12]
 8009552:	f001 fa21 	bl	800a998 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8009556:	68f8      	ldr	r0, [r7, #12]
 8009558:	f000 fec3 	bl	800a2e2 <USBD_CtlReceiveStatus>
 800955c:	e00d      	b.n	800957a <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009564:	2b04      	cmp	r3, #4
 8009566:	d004      	beq.n	8009572 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800956e:	2b00      	cmp	r3, #0
 8009570:	d103      	bne.n	800957a <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8009572:	2180      	movs	r1, #128	; 0x80
 8009574:	68f8      	ldr	r0, [r7, #12]
 8009576:	f001 fa0f 	bl	800a998 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8009580:	2b01      	cmp	r3, #1
 8009582:	d11d      	bne.n	80095c0 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8009584:	68f8      	ldr	r0, [r7, #12]
 8009586:	f7ff fe83 	bl	8009290 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	2200      	movs	r2, #0
 800958e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009592:	e015      	b.n	80095c0 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800959a:	695b      	ldr	r3, [r3, #20]
 800959c:	2b00      	cmp	r3, #0
 800959e:	d00d      	beq.n	80095bc <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80095a6:	2b03      	cmp	r3, #3
 80095a8:	d108      	bne.n	80095bc <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80095b0:	695b      	ldr	r3, [r3, #20]
 80095b2:	7afa      	ldrb	r2, [r7, #11]
 80095b4:	4611      	mov	r1, r2
 80095b6:	68f8      	ldr	r0, [r7, #12]
 80095b8:	4798      	blx	r3
 80095ba:	e001      	b.n	80095c0 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80095bc:	2302      	movs	r3, #2
 80095be:	e000      	b.n	80095c2 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 80095c0:	2300      	movs	r3, #0
}
 80095c2:	4618      	mov	r0, r3
 80095c4:	3718      	adds	r7, #24
 80095c6:	46bd      	mov	sp, r7
 80095c8:	bd80      	pop	{r7, pc}

080095ca <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80095ca:	b580      	push	{r7, lr}
 80095cc:	b082      	sub	sp, #8
 80095ce:	af00      	add	r7, sp, #0
 80095d0:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80095d2:	2340      	movs	r3, #64	; 0x40
 80095d4:	2200      	movs	r2, #0
 80095d6:	2100      	movs	r1, #0
 80095d8:	6878      	ldr	r0, [r7, #4]
 80095da:	f001 f998 	bl	800a90e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	2201      	movs	r2, #1
 80095e2:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	2240      	movs	r2, #64	; 0x40
 80095ea:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80095ee:	2340      	movs	r3, #64	; 0x40
 80095f0:	2200      	movs	r2, #0
 80095f2:	2180      	movs	r1, #128	; 0x80
 80095f4:	6878      	ldr	r0, [r7, #4]
 80095f6:	f001 f98a 	bl	800a90e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	2201      	movs	r2, #1
 80095fe:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	2240      	movs	r2, #64	; 0x40
 8009604:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	2201      	movs	r2, #1
 800960a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	2200      	movs	r2, #0
 8009612:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	2200      	movs	r2, #0
 800961a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2200      	movs	r2, #0
 8009620:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800962a:	2b00      	cmp	r3, #0
 800962c:	d009      	beq.n	8009642 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009634:	685b      	ldr	r3, [r3, #4]
 8009636:	687a      	ldr	r2, [r7, #4]
 8009638:	6852      	ldr	r2, [r2, #4]
 800963a:	b2d2      	uxtb	r2, r2
 800963c:	4611      	mov	r1, r2
 800963e:	6878      	ldr	r0, [r7, #4]
 8009640:	4798      	blx	r3
  }

  return USBD_OK;
 8009642:	2300      	movs	r3, #0
}
 8009644:	4618      	mov	r0, r3
 8009646:	3708      	adds	r7, #8
 8009648:	46bd      	mov	sp, r7
 800964a:	bd80      	pop	{r7, pc}

0800964c <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800964c:	b480      	push	{r7}
 800964e:	b083      	sub	sp, #12
 8009650:	af00      	add	r7, sp, #0
 8009652:	6078      	str	r0, [r7, #4]
 8009654:	460b      	mov	r3, r1
 8009656:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	78fa      	ldrb	r2, [r7, #3]
 800965c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800965e:	2300      	movs	r3, #0
}
 8009660:	4618      	mov	r0, r3
 8009662:	370c      	adds	r7, #12
 8009664:	46bd      	mov	sp, r7
 8009666:	bc80      	pop	{r7}
 8009668:	4770      	bx	lr

0800966a <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800966a:	b480      	push	{r7}
 800966c:	b083      	sub	sp, #12
 800966e:	af00      	add	r7, sp, #0
 8009670:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	2204      	movs	r2, #4
 8009682:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8009686:	2300      	movs	r3, #0
}
 8009688:	4618      	mov	r0, r3
 800968a:	370c      	adds	r7, #12
 800968c:	46bd      	mov	sp, r7
 800968e:	bc80      	pop	{r7}
 8009690:	4770      	bx	lr

08009692 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009692:	b480      	push	{r7}
 8009694:	b083      	sub	sp, #12
 8009696:	af00      	add	r7, sp, #0
 8009698:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80096a0:	2b04      	cmp	r3, #4
 80096a2:	d105      	bne.n	80096b0 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80096b0:	2300      	movs	r3, #0
}
 80096b2:	4618      	mov	r0, r3
 80096b4:	370c      	adds	r7, #12
 80096b6:	46bd      	mov	sp, r7
 80096b8:	bc80      	pop	{r7}
 80096ba:	4770      	bx	lr

080096bc <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b082      	sub	sp, #8
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80096ca:	2b03      	cmp	r3, #3
 80096cc:	d10b      	bne.n	80096e6 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80096d4:	69db      	ldr	r3, [r3, #28]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d005      	beq.n	80096e6 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80096e0:	69db      	ldr	r3, [r3, #28]
 80096e2:	6878      	ldr	r0, [r7, #4]
 80096e4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80096e6:	2300      	movs	r3, #0
}
 80096e8:	4618      	mov	r0, r3
 80096ea:	3708      	adds	r7, #8
 80096ec:	46bd      	mov	sp, r7
 80096ee:	bd80      	pop	{r7, pc}

080096f0 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 80096f0:	b580      	push	{r7, lr}
 80096f2:	b084      	sub	sp, #16
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	6078      	str	r0, [r7, #4]
 80096f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80096fa:	2300      	movs	r3, #0
 80096fc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80096fe:	683b      	ldr	r3, [r7, #0]
 8009700:	781b      	ldrb	r3, [r3, #0]
 8009702:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009706:	2b20      	cmp	r3, #32
 8009708:	d004      	beq.n	8009714 <USBD_StdDevReq+0x24>
 800970a:	2b40      	cmp	r3, #64	; 0x40
 800970c:	d002      	beq.n	8009714 <USBD_StdDevReq+0x24>
 800970e:	2b00      	cmp	r3, #0
 8009710:	d008      	beq.n	8009724 <USBD_StdDevReq+0x34>
 8009712:	e04c      	b.n	80097ae <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800971a:	689b      	ldr	r3, [r3, #8]
 800971c:	6839      	ldr	r1, [r7, #0]
 800971e:	6878      	ldr	r0, [r7, #4]
 8009720:	4798      	blx	r3
      break;
 8009722:	e049      	b.n	80097b8 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	785b      	ldrb	r3, [r3, #1]
 8009728:	2b09      	cmp	r3, #9
 800972a:	d83a      	bhi.n	80097a2 <USBD_StdDevReq+0xb2>
 800972c:	a201      	add	r2, pc, #4	; (adr r2, 8009734 <USBD_StdDevReq+0x44>)
 800972e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009732:	bf00      	nop
 8009734:	08009785 	.word	0x08009785
 8009738:	08009799 	.word	0x08009799
 800973c:	080097a3 	.word	0x080097a3
 8009740:	0800978f 	.word	0x0800978f
 8009744:	080097a3 	.word	0x080097a3
 8009748:	08009767 	.word	0x08009767
 800974c:	0800975d 	.word	0x0800975d
 8009750:	080097a3 	.word	0x080097a3
 8009754:	0800977b 	.word	0x0800977b
 8009758:	08009771 	.word	0x08009771
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800975c:	6839      	ldr	r1, [r7, #0]
 800975e:	6878      	ldr	r0, [r7, #4]
 8009760:	f000 f9d4 	bl	8009b0c <USBD_GetDescriptor>
          break;
 8009764:	e022      	b.n	80097ac <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009766:	6839      	ldr	r1, [r7, #0]
 8009768:	6878      	ldr	r0, [r7, #4]
 800976a:	f000 fb37 	bl	8009ddc <USBD_SetAddress>
          break;
 800976e:	e01d      	b.n	80097ac <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8009770:	6839      	ldr	r1, [r7, #0]
 8009772:	6878      	ldr	r0, [r7, #4]
 8009774:	f000 fb74 	bl	8009e60 <USBD_SetConfig>
          break;
 8009778:	e018      	b.n	80097ac <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800977a:	6839      	ldr	r1, [r7, #0]
 800977c:	6878      	ldr	r0, [r7, #4]
 800977e:	f000 fbfd 	bl	8009f7c <USBD_GetConfig>
          break;
 8009782:	e013      	b.n	80097ac <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009784:	6839      	ldr	r1, [r7, #0]
 8009786:	6878      	ldr	r0, [r7, #4]
 8009788:	f000 fc2c 	bl	8009fe4 <USBD_GetStatus>
          break;
 800978c:	e00e      	b.n	80097ac <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800978e:	6839      	ldr	r1, [r7, #0]
 8009790:	6878      	ldr	r0, [r7, #4]
 8009792:	f000 fc5a 	bl	800a04a <USBD_SetFeature>
          break;
 8009796:	e009      	b.n	80097ac <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009798:	6839      	ldr	r1, [r7, #0]
 800979a:	6878      	ldr	r0, [r7, #4]
 800979c:	f000 fc69 	bl	800a072 <USBD_ClrFeature>
          break;
 80097a0:	e004      	b.n	80097ac <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80097a2:	6839      	ldr	r1, [r7, #0]
 80097a4:	6878      	ldr	r0, [r7, #4]
 80097a6:	f000 fcc1 	bl	800a12c <USBD_CtlError>
          break;
 80097aa:	bf00      	nop
      }
      break;
 80097ac:	e004      	b.n	80097b8 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 80097ae:	6839      	ldr	r1, [r7, #0]
 80097b0:	6878      	ldr	r0, [r7, #4]
 80097b2:	f000 fcbb 	bl	800a12c <USBD_CtlError>
      break;
 80097b6:	bf00      	nop
  }

  return ret;
 80097b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80097ba:	4618      	mov	r0, r3
 80097bc:	3710      	adds	r7, #16
 80097be:	46bd      	mov	sp, r7
 80097c0:	bd80      	pop	{r7, pc}
 80097c2:	bf00      	nop

080097c4 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 80097c4:	b580      	push	{r7, lr}
 80097c6:	b084      	sub	sp, #16
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]
 80097cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80097ce:	2300      	movs	r3, #0
 80097d0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80097d2:	683b      	ldr	r3, [r7, #0]
 80097d4:	781b      	ldrb	r3, [r3, #0]
 80097d6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80097da:	2b20      	cmp	r3, #32
 80097dc:	d003      	beq.n	80097e6 <USBD_StdItfReq+0x22>
 80097de:	2b40      	cmp	r3, #64	; 0x40
 80097e0:	d001      	beq.n	80097e6 <USBD_StdItfReq+0x22>
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d12a      	bne.n	800983c <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80097ec:	3b01      	subs	r3, #1
 80097ee:	2b02      	cmp	r3, #2
 80097f0:	d81d      	bhi.n	800982e <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80097f2:	683b      	ldr	r3, [r7, #0]
 80097f4:	889b      	ldrh	r3, [r3, #4]
 80097f6:	b2db      	uxtb	r3, r3
 80097f8:	2b01      	cmp	r3, #1
 80097fa:	d813      	bhi.n	8009824 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009802:	689b      	ldr	r3, [r3, #8]
 8009804:	6839      	ldr	r1, [r7, #0]
 8009806:	6878      	ldr	r0, [r7, #4]
 8009808:	4798      	blx	r3
 800980a:	4603      	mov	r3, r0
 800980c:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800980e:	683b      	ldr	r3, [r7, #0]
 8009810:	88db      	ldrh	r3, [r3, #6]
 8009812:	2b00      	cmp	r3, #0
 8009814:	d110      	bne.n	8009838 <USBD_StdItfReq+0x74>
 8009816:	7bfb      	ldrb	r3, [r7, #15]
 8009818:	2b00      	cmp	r3, #0
 800981a:	d10d      	bne.n	8009838 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 800981c:	6878      	ldr	r0, [r7, #4]
 800981e:	f000 fd4d 	bl	800a2bc <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009822:	e009      	b.n	8009838 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 8009824:	6839      	ldr	r1, [r7, #0]
 8009826:	6878      	ldr	r0, [r7, #4]
 8009828:	f000 fc80 	bl	800a12c <USBD_CtlError>
          break;
 800982c:	e004      	b.n	8009838 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 800982e:	6839      	ldr	r1, [r7, #0]
 8009830:	6878      	ldr	r0, [r7, #4]
 8009832:	f000 fc7b 	bl	800a12c <USBD_CtlError>
          break;
 8009836:	e000      	b.n	800983a <USBD_StdItfReq+0x76>
          break;
 8009838:	bf00      	nop
      }
      break;
 800983a:	e004      	b.n	8009846 <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 800983c:	6839      	ldr	r1, [r7, #0]
 800983e:	6878      	ldr	r0, [r7, #4]
 8009840:	f000 fc74 	bl	800a12c <USBD_CtlError>
      break;
 8009844:	bf00      	nop
  }

  return USBD_OK;
 8009846:	2300      	movs	r3, #0
}
 8009848:	4618      	mov	r0, r3
 800984a:	3710      	adds	r7, #16
 800984c:	46bd      	mov	sp, r7
 800984e:	bd80      	pop	{r7, pc}

08009850 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8009850:	b580      	push	{r7, lr}
 8009852:	b084      	sub	sp, #16
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
 8009858:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800985a:	2300      	movs	r3, #0
 800985c:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800985e:	683b      	ldr	r3, [r7, #0]
 8009860:	889b      	ldrh	r3, [r3, #4]
 8009862:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009864:	683b      	ldr	r3, [r7, #0]
 8009866:	781b      	ldrb	r3, [r3, #0]
 8009868:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800986c:	2b20      	cmp	r3, #32
 800986e:	d004      	beq.n	800987a <USBD_StdEPReq+0x2a>
 8009870:	2b40      	cmp	r3, #64	; 0x40
 8009872:	d002      	beq.n	800987a <USBD_StdEPReq+0x2a>
 8009874:	2b00      	cmp	r3, #0
 8009876:	d008      	beq.n	800988a <USBD_StdEPReq+0x3a>
 8009878:	e13d      	b.n	8009af6 <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009880:	689b      	ldr	r3, [r3, #8]
 8009882:	6839      	ldr	r1, [r7, #0]
 8009884:	6878      	ldr	r0, [r7, #4]
 8009886:	4798      	blx	r3
      break;
 8009888:	e13a      	b.n	8009b00 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800988a:	683b      	ldr	r3, [r7, #0]
 800988c:	781b      	ldrb	r3, [r3, #0]
 800988e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009892:	2b20      	cmp	r3, #32
 8009894:	d10a      	bne.n	80098ac <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800989c:	689b      	ldr	r3, [r3, #8]
 800989e:	6839      	ldr	r1, [r7, #0]
 80098a0:	6878      	ldr	r0, [r7, #4]
 80098a2:	4798      	blx	r3
 80098a4:	4603      	mov	r3, r0
 80098a6:	73fb      	strb	r3, [r7, #15]

        return ret;
 80098a8:	7bfb      	ldrb	r3, [r7, #15]
 80098aa:	e12a      	b.n	8009b02 <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 80098ac:	683b      	ldr	r3, [r7, #0]
 80098ae:	785b      	ldrb	r3, [r3, #1]
 80098b0:	2b01      	cmp	r3, #1
 80098b2:	d03e      	beq.n	8009932 <USBD_StdEPReq+0xe2>
 80098b4:	2b03      	cmp	r3, #3
 80098b6:	d002      	beq.n	80098be <USBD_StdEPReq+0x6e>
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d070      	beq.n	800999e <USBD_StdEPReq+0x14e>
 80098bc:	e115      	b.n	8009aea <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80098c4:	2b02      	cmp	r3, #2
 80098c6:	d002      	beq.n	80098ce <USBD_StdEPReq+0x7e>
 80098c8:	2b03      	cmp	r3, #3
 80098ca:	d015      	beq.n	80098f8 <USBD_StdEPReq+0xa8>
 80098cc:	e02b      	b.n	8009926 <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80098ce:	7bbb      	ldrb	r3, [r7, #14]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d00c      	beq.n	80098ee <USBD_StdEPReq+0x9e>
 80098d4:	7bbb      	ldrb	r3, [r7, #14]
 80098d6:	2b80      	cmp	r3, #128	; 0x80
 80098d8:	d009      	beq.n	80098ee <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80098da:	7bbb      	ldrb	r3, [r7, #14]
 80098dc:	4619      	mov	r1, r3
 80098de:	6878      	ldr	r0, [r7, #4]
 80098e0:	f001 f85a 	bl	800a998 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80098e4:	2180      	movs	r1, #128	; 0x80
 80098e6:	6878      	ldr	r0, [r7, #4]
 80098e8:	f001 f856 	bl	800a998 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80098ec:	e020      	b.n	8009930 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 80098ee:	6839      	ldr	r1, [r7, #0]
 80098f0:	6878      	ldr	r0, [r7, #4]
 80098f2:	f000 fc1b 	bl	800a12c <USBD_CtlError>
              break;
 80098f6:	e01b      	b.n	8009930 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	885b      	ldrh	r3, [r3, #2]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d10e      	bne.n	800991e <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8009900:	7bbb      	ldrb	r3, [r7, #14]
 8009902:	2b00      	cmp	r3, #0
 8009904:	d00b      	beq.n	800991e <USBD_StdEPReq+0xce>
 8009906:	7bbb      	ldrb	r3, [r7, #14]
 8009908:	2b80      	cmp	r3, #128	; 0x80
 800990a:	d008      	beq.n	800991e <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800990c:	683b      	ldr	r3, [r7, #0]
 800990e:	88db      	ldrh	r3, [r3, #6]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d104      	bne.n	800991e <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8009914:	7bbb      	ldrb	r3, [r7, #14]
 8009916:	4619      	mov	r1, r3
 8009918:	6878      	ldr	r0, [r7, #4]
 800991a:	f001 f83d 	bl	800a998 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800991e:	6878      	ldr	r0, [r7, #4]
 8009920:	f000 fccc 	bl	800a2bc <USBD_CtlSendStatus>

              break;
 8009924:	e004      	b.n	8009930 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 8009926:	6839      	ldr	r1, [r7, #0]
 8009928:	6878      	ldr	r0, [r7, #4]
 800992a:	f000 fbff 	bl	800a12c <USBD_CtlError>
              break;
 800992e:	bf00      	nop
          }
          break;
 8009930:	e0e0      	b.n	8009af4 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009938:	2b02      	cmp	r3, #2
 800993a:	d002      	beq.n	8009942 <USBD_StdEPReq+0xf2>
 800993c:	2b03      	cmp	r3, #3
 800993e:	d015      	beq.n	800996c <USBD_StdEPReq+0x11c>
 8009940:	e026      	b.n	8009990 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009942:	7bbb      	ldrb	r3, [r7, #14]
 8009944:	2b00      	cmp	r3, #0
 8009946:	d00c      	beq.n	8009962 <USBD_StdEPReq+0x112>
 8009948:	7bbb      	ldrb	r3, [r7, #14]
 800994a:	2b80      	cmp	r3, #128	; 0x80
 800994c:	d009      	beq.n	8009962 <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800994e:	7bbb      	ldrb	r3, [r7, #14]
 8009950:	4619      	mov	r1, r3
 8009952:	6878      	ldr	r0, [r7, #4]
 8009954:	f001 f820 	bl	800a998 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009958:	2180      	movs	r1, #128	; 0x80
 800995a:	6878      	ldr	r0, [r7, #4]
 800995c:	f001 f81c 	bl	800a998 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009960:	e01c      	b.n	800999c <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 8009962:	6839      	ldr	r1, [r7, #0]
 8009964:	6878      	ldr	r0, [r7, #4]
 8009966:	f000 fbe1 	bl	800a12c <USBD_CtlError>
              break;
 800996a:	e017      	b.n	800999c <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800996c:	683b      	ldr	r3, [r7, #0]
 800996e:	885b      	ldrh	r3, [r3, #2]
 8009970:	2b00      	cmp	r3, #0
 8009972:	d112      	bne.n	800999a <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009974:	7bbb      	ldrb	r3, [r7, #14]
 8009976:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800997a:	2b00      	cmp	r3, #0
 800997c:	d004      	beq.n	8009988 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800997e:	7bbb      	ldrb	r3, [r7, #14]
 8009980:	4619      	mov	r1, r3
 8009982:	6878      	ldr	r0, [r7, #4]
 8009984:	f001 f827 	bl	800a9d6 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8009988:	6878      	ldr	r0, [r7, #4]
 800998a:	f000 fc97 	bl	800a2bc <USBD_CtlSendStatus>
              }
              break;
 800998e:	e004      	b.n	800999a <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 8009990:	6839      	ldr	r1, [r7, #0]
 8009992:	6878      	ldr	r0, [r7, #4]
 8009994:	f000 fbca 	bl	800a12c <USBD_CtlError>
              break;
 8009998:	e000      	b.n	800999c <USBD_StdEPReq+0x14c>
              break;
 800999a:	bf00      	nop
          }
          break;
 800999c:	e0aa      	b.n	8009af4 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80099a4:	2b02      	cmp	r3, #2
 80099a6:	d002      	beq.n	80099ae <USBD_StdEPReq+0x15e>
 80099a8:	2b03      	cmp	r3, #3
 80099aa:	d032      	beq.n	8009a12 <USBD_StdEPReq+0x1c2>
 80099ac:	e097      	b.n	8009ade <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80099ae:	7bbb      	ldrb	r3, [r7, #14]
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d007      	beq.n	80099c4 <USBD_StdEPReq+0x174>
 80099b4:	7bbb      	ldrb	r3, [r7, #14]
 80099b6:	2b80      	cmp	r3, #128	; 0x80
 80099b8:	d004      	beq.n	80099c4 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 80099ba:	6839      	ldr	r1, [r7, #0]
 80099bc:	6878      	ldr	r0, [r7, #4]
 80099be:	f000 fbb5 	bl	800a12c <USBD_CtlError>
                break;
 80099c2:	e091      	b.n	8009ae8 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80099c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	da0b      	bge.n	80099e4 <USBD_StdEPReq+0x194>
 80099cc:	7bbb      	ldrb	r3, [r7, #14]
 80099ce:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80099d2:	4613      	mov	r3, r2
 80099d4:	009b      	lsls	r3, r3, #2
 80099d6:	4413      	add	r3, r2
 80099d8:	009b      	lsls	r3, r3, #2
 80099da:	3310      	adds	r3, #16
 80099dc:	687a      	ldr	r2, [r7, #4]
 80099de:	4413      	add	r3, r2
 80099e0:	3304      	adds	r3, #4
 80099e2:	e00b      	b.n	80099fc <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80099e4:	7bbb      	ldrb	r3, [r7, #14]
 80099e6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80099ea:	4613      	mov	r3, r2
 80099ec:	009b      	lsls	r3, r3, #2
 80099ee:	4413      	add	r3, r2
 80099f0:	009b      	lsls	r3, r3, #2
 80099f2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80099f6:	687a      	ldr	r2, [r7, #4]
 80099f8:	4413      	add	r3, r2
 80099fa:	3304      	adds	r3, #4
 80099fc:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80099fe:	68bb      	ldr	r3, [r7, #8]
 8009a00:	2200      	movs	r2, #0
 8009a02:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009a04:	68bb      	ldr	r3, [r7, #8]
 8009a06:	2202      	movs	r2, #2
 8009a08:	4619      	mov	r1, r3
 8009a0a:	6878      	ldr	r0, [r7, #4]
 8009a0c:	f000 fbf8 	bl	800a200 <USBD_CtlSendData>
              break;
 8009a10:	e06a      	b.n	8009ae8 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009a12:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	da11      	bge.n	8009a3e <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009a1a:	7bbb      	ldrb	r3, [r7, #14]
 8009a1c:	f003 020f 	and.w	r2, r3, #15
 8009a20:	6879      	ldr	r1, [r7, #4]
 8009a22:	4613      	mov	r3, r2
 8009a24:	009b      	lsls	r3, r3, #2
 8009a26:	4413      	add	r3, r2
 8009a28:	009b      	lsls	r3, r3, #2
 8009a2a:	440b      	add	r3, r1
 8009a2c:	3318      	adds	r3, #24
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d117      	bne.n	8009a64 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8009a34:	6839      	ldr	r1, [r7, #0]
 8009a36:	6878      	ldr	r0, [r7, #4]
 8009a38:	f000 fb78 	bl	800a12c <USBD_CtlError>
                  break;
 8009a3c:	e054      	b.n	8009ae8 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009a3e:	7bbb      	ldrb	r3, [r7, #14]
 8009a40:	f003 020f 	and.w	r2, r3, #15
 8009a44:	6879      	ldr	r1, [r7, #4]
 8009a46:	4613      	mov	r3, r2
 8009a48:	009b      	lsls	r3, r3, #2
 8009a4a:	4413      	add	r3, r2
 8009a4c:	009b      	lsls	r3, r3, #2
 8009a4e:	440b      	add	r3, r1
 8009a50:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d104      	bne.n	8009a64 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8009a5a:	6839      	ldr	r1, [r7, #0]
 8009a5c:	6878      	ldr	r0, [r7, #4]
 8009a5e:	f000 fb65 	bl	800a12c <USBD_CtlError>
                  break;
 8009a62:	e041      	b.n	8009ae8 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009a64:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	da0b      	bge.n	8009a84 <USBD_StdEPReq+0x234>
 8009a6c:	7bbb      	ldrb	r3, [r7, #14]
 8009a6e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009a72:	4613      	mov	r3, r2
 8009a74:	009b      	lsls	r3, r3, #2
 8009a76:	4413      	add	r3, r2
 8009a78:	009b      	lsls	r3, r3, #2
 8009a7a:	3310      	adds	r3, #16
 8009a7c:	687a      	ldr	r2, [r7, #4]
 8009a7e:	4413      	add	r3, r2
 8009a80:	3304      	adds	r3, #4
 8009a82:	e00b      	b.n	8009a9c <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009a84:	7bbb      	ldrb	r3, [r7, #14]
 8009a86:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009a8a:	4613      	mov	r3, r2
 8009a8c:	009b      	lsls	r3, r3, #2
 8009a8e:	4413      	add	r3, r2
 8009a90:	009b      	lsls	r3, r3, #2
 8009a92:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009a96:	687a      	ldr	r2, [r7, #4]
 8009a98:	4413      	add	r3, r2
 8009a9a:	3304      	adds	r3, #4
 8009a9c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009a9e:	7bbb      	ldrb	r3, [r7, #14]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d002      	beq.n	8009aaa <USBD_StdEPReq+0x25a>
 8009aa4:	7bbb      	ldrb	r3, [r7, #14]
 8009aa6:	2b80      	cmp	r3, #128	; 0x80
 8009aa8:	d103      	bne.n	8009ab2 <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 8009aaa:	68bb      	ldr	r3, [r7, #8]
 8009aac:	2200      	movs	r2, #0
 8009aae:	601a      	str	r2, [r3, #0]
 8009ab0:	e00e      	b.n	8009ad0 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8009ab2:	7bbb      	ldrb	r3, [r7, #14]
 8009ab4:	4619      	mov	r1, r3
 8009ab6:	6878      	ldr	r0, [r7, #4]
 8009ab8:	f000 ffac 	bl	800aa14 <USBD_LL_IsStallEP>
 8009abc:	4603      	mov	r3, r0
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d003      	beq.n	8009aca <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 8009ac2:	68bb      	ldr	r3, [r7, #8]
 8009ac4:	2201      	movs	r2, #1
 8009ac6:	601a      	str	r2, [r3, #0]
 8009ac8:	e002      	b.n	8009ad0 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 8009aca:	68bb      	ldr	r3, [r7, #8]
 8009acc:	2200      	movs	r2, #0
 8009ace:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009ad0:	68bb      	ldr	r3, [r7, #8]
 8009ad2:	2202      	movs	r2, #2
 8009ad4:	4619      	mov	r1, r3
 8009ad6:	6878      	ldr	r0, [r7, #4]
 8009ad8:	f000 fb92 	bl	800a200 <USBD_CtlSendData>
              break;
 8009adc:	e004      	b.n	8009ae8 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 8009ade:	6839      	ldr	r1, [r7, #0]
 8009ae0:	6878      	ldr	r0, [r7, #4]
 8009ae2:	f000 fb23 	bl	800a12c <USBD_CtlError>
              break;
 8009ae6:	bf00      	nop
          }
          break;
 8009ae8:	e004      	b.n	8009af4 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 8009aea:	6839      	ldr	r1, [r7, #0]
 8009aec:	6878      	ldr	r0, [r7, #4]
 8009aee:	f000 fb1d 	bl	800a12c <USBD_CtlError>
          break;
 8009af2:	bf00      	nop
      }
      break;
 8009af4:	e004      	b.n	8009b00 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 8009af6:	6839      	ldr	r1, [r7, #0]
 8009af8:	6878      	ldr	r0, [r7, #4]
 8009afa:	f000 fb17 	bl	800a12c <USBD_CtlError>
      break;
 8009afe:	bf00      	nop
  }

  return ret;
 8009b00:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b02:	4618      	mov	r0, r3
 8009b04:	3710      	adds	r7, #16
 8009b06:	46bd      	mov	sp, r7
 8009b08:	bd80      	pop	{r7, pc}
	...

08009b0c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8009b0c:	b580      	push	{r7, lr}
 8009b0e:	b084      	sub	sp, #16
 8009b10:	af00      	add	r7, sp, #0
 8009b12:	6078      	str	r0, [r7, #4]
 8009b14:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009b16:	2300      	movs	r3, #0
 8009b18:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009b1e:	2300      	movs	r3, #0
 8009b20:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009b22:	683b      	ldr	r3, [r7, #0]
 8009b24:	885b      	ldrh	r3, [r3, #2]
 8009b26:	0a1b      	lsrs	r3, r3, #8
 8009b28:	b29b      	uxth	r3, r3
 8009b2a:	3b01      	subs	r3, #1
 8009b2c:	2b06      	cmp	r3, #6
 8009b2e:	f200 8128 	bhi.w	8009d82 <USBD_GetDescriptor+0x276>
 8009b32:	a201      	add	r2, pc, #4	; (adr r2, 8009b38 <USBD_GetDescriptor+0x2c>)
 8009b34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b38:	08009b55 	.word	0x08009b55
 8009b3c:	08009b6d 	.word	0x08009b6d
 8009b40:	08009bad 	.word	0x08009bad
 8009b44:	08009d83 	.word	0x08009d83
 8009b48:	08009d83 	.word	0x08009d83
 8009b4c:	08009d23 	.word	0x08009d23
 8009b50:	08009d4f 	.word	0x08009d4f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	687a      	ldr	r2, [r7, #4]
 8009b5e:	7c12      	ldrb	r2, [r2, #16]
 8009b60:	f107 0108 	add.w	r1, r7, #8
 8009b64:	4610      	mov	r0, r2
 8009b66:	4798      	blx	r3
 8009b68:	60f8      	str	r0, [r7, #12]
      break;
 8009b6a:	e112      	b.n	8009d92 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	7c1b      	ldrb	r3, [r3, #16]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d10d      	bne.n	8009b90 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009b7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b7c:	f107 0208 	add.w	r2, r7, #8
 8009b80:	4610      	mov	r0, r2
 8009b82:	4798      	blx	r3
 8009b84:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	3301      	adds	r3, #1
 8009b8a:	2202      	movs	r2, #2
 8009b8c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009b8e:	e100      	b.n	8009d92 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009b96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b98:	f107 0208 	add.w	r2, r7, #8
 8009b9c:	4610      	mov	r0, r2
 8009b9e:	4798      	blx	r3
 8009ba0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	3301      	adds	r3, #1
 8009ba6:	2202      	movs	r2, #2
 8009ba8:	701a      	strb	r2, [r3, #0]
      break;
 8009baa:	e0f2      	b.n	8009d92 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009bac:	683b      	ldr	r3, [r7, #0]
 8009bae:	885b      	ldrh	r3, [r3, #2]
 8009bb0:	b2db      	uxtb	r3, r3
 8009bb2:	2b05      	cmp	r3, #5
 8009bb4:	f200 80ac 	bhi.w	8009d10 <USBD_GetDescriptor+0x204>
 8009bb8:	a201      	add	r2, pc, #4	; (adr r2, 8009bc0 <USBD_GetDescriptor+0xb4>)
 8009bba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bbe:	bf00      	nop
 8009bc0:	08009bd9 	.word	0x08009bd9
 8009bc4:	08009c0d 	.word	0x08009c0d
 8009bc8:	08009c41 	.word	0x08009c41
 8009bcc:	08009c75 	.word	0x08009c75
 8009bd0:	08009ca9 	.word	0x08009ca9
 8009bd4:	08009cdd 	.word	0x08009cdd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009bde:	685b      	ldr	r3, [r3, #4]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d00b      	beq.n	8009bfc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009bea:	685b      	ldr	r3, [r3, #4]
 8009bec:	687a      	ldr	r2, [r7, #4]
 8009bee:	7c12      	ldrb	r2, [r2, #16]
 8009bf0:	f107 0108 	add.w	r1, r7, #8
 8009bf4:	4610      	mov	r0, r2
 8009bf6:	4798      	blx	r3
 8009bf8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009bfa:	e091      	b.n	8009d20 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009bfc:	6839      	ldr	r1, [r7, #0]
 8009bfe:	6878      	ldr	r0, [r7, #4]
 8009c00:	f000 fa94 	bl	800a12c <USBD_CtlError>
            err++;
 8009c04:	7afb      	ldrb	r3, [r7, #11]
 8009c06:	3301      	adds	r3, #1
 8009c08:	72fb      	strb	r3, [r7, #11]
          break;
 8009c0a:	e089      	b.n	8009d20 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009c12:	689b      	ldr	r3, [r3, #8]
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d00b      	beq.n	8009c30 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009c1e:	689b      	ldr	r3, [r3, #8]
 8009c20:	687a      	ldr	r2, [r7, #4]
 8009c22:	7c12      	ldrb	r2, [r2, #16]
 8009c24:	f107 0108 	add.w	r1, r7, #8
 8009c28:	4610      	mov	r0, r2
 8009c2a:	4798      	blx	r3
 8009c2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009c2e:	e077      	b.n	8009d20 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009c30:	6839      	ldr	r1, [r7, #0]
 8009c32:	6878      	ldr	r0, [r7, #4]
 8009c34:	f000 fa7a 	bl	800a12c <USBD_CtlError>
            err++;
 8009c38:	7afb      	ldrb	r3, [r7, #11]
 8009c3a:	3301      	adds	r3, #1
 8009c3c:	72fb      	strb	r3, [r7, #11]
          break;
 8009c3e:	e06f      	b.n	8009d20 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009c46:	68db      	ldr	r3, [r3, #12]
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d00b      	beq.n	8009c64 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009c52:	68db      	ldr	r3, [r3, #12]
 8009c54:	687a      	ldr	r2, [r7, #4]
 8009c56:	7c12      	ldrb	r2, [r2, #16]
 8009c58:	f107 0108 	add.w	r1, r7, #8
 8009c5c:	4610      	mov	r0, r2
 8009c5e:	4798      	blx	r3
 8009c60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009c62:	e05d      	b.n	8009d20 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009c64:	6839      	ldr	r1, [r7, #0]
 8009c66:	6878      	ldr	r0, [r7, #4]
 8009c68:	f000 fa60 	bl	800a12c <USBD_CtlError>
            err++;
 8009c6c:	7afb      	ldrb	r3, [r7, #11]
 8009c6e:	3301      	adds	r3, #1
 8009c70:	72fb      	strb	r3, [r7, #11]
          break;
 8009c72:	e055      	b.n	8009d20 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009c7a:	691b      	ldr	r3, [r3, #16]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d00b      	beq.n	8009c98 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009c86:	691b      	ldr	r3, [r3, #16]
 8009c88:	687a      	ldr	r2, [r7, #4]
 8009c8a:	7c12      	ldrb	r2, [r2, #16]
 8009c8c:	f107 0108 	add.w	r1, r7, #8
 8009c90:	4610      	mov	r0, r2
 8009c92:	4798      	blx	r3
 8009c94:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009c96:	e043      	b.n	8009d20 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009c98:	6839      	ldr	r1, [r7, #0]
 8009c9a:	6878      	ldr	r0, [r7, #4]
 8009c9c:	f000 fa46 	bl	800a12c <USBD_CtlError>
            err++;
 8009ca0:	7afb      	ldrb	r3, [r7, #11]
 8009ca2:	3301      	adds	r3, #1
 8009ca4:	72fb      	strb	r3, [r7, #11]
          break;
 8009ca6:	e03b      	b.n	8009d20 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009cae:	695b      	ldr	r3, [r3, #20]
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d00b      	beq.n	8009ccc <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009cba:	695b      	ldr	r3, [r3, #20]
 8009cbc:	687a      	ldr	r2, [r7, #4]
 8009cbe:	7c12      	ldrb	r2, [r2, #16]
 8009cc0:	f107 0108 	add.w	r1, r7, #8
 8009cc4:	4610      	mov	r0, r2
 8009cc6:	4798      	blx	r3
 8009cc8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009cca:	e029      	b.n	8009d20 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ccc:	6839      	ldr	r1, [r7, #0]
 8009cce:	6878      	ldr	r0, [r7, #4]
 8009cd0:	f000 fa2c 	bl	800a12c <USBD_CtlError>
            err++;
 8009cd4:	7afb      	ldrb	r3, [r7, #11]
 8009cd6:	3301      	adds	r3, #1
 8009cd8:	72fb      	strb	r3, [r7, #11]
          break;
 8009cda:	e021      	b.n	8009d20 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009ce2:	699b      	ldr	r3, [r3, #24]
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d00b      	beq.n	8009d00 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009cee:	699b      	ldr	r3, [r3, #24]
 8009cf0:	687a      	ldr	r2, [r7, #4]
 8009cf2:	7c12      	ldrb	r2, [r2, #16]
 8009cf4:	f107 0108 	add.w	r1, r7, #8
 8009cf8:	4610      	mov	r0, r2
 8009cfa:	4798      	blx	r3
 8009cfc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009cfe:	e00f      	b.n	8009d20 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009d00:	6839      	ldr	r1, [r7, #0]
 8009d02:	6878      	ldr	r0, [r7, #4]
 8009d04:	f000 fa12 	bl	800a12c <USBD_CtlError>
            err++;
 8009d08:	7afb      	ldrb	r3, [r7, #11]
 8009d0a:	3301      	adds	r3, #1
 8009d0c:	72fb      	strb	r3, [r7, #11]
          break;
 8009d0e:	e007      	b.n	8009d20 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8009d10:	6839      	ldr	r1, [r7, #0]
 8009d12:	6878      	ldr	r0, [r7, #4]
 8009d14:	f000 fa0a 	bl	800a12c <USBD_CtlError>
          err++;
 8009d18:	7afb      	ldrb	r3, [r7, #11]
 8009d1a:	3301      	adds	r3, #1
 8009d1c:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8009d1e:	e038      	b.n	8009d92 <USBD_GetDescriptor+0x286>
 8009d20:	e037      	b.n	8009d92 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	7c1b      	ldrb	r3, [r3, #16]
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d109      	bne.n	8009d3e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009d30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d32:	f107 0208 	add.w	r2, r7, #8
 8009d36:	4610      	mov	r0, r2
 8009d38:	4798      	blx	r3
 8009d3a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009d3c:	e029      	b.n	8009d92 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009d3e:	6839      	ldr	r1, [r7, #0]
 8009d40:	6878      	ldr	r0, [r7, #4]
 8009d42:	f000 f9f3 	bl	800a12c <USBD_CtlError>
        err++;
 8009d46:	7afb      	ldrb	r3, [r7, #11]
 8009d48:	3301      	adds	r3, #1
 8009d4a:	72fb      	strb	r3, [r7, #11]
      break;
 8009d4c:	e021      	b.n	8009d92 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	7c1b      	ldrb	r3, [r3, #16]
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d10d      	bne.n	8009d72 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d5e:	f107 0208 	add.w	r2, r7, #8
 8009d62:	4610      	mov	r0, r2
 8009d64:	4798      	blx	r3
 8009d66:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	3301      	adds	r3, #1
 8009d6c:	2207      	movs	r2, #7
 8009d6e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009d70:	e00f      	b.n	8009d92 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009d72:	6839      	ldr	r1, [r7, #0]
 8009d74:	6878      	ldr	r0, [r7, #4]
 8009d76:	f000 f9d9 	bl	800a12c <USBD_CtlError>
        err++;
 8009d7a:	7afb      	ldrb	r3, [r7, #11]
 8009d7c:	3301      	adds	r3, #1
 8009d7e:	72fb      	strb	r3, [r7, #11]
      break;
 8009d80:	e007      	b.n	8009d92 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009d82:	6839      	ldr	r1, [r7, #0]
 8009d84:	6878      	ldr	r0, [r7, #4]
 8009d86:	f000 f9d1 	bl	800a12c <USBD_CtlError>
      err++;
 8009d8a:	7afb      	ldrb	r3, [r7, #11]
 8009d8c:	3301      	adds	r3, #1
 8009d8e:	72fb      	strb	r3, [r7, #11]
      break;
 8009d90:	bf00      	nop
  }

  if (err != 0U)
 8009d92:	7afb      	ldrb	r3, [r7, #11]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d11c      	bne.n	8009dd2 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8009d98:	893b      	ldrh	r3, [r7, #8]
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d011      	beq.n	8009dc2 <USBD_GetDescriptor+0x2b6>
 8009d9e:	683b      	ldr	r3, [r7, #0]
 8009da0:	88db      	ldrh	r3, [r3, #6]
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d00d      	beq.n	8009dc2 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8009da6:	683b      	ldr	r3, [r7, #0]
 8009da8:	88da      	ldrh	r2, [r3, #6]
 8009daa:	893b      	ldrh	r3, [r7, #8]
 8009dac:	4293      	cmp	r3, r2
 8009dae:	bf28      	it	cs
 8009db0:	4613      	movcs	r3, r2
 8009db2:	b29b      	uxth	r3, r3
 8009db4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009db6:	893b      	ldrh	r3, [r7, #8]
 8009db8:	461a      	mov	r2, r3
 8009dba:	68f9      	ldr	r1, [r7, #12]
 8009dbc:	6878      	ldr	r0, [r7, #4]
 8009dbe:	f000 fa1f 	bl	800a200 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	88db      	ldrh	r3, [r3, #6]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d104      	bne.n	8009dd4 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8009dca:	6878      	ldr	r0, [r7, #4]
 8009dcc:	f000 fa76 	bl	800a2bc <USBD_CtlSendStatus>
 8009dd0:	e000      	b.n	8009dd4 <USBD_GetDescriptor+0x2c8>
    return;
 8009dd2:	bf00      	nop
    }
  }
}
 8009dd4:	3710      	adds	r7, #16
 8009dd6:	46bd      	mov	sp, r7
 8009dd8:	bd80      	pop	{r7, pc}
 8009dda:	bf00      	nop

08009ddc <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b084      	sub	sp, #16
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
 8009de4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009de6:	683b      	ldr	r3, [r7, #0]
 8009de8:	889b      	ldrh	r3, [r3, #4]
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d130      	bne.n	8009e50 <USBD_SetAddress+0x74>
 8009dee:	683b      	ldr	r3, [r7, #0]
 8009df0:	88db      	ldrh	r3, [r3, #6]
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d12c      	bne.n	8009e50 <USBD_SetAddress+0x74>
 8009df6:	683b      	ldr	r3, [r7, #0]
 8009df8:	885b      	ldrh	r3, [r3, #2]
 8009dfa:	2b7f      	cmp	r3, #127	; 0x7f
 8009dfc:	d828      	bhi.n	8009e50 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009dfe:	683b      	ldr	r3, [r7, #0]
 8009e00:	885b      	ldrh	r3, [r3, #2]
 8009e02:	b2db      	uxtb	r3, r3
 8009e04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009e08:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e10:	2b03      	cmp	r3, #3
 8009e12:	d104      	bne.n	8009e1e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8009e14:	6839      	ldr	r1, [r7, #0]
 8009e16:	6878      	ldr	r0, [r7, #4]
 8009e18:	f000 f988 	bl	800a12c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e1c:	e01c      	b.n	8009e58 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	7bfa      	ldrb	r2, [r7, #15]
 8009e22:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009e26:	7bfb      	ldrb	r3, [r7, #15]
 8009e28:	4619      	mov	r1, r3
 8009e2a:	6878      	ldr	r0, [r7, #4]
 8009e2c:	f000 fe1e 	bl	800aa6c <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8009e30:	6878      	ldr	r0, [r7, #4]
 8009e32:	f000 fa43 	bl	800a2bc <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009e36:	7bfb      	ldrb	r3, [r7, #15]
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d004      	beq.n	8009e46 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	2202      	movs	r2, #2
 8009e40:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e44:	e008      	b.n	8009e58 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	2201      	movs	r2, #1
 8009e4a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e4e:	e003      	b.n	8009e58 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009e50:	6839      	ldr	r1, [r7, #0]
 8009e52:	6878      	ldr	r0, [r7, #4]
 8009e54:	f000 f96a 	bl	800a12c <USBD_CtlError>
  }
}
 8009e58:	bf00      	nop
 8009e5a:	3710      	adds	r7, #16
 8009e5c:	46bd      	mov	sp, r7
 8009e5e:	bd80      	pop	{r7, pc}

08009e60 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e60:	b580      	push	{r7, lr}
 8009e62:	b082      	sub	sp, #8
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	6078      	str	r0, [r7, #4]
 8009e68:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009e6a:	683b      	ldr	r3, [r7, #0]
 8009e6c:	885b      	ldrh	r3, [r3, #2]
 8009e6e:	b2da      	uxtb	r2, r3
 8009e70:	4b41      	ldr	r3, [pc, #260]	; (8009f78 <USBD_SetConfig+0x118>)
 8009e72:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009e74:	4b40      	ldr	r3, [pc, #256]	; (8009f78 <USBD_SetConfig+0x118>)
 8009e76:	781b      	ldrb	r3, [r3, #0]
 8009e78:	2b01      	cmp	r3, #1
 8009e7a:	d904      	bls.n	8009e86 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8009e7c:	6839      	ldr	r1, [r7, #0]
 8009e7e:	6878      	ldr	r0, [r7, #4]
 8009e80:	f000 f954 	bl	800a12c <USBD_CtlError>
 8009e84:	e075      	b.n	8009f72 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e8c:	2b02      	cmp	r3, #2
 8009e8e:	d002      	beq.n	8009e96 <USBD_SetConfig+0x36>
 8009e90:	2b03      	cmp	r3, #3
 8009e92:	d023      	beq.n	8009edc <USBD_SetConfig+0x7c>
 8009e94:	e062      	b.n	8009f5c <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8009e96:	4b38      	ldr	r3, [pc, #224]	; (8009f78 <USBD_SetConfig+0x118>)
 8009e98:	781b      	ldrb	r3, [r3, #0]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d01a      	beq.n	8009ed4 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8009e9e:	4b36      	ldr	r3, [pc, #216]	; (8009f78 <USBD_SetConfig+0x118>)
 8009ea0:	781b      	ldrb	r3, [r3, #0]
 8009ea2:	461a      	mov	r2, r3
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	2203      	movs	r2, #3
 8009eac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009eb0:	4b31      	ldr	r3, [pc, #196]	; (8009f78 <USBD_SetConfig+0x118>)
 8009eb2:	781b      	ldrb	r3, [r3, #0]
 8009eb4:	4619      	mov	r1, r3
 8009eb6:	6878      	ldr	r0, [r7, #4]
 8009eb8:	f7ff f9f4 	bl	80092a4 <USBD_SetClassConfig>
 8009ebc:	4603      	mov	r3, r0
 8009ebe:	2b02      	cmp	r3, #2
 8009ec0:	d104      	bne.n	8009ecc <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8009ec2:	6839      	ldr	r1, [r7, #0]
 8009ec4:	6878      	ldr	r0, [r7, #4]
 8009ec6:	f000 f931 	bl	800a12c <USBD_CtlError>
            return;
 8009eca:	e052      	b.n	8009f72 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8009ecc:	6878      	ldr	r0, [r7, #4]
 8009ece:	f000 f9f5 	bl	800a2bc <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009ed2:	e04e      	b.n	8009f72 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009ed4:	6878      	ldr	r0, [r7, #4]
 8009ed6:	f000 f9f1 	bl	800a2bc <USBD_CtlSendStatus>
        break;
 8009eda:	e04a      	b.n	8009f72 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8009edc:	4b26      	ldr	r3, [pc, #152]	; (8009f78 <USBD_SetConfig+0x118>)
 8009ede:	781b      	ldrb	r3, [r3, #0]
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d112      	bne.n	8009f0a <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	2202      	movs	r2, #2
 8009ee8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8009eec:	4b22      	ldr	r3, [pc, #136]	; (8009f78 <USBD_SetConfig+0x118>)
 8009eee:	781b      	ldrb	r3, [r3, #0]
 8009ef0:	461a      	mov	r2, r3
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8009ef6:	4b20      	ldr	r3, [pc, #128]	; (8009f78 <USBD_SetConfig+0x118>)
 8009ef8:	781b      	ldrb	r3, [r3, #0]
 8009efa:	4619      	mov	r1, r3
 8009efc:	6878      	ldr	r0, [r7, #4]
 8009efe:	f7ff f9f0 	bl	80092e2 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8009f02:	6878      	ldr	r0, [r7, #4]
 8009f04:	f000 f9da 	bl	800a2bc <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009f08:	e033      	b.n	8009f72 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8009f0a:	4b1b      	ldr	r3, [pc, #108]	; (8009f78 <USBD_SetConfig+0x118>)
 8009f0c:	781b      	ldrb	r3, [r3, #0]
 8009f0e:	461a      	mov	r2, r3
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	685b      	ldr	r3, [r3, #4]
 8009f14:	429a      	cmp	r2, r3
 8009f16:	d01d      	beq.n	8009f54 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	685b      	ldr	r3, [r3, #4]
 8009f1c:	b2db      	uxtb	r3, r3
 8009f1e:	4619      	mov	r1, r3
 8009f20:	6878      	ldr	r0, [r7, #4]
 8009f22:	f7ff f9de 	bl	80092e2 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8009f26:	4b14      	ldr	r3, [pc, #80]	; (8009f78 <USBD_SetConfig+0x118>)
 8009f28:	781b      	ldrb	r3, [r3, #0]
 8009f2a:	461a      	mov	r2, r3
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009f30:	4b11      	ldr	r3, [pc, #68]	; (8009f78 <USBD_SetConfig+0x118>)
 8009f32:	781b      	ldrb	r3, [r3, #0]
 8009f34:	4619      	mov	r1, r3
 8009f36:	6878      	ldr	r0, [r7, #4]
 8009f38:	f7ff f9b4 	bl	80092a4 <USBD_SetClassConfig>
 8009f3c:	4603      	mov	r3, r0
 8009f3e:	2b02      	cmp	r3, #2
 8009f40:	d104      	bne.n	8009f4c <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8009f42:	6839      	ldr	r1, [r7, #0]
 8009f44:	6878      	ldr	r0, [r7, #4]
 8009f46:	f000 f8f1 	bl	800a12c <USBD_CtlError>
            return;
 8009f4a:	e012      	b.n	8009f72 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009f4c:	6878      	ldr	r0, [r7, #4]
 8009f4e:	f000 f9b5 	bl	800a2bc <USBD_CtlSendStatus>
        break;
 8009f52:	e00e      	b.n	8009f72 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009f54:	6878      	ldr	r0, [r7, #4]
 8009f56:	f000 f9b1 	bl	800a2bc <USBD_CtlSendStatus>
        break;
 8009f5a:	e00a      	b.n	8009f72 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8009f5c:	6839      	ldr	r1, [r7, #0]
 8009f5e:	6878      	ldr	r0, [r7, #4]
 8009f60:	f000 f8e4 	bl	800a12c <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8009f64:	4b04      	ldr	r3, [pc, #16]	; (8009f78 <USBD_SetConfig+0x118>)
 8009f66:	781b      	ldrb	r3, [r3, #0]
 8009f68:	4619      	mov	r1, r3
 8009f6a:	6878      	ldr	r0, [r7, #4]
 8009f6c:	f7ff f9b9 	bl	80092e2 <USBD_ClrClassConfig>
        break;
 8009f70:	bf00      	nop
    }
  }
}
 8009f72:	3708      	adds	r7, #8
 8009f74:	46bd      	mov	sp, r7
 8009f76:	bd80      	pop	{r7, pc}
 8009f78:	200001dc 	.word	0x200001dc

08009f7c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f7c:	b580      	push	{r7, lr}
 8009f7e:	b082      	sub	sp, #8
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	6078      	str	r0, [r7, #4]
 8009f84:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009f86:	683b      	ldr	r3, [r7, #0]
 8009f88:	88db      	ldrh	r3, [r3, #6]
 8009f8a:	2b01      	cmp	r3, #1
 8009f8c:	d004      	beq.n	8009f98 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009f8e:	6839      	ldr	r1, [r7, #0]
 8009f90:	6878      	ldr	r0, [r7, #4]
 8009f92:	f000 f8cb 	bl	800a12c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009f96:	e021      	b.n	8009fdc <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009f9e:	2b01      	cmp	r3, #1
 8009fa0:	db17      	blt.n	8009fd2 <USBD_GetConfig+0x56>
 8009fa2:	2b02      	cmp	r3, #2
 8009fa4:	dd02      	ble.n	8009fac <USBD_GetConfig+0x30>
 8009fa6:	2b03      	cmp	r3, #3
 8009fa8:	d00b      	beq.n	8009fc2 <USBD_GetConfig+0x46>
 8009faa:	e012      	b.n	8009fd2 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	2200      	movs	r2, #0
 8009fb0:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	3308      	adds	r3, #8
 8009fb6:	2201      	movs	r2, #1
 8009fb8:	4619      	mov	r1, r3
 8009fba:	6878      	ldr	r0, [r7, #4]
 8009fbc:	f000 f920 	bl	800a200 <USBD_CtlSendData>
        break;
 8009fc0:	e00c      	b.n	8009fdc <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	3304      	adds	r3, #4
 8009fc6:	2201      	movs	r2, #1
 8009fc8:	4619      	mov	r1, r3
 8009fca:	6878      	ldr	r0, [r7, #4]
 8009fcc:	f000 f918 	bl	800a200 <USBD_CtlSendData>
        break;
 8009fd0:	e004      	b.n	8009fdc <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 8009fd2:	6839      	ldr	r1, [r7, #0]
 8009fd4:	6878      	ldr	r0, [r7, #4]
 8009fd6:	f000 f8a9 	bl	800a12c <USBD_CtlError>
        break;
 8009fda:	bf00      	nop
}
 8009fdc:	bf00      	nop
 8009fde:	3708      	adds	r7, #8
 8009fe0:	46bd      	mov	sp, r7
 8009fe2:	bd80      	pop	{r7, pc}

08009fe4 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009fe4:	b580      	push	{r7, lr}
 8009fe6:	b082      	sub	sp, #8
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	6078      	str	r0, [r7, #4]
 8009fec:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ff4:	3b01      	subs	r3, #1
 8009ff6:	2b02      	cmp	r3, #2
 8009ff8:	d81e      	bhi.n	800a038 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009ffa:	683b      	ldr	r3, [r7, #0]
 8009ffc:	88db      	ldrh	r3, [r3, #6]
 8009ffe:	2b02      	cmp	r3, #2
 800a000:	d004      	beq.n	800a00c <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800a002:	6839      	ldr	r1, [r7, #0]
 800a004:	6878      	ldr	r0, [r7, #4]
 800a006:	f000 f891 	bl	800a12c <USBD_CtlError>
        break;
 800a00a:	e01a      	b.n	800a042 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	2201      	movs	r2, #1
 800a010:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d005      	beq.n	800a028 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	68db      	ldr	r3, [r3, #12]
 800a020:	f043 0202 	orr.w	r2, r3, #2
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	330c      	adds	r3, #12
 800a02c:	2202      	movs	r2, #2
 800a02e:	4619      	mov	r1, r3
 800a030:	6878      	ldr	r0, [r7, #4]
 800a032:	f000 f8e5 	bl	800a200 <USBD_CtlSendData>
      break;
 800a036:	e004      	b.n	800a042 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800a038:	6839      	ldr	r1, [r7, #0]
 800a03a:	6878      	ldr	r0, [r7, #4]
 800a03c:	f000 f876 	bl	800a12c <USBD_CtlError>
      break;
 800a040:	bf00      	nop
  }
}
 800a042:	bf00      	nop
 800a044:	3708      	adds	r7, #8
 800a046:	46bd      	mov	sp, r7
 800a048:	bd80      	pop	{r7, pc}

0800a04a <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a04a:	b580      	push	{r7, lr}
 800a04c:	b082      	sub	sp, #8
 800a04e:	af00      	add	r7, sp, #0
 800a050:	6078      	str	r0, [r7, #4]
 800a052:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a054:	683b      	ldr	r3, [r7, #0]
 800a056:	885b      	ldrh	r3, [r3, #2]
 800a058:	2b01      	cmp	r3, #1
 800a05a:	d106      	bne.n	800a06a <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	2201      	movs	r2, #1
 800a060:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800a064:	6878      	ldr	r0, [r7, #4]
 800a066:	f000 f929 	bl	800a2bc <USBD_CtlSendStatus>
  }
}
 800a06a:	bf00      	nop
 800a06c:	3708      	adds	r7, #8
 800a06e:	46bd      	mov	sp, r7
 800a070:	bd80      	pop	{r7, pc}

0800a072 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a072:	b580      	push	{r7, lr}
 800a074:	b082      	sub	sp, #8
 800a076:	af00      	add	r7, sp, #0
 800a078:	6078      	str	r0, [r7, #4]
 800a07a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a082:	3b01      	subs	r3, #1
 800a084:	2b02      	cmp	r3, #2
 800a086:	d80b      	bhi.n	800a0a0 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a088:	683b      	ldr	r3, [r7, #0]
 800a08a:	885b      	ldrh	r3, [r3, #2]
 800a08c:	2b01      	cmp	r3, #1
 800a08e:	d10c      	bne.n	800a0aa <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	2200      	movs	r2, #0
 800a094:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800a098:	6878      	ldr	r0, [r7, #4]
 800a09a:	f000 f90f 	bl	800a2bc <USBD_CtlSendStatus>
      }
      break;
 800a09e:	e004      	b.n	800a0aa <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800a0a0:	6839      	ldr	r1, [r7, #0]
 800a0a2:	6878      	ldr	r0, [r7, #4]
 800a0a4:	f000 f842 	bl	800a12c <USBD_CtlError>
      break;
 800a0a8:	e000      	b.n	800a0ac <USBD_ClrFeature+0x3a>
      break;
 800a0aa:	bf00      	nop
  }
}
 800a0ac:	bf00      	nop
 800a0ae:	3708      	adds	r7, #8
 800a0b0:	46bd      	mov	sp, r7
 800a0b2:	bd80      	pop	{r7, pc}

0800a0b4 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a0b4:	b480      	push	{r7}
 800a0b6:	b083      	sub	sp, #12
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	6078      	str	r0, [r7, #4]
 800a0bc:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800a0be:	683b      	ldr	r3, [r7, #0]
 800a0c0:	781a      	ldrb	r2, [r3, #0]
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800a0c6:	683b      	ldr	r3, [r7, #0]
 800a0c8:	785a      	ldrb	r2, [r3, #1]
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800a0ce:	683b      	ldr	r3, [r7, #0]
 800a0d0:	3302      	adds	r3, #2
 800a0d2:	781b      	ldrb	r3, [r3, #0]
 800a0d4:	b29a      	uxth	r2, r3
 800a0d6:	683b      	ldr	r3, [r7, #0]
 800a0d8:	3303      	adds	r3, #3
 800a0da:	781b      	ldrb	r3, [r3, #0]
 800a0dc:	b29b      	uxth	r3, r3
 800a0de:	021b      	lsls	r3, r3, #8
 800a0e0:	b29b      	uxth	r3, r3
 800a0e2:	4413      	add	r3, r2
 800a0e4:	b29a      	uxth	r2, r3
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800a0ea:	683b      	ldr	r3, [r7, #0]
 800a0ec:	3304      	adds	r3, #4
 800a0ee:	781b      	ldrb	r3, [r3, #0]
 800a0f0:	b29a      	uxth	r2, r3
 800a0f2:	683b      	ldr	r3, [r7, #0]
 800a0f4:	3305      	adds	r3, #5
 800a0f6:	781b      	ldrb	r3, [r3, #0]
 800a0f8:	b29b      	uxth	r3, r3
 800a0fa:	021b      	lsls	r3, r3, #8
 800a0fc:	b29b      	uxth	r3, r3
 800a0fe:	4413      	add	r3, r2
 800a100:	b29a      	uxth	r2, r3
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800a106:	683b      	ldr	r3, [r7, #0]
 800a108:	3306      	adds	r3, #6
 800a10a:	781b      	ldrb	r3, [r3, #0]
 800a10c:	b29a      	uxth	r2, r3
 800a10e:	683b      	ldr	r3, [r7, #0]
 800a110:	3307      	adds	r3, #7
 800a112:	781b      	ldrb	r3, [r3, #0]
 800a114:	b29b      	uxth	r3, r3
 800a116:	021b      	lsls	r3, r3, #8
 800a118:	b29b      	uxth	r3, r3
 800a11a:	4413      	add	r3, r2
 800a11c:	b29a      	uxth	r2, r3
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	80da      	strh	r2, [r3, #6]

}
 800a122:	bf00      	nop
 800a124:	370c      	adds	r7, #12
 800a126:	46bd      	mov	sp, r7
 800a128:	bc80      	pop	{r7}
 800a12a:	4770      	bx	lr

0800a12c <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b082      	sub	sp, #8
 800a130:	af00      	add	r7, sp, #0
 800a132:	6078      	str	r0, [r7, #4]
 800a134:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800a136:	2180      	movs	r1, #128	; 0x80
 800a138:	6878      	ldr	r0, [r7, #4]
 800a13a:	f000 fc2d 	bl	800a998 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800a13e:	2100      	movs	r1, #0
 800a140:	6878      	ldr	r0, [r7, #4]
 800a142:	f000 fc29 	bl	800a998 <USBD_LL_StallEP>
}
 800a146:	bf00      	nop
 800a148:	3708      	adds	r7, #8
 800a14a:	46bd      	mov	sp, r7
 800a14c:	bd80      	pop	{r7, pc}

0800a14e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a14e:	b580      	push	{r7, lr}
 800a150:	b086      	sub	sp, #24
 800a152:	af00      	add	r7, sp, #0
 800a154:	60f8      	str	r0, [r7, #12]
 800a156:	60b9      	str	r1, [r7, #8]
 800a158:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a15a:	2300      	movs	r3, #0
 800a15c:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	2b00      	cmp	r3, #0
 800a162:	d032      	beq.n	800a1ca <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800a164:	68f8      	ldr	r0, [r7, #12]
 800a166:	f000 f834 	bl	800a1d2 <USBD_GetLen>
 800a16a:	4603      	mov	r3, r0
 800a16c:	3301      	adds	r3, #1
 800a16e:	b29b      	uxth	r3, r3
 800a170:	005b      	lsls	r3, r3, #1
 800a172:	b29a      	uxth	r2, r3
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800a178:	7dfb      	ldrb	r3, [r7, #23]
 800a17a:	1c5a      	adds	r2, r3, #1
 800a17c:	75fa      	strb	r2, [r7, #23]
 800a17e:	461a      	mov	r2, r3
 800a180:	68bb      	ldr	r3, [r7, #8]
 800a182:	4413      	add	r3, r2
 800a184:	687a      	ldr	r2, [r7, #4]
 800a186:	7812      	ldrb	r2, [r2, #0]
 800a188:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800a18a:	7dfb      	ldrb	r3, [r7, #23]
 800a18c:	1c5a      	adds	r2, r3, #1
 800a18e:	75fa      	strb	r2, [r7, #23]
 800a190:	461a      	mov	r2, r3
 800a192:	68bb      	ldr	r3, [r7, #8]
 800a194:	4413      	add	r3, r2
 800a196:	2203      	movs	r2, #3
 800a198:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800a19a:	e012      	b.n	800a1c2 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	1c5a      	adds	r2, r3, #1
 800a1a0:	60fa      	str	r2, [r7, #12]
 800a1a2:	7dfa      	ldrb	r2, [r7, #23]
 800a1a4:	1c51      	adds	r1, r2, #1
 800a1a6:	75f9      	strb	r1, [r7, #23]
 800a1a8:	4611      	mov	r1, r2
 800a1aa:	68ba      	ldr	r2, [r7, #8]
 800a1ac:	440a      	add	r2, r1
 800a1ae:	781b      	ldrb	r3, [r3, #0]
 800a1b0:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800a1b2:	7dfb      	ldrb	r3, [r7, #23]
 800a1b4:	1c5a      	adds	r2, r3, #1
 800a1b6:	75fa      	strb	r2, [r7, #23]
 800a1b8:	461a      	mov	r2, r3
 800a1ba:	68bb      	ldr	r3, [r7, #8]
 800a1bc:	4413      	add	r3, r2
 800a1be:	2200      	movs	r2, #0
 800a1c0:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	781b      	ldrb	r3, [r3, #0]
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d1e8      	bne.n	800a19c <USBD_GetString+0x4e>
    }
  }
}
 800a1ca:	bf00      	nop
 800a1cc:	3718      	adds	r7, #24
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	bd80      	pop	{r7, pc}

0800a1d2 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a1d2:	b480      	push	{r7}
 800a1d4:	b085      	sub	sp, #20
 800a1d6:	af00      	add	r7, sp, #0
 800a1d8:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a1da:	2300      	movs	r3, #0
 800a1dc:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800a1de:	e005      	b.n	800a1ec <USBD_GetLen+0x1a>
  {
    len++;
 800a1e0:	7bfb      	ldrb	r3, [r7, #15]
 800a1e2:	3301      	adds	r3, #1
 800a1e4:	73fb      	strb	r3, [r7, #15]
    buf++;
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	3301      	adds	r3, #1
 800a1ea:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	781b      	ldrb	r3, [r3, #0]
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d1f5      	bne.n	800a1e0 <USBD_GetLen+0xe>
  }

  return len;
 800a1f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1f6:	4618      	mov	r0, r3
 800a1f8:	3714      	adds	r7, #20
 800a1fa:	46bd      	mov	sp, r7
 800a1fc:	bc80      	pop	{r7}
 800a1fe:	4770      	bx	lr

0800a200 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800a200:	b580      	push	{r7, lr}
 800a202:	b084      	sub	sp, #16
 800a204:	af00      	add	r7, sp, #0
 800a206:	60f8      	str	r0, [r7, #12]
 800a208:	60b9      	str	r1, [r7, #8]
 800a20a:	4613      	mov	r3, r2
 800a20c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	2202      	movs	r2, #2
 800a212:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800a216:	88fa      	ldrh	r2, [r7, #6]
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800a21c:	88fa      	ldrh	r2, [r7, #6]
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a222:	88fb      	ldrh	r3, [r7, #6]
 800a224:	68ba      	ldr	r2, [r7, #8]
 800a226:	2100      	movs	r1, #0
 800a228:	68f8      	ldr	r0, [r7, #12]
 800a22a:	f000 fc3e 	bl	800aaaa <USBD_LL_Transmit>

  return USBD_OK;
 800a22e:	2300      	movs	r3, #0
}
 800a230:	4618      	mov	r0, r3
 800a232:	3710      	adds	r7, #16
 800a234:	46bd      	mov	sp, r7
 800a236:	bd80      	pop	{r7, pc}

0800a238 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b084      	sub	sp, #16
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	60f8      	str	r0, [r7, #12]
 800a240:	60b9      	str	r1, [r7, #8]
 800a242:	4613      	mov	r3, r2
 800a244:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a246:	88fb      	ldrh	r3, [r7, #6]
 800a248:	68ba      	ldr	r2, [r7, #8]
 800a24a:	2100      	movs	r1, #0
 800a24c:	68f8      	ldr	r0, [r7, #12]
 800a24e:	f000 fc2c 	bl	800aaaa <USBD_LL_Transmit>

  return USBD_OK;
 800a252:	2300      	movs	r3, #0
}
 800a254:	4618      	mov	r0, r3
 800a256:	3710      	adds	r7, #16
 800a258:	46bd      	mov	sp, r7
 800a25a:	bd80      	pop	{r7, pc}

0800a25c <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800a25c:	b580      	push	{r7, lr}
 800a25e:	b084      	sub	sp, #16
 800a260:	af00      	add	r7, sp, #0
 800a262:	60f8      	str	r0, [r7, #12]
 800a264:	60b9      	str	r1, [r7, #8]
 800a266:	4613      	mov	r3, r2
 800a268:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	2203      	movs	r2, #3
 800a26e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800a272:	88fa      	ldrh	r2, [r7, #6]
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800a27a:	88fa      	ldrh	r2, [r7, #6]
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a282:	88fb      	ldrh	r3, [r7, #6]
 800a284:	68ba      	ldr	r2, [r7, #8]
 800a286:	2100      	movs	r1, #0
 800a288:	68f8      	ldr	r0, [r7, #12]
 800a28a:	f000 fc31 	bl	800aaf0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a28e:	2300      	movs	r3, #0
}
 800a290:	4618      	mov	r0, r3
 800a292:	3710      	adds	r7, #16
 800a294:	46bd      	mov	sp, r7
 800a296:	bd80      	pop	{r7, pc}

0800a298 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800a298:	b580      	push	{r7, lr}
 800a29a:	b084      	sub	sp, #16
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	60f8      	str	r0, [r7, #12]
 800a2a0:	60b9      	str	r1, [r7, #8]
 800a2a2:	4613      	mov	r3, r2
 800a2a4:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a2a6:	88fb      	ldrh	r3, [r7, #6]
 800a2a8:	68ba      	ldr	r2, [r7, #8]
 800a2aa:	2100      	movs	r1, #0
 800a2ac:	68f8      	ldr	r0, [r7, #12]
 800a2ae:	f000 fc1f 	bl	800aaf0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a2b2:	2300      	movs	r3, #0
}
 800a2b4:	4618      	mov	r0, r3
 800a2b6:	3710      	adds	r7, #16
 800a2b8:	46bd      	mov	sp, r7
 800a2ba:	bd80      	pop	{r7, pc}

0800a2bc <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a2bc:	b580      	push	{r7, lr}
 800a2be:	b082      	sub	sp, #8
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	2204      	movs	r2, #4
 800a2c8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	2200      	movs	r2, #0
 800a2d0:	2100      	movs	r1, #0
 800a2d2:	6878      	ldr	r0, [r7, #4]
 800a2d4:	f000 fbe9 	bl	800aaaa <USBD_LL_Transmit>

  return USBD_OK;
 800a2d8:	2300      	movs	r3, #0
}
 800a2da:	4618      	mov	r0, r3
 800a2dc:	3708      	adds	r7, #8
 800a2de:	46bd      	mov	sp, r7
 800a2e0:	bd80      	pop	{r7, pc}

0800a2e2 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a2e2:	b580      	push	{r7, lr}
 800a2e4:	b082      	sub	sp, #8
 800a2e6:	af00      	add	r7, sp, #0
 800a2e8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	2205      	movs	r2, #5
 800a2ee:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a2f2:	2300      	movs	r3, #0
 800a2f4:	2200      	movs	r2, #0
 800a2f6:	2100      	movs	r1, #0
 800a2f8:	6878      	ldr	r0, [r7, #4]
 800a2fa:	f000 fbf9 	bl	800aaf0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a2fe:	2300      	movs	r3, #0
}
 800a300:	4618      	mov	r0, r3
 800a302:	3708      	adds	r7, #8
 800a304:	46bd      	mov	sp, r7
 800a306:	bd80      	pop	{r7, pc}

0800a308 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a308:	b580      	push	{r7, lr}
 800a30a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a30c:	2200      	movs	r2, #0
 800a30e:	4912      	ldr	r1, [pc, #72]	; (800a358 <MX_USB_DEVICE_Init+0x50>)
 800a310:	4812      	ldr	r0, [pc, #72]	; (800a35c <MX_USB_DEVICE_Init+0x54>)
 800a312:	f7fe ff6d 	bl	80091f0 <USBD_Init>
 800a316:	4603      	mov	r3, r0
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d001      	beq.n	800a320 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a31c:	f7f7 f8d6 	bl	80014cc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a320:	490f      	ldr	r1, [pc, #60]	; (800a360 <MX_USB_DEVICE_Init+0x58>)
 800a322:	480e      	ldr	r0, [pc, #56]	; (800a35c <MX_USB_DEVICE_Init+0x54>)
 800a324:	f7fe ff8f 	bl	8009246 <USBD_RegisterClass>
 800a328:	4603      	mov	r3, r0
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d001      	beq.n	800a332 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a32e:	f7f7 f8cd 	bl	80014cc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a332:	490c      	ldr	r1, [pc, #48]	; (800a364 <MX_USB_DEVICE_Init+0x5c>)
 800a334:	4809      	ldr	r0, [pc, #36]	; (800a35c <MX_USB_DEVICE_Init+0x54>)
 800a336:	f7fe feef 	bl	8009118 <USBD_CDC_RegisterInterface>
 800a33a:	4603      	mov	r3, r0
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d001      	beq.n	800a344 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a340:	f7f7 f8c4 	bl	80014cc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a344:	4805      	ldr	r0, [pc, #20]	; (800a35c <MX_USB_DEVICE_Init+0x54>)
 800a346:	f7fe ff97 	bl	8009278 <USBD_Start>
 800a34a:	4603      	mov	r3, r0
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d001      	beq.n	800a354 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a350:	f7f7 f8bc 	bl	80014cc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a354:	bf00      	nop
 800a356:	bd80      	pop	{r7, pc}
 800a358:	20000144 	.word	0x20000144
 800a35c:	2000063c 	.word	0x2000063c
 800a360:	20000030 	.word	0x20000030
 800a364:	20000134 	.word	0x20000134

0800a368 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a368:	b580      	push	{r7, lr}
 800a36a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a36c:	2200      	movs	r2, #0
 800a36e:	4905      	ldr	r1, [pc, #20]	; (800a384 <CDC_Init_FS+0x1c>)
 800a370:	4805      	ldr	r0, [pc, #20]	; (800a388 <CDC_Init_FS+0x20>)
 800a372:	f7fe fee7 	bl	8009144 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a376:	4905      	ldr	r1, [pc, #20]	; (800a38c <CDC_Init_FS+0x24>)
 800a378:	4803      	ldr	r0, [pc, #12]	; (800a388 <CDC_Init_FS+0x20>)
 800a37a:	f7fe fefc 	bl	8009176 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a37e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a380:	4618      	mov	r0, r3
 800a382:	bd80      	pop	{r7, pc}
 800a384:	20000ce8 	.word	0x20000ce8
 800a388:	2000063c 	.word	0x2000063c
 800a38c:	20000900 	.word	0x20000900

0800a390 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a390:	b480      	push	{r7}
 800a392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a394:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a396:	4618      	mov	r0, r3
 800a398:	46bd      	mov	sp, r7
 800a39a:	bc80      	pop	{r7}
 800a39c:	4770      	bx	lr
	...

0800a3a0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a3a0:	b480      	push	{r7}
 800a3a2:	b083      	sub	sp, #12
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	4603      	mov	r3, r0
 800a3a8:	6039      	str	r1, [r7, #0]
 800a3aa:	71fb      	strb	r3, [r7, #7]
 800a3ac:	4613      	mov	r3, r2
 800a3ae:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a3b0:	79fb      	ldrb	r3, [r7, #7]
 800a3b2:	2b23      	cmp	r3, #35	; 0x23
 800a3b4:	d84a      	bhi.n	800a44c <CDC_Control_FS+0xac>
 800a3b6:	a201      	add	r2, pc, #4	; (adr r2, 800a3bc <CDC_Control_FS+0x1c>)
 800a3b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3bc:	0800a44d 	.word	0x0800a44d
 800a3c0:	0800a44d 	.word	0x0800a44d
 800a3c4:	0800a44d 	.word	0x0800a44d
 800a3c8:	0800a44d 	.word	0x0800a44d
 800a3cc:	0800a44d 	.word	0x0800a44d
 800a3d0:	0800a44d 	.word	0x0800a44d
 800a3d4:	0800a44d 	.word	0x0800a44d
 800a3d8:	0800a44d 	.word	0x0800a44d
 800a3dc:	0800a44d 	.word	0x0800a44d
 800a3e0:	0800a44d 	.word	0x0800a44d
 800a3e4:	0800a44d 	.word	0x0800a44d
 800a3e8:	0800a44d 	.word	0x0800a44d
 800a3ec:	0800a44d 	.word	0x0800a44d
 800a3f0:	0800a44d 	.word	0x0800a44d
 800a3f4:	0800a44d 	.word	0x0800a44d
 800a3f8:	0800a44d 	.word	0x0800a44d
 800a3fc:	0800a44d 	.word	0x0800a44d
 800a400:	0800a44d 	.word	0x0800a44d
 800a404:	0800a44d 	.word	0x0800a44d
 800a408:	0800a44d 	.word	0x0800a44d
 800a40c:	0800a44d 	.word	0x0800a44d
 800a410:	0800a44d 	.word	0x0800a44d
 800a414:	0800a44d 	.word	0x0800a44d
 800a418:	0800a44d 	.word	0x0800a44d
 800a41c:	0800a44d 	.word	0x0800a44d
 800a420:	0800a44d 	.word	0x0800a44d
 800a424:	0800a44d 	.word	0x0800a44d
 800a428:	0800a44d 	.word	0x0800a44d
 800a42c:	0800a44d 	.word	0x0800a44d
 800a430:	0800a44d 	.word	0x0800a44d
 800a434:	0800a44d 	.word	0x0800a44d
 800a438:	0800a44d 	.word	0x0800a44d
 800a43c:	0800a44d 	.word	0x0800a44d
 800a440:	0800a44d 	.word	0x0800a44d
 800a444:	0800a44d 	.word	0x0800a44d
 800a448:	0800a44d 	.word	0x0800a44d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a44c:	bf00      	nop
  }

  return (USBD_OK);
 800a44e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a450:	4618      	mov	r0, r3
 800a452:	370c      	adds	r7, #12
 800a454:	46bd      	mov	sp, r7
 800a456:	bc80      	pop	{r7}
 800a458:	4770      	bx	lr
 800a45a:	bf00      	nop

0800a45c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a45c:	b580      	push	{r7, lr}
 800a45e:	b082      	sub	sp, #8
 800a460:	af00      	add	r7, sp, #0
 800a462:	6078      	str	r0, [r7, #4]
 800a464:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a466:	6879      	ldr	r1, [r7, #4]
 800a468:	4805      	ldr	r0, [pc, #20]	; (800a480 <CDC_Receive_FS+0x24>)
 800a46a:	f7fe fe84 	bl	8009176 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a46e:	4804      	ldr	r0, [pc, #16]	; (800a480 <CDC_Receive_FS+0x24>)
 800a470:	f7fe fe94 	bl	800919c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a474:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a476:	4618      	mov	r0, r3
 800a478:	3708      	adds	r7, #8
 800a47a:	46bd      	mov	sp, r7
 800a47c:	bd80      	pop	{r7, pc}
 800a47e:	bf00      	nop
 800a480:	2000063c 	.word	0x2000063c

0800a484 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a484:	b480      	push	{r7}
 800a486:	b083      	sub	sp, #12
 800a488:	af00      	add	r7, sp, #0
 800a48a:	4603      	mov	r3, r0
 800a48c:	6039      	str	r1, [r7, #0]
 800a48e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a490:	683b      	ldr	r3, [r7, #0]
 800a492:	2212      	movs	r2, #18
 800a494:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a496:	4b03      	ldr	r3, [pc, #12]	; (800a4a4 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a498:	4618      	mov	r0, r3
 800a49a:	370c      	adds	r7, #12
 800a49c:	46bd      	mov	sp, r7
 800a49e:	bc80      	pop	{r7}
 800a4a0:	4770      	bx	lr
 800a4a2:	bf00      	nop
 800a4a4:	20000160 	.word	0x20000160

0800a4a8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a4a8:	b480      	push	{r7}
 800a4aa:	b083      	sub	sp, #12
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	4603      	mov	r3, r0
 800a4b0:	6039      	str	r1, [r7, #0]
 800a4b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a4b4:	683b      	ldr	r3, [r7, #0]
 800a4b6:	2204      	movs	r2, #4
 800a4b8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a4ba:	4b03      	ldr	r3, [pc, #12]	; (800a4c8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a4bc:	4618      	mov	r0, r3
 800a4be:	370c      	adds	r7, #12
 800a4c0:	46bd      	mov	sp, r7
 800a4c2:	bc80      	pop	{r7}
 800a4c4:	4770      	bx	lr
 800a4c6:	bf00      	nop
 800a4c8:	20000174 	.word	0x20000174

0800a4cc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a4cc:	b580      	push	{r7, lr}
 800a4ce:	b082      	sub	sp, #8
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	4603      	mov	r3, r0
 800a4d4:	6039      	str	r1, [r7, #0]
 800a4d6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a4d8:	79fb      	ldrb	r3, [r7, #7]
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d105      	bne.n	800a4ea <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a4de:	683a      	ldr	r2, [r7, #0]
 800a4e0:	4907      	ldr	r1, [pc, #28]	; (800a500 <USBD_FS_ProductStrDescriptor+0x34>)
 800a4e2:	4808      	ldr	r0, [pc, #32]	; (800a504 <USBD_FS_ProductStrDescriptor+0x38>)
 800a4e4:	f7ff fe33 	bl	800a14e <USBD_GetString>
 800a4e8:	e004      	b.n	800a4f4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a4ea:	683a      	ldr	r2, [r7, #0]
 800a4ec:	4904      	ldr	r1, [pc, #16]	; (800a500 <USBD_FS_ProductStrDescriptor+0x34>)
 800a4ee:	4805      	ldr	r0, [pc, #20]	; (800a504 <USBD_FS_ProductStrDescriptor+0x38>)
 800a4f0:	f7ff fe2d 	bl	800a14e <USBD_GetString>
  }
  return USBD_StrDesc;
 800a4f4:	4b02      	ldr	r3, [pc, #8]	; (800a500 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a4f6:	4618      	mov	r0, r3
 800a4f8:	3708      	adds	r7, #8
 800a4fa:	46bd      	mov	sp, r7
 800a4fc:	bd80      	pop	{r7, pc}
 800a4fe:	bf00      	nop
 800a500:	200010d0 	.word	0x200010d0
 800a504:	0800ac80 	.word	0x0800ac80

0800a508 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a508:	b580      	push	{r7, lr}
 800a50a:	b082      	sub	sp, #8
 800a50c:	af00      	add	r7, sp, #0
 800a50e:	4603      	mov	r3, r0
 800a510:	6039      	str	r1, [r7, #0]
 800a512:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a514:	683a      	ldr	r2, [r7, #0]
 800a516:	4904      	ldr	r1, [pc, #16]	; (800a528 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a518:	4804      	ldr	r0, [pc, #16]	; (800a52c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a51a:	f7ff fe18 	bl	800a14e <USBD_GetString>
  return USBD_StrDesc;
 800a51e:	4b02      	ldr	r3, [pc, #8]	; (800a528 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a520:	4618      	mov	r0, r3
 800a522:	3708      	adds	r7, #8
 800a524:	46bd      	mov	sp, r7
 800a526:	bd80      	pop	{r7, pc}
 800a528:	200010d0 	.word	0x200010d0
 800a52c:	0800ac98 	.word	0x0800ac98

0800a530 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a530:	b580      	push	{r7, lr}
 800a532:	b082      	sub	sp, #8
 800a534:	af00      	add	r7, sp, #0
 800a536:	4603      	mov	r3, r0
 800a538:	6039      	str	r1, [r7, #0]
 800a53a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a53c:	683b      	ldr	r3, [r7, #0]
 800a53e:	221a      	movs	r2, #26
 800a540:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a542:	f000 f843 	bl	800a5cc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a546:	4b02      	ldr	r3, [pc, #8]	; (800a550 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a548:	4618      	mov	r0, r3
 800a54a:	3708      	adds	r7, #8
 800a54c:	46bd      	mov	sp, r7
 800a54e:	bd80      	pop	{r7, pc}
 800a550:	20000178 	.word	0x20000178

0800a554 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a554:	b580      	push	{r7, lr}
 800a556:	b082      	sub	sp, #8
 800a558:	af00      	add	r7, sp, #0
 800a55a:	4603      	mov	r3, r0
 800a55c:	6039      	str	r1, [r7, #0]
 800a55e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a560:	79fb      	ldrb	r3, [r7, #7]
 800a562:	2b00      	cmp	r3, #0
 800a564:	d105      	bne.n	800a572 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a566:	683a      	ldr	r2, [r7, #0]
 800a568:	4907      	ldr	r1, [pc, #28]	; (800a588 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a56a:	4808      	ldr	r0, [pc, #32]	; (800a58c <USBD_FS_ConfigStrDescriptor+0x38>)
 800a56c:	f7ff fdef 	bl	800a14e <USBD_GetString>
 800a570:	e004      	b.n	800a57c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a572:	683a      	ldr	r2, [r7, #0]
 800a574:	4904      	ldr	r1, [pc, #16]	; (800a588 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a576:	4805      	ldr	r0, [pc, #20]	; (800a58c <USBD_FS_ConfigStrDescriptor+0x38>)
 800a578:	f7ff fde9 	bl	800a14e <USBD_GetString>
  }
  return USBD_StrDesc;
 800a57c:	4b02      	ldr	r3, [pc, #8]	; (800a588 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a57e:	4618      	mov	r0, r3
 800a580:	3708      	adds	r7, #8
 800a582:	46bd      	mov	sp, r7
 800a584:	bd80      	pop	{r7, pc}
 800a586:	bf00      	nop
 800a588:	200010d0 	.word	0x200010d0
 800a58c:	0800acac 	.word	0x0800acac

0800a590 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a590:	b580      	push	{r7, lr}
 800a592:	b082      	sub	sp, #8
 800a594:	af00      	add	r7, sp, #0
 800a596:	4603      	mov	r3, r0
 800a598:	6039      	str	r1, [r7, #0]
 800a59a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a59c:	79fb      	ldrb	r3, [r7, #7]
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d105      	bne.n	800a5ae <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a5a2:	683a      	ldr	r2, [r7, #0]
 800a5a4:	4907      	ldr	r1, [pc, #28]	; (800a5c4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a5a6:	4808      	ldr	r0, [pc, #32]	; (800a5c8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a5a8:	f7ff fdd1 	bl	800a14e <USBD_GetString>
 800a5ac:	e004      	b.n	800a5b8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a5ae:	683a      	ldr	r2, [r7, #0]
 800a5b0:	4904      	ldr	r1, [pc, #16]	; (800a5c4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a5b2:	4805      	ldr	r0, [pc, #20]	; (800a5c8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a5b4:	f7ff fdcb 	bl	800a14e <USBD_GetString>
  }
  return USBD_StrDesc;
 800a5b8:	4b02      	ldr	r3, [pc, #8]	; (800a5c4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a5ba:	4618      	mov	r0, r3
 800a5bc:	3708      	adds	r7, #8
 800a5be:	46bd      	mov	sp, r7
 800a5c0:	bd80      	pop	{r7, pc}
 800a5c2:	bf00      	nop
 800a5c4:	200010d0 	.word	0x200010d0
 800a5c8:	0800acb8 	.word	0x0800acb8

0800a5cc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	b084      	sub	sp, #16
 800a5d0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a5d2:	4b0f      	ldr	r3, [pc, #60]	; (800a610 <Get_SerialNum+0x44>)
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a5d8:	4b0e      	ldr	r3, [pc, #56]	; (800a614 <Get_SerialNum+0x48>)
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a5de:	4b0e      	ldr	r3, [pc, #56]	; (800a618 <Get_SerialNum+0x4c>)
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a5e4:	68fa      	ldr	r2, [r7, #12]
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	4413      	add	r3, r2
 800a5ea:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d009      	beq.n	800a606 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a5f2:	2208      	movs	r2, #8
 800a5f4:	4909      	ldr	r1, [pc, #36]	; (800a61c <Get_SerialNum+0x50>)
 800a5f6:	68f8      	ldr	r0, [r7, #12]
 800a5f8:	f000 f814 	bl	800a624 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a5fc:	2204      	movs	r2, #4
 800a5fe:	4908      	ldr	r1, [pc, #32]	; (800a620 <Get_SerialNum+0x54>)
 800a600:	68b8      	ldr	r0, [r7, #8]
 800a602:	f000 f80f 	bl	800a624 <IntToUnicode>
  }
}
 800a606:	bf00      	nop
 800a608:	3710      	adds	r7, #16
 800a60a:	46bd      	mov	sp, r7
 800a60c:	bd80      	pop	{r7, pc}
 800a60e:	bf00      	nop
 800a610:	1ffff7e8 	.word	0x1ffff7e8
 800a614:	1ffff7ec 	.word	0x1ffff7ec
 800a618:	1ffff7f0 	.word	0x1ffff7f0
 800a61c:	2000017a 	.word	0x2000017a
 800a620:	2000018a 	.word	0x2000018a

0800a624 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a624:	b480      	push	{r7}
 800a626:	b087      	sub	sp, #28
 800a628:	af00      	add	r7, sp, #0
 800a62a:	60f8      	str	r0, [r7, #12]
 800a62c:	60b9      	str	r1, [r7, #8]
 800a62e:	4613      	mov	r3, r2
 800a630:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a632:	2300      	movs	r3, #0
 800a634:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a636:	2300      	movs	r3, #0
 800a638:	75fb      	strb	r3, [r7, #23]
 800a63a:	e027      	b.n	800a68c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	0f1b      	lsrs	r3, r3, #28
 800a640:	2b09      	cmp	r3, #9
 800a642:	d80b      	bhi.n	800a65c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	0f1b      	lsrs	r3, r3, #28
 800a648:	b2da      	uxtb	r2, r3
 800a64a:	7dfb      	ldrb	r3, [r7, #23]
 800a64c:	005b      	lsls	r3, r3, #1
 800a64e:	4619      	mov	r1, r3
 800a650:	68bb      	ldr	r3, [r7, #8]
 800a652:	440b      	add	r3, r1
 800a654:	3230      	adds	r2, #48	; 0x30
 800a656:	b2d2      	uxtb	r2, r2
 800a658:	701a      	strb	r2, [r3, #0]
 800a65a:	e00a      	b.n	800a672 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	0f1b      	lsrs	r3, r3, #28
 800a660:	b2da      	uxtb	r2, r3
 800a662:	7dfb      	ldrb	r3, [r7, #23]
 800a664:	005b      	lsls	r3, r3, #1
 800a666:	4619      	mov	r1, r3
 800a668:	68bb      	ldr	r3, [r7, #8]
 800a66a:	440b      	add	r3, r1
 800a66c:	3237      	adds	r2, #55	; 0x37
 800a66e:	b2d2      	uxtb	r2, r2
 800a670:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	011b      	lsls	r3, r3, #4
 800a676:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a678:	7dfb      	ldrb	r3, [r7, #23]
 800a67a:	005b      	lsls	r3, r3, #1
 800a67c:	3301      	adds	r3, #1
 800a67e:	68ba      	ldr	r2, [r7, #8]
 800a680:	4413      	add	r3, r2
 800a682:	2200      	movs	r2, #0
 800a684:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a686:	7dfb      	ldrb	r3, [r7, #23]
 800a688:	3301      	adds	r3, #1
 800a68a:	75fb      	strb	r3, [r7, #23]
 800a68c:	7dfa      	ldrb	r2, [r7, #23]
 800a68e:	79fb      	ldrb	r3, [r7, #7]
 800a690:	429a      	cmp	r2, r3
 800a692:	d3d3      	bcc.n	800a63c <IntToUnicode+0x18>
  }
}
 800a694:	bf00      	nop
 800a696:	371c      	adds	r7, #28
 800a698:	46bd      	mov	sp, r7
 800a69a:	bc80      	pop	{r7}
 800a69c:	4770      	bx	lr
	...

0800a6a0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a6a0:	b580      	push	{r7, lr}
 800a6a2:	b084      	sub	sp, #16
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	4a0d      	ldr	r2, [pc, #52]	; (800a6e4 <HAL_PCD_MspInit+0x44>)
 800a6ae:	4293      	cmp	r3, r2
 800a6b0:	d113      	bne.n	800a6da <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800a6b2:	4b0d      	ldr	r3, [pc, #52]	; (800a6e8 <HAL_PCD_MspInit+0x48>)
 800a6b4:	69db      	ldr	r3, [r3, #28]
 800a6b6:	4a0c      	ldr	r2, [pc, #48]	; (800a6e8 <HAL_PCD_MspInit+0x48>)
 800a6b8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800a6bc:	61d3      	str	r3, [r2, #28]
 800a6be:	4b0a      	ldr	r3, [pc, #40]	; (800a6e8 <HAL_PCD_MspInit+0x48>)
 800a6c0:	69db      	ldr	r3, [r3, #28]
 800a6c2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a6c6:	60fb      	str	r3, [r7, #12]
 800a6c8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	2100      	movs	r1, #0
 800a6ce:	2014      	movs	r0, #20
 800a6d0:	f7f7 fdbf 	bl	8002252 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800a6d4:	2014      	movs	r0, #20
 800a6d6:	f7f7 fdd8 	bl	800228a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800a6da:	bf00      	nop
 800a6dc:	3710      	adds	r7, #16
 800a6de:	46bd      	mov	sp, r7
 800a6e0:	bd80      	pop	{r7, pc}
 800a6e2:	bf00      	nop
 800a6e4:	40005c00 	.word	0x40005c00
 800a6e8:	40021000 	.word	0x40021000

0800a6ec <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a6ec:	b580      	push	{r7, lr}
 800a6ee:	b082      	sub	sp, #8
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800a700:	4619      	mov	r1, r3
 800a702:	4610      	mov	r0, r2
 800a704:	f7fe fe00 	bl	8009308 <USBD_LL_SetupStage>
}
 800a708:	bf00      	nop
 800a70a:	3708      	adds	r7, #8
 800a70c:	46bd      	mov	sp, r7
 800a70e:	bd80      	pop	{r7, pc}

0800a710 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b082      	sub	sp, #8
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
 800a718:	460b      	mov	r3, r1
 800a71a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800a722:	78fa      	ldrb	r2, [r7, #3]
 800a724:	6879      	ldr	r1, [r7, #4]
 800a726:	4613      	mov	r3, r2
 800a728:	009b      	lsls	r3, r3, #2
 800a72a:	4413      	add	r3, r2
 800a72c:	00db      	lsls	r3, r3, #3
 800a72e:	440b      	add	r3, r1
 800a730:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800a734:	681a      	ldr	r2, [r3, #0]
 800a736:	78fb      	ldrb	r3, [r7, #3]
 800a738:	4619      	mov	r1, r3
 800a73a:	f7fe fe30 	bl	800939e <USBD_LL_DataOutStage>
}
 800a73e:	bf00      	nop
 800a740:	3708      	adds	r7, #8
 800a742:	46bd      	mov	sp, r7
 800a744:	bd80      	pop	{r7, pc}

0800a746 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a746:	b580      	push	{r7, lr}
 800a748:	b082      	sub	sp, #8
 800a74a:	af00      	add	r7, sp, #0
 800a74c:	6078      	str	r0, [r7, #4]
 800a74e:	460b      	mov	r3, r1
 800a750:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800a758:	78fa      	ldrb	r2, [r7, #3]
 800a75a:	6879      	ldr	r1, [r7, #4]
 800a75c:	4613      	mov	r3, r2
 800a75e:	009b      	lsls	r3, r3, #2
 800a760:	4413      	add	r3, r2
 800a762:	00db      	lsls	r3, r3, #3
 800a764:	440b      	add	r3, r1
 800a766:	333c      	adds	r3, #60	; 0x3c
 800a768:	681a      	ldr	r2, [r3, #0]
 800a76a:	78fb      	ldrb	r3, [r7, #3]
 800a76c:	4619      	mov	r1, r3
 800a76e:	f7fe fe87 	bl	8009480 <USBD_LL_DataInStage>
}
 800a772:	bf00      	nop
 800a774:	3708      	adds	r7, #8
 800a776:	46bd      	mov	sp, r7
 800a778:	bd80      	pop	{r7, pc}

0800a77a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a77a:	b580      	push	{r7, lr}
 800a77c:	b082      	sub	sp, #8
 800a77e:	af00      	add	r7, sp, #0
 800a780:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800a788:	4618      	mov	r0, r3
 800a78a:	f7fe ff97 	bl	80096bc <USBD_LL_SOF>
}
 800a78e:	bf00      	nop
 800a790:	3708      	adds	r7, #8
 800a792:	46bd      	mov	sp, r7
 800a794:	bd80      	pop	{r7, pc}

0800a796 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a796:	b580      	push	{r7, lr}
 800a798:	b084      	sub	sp, #16
 800a79a:	af00      	add	r7, sp, #0
 800a79c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a79e:	2301      	movs	r3, #1
 800a7a0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	689b      	ldr	r3, [r3, #8]
 800a7a6:	2b02      	cmp	r3, #2
 800a7a8:	d001      	beq.n	800a7ae <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800a7aa:	f7f6 fe8f 	bl	80014cc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800a7b4:	7bfa      	ldrb	r2, [r7, #15]
 800a7b6:	4611      	mov	r1, r2
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	f7fe ff47 	bl	800964c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800a7c4:	4618      	mov	r0, r3
 800a7c6:	f7fe ff00 	bl	80095ca <USBD_LL_Reset>
}
 800a7ca:	bf00      	nop
 800a7cc:	3710      	adds	r7, #16
 800a7ce:	46bd      	mov	sp, r7
 800a7d0:	bd80      	pop	{r7, pc}
	...

0800a7d4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7d4:	b580      	push	{r7, lr}
 800a7d6:	b082      	sub	sp, #8
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800a7e2:	4618      	mov	r0, r3
 800a7e4:	f7fe ff41 	bl	800966a <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	699b      	ldr	r3, [r3, #24]
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d005      	beq.n	800a7fc <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a7f0:	4b04      	ldr	r3, [pc, #16]	; (800a804 <HAL_PCD_SuspendCallback+0x30>)
 800a7f2:	691b      	ldr	r3, [r3, #16]
 800a7f4:	4a03      	ldr	r2, [pc, #12]	; (800a804 <HAL_PCD_SuspendCallback+0x30>)
 800a7f6:	f043 0306 	orr.w	r3, r3, #6
 800a7fa:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a7fc:	bf00      	nop
 800a7fe:	3708      	adds	r7, #8
 800a800:	46bd      	mov	sp, r7
 800a802:	bd80      	pop	{r7, pc}
 800a804:	e000ed00 	.word	0xe000ed00

0800a808 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a808:	b580      	push	{r7, lr}
 800a80a:	b082      	sub	sp, #8
 800a80c:	af00      	add	r7, sp, #0
 800a80e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800a816:	4618      	mov	r0, r3
 800a818:	f7fe ff3b 	bl	8009692 <USBD_LL_Resume>
}
 800a81c:	bf00      	nop
 800a81e:	3708      	adds	r7, #8
 800a820:	46bd      	mov	sp, r7
 800a822:	bd80      	pop	{r7, pc}

0800a824 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a824:	b580      	push	{r7, lr}
 800a826:	b082      	sub	sp, #8
 800a828:	af00      	add	r7, sp, #0
 800a82a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800a82c:	4a28      	ldr	r2, [pc, #160]	; (800a8d0 <USBD_LL_Init+0xac>)
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	4a26      	ldr	r2, [pc, #152]	; (800a8d0 <USBD_LL_Init+0xac>)
 800a838:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800a83c:	4b24      	ldr	r3, [pc, #144]	; (800a8d0 <USBD_LL_Init+0xac>)
 800a83e:	4a25      	ldr	r2, [pc, #148]	; (800a8d4 <USBD_LL_Init+0xb0>)
 800a840:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800a842:	4b23      	ldr	r3, [pc, #140]	; (800a8d0 <USBD_LL_Init+0xac>)
 800a844:	2208      	movs	r2, #8
 800a846:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800a848:	4b21      	ldr	r3, [pc, #132]	; (800a8d0 <USBD_LL_Init+0xac>)
 800a84a:	2202      	movs	r2, #2
 800a84c:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800a84e:	4b20      	ldr	r3, [pc, #128]	; (800a8d0 <USBD_LL_Init+0xac>)
 800a850:	2200      	movs	r2, #0
 800a852:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800a854:	4b1e      	ldr	r3, [pc, #120]	; (800a8d0 <USBD_LL_Init+0xac>)
 800a856:	2200      	movs	r2, #0
 800a858:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800a85a:	4b1d      	ldr	r3, [pc, #116]	; (800a8d0 <USBD_LL_Init+0xac>)
 800a85c:	2200      	movs	r2, #0
 800a85e:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800a860:	481b      	ldr	r0, [pc, #108]	; (800a8d0 <USBD_LL_Init+0xac>)
 800a862:	f7f9 fd8a 	bl	800437a <HAL_PCD_Init>
 800a866:	4603      	mov	r3, r0
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d001      	beq.n	800a870 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800a86c:	f7f6 fe2e 	bl	80014cc <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a876:	2318      	movs	r3, #24
 800a878:	2200      	movs	r2, #0
 800a87a:	2100      	movs	r1, #0
 800a87c:	f7fb f8be 	bl	80059fc <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a886:	2358      	movs	r3, #88	; 0x58
 800a888:	2200      	movs	r2, #0
 800a88a:	2180      	movs	r1, #128	; 0x80
 800a88c:	f7fb f8b6 	bl	80059fc <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a896:	23c0      	movs	r3, #192	; 0xc0
 800a898:	2200      	movs	r2, #0
 800a89a:	2181      	movs	r1, #129	; 0x81
 800a89c:	f7fb f8ae 	bl	80059fc <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a8a6:	f44f 7388 	mov.w	r3, #272	; 0x110
 800a8aa:	2200      	movs	r2, #0
 800a8ac:	2101      	movs	r1, #1
 800a8ae:	f7fb f8a5 	bl	80059fc <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a8b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a8bc:	2200      	movs	r2, #0
 800a8be:	2182      	movs	r1, #130	; 0x82
 800a8c0:	f7fb f89c 	bl	80059fc <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800a8c4:	2300      	movs	r3, #0
}
 800a8c6:	4618      	mov	r0, r3
 800a8c8:	3708      	adds	r7, #8
 800a8ca:	46bd      	mov	sp, r7
 800a8cc:	bd80      	pop	{r7, pc}
 800a8ce:	bf00      	nop
 800a8d0:	200012d0 	.word	0x200012d0
 800a8d4:	40005c00 	.word	0x40005c00

0800a8d8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a8d8:	b580      	push	{r7, lr}
 800a8da:	b084      	sub	sp, #16
 800a8dc:	af00      	add	r7, sp, #0
 800a8de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a8e0:	2300      	movs	r3, #0
 800a8e2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a8e4:	2300      	movs	r3, #0
 800a8e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	f7f9 fe4e 	bl	8004590 <HAL_PCD_Start>
 800a8f4:	4603      	mov	r3, r0
 800a8f6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a8f8:	7bfb      	ldrb	r3, [r7, #15]
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	f000 f94e 	bl	800ab9c <USBD_Get_USB_Status>
 800a900:	4603      	mov	r3, r0
 800a902:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a904:	7bbb      	ldrb	r3, [r7, #14]
}
 800a906:	4618      	mov	r0, r3
 800a908:	3710      	adds	r7, #16
 800a90a:	46bd      	mov	sp, r7
 800a90c:	bd80      	pop	{r7, pc}

0800a90e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a90e:	b580      	push	{r7, lr}
 800a910:	b084      	sub	sp, #16
 800a912:	af00      	add	r7, sp, #0
 800a914:	6078      	str	r0, [r7, #4]
 800a916:	4608      	mov	r0, r1
 800a918:	4611      	mov	r1, r2
 800a91a:	461a      	mov	r2, r3
 800a91c:	4603      	mov	r3, r0
 800a91e:	70fb      	strb	r3, [r7, #3]
 800a920:	460b      	mov	r3, r1
 800a922:	70bb      	strb	r3, [r7, #2]
 800a924:	4613      	mov	r3, r2
 800a926:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a928:	2300      	movs	r3, #0
 800a92a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a92c:	2300      	movs	r3, #0
 800a92e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a936:	78bb      	ldrb	r3, [r7, #2]
 800a938:	883a      	ldrh	r2, [r7, #0]
 800a93a:	78f9      	ldrb	r1, [r7, #3]
 800a93c:	f7f9 ffc8 	bl	80048d0 <HAL_PCD_EP_Open>
 800a940:	4603      	mov	r3, r0
 800a942:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a944:	7bfb      	ldrb	r3, [r7, #15]
 800a946:	4618      	mov	r0, r3
 800a948:	f000 f928 	bl	800ab9c <USBD_Get_USB_Status>
 800a94c:	4603      	mov	r3, r0
 800a94e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a950:	7bbb      	ldrb	r3, [r7, #14]
}
 800a952:	4618      	mov	r0, r3
 800a954:	3710      	adds	r7, #16
 800a956:	46bd      	mov	sp, r7
 800a958:	bd80      	pop	{r7, pc}

0800a95a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a95a:	b580      	push	{r7, lr}
 800a95c:	b084      	sub	sp, #16
 800a95e:	af00      	add	r7, sp, #0
 800a960:	6078      	str	r0, [r7, #4]
 800a962:	460b      	mov	r3, r1
 800a964:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a966:	2300      	movs	r3, #0
 800a968:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a96a:	2300      	movs	r3, #0
 800a96c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a974:	78fa      	ldrb	r2, [r7, #3]
 800a976:	4611      	mov	r1, r2
 800a978:	4618      	mov	r0, r3
 800a97a:	f7fa f80f 	bl	800499c <HAL_PCD_EP_Close>
 800a97e:	4603      	mov	r3, r0
 800a980:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a982:	7bfb      	ldrb	r3, [r7, #15]
 800a984:	4618      	mov	r0, r3
 800a986:	f000 f909 	bl	800ab9c <USBD_Get_USB_Status>
 800a98a:	4603      	mov	r3, r0
 800a98c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a98e:	7bbb      	ldrb	r3, [r7, #14]
}
 800a990:	4618      	mov	r0, r3
 800a992:	3710      	adds	r7, #16
 800a994:	46bd      	mov	sp, r7
 800a996:	bd80      	pop	{r7, pc}

0800a998 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a998:	b580      	push	{r7, lr}
 800a99a:	b084      	sub	sp, #16
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]
 800a9a0:	460b      	mov	r3, r1
 800a9a2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9a4:	2300      	movs	r3, #0
 800a9a6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a9a8:	2300      	movs	r3, #0
 800a9aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a9b2:	78fa      	ldrb	r2, [r7, #3]
 800a9b4:	4611      	mov	r1, r2
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	f7fa f8cf 	bl	8004b5a <HAL_PCD_EP_SetStall>
 800a9bc:	4603      	mov	r3, r0
 800a9be:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a9c0:	7bfb      	ldrb	r3, [r7, #15]
 800a9c2:	4618      	mov	r0, r3
 800a9c4:	f000 f8ea 	bl	800ab9c <USBD_Get_USB_Status>
 800a9c8:	4603      	mov	r3, r0
 800a9ca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a9cc:	7bbb      	ldrb	r3, [r7, #14]
}
 800a9ce:	4618      	mov	r0, r3
 800a9d0:	3710      	adds	r7, #16
 800a9d2:	46bd      	mov	sp, r7
 800a9d4:	bd80      	pop	{r7, pc}

0800a9d6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a9d6:	b580      	push	{r7, lr}
 800a9d8:	b084      	sub	sp, #16
 800a9da:	af00      	add	r7, sp, #0
 800a9dc:	6078      	str	r0, [r7, #4]
 800a9de:	460b      	mov	r3, r1
 800a9e0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9e2:	2300      	movs	r3, #0
 800a9e4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a9e6:	2300      	movs	r3, #0
 800a9e8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a9f0:	78fa      	ldrb	r2, [r7, #3]
 800a9f2:	4611      	mov	r1, r2
 800a9f4:	4618      	mov	r0, r3
 800a9f6:	f7fa f910 	bl	8004c1a <HAL_PCD_EP_ClrStall>
 800a9fa:	4603      	mov	r3, r0
 800a9fc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a9fe:	7bfb      	ldrb	r3, [r7, #15]
 800aa00:	4618      	mov	r0, r3
 800aa02:	f000 f8cb 	bl	800ab9c <USBD_Get_USB_Status>
 800aa06:	4603      	mov	r3, r0
 800aa08:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa0a:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa0c:	4618      	mov	r0, r3
 800aa0e:	3710      	adds	r7, #16
 800aa10:	46bd      	mov	sp, r7
 800aa12:	bd80      	pop	{r7, pc}

0800aa14 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aa14:	b480      	push	{r7}
 800aa16:	b085      	sub	sp, #20
 800aa18:	af00      	add	r7, sp, #0
 800aa1a:	6078      	str	r0, [r7, #4]
 800aa1c:	460b      	mov	r3, r1
 800aa1e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800aa26:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800aa28:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	da0c      	bge.n	800aa4a <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800aa30:	78fb      	ldrb	r3, [r7, #3]
 800aa32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aa36:	68f9      	ldr	r1, [r7, #12]
 800aa38:	1c5a      	adds	r2, r3, #1
 800aa3a:	4613      	mov	r3, r2
 800aa3c:	009b      	lsls	r3, r3, #2
 800aa3e:	4413      	add	r3, r2
 800aa40:	00db      	lsls	r3, r3, #3
 800aa42:	440b      	add	r3, r1
 800aa44:	3302      	adds	r3, #2
 800aa46:	781b      	ldrb	r3, [r3, #0]
 800aa48:	e00b      	b.n	800aa62 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800aa4a:	78fb      	ldrb	r3, [r7, #3]
 800aa4c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800aa50:	68f9      	ldr	r1, [r7, #12]
 800aa52:	4613      	mov	r3, r2
 800aa54:	009b      	lsls	r3, r3, #2
 800aa56:	4413      	add	r3, r2
 800aa58:	00db      	lsls	r3, r3, #3
 800aa5a:	440b      	add	r3, r1
 800aa5c:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800aa60:	781b      	ldrb	r3, [r3, #0]
  }
}
 800aa62:	4618      	mov	r0, r3
 800aa64:	3714      	adds	r7, #20
 800aa66:	46bd      	mov	sp, r7
 800aa68:	bc80      	pop	{r7}
 800aa6a:	4770      	bx	lr

0800aa6c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800aa6c:	b580      	push	{r7, lr}
 800aa6e:	b084      	sub	sp, #16
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	6078      	str	r0, [r7, #4]
 800aa74:	460b      	mov	r3, r1
 800aa76:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa78:	2300      	movs	r3, #0
 800aa7a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800aa86:	78fa      	ldrb	r2, [r7, #3]
 800aa88:	4611      	mov	r1, r2
 800aa8a:	4618      	mov	r0, r3
 800aa8c:	f7f9 fefb 	bl	8004886 <HAL_PCD_SetAddress>
 800aa90:	4603      	mov	r3, r0
 800aa92:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa94:	7bfb      	ldrb	r3, [r7, #15]
 800aa96:	4618      	mov	r0, r3
 800aa98:	f000 f880 	bl	800ab9c <USBD_Get_USB_Status>
 800aa9c:	4603      	mov	r3, r0
 800aa9e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aaa0:	7bbb      	ldrb	r3, [r7, #14]
}
 800aaa2:	4618      	mov	r0, r3
 800aaa4:	3710      	adds	r7, #16
 800aaa6:	46bd      	mov	sp, r7
 800aaa8:	bd80      	pop	{r7, pc}

0800aaaa <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800aaaa:	b580      	push	{r7, lr}
 800aaac:	b086      	sub	sp, #24
 800aaae:	af00      	add	r7, sp, #0
 800aab0:	60f8      	str	r0, [r7, #12]
 800aab2:	607a      	str	r2, [r7, #4]
 800aab4:	461a      	mov	r2, r3
 800aab6:	460b      	mov	r3, r1
 800aab8:	72fb      	strb	r3, [r7, #11]
 800aaba:	4613      	mov	r3, r2
 800aabc:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aabe:	2300      	movs	r3, #0
 800aac0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aac2:	2300      	movs	r3, #0
 800aac4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800aacc:	893b      	ldrh	r3, [r7, #8]
 800aace:	7af9      	ldrb	r1, [r7, #11]
 800aad0:	687a      	ldr	r2, [r7, #4]
 800aad2:	f7f9 ffff 	bl	8004ad4 <HAL_PCD_EP_Transmit>
 800aad6:	4603      	mov	r3, r0
 800aad8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aada:	7dfb      	ldrb	r3, [r7, #23]
 800aadc:	4618      	mov	r0, r3
 800aade:	f000 f85d 	bl	800ab9c <USBD_Get_USB_Status>
 800aae2:	4603      	mov	r3, r0
 800aae4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800aae6:	7dbb      	ldrb	r3, [r7, #22]
}
 800aae8:	4618      	mov	r0, r3
 800aaea:	3718      	adds	r7, #24
 800aaec:	46bd      	mov	sp, r7
 800aaee:	bd80      	pop	{r7, pc}

0800aaf0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	b086      	sub	sp, #24
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	60f8      	str	r0, [r7, #12]
 800aaf8:	607a      	str	r2, [r7, #4]
 800aafa:	461a      	mov	r2, r3
 800aafc:	460b      	mov	r3, r1
 800aafe:	72fb      	strb	r3, [r7, #11]
 800ab00:	4613      	mov	r3, r2
 800ab02:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab04:	2300      	movs	r3, #0
 800ab06:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab08:	2300      	movs	r3, #0
 800ab0a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800ab12:	893b      	ldrh	r3, [r7, #8]
 800ab14:	7af9      	ldrb	r1, [r7, #11]
 800ab16:	687a      	ldr	r2, [r7, #4]
 800ab18:	f7f9 ff88 	bl	8004a2c <HAL_PCD_EP_Receive>
 800ab1c:	4603      	mov	r3, r0
 800ab1e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab20:	7dfb      	ldrb	r3, [r7, #23]
 800ab22:	4618      	mov	r0, r3
 800ab24:	f000 f83a 	bl	800ab9c <USBD_Get_USB_Status>
 800ab28:	4603      	mov	r3, r0
 800ab2a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ab2c:	7dbb      	ldrb	r3, [r7, #22]
}
 800ab2e:	4618      	mov	r0, r3
 800ab30:	3718      	adds	r7, #24
 800ab32:	46bd      	mov	sp, r7
 800ab34:	bd80      	pop	{r7, pc}

0800ab36 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ab36:	b580      	push	{r7, lr}
 800ab38:	b082      	sub	sp, #8
 800ab3a:	af00      	add	r7, sp, #0
 800ab3c:	6078      	str	r0, [r7, #4]
 800ab3e:	460b      	mov	r3, r1
 800ab40:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ab48:	78fa      	ldrb	r2, [r7, #3]
 800ab4a:	4611      	mov	r1, r2
 800ab4c:	4618      	mov	r0, r3
 800ab4e:	f7f9 ffaa 	bl	8004aa6 <HAL_PCD_EP_GetRxCount>
 800ab52:	4603      	mov	r3, r0
}
 800ab54:	4618      	mov	r0, r3
 800ab56:	3708      	adds	r7, #8
 800ab58:	46bd      	mov	sp, r7
 800ab5a:	bd80      	pop	{r7, pc}

0800ab5c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ab5c:	b480      	push	{r7}
 800ab5e:	b083      	sub	sp, #12
 800ab60:	af00      	add	r7, sp, #0
 800ab62:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ab64:	4b02      	ldr	r3, [pc, #8]	; (800ab70 <USBD_static_malloc+0x14>)
}
 800ab66:	4618      	mov	r0, r3
 800ab68:	370c      	adds	r7, #12
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	bc80      	pop	{r7}
 800ab6e:	4770      	bx	lr
 800ab70:	200001e0 	.word	0x200001e0

0800ab74 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800ab74:	b480      	push	{r7}
 800ab76:	b083      	sub	sp, #12
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]

}
 800ab7c:	bf00      	nop
 800ab7e:	370c      	adds	r7, #12
 800ab80:	46bd      	mov	sp, r7
 800ab82:	bc80      	pop	{r7}
 800ab84:	4770      	bx	lr

0800ab86 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab86:	b480      	push	{r7}
 800ab88:	b083      	sub	sp, #12
 800ab8a:	af00      	add	r7, sp, #0
 800ab8c:	6078      	str	r0, [r7, #4]
 800ab8e:	460b      	mov	r3, r1
 800ab90:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800ab92:	bf00      	nop
 800ab94:	370c      	adds	r7, #12
 800ab96:	46bd      	mov	sp, r7
 800ab98:	bc80      	pop	{r7}
 800ab9a:	4770      	bx	lr

0800ab9c <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ab9c:	b480      	push	{r7}
 800ab9e:	b085      	sub	sp, #20
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	4603      	mov	r3, r0
 800aba4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aba6:	2300      	movs	r3, #0
 800aba8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800abaa:	79fb      	ldrb	r3, [r7, #7]
 800abac:	2b03      	cmp	r3, #3
 800abae:	d817      	bhi.n	800abe0 <USBD_Get_USB_Status+0x44>
 800abb0:	a201      	add	r2, pc, #4	; (adr r2, 800abb8 <USBD_Get_USB_Status+0x1c>)
 800abb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abb6:	bf00      	nop
 800abb8:	0800abc9 	.word	0x0800abc9
 800abbc:	0800abcf 	.word	0x0800abcf
 800abc0:	0800abd5 	.word	0x0800abd5
 800abc4:	0800abdb 	.word	0x0800abdb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800abc8:	2300      	movs	r3, #0
 800abca:	73fb      	strb	r3, [r7, #15]
    break;
 800abcc:	e00b      	b.n	800abe6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800abce:	2302      	movs	r3, #2
 800abd0:	73fb      	strb	r3, [r7, #15]
    break;
 800abd2:	e008      	b.n	800abe6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800abd4:	2301      	movs	r3, #1
 800abd6:	73fb      	strb	r3, [r7, #15]
    break;
 800abd8:	e005      	b.n	800abe6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800abda:	2302      	movs	r3, #2
 800abdc:	73fb      	strb	r3, [r7, #15]
    break;
 800abde:	e002      	b.n	800abe6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800abe0:	2302      	movs	r3, #2
 800abe2:	73fb      	strb	r3, [r7, #15]
    break;
 800abe4:	bf00      	nop
  }
  return usb_status;
 800abe6:	7bfb      	ldrb	r3, [r7, #15]
}
 800abe8:	4618      	mov	r0, r3
 800abea:	3714      	adds	r7, #20
 800abec:	46bd      	mov	sp, r7
 800abee:	bc80      	pop	{r7}
 800abf0:	4770      	bx	lr
 800abf2:	bf00      	nop

0800abf4 <__libc_init_array>:
 800abf4:	b570      	push	{r4, r5, r6, lr}
 800abf6:	2500      	movs	r5, #0
 800abf8:	4e0c      	ldr	r6, [pc, #48]	; (800ac2c <__libc_init_array+0x38>)
 800abfa:	4c0d      	ldr	r4, [pc, #52]	; (800ac30 <__libc_init_array+0x3c>)
 800abfc:	1ba4      	subs	r4, r4, r6
 800abfe:	10a4      	asrs	r4, r4, #2
 800ac00:	42a5      	cmp	r5, r4
 800ac02:	d109      	bne.n	800ac18 <__libc_init_array+0x24>
 800ac04:	f000 f822 	bl	800ac4c <_init>
 800ac08:	2500      	movs	r5, #0
 800ac0a:	4e0a      	ldr	r6, [pc, #40]	; (800ac34 <__libc_init_array+0x40>)
 800ac0c:	4c0a      	ldr	r4, [pc, #40]	; (800ac38 <__libc_init_array+0x44>)
 800ac0e:	1ba4      	subs	r4, r4, r6
 800ac10:	10a4      	asrs	r4, r4, #2
 800ac12:	42a5      	cmp	r5, r4
 800ac14:	d105      	bne.n	800ac22 <__libc_init_array+0x2e>
 800ac16:	bd70      	pop	{r4, r5, r6, pc}
 800ac18:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ac1c:	4798      	blx	r3
 800ac1e:	3501      	adds	r5, #1
 800ac20:	e7ee      	b.n	800ac00 <__libc_init_array+0xc>
 800ac22:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ac26:	4798      	blx	r3
 800ac28:	3501      	adds	r5, #1
 800ac2a:	e7f2      	b.n	800ac12 <__libc_init_array+0x1e>
 800ac2c:	0800ace0 	.word	0x0800ace0
 800ac30:	0800ace0 	.word	0x0800ace0
 800ac34:	0800ace0 	.word	0x0800ace0
 800ac38:	0800ace4 	.word	0x0800ace4

0800ac3c <memset>:
 800ac3c:	4603      	mov	r3, r0
 800ac3e:	4402      	add	r2, r0
 800ac40:	4293      	cmp	r3, r2
 800ac42:	d100      	bne.n	800ac46 <memset+0xa>
 800ac44:	4770      	bx	lr
 800ac46:	f803 1b01 	strb.w	r1, [r3], #1
 800ac4a:	e7f9      	b.n	800ac40 <memset+0x4>

0800ac4c <_init>:
 800ac4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac4e:	bf00      	nop
 800ac50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac52:	bc08      	pop	{r3}
 800ac54:	469e      	mov	lr, r3
 800ac56:	4770      	bx	lr

0800ac58 <_fini>:
 800ac58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac5a:	bf00      	nop
 800ac5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac5e:	bc08      	pop	{r3}
 800ac60:	469e      	mov	lr, r3
 800ac62:	4770      	bx	lr
