###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       145257   # Number of WRITE/WRITEP commands
num_reads_done                 =      1712406   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1333892   # Number of read row buffer hits
num_read_cmds                  =      1712403   # Number of READ/READP commands
num_writes_done                =       145286   # Number of read requests issued
num_write_row_hits             =        96450   # Number of write row buffer hits
num_act_cmds                   =       430750   # Number of ACT commands
num_pre_cmds                   =       430721   # Number of PRE commands
num_ondemand_pres              =       404090   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9547351   # Cyles of rank active rank.0
rank_active_cycles.1           =      9361390   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       452649   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       638610   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1738334   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        49627   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        16116   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        10669   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9006   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6410   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4370   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3268   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2232   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1808   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15967   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           12   # Write cmd latency (cycles)
write_latency[40-59]           =           30   # Write cmd latency (cycles)
write_latency[60-79]           =           63   # Write cmd latency (cycles)
write_latency[80-99]           =          127   # Write cmd latency (cycles)
write_latency[100-119]         =          258   # Write cmd latency (cycles)
write_latency[120-139]         =          332   # Write cmd latency (cycles)
write_latency[140-159]         =          484   # Write cmd latency (cycles)
write_latency[160-179]         =          618   # Write cmd latency (cycles)
write_latency[180-199]         =          816   # Write cmd latency (cycles)
write_latency[200-]            =       142515   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       351261   # Read request latency (cycles)
read_latency[40-59]            =       152151   # Read request latency (cycles)
read_latency[60-79]            =       171666   # Read request latency (cycles)
read_latency[80-99]            =       110726   # Read request latency (cycles)
read_latency[100-119]          =        91112   # Read request latency (cycles)
read_latency[120-139]          =        80054   # Read request latency (cycles)
read_latency[140-159]          =        63939   # Read request latency (cycles)
read_latency[160-179]          =        53534   # Read request latency (cycles)
read_latency[180-199]          =        46443   # Read request latency (cycles)
read_latency[200-]             =       591512   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.25123e+08   # Write energy
read_energy                    =  6.90441e+09   # Read energy
act_energy                     =  1.17853e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.17272e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.06533e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.95755e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.84151e+09   # Active standby energy rank.1
average_read_latency           =      259.721   # Average read request latency (cycles)
average_interarrival           =      5.38269   # Average request interarrival latency (cycles)
total_energy                   =  2.18356e+10   # Total energy (pJ)
average_power                  =      2183.56   # Average power (mW)
average_bandwidth              =      15.8523   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       145495   # Number of WRITE/WRITEP commands
num_reads_done                 =      1744117   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1358237   # Number of read row buffer hits
num_read_cmds                  =      1744115   # Number of READ/READP commands
num_writes_done                =       145519   # Number of read requests issued
num_write_row_hits             =        95294   # Number of write row buffer hits
num_act_cmds                   =       439541   # Number of ACT commands
num_pre_cmds                   =       439510   # Number of PRE commands
num_ondemand_pres              =       412837   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9498127   # Cyles of rank active rank.0
rank_active_cycles.1           =      9418114   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       501873   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       581886   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1770634   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        49669   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        15916   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        10853   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9287   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6288   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4076   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3163   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2181   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1774   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15832   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           19   # Write cmd latency (cycles)
write_latency[40-59]           =           36   # Write cmd latency (cycles)
write_latency[60-79]           =           70   # Write cmd latency (cycles)
write_latency[80-99]           =          118   # Write cmd latency (cycles)
write_latency[100-119]         =          199   # Write cmd latency (cycles)
write_latency[120-139]         =          249   # Write cmd latency (cycles)
write_latency[140-159]         =          398   # Write cmd latency (cycles)
write_latency[160-179]         =          467   # Write cmd latency (cycles)
write_latency[180-199]         =          647   # Write cmd latency (cycles)
write_latency[200-]            =       143290   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       346248   # Read request latency (cycles)
read_latency[40-59]            =       152937   # Read request latency (cycles)
read_latency[60-79]            =       172585   # Read request latency (cycles)
read_latency[80-99]            =       111432   # Read request latency (cycles)
read_latency[100-119]          =        92309   # Read request latency (cycles)
read_latency[120-139]          =        81683   # Read request latency (cycles)
read_latency[140-159]          =        66127   # Read request latency (cycles)
read_latency[160-179]          =        56311   # Read request latency (cycles)
read_latency[180-199]          =        48091   # Read request latency (cycles)
read_latency[200-]             =       616388   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.26311e+08   # Write energy
read_energy                    =  7.03227e+09   # Read energy
act_energy                     =  1.20258e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.40899e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.79305e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92683e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.8769e+09   # Active standby energy rank.1
average_read_latency           =      276.728   # Average read request latency (cycles)
average_interarrival           =      5.29192   # Average request interarrival latency (cycles)
total_energy                   =  2.19898e+10   # Total energy (pJ)
average_power                  =      2198.98   # Average power (mW)
average_bandwidth              =      16.1249   # Average bandwidth
