ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"main_cm4.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.isr_bouton,"ax",%progbits
  21              		.align	2
  22              		.global	isr_bouton
  23              		.thumb
  24              		.thumb_func
  25              		.type	isr_bouton, %function
  26              	isr_bouton:
  27              	.LFB660:
  28              		.file 1 "main_cm4.c"
   1:main_cm4.c    **** /******************************************************************************
   2:main_cm4.c    **** 
   3:main_cm4.c    **** ********************************************************************************/
   4:main_cm4.c    **** 
   5:main_cm4.c    **** #include "project.h"
   6:main_cm4.c    **** #include "GUI.h"
   7:main_cm4.c    **** #include "pervasive_eink_hardware_driver.h"
   8:main_cm4.c    **** #include "cy_eink_library.h"
   9:main_cm4.c    **** #include "LCDConf.h"
  10:main_cm4.c    **** #include <stdlib.h>
  11:main_cm4.c    **** 
  12:main_cm4.c    **** //#include <stdio.h>  //?
  13:main_cm4.c    **** //#include <unistd.h> //?
  14:main_cm4.c    **** 
  15:main_cm4.c    **** #include "FreeRTOS.h"
  16:main_cm4.c    **** #include "queue.h"
  17:main_cm4.c    **** #include "task.h"     
  18:main_cm4.c    **** #include "semphr.h"
  19:main_cm4.c    **** #include "params.h"
  20:main_cm4.c    **** 
  21:main_cm4.c    **** 
  22:main_cm4.c    **** 
  23:main_cm4.c    **** #include "display_task.h"
  24:main_cm4.c    **** #include "touch_task.h"
  25:main_cm4.c    **** #include "oxy_task.h"
  26:main_cm4.c    **** #include "MAX30102.h"
  27:main_cm4.c    **** 
  28:main_cm4.c    **** 
  29:main_cm4.c    **** /* Priorities of user tasks in this project */
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 2


  30:main_cm4.c    **** #define TASK_TOUCH_PRIORITY         (10u)
  31:main_cm4.c    **** #define TASK_DISPLAY_PRIORITY       (5u)
  32:main_cm4.c    **** #define TASK_BOUTON_PRIORITY        (4u)
  33:main_cm4.c    **** 
  34:main_cm4.c    **** 
  35:main_cm4.c    **** /* Stack sizes of user tasks in this project */
  36:main_cm4.c    **** #define DISPLAY_TASK_STACK_SIZE     (128u)//1024 
  37:main_cm4.c    **** #define TOUCH_TASK_STACK_SIZE       (configMINIMAL_STACK_SIZE)
  38:main_cm4.c    **** #define BOUTON_TASK_STACK_SIZE      (configMINIMAL_STACK_SIZE)
  39:main_cm4.c    **** 
  40:main_cm4.c    **** 
  41:main_cm4.c    **** 
  42:main_cm4.c    **** 
  43:main_cm4.c    **** volatile SemaphoreHandle_t bouton_semph;
  44:main_cm4.c    **** 
  45:main_cm4.c    **** // Image buffer cache //
  46:main_cm4.c    **** //uint8 imageBufferCache[CY_EINK_FRAME_SIZE] = {0};
  47:main_cm4.c    **** 
  48:main_cm4.c    **** 
  49:main_cm4.c    **** 
  50:main_cm4.c    **** /*************************************************************************/
  51:main_cm4.c    **** void isr_bouton(void){
  29              		.loc 1 51 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  52:main_cm4.c    ****     //touch_data_t currentTouch = BUTTON2_TOUCHED;
  53:main_cm4.c    ****     //xQueueSendFromISR(touchDataQ, &currentTouch, NULL);
  54:main_cm4.c    **** 
  55:main_cm4.c    **** 
  56:main_cm4.c    ****     
  57:main_cm4.c    ****     xSemaphoreGiveFromISR(bouton_semph, NULL);
  37              		.loc 1 57 0
  38 0002 0F4B     		ldr	r3, .L4
  39 0004 1868     		ldr	r0, [r3]
  40 0006 0021     		movs	r1, #0
  41 0008 FFF7FEFF 		bl	xQueueGiveFromISR
  42              	.LVL0:
  58:main_cm4.c    ****     CyDelay(1000);      // more or less ??
  43              		.loc 1 58 0
  44 000c 4FF47A70 		mov	r0, #1000
  45 0010 FFF7FEFF 		bl	Cy_SysLib_Delay
  46              	.LVL1:
  47              	.LBB14:
  48              	.LBB15:
  49              		.file 2 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/gpio/cy_gpio.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \file cy_gpio.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \version 1.20
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Provides an API declaration of the GPIO driver
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ********************************************************************************
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 3


   8:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver provides an API to configure and access device Input/Output pins.
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The functions and other declarations used in this driver are in cy_gpio.h. 
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You can include cy_pdl.h (ModusToolbox only) to get access to all functions 
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * and declarations in the PDL.
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * IO pins include all general purpose types such as GPIO, SIO, HSIO, AUXIO, and
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * their variants.
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Initialization can be performed either at the port level or by configuring the
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * individual pins. For efficient use of code space, port
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration should be used in the field. Refer to the product device header files 
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * for the list of supported ports and pins.
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Single pin configuration is performed by using \ref Cy_GPIO_Pin_FastInit 
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   (provide specific values) or \ref Cy_GPIO_Pin_Init (provide a filled
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_pin_config_t structure).
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - An entire port can be configured using \ref Cy_GPIO_Port_Init. Provide a filled 
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_prt_config_t structure. The values in the structure are 
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   bitfields representing the desired value for each pin in the port.
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Pin configuration and management is based on the port address and pin number.
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \ref Cy_GPIO_PortToAddr function can optionally be used to calculate the port
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   address from the port number at run-time.
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Once the pin/port initialization is complete, each pin can be accessed by 
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * specifying the port (GPIO_PRT_Type) and the pin (0-7) in the provided API 
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * functions.
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_configuration Configuration Considerations
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1. Pin multiplexing is controlled through the High-Speed IO Matrix (HSIOM) selection.
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    This allows the pin to connect to signal sources/sinks throughout the device,
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    as defined by the pin HSIOM selection options (en_hsiom_sel_t).
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 2. All pins are initialized to High-Z drive mode with HSIOM connected to CPU (SW
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    control digital pin only) at Power-On-Reset(POR).
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 3. Some API functions perform read-modify-write operations on shared port
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    registers. These functions are not thread safe and care must be taken when
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    called by the application.
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 4. Digital input buffer provides a high-impedance buffer for the external 
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    digital input. The input buffer is connected to the HSIOM for routing to 
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    the CPU port registers and selected peripheral. Enabling the input 
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    buffer provides possibility to read the pin state via the CPU.
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    If pin is connected to an analog signal, the input buffer should be 
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    disabled to avoid crowbar currents. For more information refer to device 
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    TRM and the device datasheet.
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Multiple pins on a port can be updated using direct port register writes with an
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 4


  65:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * appropriate port mask. An example is shown below, highlighting the different ways of 
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuring Port 1 pins using:
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data register
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data set register
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data clear register
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c Cy_GPIO_Snippet
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_more_information More Information
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Refer to the technical reference manual (TRM) and the device datasheet.
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_MISRA MISRA-C Compliance
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver has the following specific deviations:
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>MISRA Rule</th>
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Class (Required/Advisory)</th>
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Description</th>
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Description of Deviation(s)</th>
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>11.4</td>
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A cast should not be performed between a pointer to object type and
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         a different pointer to object type.</td>
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td> This code is safe because the elements of both GPIO_PRT_V1_Type and GPIO_PRT_V2_Type 
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *          types have identical alignment.</td>
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>16.7</td>
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A pointer parameter in a function prototype should be declared as pointer 
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         to const if the pointer is not used to modify the addressed object.</td>
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>The objects pointed to by the base addresses of the GPIO port are not always modified.
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         While a const qualifier can be used in select scenarios, it brings little benefit
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         in adding this to the affected functions. </td>
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_changelog Changelog
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td rowspan="3">1.20</td>
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Flattened the organization of the driver source code into the single source directory and
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Driver library directory-structure simplification.</td>
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added the functions for configuring the AMux bus splitter switch cells:
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_SetAmuxSplit
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_GetAmuxSplit
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added a new functionality related to AMux bus.</td>
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 5


 122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added register access layer. Use register access macros instead
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         of direct register access using dereferenced pointers.</td>
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Makes register access device-independent, so that the PDL does 
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         not need to be recompiled for each supported part number.</td>
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10.1</td>
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Updated description for the functions: \ref Cy_GPIO_GetInterruptStatus, 
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         \ref Cy_GPIO_GetInterruptMask, \ref Cy_GPIO_GetInterruptStatusMasked.
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         Minor documentation edits.
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Documentation update and clarification</td>
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10</td>
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added input parameter validation to the API functions</td>
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.0</td>
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Initial version</td>
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_macros Macros
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_functions Functions
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_init       Initialization Functions
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_gpio       GPIO Functions
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_sio        SIO Functions
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_interrupt  Port Interrupt Functions
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \}
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_data_structures Data Structures
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_enums Enumerated Types
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if !defined(CY_GPIO_H)
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_H
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include <stddef.h>
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device.h"
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device_headers.h"
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_syslib.h"
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if defined(__cplusplus)
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** extern "C" {
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \addtogroup group_gpio_macros
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver major version */
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MAJOR       1
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 6


 179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver minor version */
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MINOR       20
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO driver ID */
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_ID CY_PDL_DRV_ID(0x16U)
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Enumerations
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_enums
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO Driver error codes */
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum 
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_SUCCESS   = 0x00U,                                    /**< Returned successful */
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_BAD_PARAM = CY_GPIO_ID | CY_PDL_STATUS_ERROR | 0x01U, /**< Bad parameter was passed */
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_en_gpio_status_t;
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** AMux switch open/close config */
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_OPENALL,   /**< Open ground switch. Open right switch. Open left switch */
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_L,         /**< Open ground switch. Open right switch. Close left switch */
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_R,         /**< Open ground switch. Close right switch. Open left switch */
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_LR,        /**< Open ground switch. Close right switch. Close left switch */
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_G,         /**< Close ground switch. Open right switch. Open left switch */
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GL,        /**< Close ground switch. Open right switch. Close left switch */
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GR,        /**< Close ground switch. Close right switch. Open left switch */
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GLR,       /**< Close ground switch. Close right switch. Close left switch */
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxconnect_t;
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * AMux Bus selection
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSA,       /**< AMuxBus A */
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSB        /**< AMuxBus B */
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxselect_t;
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_enums */
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Configuration Structures
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_data_structures
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 7


 236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a port of GPIO pins */
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct 
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t out;           /**< Initial output data for the IO pins in the port */
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrMask;      /**< Interrupt enable mask for the port interrupt */
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrCfg;       /**< Port pin interrupt edge detection configuration */
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfg;           /**< Port pin drive modes and input buffer enable configuration */
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgIn;         /**< Port pin input buffer configuration */
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgOut;        /**< Port pin output buffer configuration */
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgSIO;        /**< Port SIO pins configuration */
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel0Active;    /**< HSIOM selection for port pins 0,1,2,3 */
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel1Active;    /**< HSIOM selection for port pins 4,5,6,7 */
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_prt_config_t;
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a single GPIO pin */
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t outVal;         /**< Pin output state */
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveMode;      /**< Drive mode */
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     en_hsiom_sel_t hsiom;    /**< HSIOM selection */
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intEdge;        /**< Interrupt Edge type */
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intMask;        /**< Interrupt enable mask */
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtrip;          /**< Input buffer voltage trip type */
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t slewRate;       /**< Output buffer slew rate */
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveSel;       /**< Drive strength */
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vregEn;         /**< SIO pair output buffer mode */
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t ibufMode;       /**< SIO pair input buffer mode */
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtripSel;       /**< SIO pair input buffer trip point */
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vrefSel;        /**< SIO pair reference voltage for input buffer trip point */
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vohSel;         /**< SIO pair regulated voltage output level */
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_pin_config_t;
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_data_structures */
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Constants
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \cond INTERNAL */
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* General Constants */
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_HALF                       (4UL)      /**< Half-way point of a GPIO port */
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_DEINIT                     (0UL)      /**< De-init value for port registers */
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* GPIO Masks */
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_MASK                     (0x1FUL)   /**< HSIOM selection mask */
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_OUT_MASK                       (0x01UL)   /**< Single pin mask for OUT register */
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IN_MASK                        (0x01UL)   /**< Single pin mask for IN register */
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_DM_MASK                    (0x0FUL)   /**< Single pin mask for drive mode in CF
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_IN_VTRIP_SEL_MASK          (0x01UL)   /**< Single pin mask for VTRIP selection 
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_SLOW_MASK              (0x01UL)   /**< Single pin mask for slew rate in CFG
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_SEL_MASK         (0x03UL)   /**< Single pin mask for drive strength i
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_STATUS_MASK               (0x01UL)   /**< Single pin mask for interrupt status
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EN_MASK                   (0x01UL)   /**< Single pin mask for interrupt status
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_MASKED_MASK               (0x01UL)   /**< Single pin mask for masked interrupt
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 8


 293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_SET_MASK                  (0x01UL)   /**< Single pin mask for setting the inte
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EDGE_MASK                 (0x03UL)   /**< Single pin mask for interrupt edge t
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FLT_EDGE_MASK             (0x07UL)   /**< Single pin mask for setting filtered
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* SIO Masks */
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREG_EN_MASK                   (0x01UL)   /**< Single SIO pin mask for voltage regu
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_MASK                      (0x01UL)   /**< Single SIO pin mask for input buffer
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_SHIFT                     (0x01UL)   /**< Single SIO pin shift for input buffe
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_MASK                 (0x01UL)   /**< Single SIO pin mask for the input bu
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_SHIFT                (0x02UL)   /**< Single SIO pin shift for the input b
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_MASK                  (0x03UL)   /**< Single SIO pin mask for voltage refe
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_SHIFT                 (0x03UL)   /**< Single SIO pin shift for voltage ref
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_MASK                   (0x07UL)   /**< Single SIO pin mask for VOH */
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_SHIFT                  (0x05UL)   /**< Single SIO pin shift for VOH */
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Special mask for SIO pin pair setting */
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_ODD_PIN_MASK               (0x00FEUL) /**< SIO pin pair selection mask */
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_PIN_MASK                   (0x00FFUL) /**< SIO pin pair mask */
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Offsets */
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_OFFSET                   (3UL)      /**< Offset for HSIOM */
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_MODE_OFFSET              (2UL)      /**< Offset for Drive mode */
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INBUF_OFFSET                   (3UL)      /**< Offset for input buffer */
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_OFFSET           (16UL)     /**< Offset for drive strength */
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_CFG_OFFSET                (1UL)      /**< Offset for interrupt config */
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FILT_OFFSET               (18UL)     /**< Offset for filtered interrupt config
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_SIO_OFFSET                 (2UL)      /**< Offset for SIO config */
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation constants */
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PINS_MAX                       (8UL)      /**< Number of pins in the port */
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_PINS_MASK                  (0x0000000FFUL)
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK     (GPIO_PRT_INTR_CFG_EDGE0_SEL_Msk | \
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE1_SEL_Msk | \
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE2_SEL_Msk | \
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE3_SEL_Msk | \
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE4_SEL_Msk | \
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE5_SEL_Msk | \
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE6_SEL_Msk | \
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE7_SEL_Msk)
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_RANGE_MASK        (CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK | \
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_EDGE_SEL_Msk | \
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_SEL_Msk)
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INT_MASK_MASK              (0x0000001FFUL)
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_SEL_ACTIVE_MASK            (0x1FFFFFFFUL)
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define GPIO_MAX_SPLIT_CELL_SEGMENTS           (9U)
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation macros */
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_VALID(pinNum)           (CY_GPIO_PINS_MAX > (pinNum))
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_FILTER_PIN_VALID(pinNum)    (CY_GPIO_PINS_MAX >= (pinNum))
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VALUE_VALID(outVal)         (1UL >= (outVal))
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DM_VALID(driveMode)         (0U == ((driveMode) & (uint32_t)~CY_GPIO_CFG_DM_MASK
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_HSIOM_VALID(hsiom)          (0U == ((hsiom) & (uint32_t)~CY_GPIO_HSIOM_MASK))
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INT_EDGE_VALID(intEdge)     ((CY_GPIO_INTR_DISABLE  == (intEdge)) || \
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_RISING   == (intEdge)) || \
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 9


 350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_FALLING  == (intEdge)) || \
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_BOTH     == (intEdge)))
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DRIVE_SEL_VALID(driveSel)   ((CY_GPIO_DRIVE_FULL    == (driveSel)) || \
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_2     == (driveSel)) || \
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_4     == (driveSel)) || \
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_8     == (driveSel)))
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VREF_SEL_VALID(vrefSel)     ((CY_SIO_VREF_PINREF    == (vrefSel)) || \
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_1_2V      == (vrefSel)) || \
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_A    == (vrefSel)) || \
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_B    == (vrefSel)))
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VOH_SEL_VALID(vrefSel)      ((CY_SIO_VOH_1_00       == (vrefSel)) || \
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_25       == (vrefSel)) || \
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_49       == (vrefSel)) || \
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_67       == (vrefSel)) || \
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_08       == (vrefSel)) || \
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_50       == (vrefSel)) || \
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_78       == (vrefSel)) || \
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_4_16       == (vrefSel)))
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                    
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_BIT_VALID(pinBit)       (0U == ((pinBit) & (uint32_t)~CY_GPIO_PRT_PINS_MASK)
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_CFG_VALID(intrCfg)     (0U == ((intrCfg) & (uint32_t)~CY_GPIO_PRT_INTR_CFG_
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_MASK_VALID(intrMask)   (0U == ((intrMask) & (uint32_t)~CY_GPIO_PRT_INT_MASK
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_SEL_ACT_VALID(selActive)    (0U == ((selActive) & (uint32_t)~CY_GPIO_PRT_SEL_ACT
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SPLIT_VALID(switchCtrl)       (((uint32_t) (switchCtrl)) < GPIO_MAX_SPLIT_C
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_CONNECT_VALID(amuxConnect)    ((CY_GPIO_AMUX_OPENALL == (amuxConnect)) || \
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_L       == (amuxConnect)) || \
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_R       == (amuxConnect)) || \
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_LR      == (amuxConnect)) || \
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_G       == (amuxConnect)) || \
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GL      == (amuxConnect)) || \
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GR      == (amuxConnect)) || \
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GLR     == (amuxConnect)))
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SELECT_VALID(amuxBus)       ((CY_GPIO_AMUXBUSA       == (amuxBus)) || \
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                      (CY_GPIO_AMUXBUSB       == (amuxBus)))
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \endcond */
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Constants
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_macros
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveModes Pin drive mode
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive mode of the pin.
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 10


 407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_ANALOG                      (0x00UL) /**< Analog High-Z. Input buffer off */
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_IN_OFF               (0x02UL) /**< Resistive Pull-Up. Input buffer off */
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN_IN_OFF             (0x03UL) /**< Resistive Pull-Down. Input buffer off 
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW_IN_OFF         (0x04UL) /**< Open Drain, Drives Low. Input buffer o
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH_IN_OFF        (0x05UL) /**< Open Drain, Drives High. Input buffer 
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG_IN_OFF               (0x06UL) /**< Strong Drive. Input buffer off */
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN_IN_OFF          (0x07UL) /**< Resistive Pull-Up/Down. Input buffer o
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_HIGHZ                       (0x08UL) /**< Digital High-Z. Input buffer on */
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP                      (0x0AUL) /**< Resistive Pull-Up. Input buffer on */
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN                    (0x0BUL) /**< Resistive Pull-Down. Input buffer on *
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW                (0x0CUL) /**< Open Drain, Drives Low. Input buffer o
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH               (0x0DUL) /**< Open Drain, Drives High. Input buffer 
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG                      (0x0EUL) /**< Strong Drive. Input buffer on */
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN                 (0x0FUL) /**< Resistive Pull-Up/Down. Input buffer o
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_vtrip Voltage trip mode
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the voltage trip type on the pin.
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_CMOS                     (0x00UL) /**< Input buffer compatible with CMOS and 
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_TTL                      (0x01UL) /**< Input buffer compatible with TTL and M
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_slewRate Slew Rate Mode
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the slew rate of the pin.
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_FAST                      (0x00UL) /**< Fast slew rate */
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_SLOW                      (0x01UL) /**< Slow slew rate */
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveStrength Pin drive strength
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive strength of the pin.
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_FULL                     (0x00UL) /**< Full drive strength: Max drive current
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_2                      (0x01UL) /**< 1/2 drive strength: 1/2 drive current 
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_4                      (0x02UL) /**< 1/4 drive strength: 1/4 drive current 
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_8                      (0x03UL) /**< 1/8 drive strength: 1/8 drive current 
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_interruptTrigger Interrupt trigger type
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the interrupt trigger type on the pin.
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_DISABLE                   (0x00UL) /**< Disable the pin interrupt generation *
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_RISING                    (0x01UL) /**< Rising-Edge interrupt */
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FALLING                   (0x02UL) /**< Falling-Edge interrupt */
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_BOTH                      (0x03UL) /**< Both-Edge interrupt */
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 11


 464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVreg SIO output buffer mode
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO output buffer mode on the pin.
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_UNREGULATED                (0x00UL) /**< Unregulated output buffer */
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_REGULATED                  (0x01UL) /**< Regulated output buffer */
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioIbuf SIO input buffer mode
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer mode on the pin.
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_SINGLEENDED                (0x00UL) /**< Single ended input buffer */
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_DIFFERENTIAL               (0x01UL) /**< Differential input buffer */
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVtrip SIO input buffer trip-point
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer trip-point of the pin.
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_CMOS                      (0x00UL) /**< CMOS input buffer (single-ended) */
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_TTL                       (0x01UL) /**< TTL input buffer (single-ended) */
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_5VDDIO_0_5VOH           (0x00UL) /**< 0.5xVddio or 0.5xVoh (differential) */
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_4VDDIO_1_0VREF          (0x01UL) /**< 0.4xVddio or 0.4xVoh (differential) */
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVref SIO reference voltage for input buffer trip-point
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the reference voltage of SIO input buffer trip-point.
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_PINREF                     (0x00UL) /**< Vref from analog pin */
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_1_2V                       (0x01UL) /**< Vref from internal 1.2V reference */
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_A                     (0x02UL) /**< Vref from AMUXBUS_A */
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_B                     (0x03UL) /**< Vref from AMUXBUS_B */
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVoh Regulated output voltage level (Voh) and input buffer trip-point of a
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the Voh and input buffer trip-point of an SIO pair
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_00                        (0x00UL) /**< Voh = 1 x Reference */
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_25                        (0x01UL) /**< Voh = 1.25 x Reference */
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_49                        (0x02UL) /**< Voh = 1.49 x Reference */
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_67                        (0x03UL) /**< Voh = 1.67 x Reference */
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_08                        (0x04UL) /**< Voh = 2.08 x Reference */
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_50                        (0x05UL) /**< Voh = 2.50 x Reference */
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_78                        (0x06UL) /**< Voh = 2.78 x Reference */
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_4_16                        (0x07UL) /**< Voh = 4.16 x Reference */
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 12


 521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Prototypes
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Pin_Init(GPIO_PRT_Type* base, uint32_t pinNum, const cy_stc_gpio_pin_co
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Port_Init(GPIO_PRT_Type* base, const cy_stc_gpio_prt_config_t *config);
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Pin_FastInit(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t driveMode, uint32_t outVal
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Port_Deinit(GPIO_PRT_Type* base);
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value);
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum);
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum);
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_SetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxconnect_t amuxConnect, cy_e
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_amuxconnect_t Cy_GPIO_GetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxselect_
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum);
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum);
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum);
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum);
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum);
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum);
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum);
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum);
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum);
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum);
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum);
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 13


 578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum);
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum);
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum);
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum);
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum);
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatusMasked(GPIO_PRT_Type* base, uint32_t pinNum);
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSwInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum);
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetFilter(GPIO_PRT_Type* base, uint32_t value);
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetFilter(GPIO_PRT_Type* base);
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause0(void);
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause1(void);
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause2(void);
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause3(void);
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_interrupt */
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetHSIOM
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the HSIOM connection to the pin.
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Connects the specified High-Speed Input Output Multiplexer (HSIOM) selection
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * to the pin.
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 14


 635:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value)
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_HSIOM_VALID(value));
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL0(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL0(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL1(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL1(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetHSIOM
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current HSIOM multiplexer connection to the pin.
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum)
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t returnValue;
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 15


 692:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL0(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL1(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (en_hsiom_sel_t)returnValue;
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_PortToAddr
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Retrieves the port address based on the given port number.
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This is a helper function to calculate the port base address when given a port
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * number. It is to be used when pin access needs to be calculated at runtime.
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param portNum
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Port number
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Base address of the port register structure
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_PortToAddr
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum)
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_Type* portBase;
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(portNum < (uint32_t)IOSS_GPIO_GPIO_PORT_NR)
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE + (GPIO_PRT_SECTION_SIZE * portNum));
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         /* Error: Return default base address */
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE);
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (portBase);
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 16


 749:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Read
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the input buffer of the pin.
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register.
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level present on the pin
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Read
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum)
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_IN(base) >> (pinNum)) & CY_GPIO_IN_MASK;
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Write
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Write a logic 0 or logic 1 state to the output driver.
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level to drive out on the pin
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 801:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Write
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 17


 806:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Thread-safe: Directly access the pin registers instead of base->OUT */
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(0UL == value)
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ReadOut
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the pin output driver.
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level on the pin output driver
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ReadOut
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum)
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_OUT(base) >> pinNum) & CY_GPIO_OUT_MASK;
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Set
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state high.
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 858:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 18


 863:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Set
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum)
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Clr
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state Low.
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Clr
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum)
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Inv
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output logic state to the inverse of the current output
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * logic state.
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 915:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 19


 920:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Inv
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum)
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_INV(base) = CY_GPIO_OUT_MASK << pinNum;
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDrivemode
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive mode and input buffer enable.
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The output buffer drive mode and input buffer enable are combined into a single
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * parameter. The drive mode controls the behavior of the pin in general.
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Enabling the input buffer allows the digital pin state to be read but also
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * contributes to extra current consumption.
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
 963:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 964:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 965:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DM_VALID(value));
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 967:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = pinNum << CY_GPIO_DRIVE_MODE_OFFSET;
 968:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG(base) & ~(CY_GPIO_CFG_DM_MASK << pinLoc));
 969:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG(base) = tempReg | ((value & CY_GPIO_CFG_DM_MASK) << pinLoc);
 970:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 971:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 972:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 973:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 974:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDrivemode
 975:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 976:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 20


 977:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive mode and input buffer enable state.
 978:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 979:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 980:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 981:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 982:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 983:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 984:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 985:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 986:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 987:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 988:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 989:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 990:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 991:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 992:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum)
 993:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 994:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 995:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 996:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG(base) >> (pinNum << CY_GPIO_DRIVE_MODE_OFFSET)) & CY_GPIO_CFG_DM_MASK;
 997:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 998:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 999:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1000:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1001:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtrip
1002:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1003:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1004:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the GPIO pin input buffer voltage threshold mode.
1005:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1006:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1007:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1008:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1009:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1010:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1011:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1012:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1013:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1014:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1015:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1016:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1017:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1018:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1019:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1020:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1021:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1022:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1023:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1024:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1025:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1026:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1027:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1028:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1029:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1030:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_IN(base) & ~(CY_GPIO_CFG_IN_VTRIP_SEL_MASK << pinNum);
1031:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_IN(base) = tempReg | ((value & CY_GPIO_CFG_IN_VTRIP_SEL_MASK) << pinNum);
1032:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1033:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 21


1034:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1035:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1036:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtrip
1037:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1038:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1039:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin input buffer voltage threshold mode.
1040:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1041:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1042:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1043:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1044:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1045:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1046:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1047:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1048:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1049:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1050:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1051:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1052:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1053:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1054:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum)
1055:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1056:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1057:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1058:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_IN(base) >> pinNum) & CY_GPIO_CFG_IN_VTRIP_SEL_MASK;
1059:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1060:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1061:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1062:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1063:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetSlewRate
1064:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1065:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1066:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer slew rate.
1067:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1068:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1069:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function has no effect for the GPIO ports, where the slew rate
1070:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration is not available. Refer to device datasheet for details.
1071:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1072:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1073:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1074:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1075:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1076:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1077:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1078:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1079:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1080:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1081:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1082:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1083:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1084:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1085:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1086:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1087:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1088:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1089:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1090:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 22


1091:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1092:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1093:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1094:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1095:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1096:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_SLOW_MASK << pinNum);
1097:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_SLOW_MASK) << pinNum);
1098:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1099:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetSlewRate
1103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer slew rate.
1106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum)
1121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_OUT(base) >> pinNum) & CY_GPIO_CFG_OUT_SLOW_MASK;
1125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDriveSel
1130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive strength.
1133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 23


1148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DRIVE_SEL_VALID(value));
1158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET;
1160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_DRIVE_SEL_MASK << pinLoc);
1161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK) << pinLoc);
1162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDriveSel
1167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive strength.
1170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum)
1185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return ((GPIO_PRT_CFG_OUT(base) >> ((uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET)) 
1189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****             & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK);
1190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
1193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
1196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVregEn
1201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair output buffer regulation mode.
1204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 24


1205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET;
1233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREG_EN_MASK << pinLoc);
1234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREG_EN_MASK) << pinLoc);
1235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVregEn
1240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair output buffer regulation mode.
1243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum)
1260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 25


1262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSE
1264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetIbufMode
1269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer mode.
1272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_IBUF_SHIFT;
1301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_IBUF_MASK << pinLoc));
1302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_IBUF_MASK) << pinLoc);
1303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetIbufMode
1308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer mode.
1311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 26


1319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum)
1328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtripSel
1337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer trip point.
1340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VTRIP_SEL_SH
1369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VTRIP_SEL_MASK << pinLoc));
1370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VTRIP_SEL_MASK) << pinLoc);
1371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtripSel
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 27


1376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer trip point.
1379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum)
1396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVrefSel
1405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO reference voltage for the input buffer trip point.
1408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 28


1433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VREF_SEL_VALID(value));
1435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VREF_SEL_SHI
1437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREF_SEL_MASK << pinLoc));
1438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREF_SEL_MASK) << pinLoc);
1439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVrefSel
1444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO reference voltage for the input buffer trip point.
1447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum)
1464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVohSel
1473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the regulated output reference multiplier for the SIO pin pair.
1476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The regulated output reference controls both the output level of digital output
1478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * pin and the input trip point of digital input pin in the SIO pair.
1479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 29


1490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VOH_SEL_VALID(value));
1506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VOH_SEL_SHIF
1508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VOH_SEL_MASK << pinLoc));
1509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VOH_SEL_MASK) << pinLoc);
1510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVohSel
1515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the regulated output reference multiplier for the SIO pin pair.
1518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum)
1535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
1542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
1545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 30


1547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetInterruptStatus
1550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current unmasked interrupt state of the pin.
1553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The core processor's NVIC is triggered by the masked interrupt bits. This 
1555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * function allows reading the unmasked interrupt state. Whether the bit
1556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * positions actually trigger the interrupt are defined by the interrupt mask bits.
1557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 0 = Pin interrupt condition not detected
1567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1 = Pin interrupt condition detected
1568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_GetInterruptStatus
1571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum)
1574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_INTR(base) >> pinNum) & CY_GPIO_INTR_STATUS_MASK;
1578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ClearInterrupt
1583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Clears the triggered pin interrupt.
1586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ClearInterrupt
1596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum)
1599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Any INTR MMIO registers AHB clearing must be preceded with an AHB read access */
1603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 31


  50              		.loc 2 1603 0
  51 0014 0B4B     		ldr	r3, .L4+4
  52 0016 5A69     		ldr	r2, [r3, #20]
1604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_INTR(base) = CY_GPIO_INTR_STATUS_MASK << pinNum;
  53              		.loc 2 1605 0
  54 0018 1022     		movs	r2, #16
  55 001a 5A61     		str	r2, [r3, #20]
1606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* This read ensures that the initial write has been flushed out to the hardware */
1608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
  56              		.loc 2 1608 0
  57 001c 5B69     		ldr	r3, [r3, #20]
  58              	.LVL2:
  59              	.LBE15:
  60              	.LBE14:
  59:main_cm4.c    ****     Cy_GPIO_ClearInterrupt(Bouton_0_PORT, Bouton_0_NUM);
  60:main_cm4.c    ****     NVIC_ClearPendingIRQ(Bouton_ISR_cfg.intrSrc);
  61              		.loc 1 60 0
  62 001e 0A4B     		ldr	r3, .L4+8
  63 0020 B3F90030 		ldrsh	r3, [r3]
  64              	.LVL3:
  65              	.LBB16:
  66              	.LBB17:
  67              		.file 3 ".\\CMSIS\\Core\\Include/core_cm4.h"
   1:.\CMSIS\Core\Include/core_cm4.h **** /**************************************************************************//**
   2:.\CMSIS\Core\Include/core_cm4.h ****  * @file     core_cm4.h
   3:.\CMSIS\Core\Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:.\CMSIS\Core\Include/core_cm4.h ****  * @version  V5.0.7
   5:.\CMSIS\Core\Include/core_cm4.h ****  * @date     28. May 2018
   6:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
   7:.\CMSIS\Core\Include/core_cm4.h **** /*
   8:.\CMSIS\Core\Include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:.\CMSIS\Core\Include/core_cm4.h ****  *
  10:.\CMSIS\Core\Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.\CMSIS\Core\Include/core_cm4.h ****  *
  12:.\CMSIS\Core\Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.\CMSIS\Core\Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:.\CMSIS\Core\Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:.\CMSIS\Core\Include/core_cm4.h ****  *
  16:.\CMSIS\Core\Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.\CMSIS\Core\Include/core_cm4.h ****  *
  18:.\CMSIS\Core\Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.\CMSIS\Core\Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.\CMSIS\Core\Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.\CMSIS\Core\Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:.\CMSIS\Core\Include/core_cm4.h ****  * limitations under the License.
  23:.\CMSIS\Core\Include/core_cm4.h ****  */
  24:.\CMSIS\Core\Include/core_cm4.h **** 
  25:.\CMSIS\Core\Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:.\CMSIS\Core\Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:.\CMSIS\Core\Include/core_cm4.h **** #elif defined (__clang__)
  28:.\CMSIS\Core\Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:.\CMSIS\Core\Include/core_cm4.h **** #endif
  30:.\CMSIS\Core\Include/core_cm4.h **** 
  31:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:.\CMSIS\Core\Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 32


  33:.\CMSIS\Core\Include/core_cm4.h **** 
  34:.\CMSIS\Core\Include/core_cm4.h **** #include <stdint.h>
  35:.\CMSIS\Core\Include/core_cm4.h **** 
  36:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
  37:.\CMSIS\Core\Include/core_cm4.h ****  extern "C" {
  38:.\CMSIS\Core\Include/core_cm4.h **** #endif
  39:.\CMSIS\Core\Include/core_cm4.h **** 
  40:.\CMSIS\Core\Include/core_cm4.h **** /**
  41:.\CMSIS\Core\Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:.\CMSIS\Core\Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:.\CMSIS\Core\Include/core_cm4.h **** 
  44:.\CMSIS\Core\Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:.\CMSIS\Core\Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:.\CMSIS\Core\Include/core_cm4.h **** 
  47:.\CMSIS\Core\Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:.\CMSIS\Core\Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:.\CMSIS\Core\Include/core_cm4.h **** 
  50:.\CMSIS\Core\Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:.\CMSIS\Core\Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:.\CMSIS\Core\Include/core_cm4.h ****  */
  53:.\CMSIS\Core\Include/core_cm4.h **** 
  54:.\CMSIS\Core\Include/core_cm4.h **** 
  55:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
  56:.\CMSIS\Core\Include/core_cm4.h ****  *                 CMSIS definitions
  57:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
  58:.\CMSIS\Core\Include/core_cm4.h **** /**
  59:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup Cortex_M4
  60:.\CMSIS\Core\Include/core_cm4.h ****   @{
  61:.\CMSIS\Core\Include/core_cm4.h ****  */
  62:.\CMSIS\Core\Include/core_cm4.h **** 
  63:.\CMSIS\Core\Include/core_cm4.h **** #include "cmsis_version.h"
  64:.\CMSIS\Core\Include/core_cm4.h ****  
  65:.\CMSIS\Core\Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:.\CMSIS\Core\Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:.\CMSIS\Core\Include/core_cm4.h **** 
  71:.\CMSIS\Core\Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:.\CMSIS\Core\Include/core_cm4.h **** 
  73:.\CMSIS\Core\Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:.\CMSIS\Core\Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:.\CMSIS\Core\Include/core_cm4.h **** */
  76:.\CMSIS\Core\Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  80:.\CMSIS\Core\Include/core_cm4.h ****     #else
  81:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  83:.\CMSIS\Core\Include/core_cm4.h ****     #endif
  84:.\CMSIS\Core\Include/core_cm4.h ****   #else
  85:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  86:.\CMSIS\Core\Include/core_cm4.h ****   #endif
  87:.\CMSIS\Core\Include/core_cm4.h **** 
  88:.\CMSIS\Core\Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 33


  90:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  92:.\CMSIS\Core\Include/core_cm4.h ****     #else
  93:.\CMSIS\Core\Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  95:.\CMSIS\Core\Include/core_cm4.h ****     #endif
  96:.\CMSIS\Core\Include/core_cm4.h ****   #else
  97:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  98:.\CMSIS\Core\Include/core_cm4.h ****   #endif
  99:.\CMSIS\Core\Include/core_cm4.h **** 
 100:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:.\CMSIS\Core\Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 104:.\CMSIS\Core\Include/core_cm4.h ****     #else
 105:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 107:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 108:.\CMSIS\Core\Include/core_cm4.h ****   #else
 109:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 110:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 111:.\CMSIS\Core\Include/core_cm4.h **** 
 112:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __ARMVFP__
 114:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 116:.\CMSIS\Core\Include/core_cm4.h ****     #else
 117:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 119:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 120:.\CMSIS\Core\Include/core_cm4.h ****   #else
 121:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 122:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 123:.\CMSIS\Core\Include/core_cm4.h **** 
 124:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 128:.\CMSIS\Core\Include/core_cm4.h ****     #else
 129:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 131:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 132:.\CMSIS\Core\Include/core_cm4.h ****   #else
 133:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 134:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 135:.\CMSIS\Core\Include/core_cm4.h **** 
 136:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 140:.\CMSIS\Core\Include/core_cm4.h ****     #else
 141:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 143:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 144:.\CMSIS\Core\Include/core_cm4.h ****   #else
 145:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 146:.\CMSIS\Core\Include/core_cm4.h ****   #endif
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 34


 147:.\CMSIS\Core\Include/core_cm4.h **** 
 148:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:.\CMSIS\Core\Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 152:.\CMSIS\Core\Include/core_cm4.h ****     #else
 153:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 155:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 156:.\CMSIS\Core\Include/core_cm4.h ****   #else
 157:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 158:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 159:.\CMSIS\Core\Include/core_cm4.h **** 
 160:.\CMSIS\Core\Include/core_cm4.h **** #endif
 161:.\CMSIS\Core\Include/core_cm4.h **** 
 162:.\CMSIS\Core\Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:.\CMSIS\Core\Include/core_cm4.h **** 
 164:.\CMSIS\Core\Include/core_cm4.h **** 
 165:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 166:.\CMSIS\Core\Include/core_cm4.h **** }
 167:.\CMSIS\Core\Include/core_cm4.h **** #endif
 168:.\CMSIS\Core\Include/core_cm4.h **** 
 169:.\CMSIS\Core\Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:.\CMSIS\Core\Include/core_cm4.h **** 
 171:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:.\CMSIS\Core\Include/core_cm4.h **** 
 173:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:.\CMSIS\Core\Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:.\CMSIS\Core\Include/core_cm4.h **** 
 176:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 177:.\CMSIS\Core\Include/core_cm4.h ****  extern "C" {
 178:.\CMSIS\Core\Include/core_cm4.h **** #endif
 179:.\CMSIS\Core\Include/core_cm4.h **** 
 180:.\CMSIS\Core\Include/core_cm4.h **** /* check device defines and use defaults */
 181:.\CMSIS\Core\Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __CM4_REV
 183:.\CMSIS\Core\Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 186:.\CMSIS\Core\Include/core_cm4.h **** 
 187:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 191:.\CMSIS\Core\Include/core_cm4.h **** 
 192:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:.\CMSIS\Core\Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 196:.\CMSIS\Core\Include/core_cm4.h **** 
 197:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:.\CMSIS\Core\Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 201:.\CMSIS\Core\Include/core_cm4.h **** 
 202:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:.\CMSIS\Core\Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 35


 204:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 206:.\CMSIS\Core\Include/core_cm4.h **** #endif
 207:.\CMSIS\Core\Include/core_cm4.h **** 
 208:.\CMSIS\Core\Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:.\CMSIS\Core\Include/core_cm4.h **** /**
 210:.\CMSIS\Core\Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:.\CMSIS\Core\Include/core_cm4.h **** 
 212:.\CMSIS\Core\Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:.\CMSIS\Core\Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:.\CMSIS\Core\Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:.\CMSIS\Core\Include/core_cm4.h **** */
 216:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 217:.\CMSIS\Core\Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:.\CMSIS\Core\Include/core_cm4.h **** #else
 219:.\CMSIS\Core\Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:.\CMSIS\Core\Include/core_cm4.h **** #endif
 221:.\CMSIS\Core\Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:.\CMSIS\Core\Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:.\CMSIS\Core\Include/core_cm4.h **** 
 224:.\CMSIS\Core\Include/core_cm4.h **** /* following defines should be used for structure members */
 225:.\CMSIS\Core\Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:.\CMSIS\Core\Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:.\CMSIS\Core\Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:.\CMSIS\Core\Include/core_cm4.h **** 
 229:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:.\CMSIS\Core\Include/core_cm4.h **** 
 231:.\CMSIS\Core\Include/core_cm4.h **** 
 232:.\CMSIS\Core\Include/core_cm4.h **** 
 233:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
 234:.\CMSIS\Core\Include/core_cm4.h ****  *                 Register Abstraction
 235:.\CMSIS\Core\Include/core_cm4.h ****   Core Register contain:
 236:.\CMSIS\Core\Include/core_cm4.h ****   - Core Register
 237:.\CMSIS\Core\Include/core_cm4.h ****   - Core NVIC Register
 238:.\CMSIS\Core\Include/core_cm4.h ****   - Core SCB Register
 239:.\CMSIS\Core\Include/core_cm4.h ****   - Core SysTick Register
 240:.\CMSIS\Core\Include/core_cm4.h ****   - Core Debug Register
 241:.\CMSIS\Core\Include/core_cm4.h ****   - Core MPU Register
 242:.\CMSIS\Core\Include/core_cm4.h ****   - Core FPU Register
 243:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
 244:.\CMSIS\Core\Include/core_cm4.h **** /**
 245:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:.\CMSIS\Core\Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:.\CMSIS\Core\Include/core_cm4.h **** */
 248:.\CMSIS\Core\Include/core_cm4.h **** 
 249:.\CMSIS\Core\Include/core_cm4.h **** /**
 250:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:.\CMSIS\Core\Include/core_cm4.h ****   @{
 254:.\CMSIS\Core\Include/core_cm4.h ****  */
 255:.\CMSIS\Core\Include/core_cm4.h **** 
 256:.\CMSIS\Core\Include/core_cm4.h **** /**
 257:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:.\CMSIS\Core\Include/core_cm4.h ****  */
 259:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 260:.\CMSIS\Core\Include/core_cm4.h **** {
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 36


 261:.\CMSIS\Core\Include/core_cm4.h ****   struct
 262:.\CMSIS\Core\Include/core_cm4.h ****   {
 263:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:.\CMSIS\Core\Include/core_cm4.h **** } APSR_Type;
 274:.\CMSIS\Core\Include/core_cm4.h **** 
 275:.\CMSIS\Core\Include/core_cm4.h **** /* APSR Register Definitions */
 276:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:.\CMSIS\Core\Include/core_cm4.h **** 
 279:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:.\CMSIS\Core\Include/core_cm4.h **** 
 282:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:.\CMSIS\Core\Include/core_cm4.h **** 
 285:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:.\CMSIS\Core\Include/core_cm4.h **** 
 288:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:.\CMSIS\Core\Include/core_cm4.h **** 
 291:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:.\CMSIS\Core\Include/core_cm4.h **** 
 294:.\CMSIS\Core\Include/core_cm4.h **** 
 295:.\CMSIS\Core\Include/core_cm4.h **** /**
 296:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:.\CMSIS\Core\Include/core_cm4.h ****  */
 298:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 299:.\CMSIS\Core\Include/core_cm4.h **** {
 300:.\CMSIS\Core\Include/core_cm4.h ****   struct
 301:.\CMSIS\Core\Include/core_cm4.h ****   {
 302:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:.\CMSIS\Core\Include/core_cm4.h **** } IPSR_Type;
 307:.\CMSIS\Core\Include/core_cm4.h **** 
 308:.\CMSIS\Core\Include/core_cm4.h **** /* IPSR Register Definitions */
 309:.\CMSIS\Core\Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:.\CMSIS\Core\Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:.\CMSIS\Core\Include/core_cm4.h **** 
 312:.\CMSIS\Core\Include/core_cm4.h **** 
 313:.\CMSIS\Core\Include/core_cm4.h **** /**
 314:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:.\CMSIS\Core\Include/core_cm4.h ****  */
 316:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 317:.\CMSIS\Core\Include/core_cm4.h **** {
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 37


 318:.\CMSIS\Core\Include/core_cm4.h ****   struct
 319:.\CMSIS\Core\Include/core_cm4.h ****   {
 320:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:.\CMSIS\Core\Include/core_cm4.h **** } xPSR_Type;
 335:.\CMSIS\Core\Include/core_cm4.h **** 
 336:.\CMSIS\Core\Include/core_cm4.h **** /* xPSR Register Definitions */
 337:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:.\CMSIS\Core\Include/core_cm4.h **** 
 340:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:.\CMSIS\Core\Include/core_cm4.h **** 
 343:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:.\CMSIS\Core\Include/core_cm4.h **** 
 346:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:.\CMSIS\Core\Include/core_cm4.h **** 
 349:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:.\CMSIS\Core\Include/core_cm4.h **** 
 352:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:.\CMSIS\Core\Include/core_cm4.h **** 
 355:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:.\CMSIS\Core\Include/core_cm4.h **** 
 358:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:.\CMSIS\Core\Include/core_cm4.h **** 
 361:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:.\CMSIS\Core\Include/core_cm4.h **** 
 364:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:.\CMSIS\Core\Include/core_cm4.h **** 
 367:.\CMSIS\Core\Include/core_cm4.h **** 
 368:.\CMSIS\Core\Include/core_cm4.h **** /**
 369:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:.\CMSIS\Core\Include/core_cm4.h ****  */
 371:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 372:.\CMSIS\Core\Include/core_cm4.h **** {
 373:.\CMSIS\Core\Include/core_cm4.h ****   struct
 374:.\CMSIS\Core\Include/core_cm4.h ****   {
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 38


 375:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:.\CMSIS\Core\Include/core_cm4.h **** } CONTROL_Type;
 382:.\CMSIS\Core\Include/core_cm4.h **** 
 383:.\CMSIS\Core\Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:.\CMSIS\Core\Include/core_cm4.h **** 
 387:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:.\CMSIS\Core\Include/core_cm4.h **** 
 390:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:.\CMSIS\Core\Include/core_cm4.h **** 
 393:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:.\CMSIS\Core\Include/core_cm4.h **** 
 395:.\CMSIS\Core\Include/core_cm4.h **** 
 396:.\CMSIS\Core\Include/core_cm4.h **** /**
 397:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:.\CMSIS\Core\Include/core_cm4.h ****   @{
 401:.\CMSIS\Core\Include/core_cm4.h ****  */
 402:.\CMSIS\Core\Include/core_cm4.h **** 
 403:.\CMSIS\Core\Include/core_cm4.h **** /**
 404:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:.\CMSIS\Core\Include/core_cm4.h ****  */
 406:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 407:.\CMSIS\Core\Include/core_cm4.h **** {
 408:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:.\CMSIS\Core\Include/core_cm4.h **** }  NVIC_Type;
 422:.\CMSIS\Core\Include/core_cm4.h **** 
 423:.\CMSIS\Core\Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:.\CMSIS\Core\Include/core_cm4.h **** 
 427:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:.\CMSIS\Core\Include/core_cm4.h **** 
 429:.\CMSIS\Core\Include/core_cm4.h **** 
 430:.\CMSIS\Core\Include/core_cm4.h **** /**
 431:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 39


 432:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:.\CMSIS\Core\Include/core_cm4.h ****   @{
 435:.\CMSIS\Core\Include/core_cm4.h ****  */
 436:.\CMSIS\Core\Include/core_cm4.h **** 
 437:.\CMSIS\Core\Include/core_cm4.h **** /**
 438:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:.\CMSIS\Core\Include/core_cm4.h ****  */
 440:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 441:.\CMSIS\Core\Include/core_cm4.h **** {
 442:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:.\CMSIS\Core\Include/core_cm4.h **** } SCB_Type;
 464:.\CMSIS\Core\Include/core_cm4.h **** 
 465:.\CMSIS\Core\Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:.\CMSIS\Core\Include/core_cm4.h **** 
 469:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:.\CMSIS\Core\Include/core_cm4.h **** 
 472:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:.\CMSIS\Core\Include/core_cm4.h **** 
 475:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:.\CMSIS\Core\Include/core_cm4.h **** 
 478:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:.\CMSIS\Core\Include/core_cm4.h **** 
 481:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:.\CMSIS\Core\Include/core_cm4.h **** 
 485:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:.\CMSIS\Core\Include/core_cm4.h **** 
 488:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 40


 489:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:.\CMSIS\Core\Include/core_cm4.h **** 
 491:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:.\CMSIS\Core\Include/core_cm4.h **** 
 494:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:.\CMSIS\Core\Include/core_cm4.h **** 
 497:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:.\CMSIS\Core\Include/core_cm4.h **** 
 500:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:.\CMSIS\Core\Include/core_cm4.h **** 
 503:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:.\CMSIS\Core\Include/core_cm4.h **** 
 506:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:.\CMSIS\Core\Include/core_cm4.h **** 
 509:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:.\CMSIS\Core\Include/core_cm4.h **** 
 512:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:.\CMSIS\Core\Include/core_cm4.h **** 
 516:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:.\CMSIS\Core\Include/core_cm4.h **** 
 520:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:.\CMSIS\Core\Include/core_cm4.h **** 
 523:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:.\CMSIS\Core\Include/core_cm4.h **** 
 526:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:.\CMSIS\Core\Include/core_cm4.h **** 
 529:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:.\CMSIS\Core\Include/core_cm4.h **** 
 532:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:.\CMSIS\Core\Include/core_cm4.h **** 
 535:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:.\CMSIS\Core\Include/core_cm4.h **** 
 538:.\CMSIS\Core\Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:.\CMSIS\Core\Include/core_cm4.h **** 
 542:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:.\CMSIS\Core\Include/core_cm4.h **** 
 545:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 41


 546:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:.\CMSIS\Core\Include/core_cm4.h **** 
 548:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:.\CMSIS\Core\Include/core_cm4.h **** 
 552:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:.\CMSIS\Core\Include/core_cm4.h **** 
 555:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:.\CMSIS\Core\Include/core_cm4.h **** 
 558:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:.\CMSIS\Core\Include/core_cm4.h **** 
 561:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:.\CMSIS\Core\Include/core_cm4.h **** 
 564:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:.\CMSIS\Core\Include/core_cm4.h **** 
 567:.\CMSIS\Core\Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:.\CMSIS\Core\Include/core_cm4.h **** 
 571:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:.\CMSIS\Core\Include/core_cm4.h **** 
 574:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:.\CMSIS\Core\Include/core_cm4.h **** 
 577:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:.\CMSIS\Core\Include/core_cm4.h **** 
 580:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:.\CMSIS\Core\Include/core_cm4.h **** 
 583:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:.\CMSIS\Core\Include/core_cm4.h **** 
 586:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:.\CMSIS\Core\Include/core_cm4.h **** 
 589:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:.\CMSIS\Core\Include/core_cm4.h **** 
 592:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:.\CMSIS\Core\Include/core_cm4.h **** 
 595:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:.\CMSIS\Core\Include/core_cm4.h **** 
 598:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:.\CMSIS\Core\Include/core_cm4.h **** 
 601:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 42


 603:.\CMSIS\Core\Include/core_cm4.h **** 
 604:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:.\CMSIS\Core\Include/core_cm4.h **** 
 607:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:.\CMSIS\Core\Include/core_cm4.h **** 
 610:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:.\CMSIS\Core\Include/core_cm4.h **** 
 614:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:.\CMSIS\Core\Include/core_cm4.h **** 
 617:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:.\CMSIS\Core\Include/core_cm4.h **** 
 620:.\CMSIS\Core\Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:.\CMSIS\Core\Include/core_cm4.h **** 
 624:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:.\CMSIS\Core\Include/core_cm4.h **** 
 627:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:.\CMSIS\Core\Include/core_cm4.h **** 
 630:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:.\CMSIS\Core\Include/core_cm4.h **** 
 633:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:.\CMSIS\Core\Include/core_cm4.h **** 
 636:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:.\CMSIS\Core\Include/core_cm4.h **** 
 639:.\CMSIS\Core\Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:.\CMSIS\Core\Include/core_cm4.h **** 
 643:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:.\CMSIS\Core\Include/core_cm4.h **** 
 646:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:.\CMSIS\Core\Include/core_cm4.h **** 
 649:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:.\CMSIS\Core\Include/core_cm4.h **** 
 652:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:.\CMSIS\Core\Include/core_cm4.h **** 
 655:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:.\CMSIS\Core\Include/core_cm4.h **** 
 658:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 43


 660:.\CMSIS\Core\Include/core_cm4.h **** 
 661:.\CMSIS\Core\Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:.\CMSIS\Core\Include/core_cm4.h **** 
 665:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:.\CMSIS\Core\Include/core_cm4.h **** 
 668:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:.\CMSIS\Core\Include/core_cm4.h **** 
 671:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:.\CMSIS\Core\Include/core_cm4.h **** 
 674:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:.\CMSIS\Core\Include/core_cm4.h **** 
 677:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:.\CMSIS\Core\Include/core_cm4.h **** 
 680:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:.\CMSIS\Core\Include/core_cm4.h **** 
 684:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:.\CMSIS\Core\Include/core_cm4.h **** 
 687:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:.\CMSIS\Core\Include/core_cm4.h **** 
 690:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:.\CMSIS\Core\Include/core_cm4.h **** 
 694:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:.\CMSIS\Core\Include/core_cm4.h **** 
 697:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:.\CMSIS\Core\Include/core_cm4.h **** 
 700:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:.\CMSIS\Core\Include/core_cm4.h **** 
 703:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:.\CMSIS\Core\Include/core_cm4.h **** 
 706:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:.\CMSIS\Core\Include/core_cm4.h **** 
 708:.\CMSIS\Core\Include/core_cm4.h **** 
 709:.\CMSIS\Core\Include/core_cm4.h **** /**
 710:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:.\CMSIS\Core\Include/core_cm4.h ****   @{
 714:.\CMSIS\Core\Include/core_cm4.h ****  */
 715:.\CMSIS\Core\Include/core_cm4.h **** 
 716:.\CMSIS\Core\Include/core_cm4.h **** /**
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 44


 717:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:.\CMSIS\Core\Include/core_cm4.h ****  */
 719:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 720:.\CMSIS\Core\Include/core_cm4.h **** {
 721:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:.\CMSIS\Core\Include/core_cm4.h **** } SCnSCB_Type;
 725:.\CMSIS\Core\Include/core_cm4.h **** 
 726:.\CMSIS\Core\Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:.\CMSIS\Core\Include/core_cm4.h **** 
 730:.\CMSIS\Core\Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:.\CMSIS\Core\Include/core_cm4.h **** 
 734:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:.\CMSIS\Core\Include/core_cm4.h **** 
 737:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:.\CMSIS\Core\Include/core_cm4.h **** 
 740:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:.\CMSIS\Core\Include/core_cm4.h **** 
 743:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:.\CMSIS\Core\Include/core_cm4.h **** 
 746:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:.\CMSIS\Core\Include/core_cm4.h **** 
 748:.\CMSIS\Core\Include/core_cm4.h **** 
 749:.\CMSIS\Core\Include/core_cm4.h **** /**
 750:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:.\CMSIS\Core\Include/core_cm4.h ****   @{
 754:.\CMSIS\Core\Include/core_cm4.h ****  */
 755:.\CMSIS\Core\Include/core_cm4.h **** 
 756:.\CMSIS\Core\Include/core_cm4.h **** /**
 757:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:.\CMSIS\Core\Include/core_cm4.h ****  */
 759:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 760:.\CMSIS\Core\Include/core_cm4.h **** {
 761:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:.\CMSIS\Core\Include/core_cm4.h **** } SysTick_Type;
 766:.\CMSIS\Core\Include/core_cm4.h **** 
 767:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:.\CMSIS\Core\Include/core_cm4.h **** 
 771:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 45


 774:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:.\CMSIS\Core\Include/core_cm4.h **** 
 777:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:.\CMSIS\Core\Include/core_cm4.h **** 
 780:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:.\CMSIS\Core\Include/core_cm4.h **** 
 784:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:.\CMSIS\Core\Include/core_cm4.h **** 
 788:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:.\CMSIS\Core\Include/core_cm4.h **** 
 792:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:.\CMSIS\Core\Include/core_cm4.h **** 
 795:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:.\CMSIS\Core\Include/core_cm4.h **** 
 798:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:.\CMSIS\Core\Include/core_cm4.h **** 
 800:.\CMSIS\Core\Include/core_cm4.h **** 
 801:.\CMSIS\Core\Include/core_cm4.h **** /**
 802:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:.\CMSIS\Core\Include/core_cm4.h ****   @{
 806:.\CMSIS\Core\Include/core_cm4.h ****  */
 807:.\CMSIS\Core\Include/core_cm4.h **** 
 808:.\CMSIS\Core\Include/core_cm4.h **** /**
 809:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:.\CMSIS\Core\Include/core_cm4.h ****  */
 811:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 812:.\CMSIS\Core\Include/core_cm4.h **** {
 813:.\CMSIS\Core\Include/core_cm4.h ****   __OM  union
 814:.\CMSIS\Core\Include/core_cm4.h ****   {
 815:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:.\CMSIS\Core\Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 46


 831:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:.\CMSIS\Core\Include/core_cm4.h **** } ITM_Type;
 846:.\CMSIS\Core\Include/core_cm4.h **** 
 847:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:.\CMSIS\Core\Include/core_cm4.h **** 
 851:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:.\CMSIS\Core\Include/core_cm4.h **** 
 855:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:.\CMSIS\Core\Include/core_cm4.h **** 
 858:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:.\CMSIS\Core\Include/core_cm4.h **** 
 861:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:.\CMSIS\Core\Include/core_cm4.h **** 
 864:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:.\CMSIS\Core\Include/core_cm4.h **** 
 867:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:.\CMSIS\Core\Include/core_cm4.h **** 
 870:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:.\CMSIS\Core\Include/core_cm4.h **** 
 873:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:.\CMSIS\Core\Include/core_cm4.h **** 
 876:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:.\CMSIS\Core\Include/core_cm4.h **** 
 879:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:.\CMSIS\Core\Include/core_cm4.h **** 
 883:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:.\CMSIS\Core\Include/core_cm4.h **** 
 887:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 47


 888:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:.\CMSIS\Core\Include/core_cm4.h **** 
 891:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:.\CMSIS\Core\Include/core_cm4.h **** 
 895:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:.\CMSIS\Core\Include/core_cm4.h **** 
 898:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:.\CMSIS\Core\Include/core_cm4.h **** 
 901:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:.\CMSIS\Core\Include/core_cm4.h **** 
 903:.\CMSIS\Core\Include/core_cm4.h **** 
 904:.\CMSIS\Core\Include/core_cm4.h **** /**
 905:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:.\CMSIS\Core\Include/core_cm4.h ****   @{
 909:.\CMSIS\Core\Include/core_cm4.h ****  */
 910:.\CMSIS\Core\Include/core_cm4.h **** 
 911:.\CMSIS\Core\Include/core_cm4.h **** /**
 912:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:.\CMSIS\Core\Include/core_cm4.h ****  */
 914:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 915:.\CMSIS\Core\Include/core_cm4.h **** {
 916:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:.\CMSIS\Core\Include/core_cm4.h **** } DWT_Type;
 940:.\CMSIS\Core\Include/core_cm4.h **** 
 941:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 48


 945:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:.\CMSIS\Core\Include/core_cm4.h **** 
 948:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:.\CMSIS\Core\Include/core_cm4.h **** 
 951:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:.\CMSIS\Core\Include/core_cm4.h **** 
 954:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:.\CMSIS\Core\Include/core_cm4.h **** 
 957:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:.\CMSIS\Core\Include/core_cm4.h **** 
 960:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:.\CMSIS\Core\Include/core_cm4.h **** 
 963:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:.\CMSIS\Core\Include/core_cm4.h **** 
 966:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:.\CMSIS\Core\Include/core_cm4.h **** 
 969:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:.\CMSIS\Core\Include/core_cm4.h **** 
 972:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:.\CMSIS\Core\Include/core_cm4.h **** 
 975:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:.\CMSIS\Core\Include/core_cm4.h **** 
 978:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:.\CMSIS\Core\Include/core_cm4.h **** 
 981:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:.\CMSIS\Core\Include/core_cm4.h **** 
 984:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:.\CMSIS\Core\Include/core_cm4.h **** 
 987:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:.\CMSIS\Core\Include/core_cm4.h **** 
 990:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:.\CMSIS\Core\Include/core_cm4.h **** 
 993:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:.\CMSIS\Core\Include/core_cm4.h **** 
 996:.\CMSIS\Core\Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:.\CMSIS\Core\Include/core_cm4.h **** 
1000:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 49


1002:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:.\CMSIS\Core\Include/core_cm4.h **** 
1004:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:.\CMSIS\Core\Include/core_cm4.h **** 
1008:.\CMSIS\Core\Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:.\CMSIS\Core\Include/core_cm4.h **** 
1012:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:.\CMSIS\Core\Include/core_cm4.h **** 
1016:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:.\CMSIS\Core\Include/core_cm4.h **** 
1020:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:.\CMSIS\Core\Include/core_cm4.h **** 
1024:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:.\CMSIS\Core\Include/core_cm4.h **** 
1027:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:.\CMSIS\Core\Include/core_cm4.h **** 
1030:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:.\CMSIS\Core\Include/core_cm4.h **** 
1033:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:.\CMSIS\Core\Include/core_cm4.h **** 
1036:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:.\CMSIS\Core\Include/core_cm4.h **** 
1039:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:.\CMSIS\Core\Include/core_cm4.h **** 
1042:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:.\CMSIS\Core\Include/core_cm4.h **** 
1045:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:.\CMSIS\Core\Include/core_cm4.h **** 
1048:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:.\CMSIS\Core\Include/core_cm4.h **** 
1050:.\CMSIS\Core\Include/core_cm4.h **** 
1051:.\CMSIS\Core\Include/core_cm4.h **** /**
1052:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:.\CMSIS\Core\Include/core_cm4.h ****   @{
1056:.\CMSIS\Core\Include/core_cm4.h ****  */
1057:.\CMSIS\Core\Include/core_cm4.h **** 
1058:.\CMSIS\Core\Include/core_cm4.h **** /**
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 50


1059:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:.\CMSIS\Core\Include/core_cm4.h ****  */
1061:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1062:.\CMSIS\Core\Include/core_cm4.h **** {
1063:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:.\CMSIS\Core\Include/core_cm4.h **** } TPI_Type;
1088:.\CMSIS\Core\Include/core_cm4.h **** 
1089:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:.\CMSIS\Core\Include/core_cm4.h **** 
1093:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:.\CMSIS\Core\Include/core_cm4.h **** 
1096:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:.\CMSIS\Core\Include/core_cm4.h **** 
1100:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:.\CMSIS\Core\Include/core_cm4.h **** 
1104:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:.\CMSIS\Core\Include/core_cm4.h **** 
1107:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:.\CMSIS\Core\Include/core_cm4.h **** 
1110:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:.\CMSIS\Core\Include/core_cm4.h **** 
1113:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 51


1116:.\CMSIS\Core\Include/core_cm4.h **** 
1117:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:.\CMSIS\Core\Include/core_cm4.h **** 
1120:.\CMSIS\Core\Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:.\CMSIS\Core\Include/core_cm4.h **** 
1124:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:.\CMSIS\Core\Include/core_cm4.h **** 
1128:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:.\CMSIS\Core\Include/core_cm4.h **** 
1131:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:.\CMSIS\Core\Include/core_cm4.h **** 
1134:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:.\CMSIS\Core\Include/core_cm4.h **** 
1137:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:.\CMSIS\Core\Include/core_cm4.h **** 
1140:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:.\CMSIS\Core\Include/core_cm4.h **** 
1143:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:.\CMSIS\Core\Include/core_cm4.h **** 
1146:.\CMSIS\Core\Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:.\CMSIS\Core\Include/core_cm4.h **** 
1150:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:.\CMSIS\Core\Include/core_cm4.h **** 
1154:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:.\CMSIS\Core\Include/core_cm4.h **** 
1157:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:.\CMSIS\Core\Include/core_cm4.h **** 
1160:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:.\CMSIS\Core\Include/core_cm4.h **** 
1163:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:.\CMSIS\Core\Include/core_cm4.h **** 
1166:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:.\CMSIS\Core\Include/core_cm4.h **** 
1169:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:.\CMSIS\Core\Include/core_cm4.h **** 
1172:.\CMSIS\Core\Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 52


1173:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:.\CMSIS\Core\Include/core_cm4.h **** 
1176:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:.\CMSIS\Core\Include/core_cm4.h **** 
1180:.\CMSIS\Core\Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:.\CMSIS\Core\Include/core_cm4.h **** 
1184:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:.\CMSIS\Core\Include/core_cm4.h **** 
1187:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:.\CMSIS\Core\Include/core_cm4.h **** 
1190:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:.\CMSIS\Core\Include/core_cm4.h **** 
1193:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:.\CMSIS\Core\Include/core_cm4.h **** 
1196:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:.\CMSIS\Core\Include/core_cm4.h **** 
1199:.\CMSIS\Core\Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:.\CMSIS\Core\Include/core_cm4.h **** 
1203:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:.\CMSIS\Core\Include/core_cm4.h **** 
1206:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:.\CMSIS\Core\Include/core_cm4.h **** 
1208:.\CMSIS\Core\Include/core_cm4.h **** 
1209:.\CMSIS\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:.\CMSIS\Core\Include/core_cm4.h **** /**
1211:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:.\CMSIS\Core\Include/core_cm4.h ****   @{
1215:.\CMSIS\Core\Include/core_cm4.h ****  */
1216:.\CMSIS\Core\Include/core_cm4.h **** 
1217:.\CMSIS\Core\Include/core_cm4.h **** /**
1218:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:.\CMSIS\Core\Include/core_cm4.h ****  */
1220:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1221:.\CMSIS\Core\Include/core_cm4.h **** {
1222:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 53


1230:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:.\CMSIS\Core\Include/core_cm4.h **** } MPU_Type;
1234:.\CMSIS\Core\Include/core_cm4.h **** 
1235:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:.\CMSIS\Core\Include/core_cm4.h **** 
1237:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Type Register Definitions */
1238:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:.\CMSIS\Core\Include/core_cm4.h **** 
1241:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:.\CMSIS\Core\Include/core_cm4.h **** 
1244:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:.\CMSIS\Core\Include/core_cm4.h **** 
1247:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Control Register Definitions */
1248:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:.\CMSIS\Core\Include/core_cm4.h **** 
1251:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:.\CMSIS\Core\Include/core_cm4.h **** 
1254:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:.\CMSIS\Core\Include/core_cm4.h **** 
1257:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:.\CMSIS\Core\Include/core_cm4.h **** 
1261:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:.\CMSIS\Core\Include/core_cm4.h **** 
1265:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:.\CMSIS\Core\Include/core_cm4.h **** 
1268:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:.\CMSIS\Core\Include/core_cm4.h **** 
1271:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:.\CMSIS\Core\Include/core_cm4.h **** 
1275:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:.\CMSIS\Core\Include/core_cm4.h **** 
1278:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:.\CMSIS\Core\Include/core_cm4.h **** 
1281:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:.\CMSIS\Core\Include/core_cm4.h **** 
1284:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 54


1287:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:.\CMSIS\Core\Include/core_cm4.h **** 
1290:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:.\CMSIS\Core\Include/core_cm4.h **** 
1293:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:.\CMSIS\Core\Include/core_cm4.h **** 
1296:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:.\CMSIS\Core\Include/core_cm4.h **** 
1299:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:.\CMSIS\Core\Include/core_cm4.h **** 
1302:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:.\CMSIS\Core\Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:.\CMSIS\Core\Include/core_cm4.h **** 
1305:.\CMSIS\Core\Include/core_cm4.h **** 
1306:.\CMSIS\Core\Include/core_cm4.h **** /**
1307:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:.\CMSIS\Core\Include/core_cm4.h ****   @{
1311:.\CMSIS\Core\Include/core_cm4.h ****  */
1312:.\CMSIS\Core\Include/core_cm4.h **** 
1313:.\CMSIS\Core\Include/core_cm4.h **** /**
1314:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:.\CMSIS\Core\Include/core_cm4.h ****  */
1316:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1317:.\CMSIS\Core\Include/core_cm4.h **** {
1318:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:.\CMSIS\Core\Include/core_cm4.h **** } FPU_Type;
1325:.\CMSIS\Core\Include/core_cm4.h **** 
1326:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:.\CMSIS\Core\Include/core_cm4.h **** 
1330:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:.\CMSIS\Core\Include/core_cm4.h **** 
1333:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:.\CMSIS\Core\Include/core_cm4.h **** 
1336:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:.\CMSIS\Core\Include/core_cm4.h **** 
1339:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:.\CMSIS\Core\Include/core_cm4.h **** 
1342:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 55


1344:.\CMSIS\Core\Include/core_cm4.h **** 
1345:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:.\CMSIS\Core\Include/core_cm4.h **** 
1348:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:.\CMSIS\Core\Include/core_cm4.h **** 
1351:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:.\CMSIS\Core\Include/core_cm4.h **** 
1354:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:.\CMSIS\Core\Include/core_cm4.h **** 
1358:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:.\CMSIS\Core\Include/core_cm4.h **** 
1362:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:.\CMSIS\Core\Include/core_cm4.h **** 
1365:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:.\CMSIS\Core\Include/core_cm4.h **** 
1368:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:.\CMSIS\Core\Include/core_cm4.h **** 
1371:.\CMSIS\Core\Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:.\CMSIS\Core\Include/core_cm4.h **** 
1375:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:.\CMSIS\Core\Include/core_cm4.h **** 
1378:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:.\CMSIS\Core\Include/core_cm4.h **** 
1381:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:.\CMSIS\Core\Include/core_cm4.h **** 
1384:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:.\CMSIS\Core\Include/core_cm4.h **** 
1387:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:.\CMSIS\Core\Include/core_cm4.h **** 
1390:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:.\CMSIS\Core\Include/core_cm4.h **** 
1393:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:.\CMSIS\Core\Include/core_cm4.h **** 
1396:.\CMSIS\Core\Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:.\CMSIS\Core\Include/core_cm4.h **** 
1400:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 56


1401:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:.\CMSIS\Core\Include/core_cm4.h **** 
1403:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:.\CMSIS\Core\Include/core_cm4.h **** 
1406:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:.\CMSIS\Core\Include/core_cm4.h **** 
1409:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:.\CMSIS\Core\Include/core_cm4.h **** 
1411:.\CMSIS\Core\Include/core_cm4.h **** 
1412:.\CMSIS\Core\Include/core_cm4.h **** /**
1413:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:.\CMSIS\Core\Include/core_cm4.h ****   @{
1417:.\CMSIS\Core\Include/core_cm4.h ****  */
1418:.\CMSIS\Core\Include/core_cm4.h **** 
1419:.\CMSIS\Core\Include/core_cm4.h **** /**
1420:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:.\CMSIS\Core\Include/core_cm4.h ****  */
1422:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1423:.\CMSIS\Core\Include/core_cm4.h **** {
1424:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:.\CMSIS\Core\Include/core_cm4.h **** } CoreDebug_Type;
1429:.\CMSIS\Core\Include/core_cm4.h **** 
1430:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:.\CMSIS\Core\Include/core_cm4.h **** 
1434:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:.\CMSIS\Core\Include/core_cm4.h **** 
1437:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:.\CMSIS\Core\Include/core_cm4.h **** 
1440:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:.\CMSIS\Core\Include/core_cm4.h **** 
1443:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:.\CMSIS\Core\Include/core_cm4.h **** 
1446:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:.\CMSIS\Core\Include/core_cm4.h **** 
1449:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:.\CMSIS\Core\Include/core_cm4.h **** 
1452:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:.\CMSIS\Core\Include/core_cm4.h **** 
1455:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 57


1458:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:.\CMSIS\Core\Include/core_cm4.h **** 
1461:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:.\CMSIS\Core\Include/core_cm4.h **** 
1464:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:.\CMSIS\Core\Include/core_cm4.h **** 
1467:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:.\CMSIS\Core\Include/core_cm4.h **** 
1471:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:.\CMSIS\Core\Include/core_cm4.h **** 
1474:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:.\CMSIS\Core\Include/core_cm4.h **** 
1478:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:.\CMSIS\Core\Include/core_cm4.h **** 
1481:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:.\CMSIS\Core\Include/core_cm4.h **** 
1484:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:.\CMSIS\Core\Include/core_cm4.h **** 
1487:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:.\CMSIS\Core\Include/core_cm4.h **** 
1490:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:.\CMSIS\Core\Include/core_cm4.h **** 
1493:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:.\CMSIS\Core\Include/core_cm4.h **** 
1496:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:.\CMSIS\Core\Include/core_cm4.h **** 
1499:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:.\CMSIS\Core\Include/core_cm4.h **** 
1502:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:.\CMSIS\Core\Include/core_cm4.h **** 
1505:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:.\CMSIS\Core\Include/core_cm4.h **** 
1508:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:.\CMSIS\Core\Include/core_cm4.h **** 
1511:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:.\CMSIS\Core\Include/core_cm4.h **** 
1514:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 58


1515:.\CMSIS\Core\Include/core_cm4.h **** 
1516:.\CMSIS\Core\Include/core_cm4.h **** 
1517:.\CMSIS\Core\Include/core_cm4.h **** /**
1518:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:.\CMSIS\Core\Include/core_cm4.h ****   @{
1522:.\CMSIS\Core\Include/core_cm4.h ****  */
1523:.\CMSIS\Core\Include/core_cm4.h **** 
1524:.\CMSIS\Core\Include/core_cm4.h **** /**
1525:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:.\CMSIS\Core\Include/core_cm4.h ****   \return           Masked and shifted value.
1529:.\CMSIS\Core\Include/core_cm4.h **** */
1530:.\CMSIS\Core\Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:.\CMSIS\Core\Include/core_cm4.h **** 
1532:.\CMSIS\Core\Include/core_cm4.h **** /**
1533:.\CMSIS\Core\Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:.\CMSIS\Core\Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:.\CMSIS\Core\Include/core_cm4.h **** */
1538:.\CMSIS\Core\Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:.\CMSIS\Core\Include/core_cm4.h **** 
1540:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:.\CMSIS\Core\Include/core_cm4.h **** 
1542:.\CMSIS\Core\Include/core_cm4.h **** 
1543:.\CMSIS\Core\Include/core_cm4.h **** /**
1544:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:.\CMSIS\Core\Include/core_cm4.h ****   @{
1548:.\CMSIS\Core\Include/core_cm4.h ****  */
1549:.\CMSIS\Core\Include/core_cm4.h **** 
1550:.\CMSIS\Core\Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:.\CMSIS\Core\Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:.\CMSIS\Core\Include/core_cm4.h **** 
1560:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:.\CMSIS\Core\Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:.\CMSIS\Core\Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:.\CMSIS\Core\Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:.\CMSIS\Core\Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:.\CMSIS\Core\Include/core_cm4.h **** 
1569:.\CMSIS\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:.\CMSIS\Core\Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:.\CMSIS\Core\Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 59


1572:.\CMSIS\Core\Include/core_cm4.h **** #endif
1573:.\CMSIS\Core\Include/core_cm4.h **** 
1574:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:.\CMSIS\Core\Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:.\CMSIS\Core\Include/core_cm4.h **** 
1577:.\CMSIS\Core\Include/core_cm4.h **** /*@} */
1578:.\CMSIS\Core\Include/core_cm4.h **** 
1579:.\CMSIS\Core\Include/core_cm4.h **** 
1580:.\CMSIS\Core\Include/core_cm4.h **** 
1581:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
1582:.\CMSIS\Core\Include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:.\CMSIS\Core\Include/core_cm4.h ****   Core Function Interface contains:
1584:.\CMSIS\Core\Include/core_cm4.h ****   - Core NVIC Functions
1585:.\CMSIS\Core\Include/core_cm4.h ****   - Core SysTick Functions
1586:.\CMSIS\Core\Include/core_cm4.h ****   - Core Debug Functions
1587:.\CMSIS\Core\Include/core_cm4.h ****   - Core Register Access Functions
1588:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
1589:.\CMSIS\Core\Include/core_cm4.h **** /**
1590:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:.\CMSIS\Core\Include/core_cm4.h **** */
1592:.\CMSIS\Core\Include/core_cm4.h **** 
1593:.\CMSIS\Core\Include/core_cm4.h **** 
1594:.\CMSIS\Core\Include/core_cm4.h **** 
1595:.\CMSIS\Core\Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:.\CMSIS\Core\Include/core_cm4.h **** /**
1597:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:.\CMSIS\Core\Include/core_cm4.h ****   @{
1601:.\CMSIS\Core\Include/core_cm4.h ****  */
1602:.\CMSIS\Core\Include/core_cm4.h **** 
1603:.\CMSIS\Core\Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:.\CMSIS\Core\Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:.\CMSIS\Core\Include/core_cm4.h ****   #endif
1607:.\CMSIS\Core\Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:.\CMSIS\Core\Include/core_cm4.h **** #else
1609:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:.\CMSIS\Core\Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:.\CMSIS\Core\Include/core_cm4.h **** 
1623:.\CMSIS\Core\Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:.\CMSIS\Core\Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:.\CMSIS\Core\Include/core_cm4.h ****   #endif
1627:.\CMSIS\Core\Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:.\CMSIS\Core\Include/core_cm4.h **** #else
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 60


1629:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:.\CMSIS\Core\Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:.\CMSIS\Core\Include/core_cm4.h **** 
1633:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:.\CMSIS\Core\Include/core_cm4.h **** 
1635:.\CMSIS\Core\Include/core_cm4.h **** 
1636:.\CMSIS\Core\Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1637:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1638:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1639:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1640:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1641:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1642:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1643:.\CMSIS\Core\Include/core_cm4.h **** 
1644:.\CMSIS\Core\Include/core_cm4.h **** 
1645:.\CMSIS\Core\Include/core_cm4.h **** /**
1646:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Set Priority Grouping
1647:.\CMSIS\Core\Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1648:.\CMSIS\Core\Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1649:.\CMSIS\Core\Include/core_cm4.h ****            Only values from 0..7 are used.
1650:.\CMSIS\Core\Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1651:.\CMSIS\Core\Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1652:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1653:.\CMSIS\Core\Include/core_cm4.h ****  */
1654:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1655:.\CMSIS\Core\Include/core_cm4.h **** {
1656:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t reg_value;
1657:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1658:.\CMSIS\Core\Include/core_cm4.h **** 
1659:.\CMSIS\Core\Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1660:.\CMSIS\Core\Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1661:.\CMSIS\Core\Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1662:.\CMSIS\Core\Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1663:.\CMSIS\Core\Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1664:.\CMSIS\Core\Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1665:.\CMSIS\Core\Include/core_cm4.h **** }
1666:.\CMSIS\Core\Include/core_cm4.h **** 
1667:.\CMSIS\Core\Include/core_cm4.h **** 
1668:.\CMSIS\Core\Include/core_cm4.h **** /**
1669:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Priority Grouping
1670:.\CMSIS\Core\Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1671:.\CMSIS\Core\Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1672:.\CMSIS\Core\Include/core_cm4.h ****  */
1673:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1674:.\CMSIS\Core\Include/core_cm4.h **** {
1675:.\CMSIS\Core\Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1676:.\CMSIS\Core\Include/core_cm4.h **** }
1677:.\CMSIS\Core\Include/core_cm4.h **** 
1678:.\CMSIS\Core\Include/core_cm4.h **** 
1679:.\CMSIS\Core\Include/core_cm4.h **** /**
1680:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Enable Interrupt
1681:.\CMSIS\Core\Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1682:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1684:.\CMSIS\Core\Include/core_cm4.h ****  */
1685:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 61


1686:.\CMSIS\Core\Include/core_cm4.h **** {
1687:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1688:.\CMSIS\Core\Include/core_cm4.h ****   {
1689:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1690:.\CMSIS\Core\Include/core_cm4.h ****   }
1691:.\CMSIS\Core\Include/core_cm4.h **** }
1692:.\CMSIS\Core\Include/core_cm4.h **** 
1693:.\CMSIS\Core\Include/core_cm4.h **** 
1694:.\CMSIS\Core\Include/core_cm4.h **** /**
1695:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1696:.\CMSIS\Core\Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1697:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1698:.\CMSIS\Core\Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1699:.\CMSIS\Core\Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1700:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1701:.\CMSIS\Core\Include/core_cm4.h ****  */
1702:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1703:.\CMSIS\Core\Include/core_cm4.h **** {
1704:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1705:.\CMSIS\Core\Include/core_cm4.h ****   {
1706:.\CMSIS\Core\Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1707:.\CMSIS\Core\Include/core_cm4.h ****   }
1708:.\CMSIS\Core\Include/core_cm4.h ****   else
1709:.\CMSIS\Core\Include/core_cm4.h ****   {
1710:.\CMSIS\Core\Include/core_cm4.h ****     return(0U);
1711:.\CMSIS\Core\Include/core_cm4.h ****   }
1712:.\CMSIS\Core\Include/core_cm4.h **** }
1713:.\CMSIS\Core\Include/core_cm4.h **** 
1714:.\CMSIS\Core\Include/core_cm4.h **** 
1715:.\CMSIS\Core\Include/core_cm4.h **** /**
1716:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Disable Interrupt
1717:.\CMSIS\Core\Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1718:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1719:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1720:.\CMSIS\Core\Include/core_cm4.h ****  */
1721:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1722:.\CMSIS\Core\Include/core_cm4.h **** {
1723:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1724:.\CMSIS\Core\Include/core_cm4.h ****   {
1725:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1726:.\CMSIS\Core\Include/core_cm4.h ****     __DSB();
1727:.\CMSIS\Core\Include/core_cm4.h ****     __ISB();
1728:.\CMSIS\Core\Include/core_cm4.h ****   }
1729:.\CMSIS\Core\Include/core_cm4.h **** }
1730:.\CMSIS\Core\Include/core_cm4.h **** 
1731:.\CMSIS\Core\Include/core_cm4.h **** 
1732:.\CMSIS\Core\Include/core_cm4.h **** /**
1733:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Pending Interrupt
1734:.\CMSIS\Core\Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1735:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1736:.\CMSIS\Core\Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1737:.\CMSIS\Core\Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1738:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1739:.\CMSIS\Core\Include/core_cm4.h ****  */
1740:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1741:.\CMSIS\Core\Include/core_cm4.h **** {
1742:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 62


1743:.\CMSIS\Core\Include/core_cm4.h ****   {
1744:.\CMSIS\Core\Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1745:.\CMSIS\Core\Include/core_cm4.h ****   }
1746:.\CMSIS\Core\Include/core_cm4.h ****   else
1747:.\CMSIS\Core\Include/core_cm4.h ****   {
1748:.\CMSIS\Core\Include/core_cm4.h ****     return(0U);
1749:.\CMSIS\Core\Include/core_cm4.h ****   }
1750:.\CMSIS\Core\Include/core_cm4.h **** }
1751:.\CMSIS\Core\Include/core_cm4.h **** 
1752:.\CMSIS\Core\Include/core_cm4.h **** 
1753:.\CMSIS\Core\Include/core_cm4.h **** /**
1754:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Set Pending Interrupt
1755:.\CMSIS\Core\Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1756:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1757:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1758:.\CMSIS\Core\Include/core_cm4.h ****  */
1759:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1760:.\CMSIS\Core\Include/core_cm4.h **** {
1761:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1762:.\CMSIS\Core\Include/core_cm4.h ****   {
1763:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1764:.\CMSIS\Core\Include/core_cm4.h ****   }
1765:.\CMSIS\Core\Include/core_cm4.h **** }
1766:.\CMSIS\Core\Include/core_cm4.h **** 
1767:.\CMSIS\Core\Include/core_cm4.h **** 
1768:.\CMSIS\Core\Include/core_cm4.h **** /**
1769:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1770:.\CMSIS\Core\Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1771:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1772:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1773:.\CMSIS\Core\Include/core_cm4.h ****  */
1774:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1775:.\CMSIS\Core\Include/core_cm4.h **** {
1776:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  68              		.loc 3 1776 0
  69 0024 002B     		cmp	r3, #0
  70 0026 09DB     		blt	.L1
1777:.\CMSIS\Core\Include/core_cm4.h ****   {
1778:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  71              		.loc 3 1778 0
  72 0028 5A09     		lsrs	r2, r3, #5
  73 002a 03F01F03 		and	r3, r3, #31
  74              	.LVL4:
  75 002e 0121     		movs	r1, #1
  76 0030 01FA03F3 		lsl	r3, r1, r3
  77 0034 6032     		adds	r2, r2, #96
  78 0036 0549     		ldr	r1, .L4+12
  79 0038 41F82230 		str	r3, [r1, r2, lsl #2]
  80              	.LVL5:
  81              	.L1:
  82 003c 08BD     		pop	{r3, pc}
  83              	.L5:
  84 003e 00BF     		.align	2
  85              	.L4:
  86 0040 00000000 		.word	bouton_semph
  87 0044 00003240 		.word	1077018624
  88 0048 00000000 		.word	Bouton_ISR_cfg
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 63


  89 004c 00E100E0 		.word	-536813312
  90              	.LBE17:
  91              	.LBE16:
  92              		.cfi_endproc
  93              	.LFE660:
  94              		.size	isr_bouton, .-isr_bouton
  95              		.section	.text.Task_Bouton2,"ax",%progbits
  96              		.align	2
  97              		.global	Task_Bouton2
  98              		.thumb
  99              		.thumb_func
 100              		.type	Task_Bouton2, %function
 101              	Task_Bouton2:
 102              	.LFB661:
  61:main_cm4.c    **** 
  62:main_cm4.c    **** }
  63:main_cm4.c    **** 
  64:main_cm4.c    **** 
  65:main_cm4.c    **** void Task_Bouton2(void *arg){
 103              		.loc 1 65 0
 104              		.cfi_startproc
 105              		@ args = 0, pretend = 0, frame = 8
 106              		@ frame_needed = 0, uses_anonymous_args = 0
 107              	.LVL6:
 108 0000 00B5     		push	{lr}
 109              		.cfi_def_cfa_offset 4
 110              		.cfi_offset 14, -4
 111 0002 83B0     		sub	sp, sp, #12
 112              		.cfi_def_cfa_offset 16
  66:main_cm4.c    ****     
  67:main_cm4.c    ****     (void) arg;
  68:main_cm4.c    ****     
  69:main_cm4.c    ****     touch_data_t currentTouch = NO_TOUCH;
 113              		.loc 1 69 0
 114 0004 0323     		movs	r3, #3
 115 0006 8DF80730 		strb	r3, [sp, #7]
 116              	.LVL7:
 117              	.L7:
  70:main_cm4.c    ****     
  71:main_cm4.c    ****     for(;;){
  72:main_cm4.c    ****         
  73:main_cm4.c    ****         if(xSemaphoreTake(bouton_semph, portMAX_DELAY) == pdTRUE){
 118              		.loc 1 73 0
 119 000a 0C4B     		ldr	r3, .L10
 120 000c 1868     		ldr	r0, [r3]
 121 000e 4FF0FF31 		mov	r1, #-1
 122 0012 FFF7FEFF 		bl	xQueueSemaphoreTake
 123              	.LVL8:
 124 0016 0128     		cmp	r0, #1
 125 0018 F7D1     		bne	.L7
  74:main_cm4.c    ****             
  75:main_cm4.c    ****             currentTouch =  BUTTON2_TOUCHED;
 126              		.loc 1 75 0
 127 001a 02A9     		add	r1, sp, #8
 128 001c 0223     		movs	r3, #2
 129 001e 01F8013D 		strb	r3, [r1, #-1]!
  76:main_cm4.c    ****             xQueueSend(touchDataQ, &currentTouch, ( TickType_t ) 0);
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 64


 130              		.loc 1 76 0
 131 0022 0023     		movs	r3, #0
 132 0024 1A46     		mov	r2, r3
 133 0026 0648     		ldr	r0, .L10+4
 134 0028 0068     		ldr	r0, [r0]
 135 002a FFF7FEFF 		bl	xQueueGenericSend
 136              	.LVL9:
  77:main_cm4.c    ****             currentTouch = NO_TOUCH;
 137              		.loc 1 77 0
 138 002e 0323     		movs	r3, #3
 139 0030 8DF80730 		strb	r3, [sp, #7]
  78:main_cm4.c    ****             vTaskDelay(pdMS_TO_TICKS(100));
 140              		.loc 1 78 0
 141 0034 6420     		movs	r0, #100
 142 0036 FFF7FEFF 		bl	vTaskDelay
 143              	.LVL10:
 144 003a E6E7     		b	.L7
 145              	.L11:
 146              		.align	2
 147              	.L10:
 148 003c 00000000 		.word	bouton_semph
 149 0040 00000000 		.word	touchDataQ
 150              		.cfi_endproc
 151              	.LFE661:
 152              		.size	Task_Bouton2, .-Task_Bouton2
 153              		.section	.text.main,"ax",%progbits
 154              		.align	2
 155              		.global	main
 156              		.thumb
 157              		.thumb_func
 158              		.type	main, %function
 159              	main:
 160              	.LFB662:
  79:main_cm4.c    ****             
  80:main_cm4.c    ****             //vTaskDelay(pdMS_TO_TICKS(20));
  81:main_cm4.c    ****         }
  82:main_cm4.c    **** 
  83:main_cm4.c    ****     }
  84:main_cm4.c    **** }
  85:main_cm4.c    **** 
  86:main_cm4.c    **** /*************************************************************************/
  87:main_cm4.c    **** 
  88:main_cm4.c    **** 
  89:main_cm4.c    **** 
  90:main_cm4.c    **** 
  91:main_cm4.c    **** int main(void)
  92:main_cm4.c    **** {
 161              		.loc 1 92 0
 162              		.cfi_startproc
 163              		@ Volatile: function does not return.
 164              		@ args = 0, pretend = 0, frame = 0
 165              		@ frame_needed = 0, uses_anonymous_args = 0
 166 0000 00B5     		push	{lr}
 167              		.cfi_def_cfa_offset 4
 168              		.cfi_offset 14, -4
 169 0002 83B0     		sub	sp, sp, #12
 170              		.cfi_def_cfa_offset 16
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 65


  93:main_cm4.c    ****     bouton_semph = xSemaphoreCreateBinary();
 171              		.loc 1 93 0
 172 0004 0322     		movs	r2, #3
 173 0006 0021     		movs	r1, #0
 174 0008 0120     		movs	r0, #1
 175 000a FFF7FEFF 		bl	xQueueGenericCreate
 176              	.LVL11:
 177 000e 2E4B     		ldr	r3, .L18
 178 0010 1860     		str	r0, [r3]
 179              	.LBB18:
 180              	.LBB19:
 181              		.file 4 ".\\CMSIS\\Core\\Include/cmsis_gcc.h"
   1:.\CMSIS\Core\Include/cmsis_gcc.h **** /**************************************************************************//**
   2:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:.\CMSIS\Core\Include/cmsis_gcc.h ****  ******************************************************************************/
   7:.\CMSIS\Core\Include/cmsis_gcc.h **** /*
   8:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  10:.\CMSIS\Core\Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  12:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.\CMSIS\Core\Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:.\CMSIS\Core\Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  16:.\CMSIS\Core\Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  18:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.\CMSIS\Core\Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.\CMSIS\Core\Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.\CMSIS\Core\Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:.\CMSIS\Core\Include/cmsis_gcc.h ****  * limitations under the License.
  23:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
  24:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  25:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  28:.\CMSIS\Core\Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  34:.\CMSIS\Core\Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  38:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  39:.\CMSIS\Core\Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __ASM
  41:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  43:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 66


  46:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  49:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif                                           
  52:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  55:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __USED
  56:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  58:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  61:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  64:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  67:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  70:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:.\CMSIS\Core\Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  78:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  86:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  94:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 102:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 67


 103:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 110:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 113:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 116:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 117:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 118:.\CMSIS\Core\Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:.\CMSIS\Core\Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:.\CMSIS\Core\Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:.\CMSIS\Core\Include/cmsis_gcc.h ****   @{
 122:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 123:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 124:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 125:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:.\CMSIS\Core\Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 129:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 131:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 182              		.loc 4 131 0
 183              		.syntax unified
 184              	@ 131 ".\CMSIS\Core\Include/cmsis_gcc.h" 1
 185 0012 62B6     		cpsie i
 186              	@ 0 "" 2
 187              		.thumb
 188              		.syntax unified
 189              	.LBE19:
 190              	.LBE18:
  94:main_cm4.c    ****     
  95:main_cm4.c    ****     
  96:main_cm4.c    ****     __enable_irq(); /* Enable global interrupts. */
  97:main_cm4.c    ****     
  98:main_cm4.c    ****     DisplayInit();
 191              		.loc 1 98 0
 192 0014 FFF7FEFF 		bl	DisplayInit
 193              	.LVL12:
  99:main_cm4.c    ****     I2C_MAX_Start();
 194              		.loc 1 99 0
 195 0018 FFF7FEFF 		bl	I2C_MAX_Start
 196              	.LVL13:
 100:main_cm4.c    ****     MAX30102_config();
 197              		.loc 1 100 0
 198 001c FFF7FEFF 		bl	MAX30102_config
 199              	.LVL14:
 101:main_cm4.c    ****     
 102:main_cm4.c    **** 
 103:main_cm4.c    ****     
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 68


 104:main_cm4.c    ****     /* Initialisation de CapSense */
 105:main_cm4.c    ****     
 106:main_cm4.c    ****     //CapSense_Start();
 107:main_cm4.c    ****     //CapSense_ScanAllWidgets();
 108:main_cm4.c    ****     
 109:main_cm4.c    ****     /* Initialisation des tasks */
 110:main_cm4.c    ****         /* Create the queues. See the respective data-types for details of queue
 111:main_cm4.c    ****        contents */
 112:main_cm4.c    ****     
 113:main_cm4.c    ****     touchDataQ = xQueueCreate(10, sizeof(touch_data_t));
 200              		.loc 1 113 0
 201 0020 0022     		movs	r2, #0
 202 0022 0121     		movs	r1, #1
 203 0024 0A20     		movs	r0, #10
 204 0026 FFF7FEFF 		bl	xQueueGenericCreate
 205              	.LVL15:
 206 002a 284B     		ldr	r3, .L18+4
 207 002c 1860     		str	r0, [r3]
 114:main_cm4.c    ****     
 115:main_cm4.c    ****         
 116:main_cm4.c    ****     Cy_SysInt_Init(&Bouton_ISR_cfg, isr_bouton);
 208              		.loc 1 116 0
 209 002e 284C     		ldr	r4, .L18+8
 210 0030 2849     		ldr	r1, .L18+12
 211 0032 2046     		mov	r0, r4
 212 0034 FFF7FEFF 		bl	Cy_SysInt_Init
 213              	.LVL16:
 117:main_cm4.c    ****     NVIC_ClearPendingIRQ(Bouton_ISR_cfg.intrSrc);
 214              		.loc 1 117 0
 215 0038 B4F90030 		ldrsh	r3, [r4]
 216              	.LVL17:
 217              	.LBB20:
 218              	.LBB21:
1776:.\CMSIS\Core\Include/core_cm4.h ****   {
 219              		.loc 3 1776 0
 220 003c 002B     		cmp	r3, #0
 221 003e 08DB     		blt	.L13
 222              		.loc 3 1778 0
 223 0040 5A09     		lsrs	r2, r3, #5
 224 0042 03F01F00 		and	r0, r3, #31
 225 0046 0121     		movs	r1, #1
 226 0048 8140     		lsls	r1, r1, r0
 227 004a 6032     		adds	r2, r2, #96
 228 004c 2248     		ldr	r0, .L18+16
 229 004e 40F82210 		str	r1, [r0, r2, lsl #2]
 230              	.L13:
 231              	.LVL18:
 232              	.LBE21:
 233              	.LBE20:
 234              	.LBB22:
 235              	.LBB23:
1687:.\CMSIS\Core\Include/core_cm4.h ****   {
 236              		.loc 3 1687 0
 237 0052 002B     		cmp	r3, #0
 238 0054 08DB     		blt	.L14
1689:.\CMSIS\Core\Include/core_cm4.h ****   }
 239              		.loc 3 1689 0
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 69


 240 0056 5909     		lsrs	r1, r3, #5
 241 0058 03F01F03 		and	r3, r3, #31
 242              	.LVL19:
 243 005c 0122     		movs	r2, #1
 244 005e 02FA03F3 		lsl	r3, r2, r3
 245 0062 1D4A     		ldr	r2, .L18+16
 246 0064 42F82130 		str	r3, [r2, r1, lsl #2]
 247              	.L14:
 248              	.LVL20:
 249              	.LBE23:
 250              	.LBE22:
 118:main_cm4.c    ****     NVIC_EnableIRQ(Bouton_ISR_cfg.intrSrc);
 119:main_cm4.c    ****     
 120:main_cm4.c    ****          
 121:main_cm4.c    ****     /* Create the user Tasks. See the respective Task definition for more
 122:main_cm4.c    ****        details of these tasks */       
 123:main_cm4.c    ****     xTaskCreate(Task_Touch, "Touch Task", TOUCH_TASK_STACK_SIZE, NULL, TASK_TOUCH_PRIORITY, NULL);
 251              		.loc 1 123 0
 252 0068 0024     		movs	r4, #0
 253 006a 0194     		str	r4, [sp, #4]
 254 006c 0A23     		movs	r3, #10
 255 006e 0093     		str	r3, [sp]
 256 0070 2346     		mov	r3, r4
 257 0072 8022     		movs	r2, #128
 258 0074 1949     		ldr	r1, .L18+20
 259 0076 1A48     		ldr	r0, .L18+24
 260 0078 FFF7FEFF 		bl	xTaskCreate
 261              	.LVL21:
 124:main_cm4.c    **** 
 125:main_cm4.c    ****     xTaskCreate(Task_AffichageGraphique, "Task A", DISPLAY_TASK_STACK_SIZE, NULL, TASK_DISPLAY_PRIO
 262              		.loc 1 125 0
 263 007c 0194     		str	r4, [sp, #4]
 264 007e 0525     		movs	r5, #5
 265 0080 0095     		str	r5, [sp]
 266 0082 2346     		mov	r3, r4
 267 0084 8022     		movs	r2, #128
 268 0086 1749     		ldr	r1, .L18+28
 269 0088 1748     		ldr	r0, .L18+32
 270 008a FFF7FEFF 		bl	xTaskCreate
 271              	.LVL22:
 126:main_cm4.c    ****     
 127:main_cm4.c    ****     xTaskCreate(Task_Bouton2, "Task Bouton 2", BOUTON_TASK_STACK_SIZE, NULL, TASK_BOUTON_PRIORITY, 
 272              		.loc 1 127 0
 273 008e 0194     		str	r4, [sp, #4]
 274 0090 0423     		movs	r3, #4
 275 0092 0093     		str	r3, [sp]
 276 0094 2346     		mov	r3, r4
 277 0096 8022     		movs	r2, #128
 278 0098 1449     		ldr	r1, .L18+36
 279 009a 1548     		ldr	r0, .L18+40
 280 009c FFF7FEFF 		bl	xTaskCreate
 281              	.LVL23:
 128:main_cm4.c    ****     
 129:main_cm4.c    ****     xTaskCreate(vtraitement,"Traitement du signal",5000,NULL, TASK_DISPLAY_PRIORITY,NULL); //ERREUR
 282              		.loc 1 129 0
 283 00a0 0194     		str	r4, [sp, #4]
 284 00a2 0095     		str	r5, [sp]
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 70


 285 00a4 2346     		mov	r3, r4
 286 00a6 41F28832 		movw	r2, #5000
 287 00aa 1249     		ldr	r1, .L18+44
 288 00ac 1248     		ldr	r0, .L18+48
 289 00ae FFF7FEFF 		bl	xTaskCreate
 290              	.LVL24:
 130:main_cm4.c    ****     
 131:main_cm4.c    ****     /* Initialize thread-safe debug message printing. See uart_debug.h header file
 132:main_cm4.c    ****        to enable / disable this feature */
 133:main_cm4.c    ****     //DebugPrintfInit();
 134:main_cm4.c    ****     
 135:main_cm4.c    ****     /* Start the RTOS scheduler. This function should never return */
 136:main_cm4.c    ****     vTaskStartScheduler();
 291              		.loc 1 136 0
 292 00b2 FFF7FEFF 		bl	vTaskStartScheduler
 293              	.LVL25:
 137:main_cm4.c    ****     
 138:main_cm4.c    ****     /* Should never get here! */ 
 139:main_cm4.c    ****     //DebugPrintf("Error!   : RTOS - scheduler crashed \r\n");
 140:main_cm4.c    **** 
 141:main_cm4.c    ****     /* Halt the CPU if scheduler exits */
 142:main_cm4.c    ****     CY_ASSERT(0);
 294              		.loc 1 142 0
 295 00b6 8E21     		movs	r1, #142
 296 00b8 1048     		ldr	r0, .L18+52
 297 00ba FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 298              	.LVL26:
 299              	.L15:
 143:main_cm4.c    ****     
 144:main_cm4.c    ****     
 145:main_cm4.c    ****     
 146:main_cm4.c    ****     
 147:main_cm4.c    ****     while(CapSense_IsBusy()); // ?? du CapSense Example
 300              		.loc 1 147 0 discriminator 1
 301 00be FFF7FEFF 		bl	CapSense_IsBusy
 302              	.LVL27:
 303 00c2 0028     		cmp	r0, #0
 304 00c4 FBD1     		bne	.L15
 305              	.L16:
 306 00c6 FEE7     		b	.L16
 307              	.L19:
 308              		.align	2
 309              	.L18:
 310 00c8 00000000 		.word	bouton_semph
 311 00cc 00000000 		.word	touchDataQ
 312 00d0 00000000 		.word	Bouton_ISR_cfg
 313 00d4 00000000 		.word	isr_bouton
 314 00d8 00E100E0 		.word	-536813312
 315 00dc 00000000 		.word	.LC0
 316 00e0 00000000 		.word	Task_Touch
 317 00e4 0C000000 		.word	.LC1
 318 00e8 00000000 		.word	Task_AffichageGraphique
 319 00ec 14000000 		.word	.LC2
 320 00f0 00000000 		.word	Task_Bouton2
 321 00f4 24000000 		.word	.LC3
 322 00f8 00000000 		.word	vtraitement
 323 00fc 3C000000 		.word	.LC4
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 71


 324              		.cfi_endproc
 325              	.LFE662:
 326              		.size	main, .-main
 327              		.comm	bouton_semph,4,4
 328              		.comm	BPM,4,4
 329              		.comm	SPO2,4,4
 330              		.comm	irLED_buffer,8000,4
 331              		.comm	redLED_buffer,8000,4
 332              		.section	.rodata.str1.4,"aMS",%progbits,1
 333              		.align	2
 334              	.LC0:
 335 0000 546F7563 		.ascii	"Touch Task\000"
 335      68205461 
 335      736B00
 336 000b 00       		.space	1
 337              	.LC1:
 338 000c 5461736B 		.ascii	"Task A\000"
 338      204100
 339 0013 00       		.space	1
 340              	.LC2:
 341 0014 5461736B 		.ascii	"Task Bouton 2\000"
 341      20426F75 
 341      746F6E20 
 341      3200
 342 0022 0000     		.space	2
 343              	.LC3:
 344 0024 54726169 		.ascii	"Traitement du signal\000"
 344      74656D65 
 344      6E742064 
 344      75207369 
 344      676E616C 
 345 0039 000000   		.space	3
 346              	.LC4:
 347 003c 6D61696E 		.ascii	"main_cm4.c\000"
 347      5F636D34 
 347      2E6300
 348              		.text
 349              	.Letext0:
 350              		.file 5 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cy8c6347bzi_bld53.h"
 351              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 352              		.file 7 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 353              		.file 8 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/ip/cyip_gpio.h"
 354              		.file 9 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/psoc6_01_config.h"
 355              		.file 10 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 356              		.file 11 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 357              		.file 12 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 358              		.file 13 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_i2c.h"
 359              		.file 14 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_spi.h"
 360              		.file 15 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_uart.h"
 361              		.file 16 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/tcpwm/cy_tcpwm_counter.h"
 362              		.file 17 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/portable/GCC/CM4F/portmacro.h"
 363              		.file 18 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/queue.h"
 364              		.file 19 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/semphr.h"
 365              		.file 20 "touch_task.h"
 366              		.file 21 "Generated_Source\\PSoC6/cyfitter_sysint_cfg.h"
 367              		.file 22 "Generated_Source\\PSoC6/CY_EINK_SPIM.h"
 368              		.file 23 "Generated_Source\\PSoC6/CY_EINK_Timer.h"
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 72


 369              		.file 24 "Generated_Source\\PSoC6/I2C_BMI.h"
 370              		.file 25 "Generated_Source\\PSoC6/I2C_MAX.h"
 371              		.file 26 "Generated_Source\\PSoC6/UART_1.h"
 372              		.file 27 "oxy_task.h"
 373              		.file 28 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/task.h"
 374              		.file 29 "display_task.h"
 375              		.file 30 "MAX30102.h"
 376              		.file 31 "Generated_Source\\PSoC6/CapSense_Sensing.h"
 377              		.section	.debug_info,"",%progbits
 378              	.Ldebug_info0:
 379 0000 66150000 		.4byte	0x1566
 380 0004 0400     		.2byte	0x4
 381 0006 00000000 		.4byte	.Ldebug_abbrev0
 382 000a 04       		.byte	0x4
 383 000b 01       		.uleb128 0x1
 384 000c 58050000 		.4byte	.LASF430
 385 0010 0C       		.byte	0xc
 386 0011 C5000000 		.4byte	.LASF431
 387 0015 8A0C0000 		.4byte	.LASF432
 388 0019 00000000 		.4byte	.Ldebug_ranges0+0
 389 001d 00000000 		.4byte	0
 390 0021 00000000 		.4byte	.Ldebug_line0
 391 0025 02       		.uleb128 0x2
 392 0026 02       		.byte	0x2
 393 0027 E6030000 		.4byte	0x3e6
 394 002b 05       		.byte	0x5
 395 002c 24       		.byte	0x24
 396 002d E6030000 		.4byte	0x3e6
 397 0031 03       		.uleb128 0x3
 398 0032 C31B0000 		.4byte	.LASF0
 399 0036 71       		.sleb128 -15
 400 0037 03       		.uleb128 0x3
 401 0038 3E160000 		.4byte	.LASF1
 402 003c 72       		.sleb128 -14
 403 003d 03       		.uleb128 0x3
 404 003e 511C0000 		.4byte	.LASF2
 405 0042 73       		.sleb128 -13
 406 0043 03       		.uleb128 0x3
 407 0044 96060000 		.4byte	.LASF3
 408 0048 74       		.sleb128 -12
 409 0049 03       		.uleb128 0x3
 410 004a 4D110000 		.4byte	.LASF4
 411 004e 75       		.sleb128 -11
 412 004f 03       		.uleb128 0x3
 413 0050 1D1A0000 		.4byte	.LASF5
 414 0054 76       		.sleb128 -10
 415 0055 03       		.uleb128 0x3
 416 0056 AF1A0000 		.4byte	.LASF6
 417 005a 7B       		.sleb128 -5
 418 005b 03       		.uleb128 0x3
 419 005c EF190000 		.4byte	.LASF7
 420 0060 7C       		.sleb128 -4
 421 0061 03       		.uleb128 0x3
 422 0062 D6110000 		.4byte	.LASF8
 423 0066 7E       		.sleb128 -2
 424 0067 03       		.uleb128 0x3
 425 0068 F1180000 		.4byte	.LASF9
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 73


 426 006c 7F       		.sleb128 -1
 427 006d 04       		.uleb128 0x4
 428 006e BC1D0000 		.4byte	.LASF10
 429 0072 00       		.byte	0
 430 0073 04       		.uleb128 0x4
 431 0074 BB1A0000 		.4byte	.LASF11
 432 0078 01       		.byte	0x1
 433 0079 04       		.uleb128 0x4
 434 007a 9D030000 		.4byte	.LASF12
 435 007e 02       		.byte	0x2
 436 007f 04       		.uleb128 0x4
 437 0080 F6170000 		.4byte	.LASF13
 438 0084 03       		.byte	0x3
 439 0085 04       		.uleb128 0x4
 440 0086 F30C0000 		.4byte	.LASF14
 441 008a 04       		.byte	0x4
 442 008b 04       		.uleb128 0x4
 443 008c 5B170000 		.4byte	.LASF15
 444 0090 05       		.byte	0x5
 445 0091 04       		.uleb128 0x4
 446 0092 5B080000 		.4byte	.LASF16
 447 0096 06       		.byte	0x6
 448 0097 04       		.uleb128 0x4
 449 0098 011A0000 		.4byte	.LASF17
 450 009c 07       		.byte	0x7
 451 009d 04       		.uleb128 0x4
 452 009e 94170000 		.4byte	.LASF18
 453 00a2 08       		.byte	0x8
 454 00a3 04       		.uleb128 0x4
 455 00a4 2D0C0000 		.4byte	.LASF19
 456 00a8 09       		.byte	0x9
 457 00a9 04       		.uleb128 0x4
 458 00aa 0F0D0000 		.4byte	.LASF20
 459 00ae 0A       		.byte	0xa
 460 00af 04       		.uleb128 0x4
 461 00b0 E5090000 		.4byte	.LASF21
 462 00b4 0B       		.byte	0xb
 463 00b5 04       		.uleb128 0x4
 464 00b6 80150000 		.4byte	.LASF22
 465 00ba 0C       		.byte	0xc
 466 00bb 04       		.uleb128 0x4
 467 00bc 30070000 		.4byte	.LASF23
 468 00c0 0D       		.byte	0xd
 469 00c1 04       		.uleb128 0x4
 470 00c2 1B170000 		.4byte	.LASF24
 471 00c6 0E       		.byte	0xe
 472 00c7 04       		.uleb128 0x4
 473 00c8 01040000 		.4byte	.LASF25
 474 00cc 0F       		.byte	0xf
 475 00cd 04       		.uleb128 0x4
 476 00ce 8E1B0000 		.4byte	.LASF26
 477 00d2 10       		.byte	0x10
 478 00d3 04       		.uleb128 0x4
 479 00d4 50040000 		.4byte	.LASF27
 480 00d8 11       		.byte	0x11
 481 00d9 04       		.uleb128 0x4
 482 00da 81060000 		.4byte	.LASF28
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 74


 483 00de 12       		.byte	0x12
 484 00df 04       		.uleb128 0x4
 485 00e0 AC0F0000 		.4byte	.LASF29
 486 00e4 13       		.byte	0x13
 487 00e5 04       		.uleb128 0x4
 488 00e6 81030000 		.4byte	.LASF30
 489 00ea 14       		.byte	0x14
 490 00eb 04       		.uleb128 0x4
 491 00ec 831E0000 		.4byte	.LASF31
 492 00f0 15       		.byte	0x15
 493 00f1 04       		.uleb128 0x4
 494 00f2 4C0D0000 		.4byte	.LASF32
 495 00f6 16       		.byte	0x16
 496 00f7 04       		.uleb128 0x4
 497 00f8 35030000 		.4byte	.LASF33
 498 00fc 17       		.byte	0x17
 499 00fd 04       		.uleb128 0x4
 500 00fe 9D150000 		.4byte	.LASF34
 501 0102 18       		.byte	0x18
 502 0103 04       		.uleb128 0x4
 503 0104 B0100000 		.4byte	.LASF35
 504 0108 19       		.byte	0x19
 505 0109 04       		.uleb128 0x4
 506 010a 65140000 		.4byte	.LASF36
 507 010e 1A       		.byte	0x1a
 508 010f 04       		.uleb128 0x4
 509 0110 BB0A0000 		.4byte	.LASF37
 510 0114 1B       		.byte	0x1b
 511 0115 04       		.uleb128 0x4
 512 0116 3A1F0000 		.4byte	.LASF38
 513 011a 1C       		.byte	0x1c
 514 011b 04       		.uleb128 0x4
 515 011c 01020000 		.4byte	.LASF39
 516 0120 1D       		.byte	0x1d
 517 0121 04       		.uleb128 0x4
 518 0122 F20F0000 		.4byte	.LASF40
 519 0126 1E       		.byte	0x1e
 520 0127 04       		.uleb128 0x4
 521 0128 F40D0000 		.4byte	.LASF41
 522 012c 1F       		.byte	0x1f
 523 012d 04       		.uleb128 0x4
 524 012e 94100000 		.4byte	.LASF42
 525 0132 20       		.byte	0x20
 526 0133 04       		.uleb128 0x4
 527 0134 1D0A0000 		.4byte	.LASF43
 528 0138 21       		.byte	0x21
 529 0139 04       		.uleb128 0x4
 530 013a 1D1D0000 		.4byte	.LASF44
 531 013e 22       		.byte	0x22
 532 013f 04       		.uleb128 0x4
 533 0140 9D0E0000 		.4byte	.LASF45
 534 0144 23       		.byte	0x23
 535 0145 04       		.uleb128 0x4
 536 0146 58020000 		.4byte	.LASF46
 537 014a 24       		.byte	0x24
 538 014b 04       		.uleb128 0x4
 539 014c FE160000 		.4byte	.LASF47
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 75


 540 0150 25       		.byte	0x25
 541 0151 04       		.uleb128 0x4
 542 0152 DD080000 		.4byte	.LASF48
 543 0156 26       		.byte	0x26
 544 0157 04       		.uleb128 0x4
 545 0158 A61B0000 		.4byte	.LASF49
 546 015c 27       		.byte	0x27
 547 015d 04       		.uleb128 0x4
 548 015e 10110000 		.4byte	.LASF50
 549 0162 28       		.byte	0x28
 550 0163 04       		.uleb128 0x4
 551 0164 54090000 		.4byte	.LASF51
 552 0168 29       		.byte	0x29
 553 0169 04       		.uleb128 0x4
 554 016a F8110000 		.4byte	.LASF52
 555 016e 2A       		.byte	0x2a
 556 016f 04       		.uleb128 0x4
 557 0170 D7170000 		.4byte	.LASF53
 558 0174 2B       		.byte	0x2b
 559 0175 04       		.uleb128 0x4
 560 0176 6D010000 		.4byte	.LASF54
 561 017a 2C       		.byte	0x2c
 562 017b 04       		.uleb128 0x4
 563 017c 38170000 		.4byte	.LASF55
 564 0180 2D       		.byte	0x2d
 565 0181 04       		.uleb128 0x4
 566 0182 E6100000 		.4byte	.LASF56
 567 0186 2E       		.byte	0x2e
 568 0187 04       		.uleb128 0x4
 569 0188 9F160000 		.4byte	.LASF57
 570 018c 2F       		.byte	0x2f
 571 018d 04       		.uleb128 0x4
 572 018e 661F0000 		.4byte	.LASF58
 573 0192 30       		.byte	0x30
 574 0193 04       		.uleb128 0x4
 575 0194 591D0000 		.4byte	.LASF59
 576 0198 31       		.byte	0x31
 577 0199 04       		.uleb128 0x4
 578 019a 9B180000 		.4byte	.LASF60
 579 019e 32       		.byte	0x32
 580 019f 04       		.uleb128 0x4
 581 01a0 BE0B0000 		.4byte	.LASF61
 582 01a4 33       		.byte	0x33
 583 01a5 04       		.uleb128 0x4
 584 01a6 2A000000 		.4byte	.LASF62
 585 01aa 34       		.byte	0x34
 586 01ab 04       		.uleb128 0x4
 587 01ac B9120000 		.4byte	.LASF63
 588 01b0 35       		.byte	0x35
 589 01b1 04       		.uleb128 0x4
 590 01b2 80070000 		.4byte	.LASF64
 591 01b6 36       		.byte	0x36
 592 01b7 04       		.uleb128 0x4
 593 01b8 401B0000 		.4byte	.LASF65
 594 01bc 37       		.byte	0x37
 595 01bd 04       		.uleb128 0x4
 596 01be D70C0000 		.4byte	.LASF66
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 76


 597 01c2 38       		.byte	0x38
 598 01c3 04       		.uleb128 0x4
 599 01c4 1F010000 		.4byte	.LASF67
 600 01c8 39       		.byte	0x39
 601 01c9 04       		.uleb128 0x4
 602 01ca 271C0000 		.4byte	.LASF68
 603 01ce 3A       		.byte	0x3a
 604 01cf 04       		.uleb128 0x4
 605 01d0 D71A0000 		.4byte	.LASF69
 606 01d4 3B       		.byte	0x3b
 607 01d5 04       		.uleb128 0x4
 608 01d6 F50B0000 		.4byte	.LASF70
 609 01da 3C       		.byte	0x3c
 610 01db 04       		.uleb128 0x4
 611 01dc E21D0000 		.4byte	.LASF71
 612 01e0 3D       		.byte	0x3d
 613 01e1 04       		.uleb128 0x4
 614 01e2 F4120000 		.4byte	.LASF72
 615 01e6 3E       		.byte	0x3e
 616 01e7 04       		.uleb128 0x4
 617 01e8 C0030000 		.4byte	.LASF73
 618 01ec 3F       		.byte	0x3f
 619 01ed 04       		.uleb128 0x4
 620 01ee 1F180000 		.4byte	.LASF74
 621 01f2 40       		.byte	0x40
 622 01f3 04       		.uleb128 0x4
 623 01f4 EF130000 		.4byte	.LASF75
 624 01f8 41       		.byte	0x41
 625 01f9 04       		.uleb128 0x4
 626 01fa 04030000 		.4byte	.LASF76
 627 01fe 42       		.byte	0x42
 628 01ff 04       		.uleb128 0x4
 629 0200 0B190000 		.4byte	.LASF77
 630 0204 43       		.byte	0x43
 631 0205 04       		.uleb128 0x4
 632 0206 210E0000 		.4byte	.LASF78
 633 020a 44       		.byte	0x44
 634 020b 04       		.uleb128 0x4
 635 020c 401E0000 		.4byte	.LASF79
 636 0210 45       		.byte	0x45
 637 0211 04       		.uleb128 0x4
 638 0212 11130000 		.4byte	.LASF80
 639 0216 46       		.byte	0x46
 640 0217 04       		.uleb128 0x4
 641 0218 0B1C0000 		.4byte	.LASF81
 642 021c 47       		.byte	0x47
 643 021d 04       		.uleb128 0x4
 644 021e 131F0000 		.4byte	.LASF82
 645 0222 48       		.byte	0x48
 646 0223 04       		.uleb128 0x4
 647 0224 7E0D0000 		.4byte	.LASF83
 648 0228 49       		.byte	0x49
 649 0229 04       		.uleb128 0x4
 650 022a 82010000 		.4byte	.LASF84
 651 022e 4A       		.byte	0x4a
 652 022f 04       		.uleb128 0x4
 653 0230 7C120000 		.4byte	.LASF85
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 77


 654 0234 4B       		.byte	0x4b
 655 0235 04       		.uleb128 0x4
 656 0236 2D130000 		.4byte	.LASF86
 657 023a 4C       		.byte	0x4c
 658 023b 04       		.uleb128 0x4
 659 023c 27080000 		.4byte	.LASF87
 660 0240 4D       		.byte	0x4d
 661 0241 04       		.uleb128 0x4
 662 0242 77170000 		.4byte	.LASF88
 663 0246 4E       		.byte	0x4e
 664 0247 04       		.uleb128 0x4
 665 0248 9A0D0000 		.4byte	.LASF89
 666 024c 4F       		.byte	0x4f
 667 024d 04       		.uleb128 0x4
 668 024e CB010000 		.4byte	.LASF90
 669 0252 50       		.byte	0x50
 670 0253 04       		.uleb128 0x4
 671 0254 EC150000 		.4byte	.LASF91
 672 0258 51       		.byte	0x51
 673 0259 04       		.uleb128 0x4
 674 025a FA1A0000 		.4byte	.LASF92
 675 025e 52       		.byte	0x52
 676 025f 04       		.uleb128 0x4
 677 0260 741D0000 		.4byte	.LASF93
 678 0264 53       		.byte	0x53
 679 0265 04       		.uleb128 0x4
 680 0266 AE1E0000 		.4byte	.LASF94
 681 026a 54       		.byte	0x54
 682 026b 04       		.uleb128 0x4
 683 026c BA0E0000 		.4byte	.LASF95
 684 0270 55       		.byte	0x55
 685 0271 04       		.uleb128 0x4
 686 0272 5C120000 		.4byte	.LASF96
 687 0276 56       		.byte	0x56
 688 0277 04       		.uleb128 0x4
 689 0278 CA1E0000 		.4byte	.LASF97
 690 027c 57       		.byte	0x57
 691 027d 04       		.uleb128 0x4
 692 027e 8F1F0000 		.4byte	.LASF98
 693 0282 58       		.byte	0x58
 694 0283 04       		.uleb128 0x4
 695 0284 45140000 		.4byte	.LASF99
 696 0288 59       		.byte	0x59
 697 0289 04       		.uleb128 0x4
 698 028a EA1E0000 		.4byte	.LASF100
 699 028e 5A       		.byte	0x5a
 700 028f 04       		.uleb128 0x4
 701 0290 CC100000 		.4byte	.LASF101
 702 0294 5B       		.byte	0x5b
 703 0295 04       		.uleb128 0x4
 704 0296 10050000 		.4byte	.LASF102
 705 029a 5C       		.byte	0x5c
 706 029b 04       		.uleb128 0x4
 707 029c 39190000 		.4byte	.LASF103
 708 02a0 5D       		.byte	0x5d
 709 02a1 04       		.uleb128 0x4
 710 02a2 E40A0000 		.4byte	.LASF104
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 78


 711 02a6 5E       		.byte	0x5e
 712 02a7 04       		.uleb128 0x4
 713 02a8 691E0000 		.4byte	.LASF105
 714 02ac 5F       		.byte	0x5f
 715 02ad 04       		.uleb128 0x4
 716 02ae 4A130000 		.4byte	.LASF106
 717 02b2 60       		.byte	0x60
 718 02b3 04       		.uleb128 0x4
 719 02b4 73040000 		.4byte	.LASF107
 720 02b8 61       		.byte	0x61
 721 02b9 04       		.uleb128 0x4
 722 02ba 2D1A0000 		.4byte	.LASF108
 723 02be 62       		.byte	0x62
 724 02bf 04       		.uleb128 0x4
 725 02c0 8E0B0000 		.4byte	.LASF109
 726 02c4 63       		.byte	0x63
 727 02c5 04       		.uleb128 0x4
 728 02c6 AF1F0000 		.4byte	.LASF110
 729 02ca 64       		.byte	0x64
 730 02cb 04       		.uleb128 0x4
 731 02cc 81140000 		.4byte	.LASF111
 732 02d0 65       		.byte	0x65
 733 02d1 04       		.uleb128 0x4
 734 02d2 73090000 		.4byte	.LASF112
 735 02d6 66       		.byte	0x66
 736 02d7 04       		.uleb128 0x4
 737 02d8 81190000 		.4byte	.LASF113
 738 02dc 67       		.byte	0x67
 739 02dd 04       		.uleb128 0x4
 740 02de E90E0000 		.4byte	.LASF114
 741 02e2 68       		.byte	0x68
 742 02e3 04       		.uleb128 0x4
 743 02e4 B3020000 		.4byte	.LASF115
 744 02e8 69       		.byte	0x69
 745 02e9 04       		.uleb128 0x4
 746 02ea AC130000 		.4byte	.LASF116
 747 02ee 6A       		.byte	0x6a
 748 02ef 04       		.uleb128 0x4
 749 02f0 16090000 		.4byte	.LASF117
 750 02f4 6B       		.byte	0x6b
 751 02f5 04       		.uleb128 0x4
 752 02f6 F21C0000 		.4byte	.LASF118
 753 02fa 6C       		.byte	0x6c
 754 02fb 04       		.uleb128 0x4
 755 02fc 0D120000 		.4byte	.LASF119
 756 0300 6D       		.byte	0x6d
 757 0301 04       		.uleb128 0x4
 758 0302 020A0000 		.4byte	.LASF120
 759 0306 6E       		.byte	0x6e
 760 0307 04       		.uleb128 0x4
 761 0308 941A0000 		.4byte	.LASF121
 762 030c 6F       		.byte	0x6f
 763 030d 04       		.uleb128 0x4
 764 030e 120C0000 		.4byte	.LASF122
 765 0312 70       		.byte	0x70
 766 0313 04       		.uleb128 0x4
 767 0314 9C000000 		.4byte	.LASF123
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 79


 768 0318 71       		.byte	0x71
 769 0319 04       		.uleb128 0x4
 770 031a EC140000 		.4byte	.LASF124
 771 031e 72       		.byte	0x72
 772 031f 04       		.uleb128 0x4
 773 0320 BA060000 		.4byte	.LASF125
 774 0324 73       		.byte	0x73
 775 0325 04       		.uleb128 0x4
 776 0326 D4190000 		.4byte	.LASF126
 777 032a 74       		.byte	0x74
 778 032b 04       		.uleb128 0x4
 779 032c 500F0000 		.4byte	.LASF127
 780 0330 75       		.byte	0x75
 781 0331 04       		.uleb128 0x4
 782 0332 64160000 		.4byte	.LASF128
 783 0336 76       		.byte	0x76
 784 0337 04       		.uleb128 0x4
 785 0338 35040000 		.4byte	.LASF129
 786 033c 77       		.byte	0x77
 787 033d 04       		.uleb128 0x4
 788 033e 74180000 		.4byte	.LASF130
 789 0342 78       		.byte	0x78
 790 0343 04       		.uleb128 0x4
 791 0344 500A0000 		.4byte	.LASF131
 792 0348 79       		.byte	0x79
 793 0349 04       		.uleb128 0x4
 794 034a 671B0000 		.4byte	.LASF132
 795 034e 7A       		.byte	0x7a
 796 034f 04       		.uleb128 0x4
 797 0350 A6110000 		.4byte	.LASF133
 798 0354 7B       		.byte	0x7b
 799 0355 04       		.uleb128 0x4
 800 0356 D5060000 		.4byte	.LASF134
 801 035a 7C       		.byte	0x7c
 802 035b 04       		.uleb128 0x4
 803 035c 471A0000 		.4byte	.LASF135
 804 0360 7D       		.byte	0x7d
 805 0361 04       		.uleb128 0x4
 806 0362 A80B0000 		.4byte	.LASF136
 807 0366 7E       		.byte	0x7e
 808 0367 04       		.uleb128 0x4
 809 0368 00000000 		.4byte	.LASF137
 810 036c 7F       		.byte	0x7f
 811 036d 04       		.uleb128 0x4
 812 036e 9B140000 		.4byte	.LASF138
 813 0372 80       		.byte	0x80
 814 0373 04       		.uleb128 0x4
 815 0374 64060000 		.4byte	.LASF139
 816 0378 81       		.byte	0x81
 817 0379 04       		.uleb128 0x4
 818 037a E3020000 		.4byte	.LASF140
 819 037e 82       		.byte	0x82
 820 037f 04       		.uleb128 0x4
 821 0380 030F0000 		.4byte	.LASF141
 822 0384 83       		.byte	0x83
 823 0385 04       		.uleb128 0x4
 824 0386 DA000000 		.4byte	.LASF142
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 80


 825 038a 84       		.byte	0x84
 826 038b 04       		.uleb128 0x4
 827 038c A40A0000 		.4byte	.LASF143
 828 0390 85       		.byte	0x85
 829 0391 04       		.uleb128 0x4
 830 0392 DA180000 		.4byte	.LASF144
 831 0396 86       		.byte	0x86
 832 0397 04       		.uleb128 0x4
 833 0398 2A0F0000 		.4byte	.LASF145
 834 039c 87       		.byte	0x87
 835 039d 04       		.uleb128 0x4
 836 039e 0B060000 		.4byte	.LASF146
 837 03a2 88       		.byte	0x88
 838 03a3 04       		.uleb128 0x4
 839 03a4 07150000 		.4byte	.LASF147
 840 03a8 89       		.byte	0x89
 841 03a9 04       		.uleb128 0x4
 842 03aa 731C0000 		.4byte	.LASF148
 843 03ae 8A       		.byte	0x8a
 844 03af 04       		.uleb128 0x4
 845 03b0 1A040000 		.4byte	.LASF149
 846 03b4 8B       		.byte	0x8b
 847 03b5 04       		.uleb128 0x4
 848 03b6 DA0B0000 		.4byte	.LASF150
 849 03ba 8C       		.byte	0x8c
 850 03bb 04       		.uleb128 0x4
 851 03bc BD090000 		.4byte	.LASF151
 852 03c0 8D       		.byte	0x8d
 853 03c1 04       		.uleb128 0x4
 854 03c2 C3160000 		.4byte	.LASF152
 855 03c6 8E       		.byte	0x8e
 856 03c7 04       		.uleb128 0x4
 857 03c8 E2110000 		.4byte	.LASF153
 858 03cc 8F       		.byte	0x8f
 859 03cd 04       		.uleb128 0x4
 860 03ce 44080000 		.4byte	.LASF154
 861 03d2 90       		.byte	0x90
 862 03d3 04       		.uleb128 0x4
 863 03d4 780E0000 		.4byte	.LASF155
 864 03d8 91       		.byte	0x91
 865 03d9 04       		.uleb128 0x4
 866 03da 750B0000 		.4byte	.LASF156
 867 03de 92       		.byte	0x92
 868 03df 04       		.uleb128 0x4
 869 03e0 100E0000 		.4byte	.LASF157
 870 03e4 F0       		.byte	0xf0
 871 03e5 00       		.byte	0
 872 03e6 05       		.uleb128 0x5
 873 03e7 02       		.byte	0x2
 874 03e8 05       		.byte	0x5
 875 03e9 52120000 		.4byte	.LASF158
 876 03ed 06       		.uleb128 0x6
 877 03ee 7F0A0000 		.4byte	.LASF160
 878 03f2 05       		.byte	0x5
 879 03f3 F4       		.byte	0xf4
 880 03f4 25000000 		.4byte	0x25
 881 03f8 05       		.uleb128 0x5
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 81


 882 03f9 01       		.byte	0x1
 883 03fa 06       		.byte	0x6
 884 03fb 601C0000 		.4byte	.LASF159
 885 03ff 06       		.uleb128 0x6
 886 0400 CD170000 		.4byte	.LASF161
 887 0404 06       		.byte	0x6
 888 0405 1D       		.byte	0x1d
 889 0406 0A040000 		.4byte	0x40a
 890 040a 05       		.uleb128 0x5
 891 040b 01       		.byte	0x1
 892 040c 08       		.byte	0x8
 893 040d 5D1A0000 		.4byte	.LASF162
 894 0411 06       		.uleb128 0x6
 895 0412 2D110000 		.4byte	.LASF163
 896 0416 06       		.byte	0x6
 897 0417 29       		.byte	0x29
 898 0418 E6030000 		.4byte	0x3e6
 899 041c 06       		.uleb128 0x6
 900 041d BD0C0000 		.4byte	.LASF164
 901 0421 06       		.byte	0x6
 902 0422 2B       		.byte	0x2b
 903 0423 27040000 		.4byte	0x427
 904 0427 05       		.uleb128 0x5
 905 0428 02       		.byte	0x2
 906 0429 07       		.byte	0x7
 907 042a C6130000 		.4byte	.LASF165
 908 042e 06       		.uleb128 0x6
 909 042f 2B030000 		.4byte	.LASF166
 910 0433 06       		.byte	0x6
 911 0434 3F       		.byte	0x3f
 912 0435 39040000 		.4byte	0x439
 913 0439 05       		.uleb128 0x5
 914 043a 04       		.byte	0x4
 915 043b 05       		.byte	0x5
 916 043c E3150000 		.4byte	.LASF167
 917 0440 06       		.uleb128 0x6
 918 0441 6B1A0000 		.4byte	.LASF168
 919 0445 06       		.byte	0x6
 920 0446 41       		.byte	0x41
 921 0447 4B040000 		.4byte	0x44b
 922 044b 05       		.uleb128 0x5
 923 044c 04       		.byte	0x4
 924 044d 07       		.byte	0x7
 925 044e 27190000 		.4byte	.LASF169
 926 0452 05       		.uleb128 0x5
 927 0453 08       		.byte	0x8
 928 0454 05       		.byte	0x5
 929 0455 64100000 		.4byte	.LASF170
 930 0459 05       		.uleb128 0x5
 931 045a 08       		.byte	0x8
 932 045b 07       		.byte	0x7
 933 045c 87080000 		.4byte	.LASF171
 934 0460 07       		.uleb128 0x7
 935 0461 04       		.byte	0x4
 936 0462 05       		.byte	0x5
 937 0463 696E7400 		.ascii	"int\000"
 938 0467 05       		.uleb128 0x5
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 82


 939 0468 04       		.byte	0x4
 940 0469 07       		.byte	0x7
 941 046a 2D020000 		.4byte	.LASF172
 942 046e 06       		.uleb128 0x6
 943 046f 410F0000 		.4byte	.LASF173
 944 0473 07       		.byte	0x7
 945 0474 18       		.byte	0x18
 946 0475 FF030000 		.4byte	0x3ff
 947 0479 06       		.uleb128 0x6
 948 047a 0C080000 		.4byte	.LASF174
 949 047e 07       		.byte	0x7
 950 047f 20       		.byte	0x20
 951 0480 11040000 		.4byte	0x411
 952 0484 06       		.uleb128 0x6
 953 0485 0C140000 		.4byte	.LASF175
 954 0489 07       		.byte	0x7
 955 048a 24       		.byte	0x24
 956 048b 1C040000 		.4byte	0x41c
 957 048f 06       		.uleb128 0x6
 958 0490 65190000 		.4byte	.LASF176
 959 0494 07       		.byte	0x7
 960 0495 2C       		.byte	0x2c
 961 0496 2E040000 		.4byte	0x42e
 962 049a 06       		.uleb128 0x6
 963 049b 75020000 		.4byte	.LASF177
 964 049f 07       		.byte	0x7
 965 04a0 30       		.byte	0x30
 966 04a1 40040000 		.4byte	0x440
 967 04a5 08       		.uleb128 0x8
 968 04a6 040E     		.2byte	0xe04
 969 04a8 03       		.byte	0x3
 970 04a9 9601     		.2byte	0x196
 971 04ab 61050000 		.4byte	0x561
 972 04af 09       		.uleb128 0x9
 973 04b0 6E070000 		.4byte	.LASF178
 974 04b4 03       		.byte	0x3
 975 04b5 9801     		.2byte	0x198
 976 04b7 7D050000 		.4byte	0x57d
 977 04bb 00       		.byte	0
 978 04bc 09       		.uleb128 0x9
 979 04bd 3C150000 		.4byte	.LASF179
 980 04c1 03       		.byte	0x3
 981 04c2 9901     		.2byte	0x199
 982 04c4 82050000 		.4byte	0x582
 983 04c8 20       		.byte	0x20
 984 04c9 09       		.uleb128 0x9
 985 04ca 5C1B0000 		.4byte	.LASF180
 986 04ce 03       		.byte	0x3
 987 04cf 9A01     		.2byte	0x19a
 988 04d1 92050000 		.4byte	0x592
 989 04d5 80       		.byte	0x80
 990 04d6 09       		.uleb128 0x9
 991 04d7 D7070000 		.4byte	.LASF181
 992 04db 03       		.byte	0x3
 993 04dc 9B01     		.2byte	0x19b
 994 04de 82050000 		.4byte	0x582
 995 04e2 A0       		.byte	0xa0
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 83


 996 04e3 0A       		.uleb128 0xa
 997 04e4 541D0000 		.4byte	.LASF182
 998 04e8 03       		.byte	0x3
 999 04e9 9C01     		.2byte	0x19c
 1000 04eb 97050000 		.4byte	0x597
 1001 04ef 0001     		.2byte	0x100
 1002 04f1 0A       		.uleb128 0xa
 1003 04f2 58150000 		.4byte	.LASF183
 1004 04f6 03       		.byte	0x3
 1005 04f7 9D01     		.2byte	0x19d
 1006 04f9 82050000 		.4byte	0x582
 1007 04fd 2001     		.2byte	0x120
 1008 04ff 0A       		.uleb128 0xa
 1009 0500 EF120000 		.4byte	.LASF184
 1010 0504 03       		.byte	0x3
 1011 0505 9E01     		.2byte	0x19e
 1012 0507 9C050000 		.4byte	0x59c
 1013 050b 8001     		.2byte	0x180
 1014 050d 0A       		.uleb128 0xa
 1015 050e 62150000 		.4byte	.LASF185
 1016 0512 03       		.byte	0x3
 1017 0513 9F01     		.2byte	0x19f
 1018 0515 82050000 		.4byte	0x582
 1019 0519 A001     		.2byte	0x1a0
 1020 051b 0A       		.uleb128 0xa
 1021 051c 891B0000 		.4byte	.LASF186
 1022 0520 03       		.byte	0x3
 1023 0521 A001     		.2byte	0x1a0
 1024 0523 A1050000 		.4byte	0x5a1
 1025 0527 0002     		.2byte	0x200
 1026 0529 0A       		.uleb128 0xa
 1027 052a 6C150000 		.4byte	.LASF187
 1028 052e 03       		.byte	0x3
 1029 052f A101     		.2byte	0x1a1
 1030 0531 A6050000 		.4byte	0x5a6
 1031 0535 2002     		.2byte	0x220
 1032 0537 0B       		.uleb128 0xb
 1033 0538 495000   		.ascii	"IP\000"
 1034 053b 03       		.byte	0x3
 1035 053c A201     		.2byte	0x1a2
 1036 053e CB050000 		.4byte	0x5cb
 1037 0542 0003     		.2byte	0x300
 1038 0544 0A       		.uleb128 0xa
 1039 0545 76150000 		.4byte	.LASF188
 1040 0549 03       		.byte	0x3
 1041 054a A301     		.2byte	0x1a3
 1042 054c D0050000 		.4byte	0x5d0
 1043 0550 F003     		.2byte	0x3f0
 1044 0552 0A       		.uleb128 0xa
 1045 0553 B1140000 		.4byte	.LASF189
 1046 0557 03       		.byte	0x3
 1047 0558 A401     		.2byte	0x1a4
 1048 055a 78050000 		.4byte	0x578
 1049 055e 000E     		.2byte	0xe00
 1050 0560 00       		.byte	0
 1051 0561 0C       		.uleb128 0xc
 1052 0562 78050000 		.4byte	0x578
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 84


 1053 0566 71050000 		.4byte	0x571
 1054 056a 0D       		.uleb128 0xd
 1055 056b 71050000 		.4byte	0x571
 1056 056f 07       		.byte	0x7
 1057 0570 00       		.byte	0
 1058 0571 05       		.uleb128 0x5
 1059 0572 04       		.byte	0x4
 1060 0573 07       		.byte	0x7
 1061 0574 1E150000 		.4byte	.LASF190
 1062 0578 0E       		.uleb128 0xe
 1063 0579 9A040000 		.4byte	0x49a
 1064 057d 0E       		.uleb128 0xe
 1065 057e 61050000 		.4byte	0x561
 1066 0582 0C       		.uleb128 0xc
 1067 0583 9A040000 		.4byte	0x49a
 1068 0587 92050000 		.4byte	0x592
 1069 058b 0D       		.uleb128 0xd
 1070 058c 71050000 		.4byte	0x571
 1071 0590 17       		.byte	0x17
 1072 0591 00       		.byte	0
 1073 0592 0E       		.uleb128 0xe
 1074 0593 61050000 		.4byte	0x561
 1075 0597 0E       		.uleb128 0xe
 1076 0598 61050000 		.4byte	0x561
 1077 059c 0E       		.uleb128 0xe
 1078 059d 61050000 		.4byte	0x561
 1079 05a1 0E       		.uleb128 0xe
 1080 05a2 61050000 		.4byte	0x561
 1081 05a6 0C       		.uleb128 0xc
 1082 05a7 9A040000 		.4byte	0x49a
 1083 05ab B6050000 		.4byte	0x5b6
 1084 05af 0D       		.uleb128 0xd
 1085 05b0 71050000 		.4byte	0x571
 1086 05b4 37       		.byte	0x37
 1087 05b5 00       		.byte	0
 1088 05b6 0C       		.uleb128 0xc
 1089 05b7 C6050000 		.4byte	0x5c6
 1090 05bb C6050000 		.4byte	0x5c6
 1091 05bf 0D       		.uleb128 0xd
 1092 05c0 71050000 		.4byte	0x571
 1093 05c4 EF       		.byte	0xef
 1094 05c5 00       		.byte	0
 1095 05c6 0E       		.uleb128 0xe
 1096 05c7 6E040000 		.4byte	0x46e
 1097 05cb 0E       		.uleb128 0xe
 1098 05cc B6050000 		.4byte	0x5b6
 1099 05d0 0C       		.uleb128 0xc
 1100 05d1 9A040000 		.4byte	0x49a
 1101 05d5 E1050000 		.4byte	0x5e1
 1102 05d9 0F       		.uleb128 0xf
 1103 05da 71050000 		.4byte	0x571
 1104 05de 8302     		.2byte	0x283
 1105 05e0 00       		.byte	0
 1106 05e1 10       		.uleb128 0x10
 1107 05e2 EC170000 		.4byte	.LASF191
 1108 05e6 03       		.byte	0x3
 1109 05e7 A501     		.2byte	0x1a5
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 85


 1110 05e9 A5040000 		.4byte	0x4a5
 1111 05ed 11       		.uleb128 0x11
 1112 05ee 78050000 		.4byte	0x578
 1113 05f2 0C       		.uleb128 0xc
 1114 05f3 ED050000 		.4byte	0x5ed
 1115 05f7 02060000 		.4byte	0x602
 1116 05fb 0D       		.uleb128 0xd
 1117 05fc 71050000 		.4byte	0x571
 1118 0600 0F       		.byte	0xf
 1119 0601 00       		.byte	0
 1120 0602 12       		.uleb128 0x12
 1121 0603 80       		.byte	0x80
 1122 0604 08       		.byte	0x8
 1123 0605 22       		.byte	0x22
 1124 0606 D6060000 		.4byte	0x6d6
 1125 060a 13       		.uleb128 0x13
 1126 060b 4F555400 		.ascii	"OUT\000"
 1127 060f 08       		.byte	0x8
 1128 0610 23       		.byte	0x23
 1129 0611 78050000 		.4byte	0x578
 1130 0615 00       		.byte	0
 1131 0616 14       		.uleb128 0x14
 1132 0617 F8070000 		.4byte	.LASF192
 1133 061b 08       		.byte	0x8
 1134 061c 24       		.byte	0x24
 1135 061d 78050000 		.4byte	0x578
 1136 0621 04       		.byte	0x4
 1137 0622 14       		.uleb128 0x14
 1138 0623 78070000 		.4byte	.LASF193
 1139 0627 08       		.byte	0x8
 1140 0628 25       		.byte	0x25
 1141 0629 78050000 		.4byte	0x578
 1142 062d 08       		.byte	0x8
 1143 062e 14       		.uleb128 0x14
 1144 062f B0170000 		.4byte	.LASF194
 1145 0633 08       		.byte	0x8
 1146 0634 26       		.byte	0x26
 1147 0635 78050000 		.4byte	0x578
 1148 0639 0C       		.byte	0xc
 1149 063a 13       		.uleb128 0x13
 1150 063b 494E00   		.ascii	"IN\000"
 1151 063e 08       		.byte	0x8
 1152 063f 27       		.byte	0x27
 1153 0640 ED050000 		.4byte	0x5ed
 1154 0644 10       		.byte	0x10
 1155 0645 14       		.uleb128 0x14
 1156 0646 73070000 		.4byte	.LASF195
 1157 064a 08       		.byte	0x8
 1158 064b 28       		.byte	0x28
 1159 064c 78050000 		.4byte	0x578
 1160 0650 14       		.byte	0x14
 1161 0651 14       		.uleb128 0x14
 1162 0652 CC110000 		.4byte	.LASF196
 1163 0656 08       		.byte	0x8
 1164 0657 29       		.byte	0x29
 1165 0658 78050000 		.4byte	0x578
 1166 065c 18       		.byte	0x18
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 86


 1167 065d 14       		.uleb128 0x14
 1168 065e 8F180000 		.4byte	.LASF197
 1169 0662 08       		.byte	0x8
 1170 0663 2A       		.byte	0x2a
 1171 0664 ED050000 		.4byte	0x5ed
 1172 0668 1C       		.byte	0x1c
 1173 0669 14       		.uleb128 0x14
 1174 066a B3040000 		.4byte	.LASF198
 1175 066e 08       		.byte	0x8
 1176 066f 2B       		.byte	0x2b
 1177 0670 78050000 		.4byte	0x578
 1178 0674 20       		.byte	0x20
 1179 0675 14       		.uleb128 0x14
 1180 0676 F5160000 		.4byte	.LASF199
 1181 067a 08       		.byte	0x8
 1182 067b 2C       		.byte	0x2c
 1183 067c 78050000 		.4byte	0x578
 1184 0680 24       		.byte	0x24
 1185 0681 13       		.uleb128 0x13
 1186 0682 43464700 		.ascii	"CFG\000"
 1187 0686 08       		.byte	0x8
 1188 0687 2D       		.byte	0x2d
 1189 0688 78050000 		.4byte	0x578
 1190 068c 28       		.byte	0x28
 1191 068d 14       		.uleb128 0x14
 1192 068e 7A060000 		.4byte	.LASF200
 1193 0692 08       		.byte	0x8
 1194 0693 2E       		.byte	0x2e
 1195 0694 78050000 		.4byte	0x578
 1196 0698 2C       		.byte	0x2c
 1197 0699 14       		.uleb128 0x14
 1198 069a 390A0000 		.4byte	.LASF201
 1199 069e 08       		.byte	0x8
 1200 069f 2F       		.byte	0x2f
 1201 06a0 78050000 		.4byte	0x578
 1202 06a4 30       		.byte	0x30
 1203 06a5 14       		.uleb128 0x14
 1204 06a6 241E0000 		.4byte	.LASF202
 1205 06aa 08       		.byte	0x8
 1206 06ab 30       		.byte	0x30
 1207 06ac 78050000 		.4byte	0x578
 1208 06b0 34       		.byte	0x34
 1209 06b1 14       		.uleb128 0x14
 1210 06b2 46000000 		.4byte	.LASF203
 1211 06b6 08       		.byte	0x8
 1212 06b7 31       		.byte	0x31
 1213 06b8 ED050000 		.4byte	0x5ed
 1214 06bc 38       		.byte	0x38
 1215 06bd 14       		.uleb128 0x14
 1216 06be 4D170000 		.4byte	.LASF204
 1217 06c2 08       		.byte	0x8
 1218 06c3 32       		.byte	0x32
 1219 06c4 78050000 		.4byte	0x578
 1220 06c8 3C       		.byte	0x3c
 1221 06c9 14       		.uleb128 0x14
 1222 06ca D81D0000 		.4byte	.LASF205
 1223 06ce 08       		.byte	0x8
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 87


 1224 06cf 33       		.byte	0x33
 1225 06d0 DB060000 		.4byte	0x6db
 1226 06d4 40       		.byte	0x40
 1227 06d5 00       		.byte	0
 1228 06d6 0E       		.uleb128 0xe
 1229 06d7 F2050000 		.4byte	0x5f2
 1230 06db 11       		.uleb128 0x11
 1231 06dc D6060000 		.4byte	0x6d6
 1232 06e0 06       		.uleb128 0x6
 1233 06e1 3B0D0000 		.4byte	.LASF206
 1234 06e5 08       		.byte	0x8
 1235 06e6 34       		.byte	0x34
 1236 06e7 02060000 		.4byte	0x602
 1237 06eb 15       		.uleb128 0x15
 1238 06ec 2440     		.2byte	0x4024
 1239 06ee 08       		.byte	0x8
 1240 06ef 39       		.byte	0x39
 1241 06f0 76070000 		.4byte	0x776
 1242 06f4 13       		.uleb128 0x13
 1243 06f5 50525400 		.ascii	"PRT\000"
 1244 06f9 08       		.byte	0x8
 1245 06fa 3A       		.byte	0x3a
 1246 06fb 76070000 		.4byte	0x776
 1247 06ff 00       		.byte	0
 1248 0700 16       		.uleb128 0x16
 1249 0701 5A000000 		.4byte	.LASF207
 1250 0705 08       		.byte	0x8
 1251 0706 3B       		.byte	0x3b
 1252 0707 ED050000 		.4byte	0x5ed
 1253 070b 0040     		.2byte	0x4000
 1254 070d 16       		.uleb128 0x16
 1255 070e 66000000 		.4byte	.LASF208
 1256 0712 08       		.byte	0x8
 1257 0713 3C       		.byte	0x3c
 1258 0714 ED050000 		.4byte	0x5ed
 1259 0718 0440     		.2byte	0x4004
 1260 071a 16       		.uleb128 0x16
 1261 071b 72000000 		.4byte	.LASF209
 1262 071f 08       		.byte	0x8
 1263 0720 3D       		.byte	0x3d
 1264 0721 ED050000 		.4byte	0x5ed
 1265 0725 0840     		.2byte	0x4008
 1266 0727 16       		.uleb128 0x16
 1267 0728 A00F0000 		.4byte	.LASF210
 1268 072c 08       		.byte	0x8
 1269 072d 3E       		.byte	0x3e
 1270 072e ED050000 		.4byte	0x5ed
 1271 0732 0C40     		.2byte	0x400c
 1272 0734 16       		.uleb128 0x16
 1273 0735 4F000000 		.4byte	.LASF211
 1274 0739 08       		.byte	0x8
 1275 073a 3F       		.byte	0x3f
 1276 073b ED050000 		.4byte	0x5ed
 1277 073f 1040     		.2byte	0x4010
 1278 0741 16       		.uleb128 0x16
 1279 0742 630B0000 		.4byte	.LASF212
 1280 0746 08       		.byte	0x8
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 88


 1281 0747 40       		.byte	0x40
 1282 0748 78050000 		.4byte	0x578
 1283 074c 1440     		.2byte	0x4014
 1284 074e 16       		.uleb128 0x16
 1285 074f 431C0000 		.4byte	.LASF213
 1286 0753 08       		.byte	0x8
 1287 0754 41       		.byte	0x41
 1288 0755 78050000 		.4byte	0x578
 1289 0759 1840     		.2byte	0x4018
 1290 075b 16       		.uleb128 0x16
 1291 075c 1D020000 		.4byte	.LASF214
 1292 0760 08       		.byte	0x8
 1293 0761 42       		.byte	0x42
 1294 0762 ED050000 		.4byte	0x5ed
 1295 0766 1C40     		.2byte	0x401c
 1296 0768 16       		.uleb128 0x16
 1297 0769 1E140000 		.4byte	.LASF215
 1298 076d 08       		.byte	0x8
 1299 076e 43       		.byte	0x43
 1300 076f 78050000 		.4byte	0x578
 1301 0773 2040     		.2byte	0x4020
 1302 0775 00       		.byte	0
 1303 0776 0C       		.uleb128 0xc
 1304 0777 E0060000 		.4byte	0x6e0
 1305 077b 86070000 		.4byte	0x786
 1306 077f 0D       		.uleb128 0xd
 1307 0780 71050000 		.4byte	0x571
 1308 0784 7F       		.byte	0x7f
 1309 0785 00       		.byte	0
 1310 0786 06       		.uleb128 0x6
 1311 0787 4D070000 		.4byte	.LASF216
 1312 078b 08       		.byte	0x8
 1313 078c 44       		.byte	0x44
 1314 078d EB060000 		.4byte	0x6eb
 1315 0791 10       		.uleb128 0x10
 1316 0792 7C0C0000 		.4byte	.LASF217
 1317 0796 09       		.byte	0x9
 1318 0797 3106     		.2byte	0x631
 1319 0799 E0060000 		.4byte	0x6e0
 1320 079d 10       		.uleb128 0x10
 1321 079e 761A0000 		.4byte	.LASF218
 1322 07a2 09       		.byte	0x9
 1323 07a3 3206     		.2byte	0x632
 1324 07a5 86070000 		.4byte	0x786
 1325 07a9 05       		.uleb128 0x5
 1326 07aa 08       		.byte	0x8
 1327 07ab 04       		.byte	0x4
 1328 07ac E3130000 		.4byte	.LASF219
 1329 07b0 12       		.uleb128 0x12
 1330 07b1 B8       		.byte	0xb8
 1331 07b2 0A       		.byte	0xa
 1332 07b3 34       		.byte	0x34
 1333 07b4 C10B0000 		.4byte	0xbc1
 1334 07b8 14       		.uleb128 0x14
 1335 07b9 5D030000 		.4byte	.LASF220
 1336 07bd 0A       		.byte	0xa
 1337 07be 37       		.byte	0x37
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 89


 1338 07bf 9A040000 		.4byte	0x49a
 1339 07c3 00       		.byte	0
 1340 07c4 14       		.uleb128 0x14
 1341 07c5 C0010000 		.4byte	.LASF221
 1342 07c9 0A       		.byte	0xa
 1343 07ca 38       		.byte	0x38
 1344 07cb 9A040000 		.4byte	0x49a
 1345 07cf 04       		.byte	0x4
 1346 07d0 14       		.uleb128 0x14
 1347 07d1 A7010000 		.4byte	.LASF222
 1348 07d5 0A       		.byte	0xa
 1349 07d6 39       		.byte	0x39
 1350 07d7 9A040000 		.4byte	0x49a
 1351 07db 08       		.byte	0x8
 1352 07dc 14       		.uleb128 0x14
 1353 07dd 3A090000 		.4byte	.LASF223
 1354 07e1 0A       		.byte	0xa
 1355 07e2 3A       		.byte	0x3a
 1356 07e3 9A040000 		.4byte	0x49a
 1357 07e7 0C       		.byte	0xc
 1358 07e8 14       		.uleb128 0x14
 1359 07e9 15140000 		.4byte	.LASF224
 1360 07ed 0A       		.byte	0xa
 1361 07ee 3B       		.byte	0x3b
 1362 07ef 9A040000 		.4byte	0x49a
 1363 07f3 10       		.byte	0x10
 1364 07f4 14       		.uleb128 0x14
 1365 07f5 37110000 		.4byte	.LASF225
 1366 07f9 0A       		.byte	0xa
 1367 07fa 3C       		.byte	0x3c
 1368 07fb 9A040000 		.4byte	0x49a
 1369 07ff 14       		.byte	0x14
 1370 0800 14       		.uleb128 0x14
 1371 0801 6C0B0000 		.4byte	.LASF226
 1372 0805 0A       		.byte	0xa
 1373 0806 3D       		.byte	0x3d
 1374 0807 9A040000 		.4byte	0x49a
 1375 080b 18       		.byte	0x18
 1376 080c 14       		.uleb128 0x14
 1377 080d 9F1D0000 		.4byte	.LASF227
 1378 0811 0A       		.byte	0xa
 1379 0812 3E       		.byte	0x3e
 1380 0813 9A040000 		.4byte	0x49a
 1381 0817 1C       		.byte	0x1c
 1382 0818 14       		.uleb128 0x14
 1383 0819 72100000 		.4byte	.LASF228
 1384 081d 0A       		.byte	0xa
 1385 081e 3F       		.byte	0x3f
 1386 081f 9A040000 		.4byte	0x49a
 1387 0823 20       		.byte	0x20
 1388 0824 14       		.uleb128 0x14
 1389 0825 89100000 		.4byte	.LASF229
 1390 0829 0A       		.byte	0xa
 1391 082a 40       		.byte	0x40
 1392 082b 9A040000 		.4byte	0x49a
 1393 082f 24       		.byte	0x24
 1394 0830 14       		.uleb128 0x14
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 90


 1395 0831 09160000 		.4byte	.LASF230
 1396 0835 0A       		.byte	0xa
 1397 0836 43       		.byte	0x43
 1398 0837 6E040000 		.4byte	0x46e
 1399 083b 28       		.byte	0x28
 1400 083c 14       		.uleb128 0x14
 1401 083d D5150000 		.4byte	.LASF231
 1402 0841 0A       		.byte	0xa
 1403 0842 44       		.byte	0x44
 1404 0843 6E040000 		.4byte	0x46e
 1405 0847 29       		.byte	0x29
 1406 0848 14       		.uleb128 0x14
 1407 0849 E2140000 		.4byte	.LASF232
 1408 084d 0A       		.byte	0xa
 1409 084e 45       		.byte	0x45
 1410 084f 6E040000 		.4byte	0x46e
 1411 0853 2A       		.byte	0x2a
 1412 0854 14       		.uleb128 0x14
 1413 0855 7F160000 		.4byte	.LASF233
 1414 0859 0A       		.byte	0xa
 1415 085a 46       		.byte	0x46
 1416 085b 6E040000 		.4byte	0x46e
 1417 085f 2B       		.byte	0x2b
 1418 0860 14       		.uleb128 0x14
 1419 0861 32160000 		.4byte	.LASF234
 1420 0865 0A       		.byte	0xa
 1421 0866 47       		.byte	0x47
 1422 0867 6E040000 		.4byte	0x46e
 1423 086b 2C       		.byte	0x2c
 1424 086c 14       		.uleb128 0x14
 1425 086d FE180000 		.4byte	.LASF235
 1426 0871 0A       		.byte	0xa
 1427 0872 48       		.byte	0x48
 1428 0873 6E040000 		.4byte	0x46e
 1429 0877 2D       		.byte	0x2d
 1430 0878 14       		.uleb128 0x14
 1431 0879 2F1F0000 		.4byte	.LASF236
 1432 087d 0A       		.byte	0xa
 1433 087e 49       		.byte	0x49
 1434 087f 6E040000 		.4byte	0x46e
 1435 0883 2E       		.byte	0x2e
 1436 0884 14       		.uleb128 0x14
 1437 0885 75030000 		.4byte	.LASF237
 1438 0889 0A       		.byte	0xa
 1439 088a 4A       		.byte	0x4a
 1440 088b 6E040000 		.4byte	0x46e
 1441 088f 2F       		.byte	0x2f
 1442 0890 14       		.uleb128 0x14
 1443 0891 51180000 		.4byte	.LASF238
 1444 0895 0A       		.byte	0xa
 1445 0896 4B       		.byte	0x4b
 1446 0897 6E040000 		.4byte	0x46e
 1447 089b 30       		.byte	0x30
 1448 089c 14       		.uleb128 0x14
 1449 089d 37120000 		.4byte	.LASF239
 1450 08a1 0A       		.byte	0xa
 1451 08a2 4E       		.byte	0x4e
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 91


 1452 08a3 6E040000 		.4byte	0x46e
 1453 08a7 31       		.byte	0x31
 1454 08a8 14       		.uleb128 0x14
 1455 08a9 961C0000 		.4byte	.LASF240
 1456 08ad 0A       		.byte	0xa
 1457 08ae 4F       		.byte	0x4f
 1458 08af 6E040000 		.4byte	0x46e
 1459 08b3 32       		.byte	0x32
 1460 08b4 14       		.uleb128 0x14
 1461 08b5 FF1D0000 		.4byte	.LASF241
 1462 08b9 0A       		.byte	0xa
 1463 08ba 50       		.byte	0x50
 1464 08bb 6E040000 		.4byte	0x46e
 1465 08bf 33       		.byte	0x33
 1466 08c0 14       		.uleb128 0x14
 1467 08c1 600D0000 		.4byte	.LASF242
 1468 08c5 0A       		.byte	0xa
 1469 08c6 51       		.byte	0x51
 1470 08c7 6E040000 		.4byte	0x46e
 1471 08cb 34       		.byte	0x34
 1472 08cc 14       		.uleb128 0x14
 1473 08cd FA080000 		.4byte	.LASF243
 1474 08d1 0A       		.byte	0xa
 1475 08d2 52       		.byte	0x52
 1476 08d3 79040000 		.4byte	0x479
 1477 08d7 36       		.byte	0x36
 1478 08d8 14       		.uleb128 0x14
 1479 08d9 05050000 		.4byte	.LASF244
 1480 08dd 0A       		.byte	0xa
 1481 08de 53       		.byte	0x53
 1482 08df 79040000 		.4byte	0x479
 1483 08e3 38       		.byte	0x38
 1484 08e4 14       		.uleb128 0x14
 1485 08e5 6A110000 		.4byte	.LASF245
 1486 08e9 0A       		.byte	0xa
 1487 08ea 54       		.byte	0x54
 1488 08eb 79040000 		.4byte	0x479
 1489 08ef 3A       		.byte	0x3a
 1490 08f0 14       		.uleb128 0x14
 1491 08f1 4E030000 		.4byte	.LASF246
 1492 08f5 0A       		.byte	0xa
 1493 08f6 55       		.byte	0x55
 1494 08f7 6E040000 		.4byte	0x46e
 1495 08fb 3C       		.byte	0x3c
 1496 08fc 14       		.uleb128 0x14
 1497 08fd 890A0000 		.4byte	.LASF247
 1498 0901 0A       		.byte	0xa
 1499 0902 56       		.byte	0x56
 1500 0903 6E040000 		.4byte	0x46e
 1501 0907 3D       		.byte	0x3d
 1502 0908 14       		.uleb128 0x14
 1503 0909 B6140000 		.4byte	.LASF248
 1504 090d 0A       		.byte	0xa
 1505 090e 57       		.byte	0x57
 1506 090f 6E040000 		.4byte	0x46e
 1507 0913 3E       		.byte	0x3e
 1508 0914 14       		.uleb128 0x14
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 92


 1509 0915 A2090000 		.4byte	.LASF249
 1510 0919 0A       		.byte	0xa
 1511 091a 58       		.byte	0x58
 1512 091b 6E040000 		.4byte	0x46e
 1513 091f 3F       		.byte	0x3f
 1514 0920 14       		.uleb128 0x14
 1515 0921 7E020000 		.4byte	.LASF250
 1516 0925 0A       		.byte	0xa
 1517 0926 59       		.byte	0x59
 1518 0927 6E040000 		.4byte	0x46e
 1519 092b 40       		.byte	0x40
 1520 092c 14       		.uleb128 0x14
 1521 092d 98120000 		.4byte	.LASF251
 1522 0931 0A       		.byte	0xa
 1523 0932 5A       		.byte	0x5a
 1524 0933 6E040000 		.4byte	0x46e
 1525 0937 41       		.byte	0x41
 1526 0938 14       		.uleb128 0x14
 1527 0939 B6070000 		.4byte	.LASF252
 1528 093d 0A       		.byte	0xa
 1529 093e 5B       		.byte	0x5b
 1530 093f 6E040000 		.4byte	0x46e
 1531 0943 42       		.byte	0x42
 1532 0944 14       		.uleb128 0x14
 1533 0945 710C0000 		.4byte	.LASF253
 1534 0949 0A       		.byte	0xa
 1535 094a 5C       		.byte	0x5c
 1536 094b 6E040000 		.4byte	0x46e
 1537 094f 43       		.byte	0x43
 1538 0950 14       		.uleb128 0x14
 1539 0951 240B0000 		.4byte	.LASF254
 1540 0955 0A       		.byte	0xa
 1541 0956 5D       		.byte	0x5d
 1542 0957 6E040000 		.4byte	0x46e
 1543 095b 44       		.byte	0x44
 1544 095c 14       		.uleb128 0x14
 1545 095d 8D160000 		.4byte	.LASF255
 1546 0961 0A       		.byte	0xa
 1547 0962 5E       		.byte	0x5e
 1548 0963 9A040000 		.4byte	0x49a
 1549 0967 48       		.byte	0x48
 1550 0968 14       		.uleb128 0x14
 1551 0969 BC040000 		.4byte	.LASF256
 1552 096d 0A       		.byte	0xa
 1553 096e 5F       		.byte	0x5f
 1554 096f 9A040000 		.4byte	0x49a
 1555 0973 4C       		.byte	0x4c
 1556 0974 14       		.uleb128 0x14
 1557 0975 D51B0000 		.4byte	.LASF257
 1558 0979 0A       		.byte	0xa
 1559 097a 60       		.byte	0x60
 1560 097b 6E040000 		.4byte	0x46e
 1561 097f 50       		.byte	0x50
 1562 0980 14       		.uleb128 0x14
 1563 0981 FE0A0000 		.4byte	.LASF258
 1564 0985 0A       		.byte	0xa
 1565 0986 61       		.byte	0x61
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 93


 1566 0987 6E040000 		.4byte	0x46e
 1567 098b 51       		.byte	0x51
 1568 098c 14       		.uleb128 0x14
 1569 098d 77080000 		.4byte	.LASF259
 1570 0991 0A       		.byte	0xa
 1571 0992 62       		.byte	0x62
 1572 0993 6E040000 		.4byte	0x46e
 1573 0997 52       		.byte	0x52
 1574 0998 14       		.uleb128 0x14
 1575 0999 75130000 		.4byte	.LASF260
 1576 099d 0A       		.byte	0xa
 1577 099e 63       		.byte	0x63
 1578 099f 6E040000 		.4byte	0x46e
 1579 09a3 53       		.byte	0x53
 1580 09a4 14       		.uleb128 0x14
 1581 09a5 301B0000 		.4byte	.LASF261
 1582 09a9 0A       		.byte	0xa
 1583 09aa 64       		.byte	0x64
 1584 09ab 6E040000 		.4byte	0x46e
 1585 09af 54       		.byte	0x54
 1586 09b0 14       		.uleb128 0x14
 1587 09b1 450B0000 		.4byte	.LASF262
 1588 09b5 0A       		.byte	0xa
 1589 09b6 65       		.byte	0x65
 1590 09b7 6E040000 		.4byte	0x46e
 1591 09bb 55       		.byte	0x55
 1592 09bc 14       		.uleb128 0x14
 1593 09bd 6D190000 		.4byte	.LASF263
 1594 09c1 0A       		.byte	0xa
 1595 09c2 66       		.byte	0x66
 1596 09c3 6E040000 		.4byte	0x46e
 1597 09c7 56       		.byte	0x56
 1598 09c8 14       		.uleb128 0x14
 1599 09c9 A81D0000 		.4byte	.LASF264
 1600 09cd 0A       		.byte	0xa
 1601 09ce 67       		.byte	0x67
 1602 09cf 6E040000 		.4byte	0x46e
 1603 09d3 57       		.byte	0x57
 1604 09d4 14       		.uleb128 0x14
 1605 09d5 6B0A0000 		.4byte	.LASF265
 1606 09d9 0A       		.byte	0xa
 1607 09da 68       		.byte	0x68
 1608 09db 6E040000 		.4byte	0x46e
 1609 09df 58       		.byte	0x58
 1610 09e0 14       		.uleb128 0x14
 1611 09e1 2C1E0000 		.4byte	.LASF266
 1612 09e5 0A       		.byte	0xa
 1613 09e6 69       		.byte	0x69
 1614 09e7 6E040000 		.4byte	0x46e
 1615 09eb 59       		.byte	0x59
 1616 09ec 14       		.uleb128 0x14
 1617 09ed 8B1C0000 		.4byte	.LASF267
 1618 09f1 0A       		.byte	0xa
 1619 09f2 6E       		.byte	0x6e
 1620 09f3 84040000 		.4byte	0x484
 1621 09f7 5A       		.byte	0x5a
 1622 09f8 14       		.uleb128 0x14
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 94


 1623 09f9 E8010000 		.4byte	.LASF268
 1624 09fd 0A       		.byte	0xa
 1625 09fe 6F       		.byte	0x6f
 1626 09ff 84040000 		.4byte	0x484
 1627 0a03 5C       		.byte	0x5c
 1628 0a04 14       		.uleb128 0x14
 1629 0a05 7A100000 		.4byte	.LASF269
 1630 0a09 0A       		.byte	0xa
 1631 0a0a 70       		.byte	0x70
 1632 0a0b 6E040000 		.4byte	0x46e
 1633 0a0f 5E       		.byte	0x5e
 1634 0a10 14       		.uleb128 0x14
 1635 0a11 C01C0000 		.4byte	.LASF270
 1636 0a15 0A       		.byte	0xa
 1637 0a16 71       		.byte	0x71
 1638 0a17 6E040000 		.4byte	0x46e
 1639 0a1b 5F       		.byte	0x5f
 1640 0a1c 14       		.uleb128 0x14
 1641 0a1d CC080000 		.4byte	.LASF271
 1642 0a21 0A       		.byte	0xa
 1643 0a22 72       		.byte	0x72
 1644 0a23 6E040000 		.4byte	0x46e
 1645 0a27 60       		.byte	0x60
 1646 0a28 14       		.uleb128 0x14
 1647 0a29 190F0000 		.4byte	.LASF272
 1648 0a2d 0A       		.byte	0xa
 1649 0a2e 73       		.byte	0x73
 1650 0a2f 9A040000 		.4byte	0x49a
 1651 0a33 64       		.byte	0x64
 1652 0a34 14       		.uleb128 0x14
 1653 0a35 561F0000 		.4byte	.LASF273
 1654 0a39 0A       		.byte	0xa
 1655 0a3a 76       		.byte	0x76
 1656 0a3b 84040000 		.4byte	0x484
 1657 0a3f 68       		.byte	0x68
 1658 0a40 14       		.uleb128 0x14
 1659 0a41 33140000 		.4byte	.LASF274
 1660 0a45 0A       		.byte	0xa
 1661 0a46 77       		.byte	0x77
 1662 0a47 84040000 		.4byte	0x484
 1663 0a4b 6A       		.byte	0x6a
 1664 0a4c 14       		.uleb128 0x14
 1665 0a4d 5B110000 		.4byte	.LASF275
 1666 0a51 0A       		.byte	0xa
 1667 0a52 78       		.byte	0x78
 1668 0a53 84040000 		.4byte	0x484
 1669 0a57 6C       		.byte	0x6c
 1670 0a58 14       		.uleb128 0x14
 1671 0a59 66040000 		.4byte	.LASF276
 1672 0a5d 0A       		.byte	0xa
 1673 0a5e 79       		.byte	0x79
 1674 0a5f 84040000 		.4byte	0x484
 1675 0a63 6E       		.byte	0x6e
 1676 0a64 14       		.uleb128 0x14
 1677 0a65 8C0F0000 		.4byte	.LASF277
 1678 0a69 0A       		.byte	0xa
 1679 0a6a 7B       		.byte	0x7b
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 95


 1680 0a6b 6E040000 		.4byte	0x46e
 1681 0a6f 70       		.byte	0x70
 1682 0a70 14       		.uleb128 0x14
 1683 0a71 39060000 		.4byte	.LASF278
 1684 0a75 0A       		.byte	0xa
 1685 0a76 7C       		.byte	0x7c
 1686 0a77 6E040000 		.4byte	0x46e
 1687 0a7b 71       		.byte	0x71
 1688 0a7c 14       		.uleb128 0x14
 1689 0a7d 9D040000 		.4byte	.LASF279
 1690 0a81 0A       		.byte	0xa
 1691 0a82 7D       		.byte	0x7d
 1692 0a83 6E040000 		.4byte	0x46e
 1693 0a87 72       		.byte	0x72
 1694 0a88 14       		.uleb128 0x14
 1695 0a89 9C020000 		.4byte	.LASF280
 1696 0a8d 0A       		.byte	0xa
 1697 0a8e 7E       		.byte	0x7e
 1698 0a8f 6E040000 		.4byte	0x46e
 1699 0a93 73       		.byte	0x73
 1700 0a94 14       		.uleb128 0x14
 1701 0a95 46150000 		.4byte	.LASF281
 1702 0a99 0A       		.byte	0xa
 1703 0a9a 80       		.byte	0x80
 1704 0a9b 84040000 		.4byte	0x484
 1705 0a9f 74       		.byte	0x74
 1706 0aa0 14       		.uleb128 0x14
 1707 0aa1 87130000 		.4byte	.LASF282
 1708 0aa5 0A       		.byte	0xa
 1709 0aa6 81       		.byte	0x81
 1710 0aa7 84040000 		.4byte	0x484
 1711 0aab 76       		.byte	0x76
 1712 0aac 14       		.uleb128 0x14
 1713 0aad DD0F0000 		.4byte	.LASF283
 1714 0ab1 0A       		.byte	0xa
 1715 0ab2 82       		.byte	0x82
 1716 0ab3 84040000 		.4byte	0x484
 1717 0ab7 78       		.byte	0x78
 1718 0ab8 14       		.uleb128 0x14
 1719 0ab9 9E080000 		.4byte	.LASF284
 1720 0abd 0A       		.byte	0xa
 1721 0abe 83       		.byte	0x83
 1722 0abf 84040000 		.4byte	0x484
 1723 0ac3 7A       		.byte	0x7a
 1724 0ac4 14       		.uleb128 0x14
 1725 0ac5 C80F0000 		.4byte	.LASF285
 1726 0ac9 0A       		.byte	0xa
 1727 0aca 86       		.byte	0x86
 1728 0acb 6E040000 		.4byte	0x46e
 1729 0acf 7C       		.byte	0x7c
 1730 0ad0 14       		.uleb128 0x14
 1731 0ad1 E61B0000 		.4byte	.LASF286
 1732 0ad5 0A       		.byte	0xa
 1733 0ad6 87       		.byte	0x87
 1734 0ad7 6E040000 		.4byte	0x46e
 1735 0adb 7D       		.byte	0x7d
 1736 0adc 14       		.uleb128 0x14
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 96


 1737 0add 14080000 		.4byte	.LASF287
 1738 0ae1 0A       		.byte	0xa
 1739 0ae2 88       		.byte	0x88
 1740 0ae3 6E040000 		.4byte	0x46e
 1741 0ae7 7E       		.byte	0x7e
 1742 0ae8 14       		.uleb128 0x14
 1743 0ae9 5A070000 		.4byte	.LASF288
 1744 0aed 0A       		.byte	0xa
 1745 0aee 89       		.byte	0x89
 1746 0aef 6E040000 		.4byte	0x46e
 1747 0af3 7F       		.byte	0x7f
 1748 0af4 14       		.uleb128 0x14
 1749 0af5 B3080000 		.4byte	.LASF289
 1750 0af9 0A       		.byte	0xa
 1751 0afa 8A       		.byte	0x8a
 1752 0afb 6E040000 		.4byte	0x46e
 1753 0aff 80       		.byte	0x80
 1754 0b00 14       		.uleb128 0x14
 1755 0b01 08010000 		.4byte	.LASF290
 1756 0b05 0A       		.byte	0xa
 1757 0b06 8D       		.byte	0x8d
 1758 0b07 9A040000 		.4byte	0x49a
 1759 0b0b 84       		.byte	0x84
 1760 0b0c 14       		.uleb128 0x14
 1761 0b0d 5D180000 		.4byte	.LASF291
 1762 0b11 0A       		.byte	0xa
 1763 0b12 8E       		.byte	0x8e
 1764 0b13 9A040000 		.4byte	0x49a
 1765 0b17 88       		.byte	0x88
 1766 0b18 14       		.uleb128 0x14
 1767 0b19 8D090000 		.4byte	.LASF292
 1768 0b1d 0A       		.byte	0xa
 1769 0b1e 8F       		.byte	0x8f
 1770 0b1f 9A040000 		.4byte	0x49a
 1771 0b23 8C       		.byte	0x8c
 1772 0b24 14       		.uleb128 0x14
 1773 0b25 AF190000 		.4byte	.LASF293
 1774 0b29 0A       		.byte	0xa
 1775 0b2a 90       		.byte	0x90
 1776 0b2b 9A040000 		.4byte	0x49a
 1777 0b2f 90       		.byte	0x90
 1778 0b30 14       		.uleb128 0x14
 1779 0b31 B8170000 		.4byte	.LASF294
 1780 0b35 0A       		.byte	0xa
 1781 0b36 91       		.byte	0x91
 1782 0b37 9A040000 		.4byte	0x49a
 1783 0b3b 94       		.byte	0x94
 1784 0b3c 14       		.uleb128 0x14
 1785 0b3d 4E060000 		.4byte	.LASF295
 1786 0b41 0A       		.byte	0xa
 1787 0b42 92       		.byte	0x92
 1788 0b43 9A040000 		.4byte	0x49a
 1789 0b47 98       		.byte	0x98
 1790 0b48 14       		.uleb128 0x14
 1791 0b49 B7180000 		.4byte	.LASF296
 1792 0b4d 0A       		.byte	0xa
 1793 0b4e 93       		.byte	0x93
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 97


 1794 0b4f 9A040000 		.4byte	0x49a
 1795 0b53 9C       		.byte	0x9c
 1796 0b54 14       		.uleb128 0x14
 1797 0b55 5B0C0000 		.4byte	.LASF297
 1798 0b59 0A       		.byte	0xa
 1799 0b5a 94       		.byte	0x94
 1800 0b5b 9A040000 		.4byte	0x49a
 1801 0b5f A0       		.byte	0xa0
 1802 0b60 14       		.uleb128 0x14
 1803 0b61 3C180000 		.4byte	.LASF298
 1804 0b65 0A       		.byte	0xa
 1805 0b66 95       		.byte	0x95
 1806 0b67 84040000 		.4byte	0x484
 1807 0b6b A4       		.byte	0xa4
 1808 0b6c 14       		.uleb128 0x14
 1809 0b6d 27150000 		.4byte	.LASF299
 1810 0b71 0A       		.byte	0xa
 1811 0b72 96       		.byte	0x96
 1812 0b73 84040000 		.4byte	0x484
 1813 0b77 A6       		.byte	0xa6
 1814 0b78 14       		.uleb128 0x14
 1815 0b79 53190000 		.4byte	.LASF300
 1816 0b7d 0A       		.byte	0xa
 1817 0b7e 97       		.byte	0x97
 1818 0b7f 84040000 		.4byte	0x484
 1819 0b83 A8       		.byte	0xa8
 1820 0b84 14       		.uleb128 0x14
 1821 0b85 56100000 		.4byte	.LASF301
 1822 0b89 0A       		.byte	0xa
 1823 0b8a 98       		.byte	0x98
 1824 0b8b 84040000 		.4byte	0x484
 1825 0b8f AA       		.byte	0xaa
 1826 0b90 14       		.uleb128 0x14
 1827 0b91 CA040000 		.4byte	.LASF302
 1828 0b95 0A       		.byte	0xa
 1829 0b96 99       		.byte	0x99
 1830 0b97 84040000 		.4byte	0x484
 1831 0b9b AC       		.byte	0xac
 1832 0b9c 14       		.uleb128 0x14
 1833 0b9d D5120000 		.4byte	.LASF303
 1834 0ba1 0A       		.byte	0xa
 1835 0ba2 9A       		.byte	0x9a
 1836 0ba3 84040000 		.4byte	0x484
 1837 0ba7 AE       		.byte	0xae
 1838 0ba8 14       		.uleb128 0x14
 1839 0ba9 E8040000 		.4byte	.LASF304
 1840 0bad 0A       		.byte	0xa
 1841 0bae 9D       		.byte	0x9d
 1842 0baf 84040000 		.4byte	0x484
 1843 0bb3 B0       		.byte	0xb0
 1844 0bb4 14       		.uleb128 0x14
 1845 0bb5 801A0000 		.4byte	.LASF305
 1846 0bb9 0A       		.byte	0xa
 1847 0bba 9E       		.byte	0x9e
 1848 0bbb 9A040000 		.4byte	0x49a
 1849 0bbf B4       		.byte	0xb4
 1850 0bc0 00       		.byte	0
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 98


 1851 0bc1 06       		.uleb128 0x6
 1852 0bc2 0D1D0000 		.4byte	.LASF306
 1853 0bc6 0A       		.byte	0xa
 1854 0bc7 9F       		.byte	0x9f
 1855 0bc8 B0070000 		.4byte	0x7b0
 1856 0bcc 10       		.uleb128 0x10
 1857 0bcd CE1B0000 		.4byte	.LASF307
 1858 0bd1 0B       		.byte	0xb
 1859 0bd2 F601     		.2byte	0x1f6
 1860 0bd4 D80B0000 		.4byte	0xbd8
 1861 0bd8 05       		.uleb128 0x5
 1862 0bd9 01       		.byte	0x1
 1863 0bda 08       		.byte	0x8
 1864 0bdb C50D0000 		.4byte	.LASF308
 1865 0bdf 10       		.uleb128 0x10
 1866 0be0 69090000 		.4byte	.LASF309
 1867 0be4 0B       		.byte	0xb
 1868 0be5 F701     		.2byte	0x1f7
 1869 0be7 EB0B0000 		.4byte	0xbeb
 1870 0beb 05       		.uleb128 0x5
 1871 0bec 04       		.byte	0x4
 1872 0bed 04       		.byte	0x4
 1873 0bee 5F190000 		.4byte	.LASF310
 1874 0bf2 05       		.uleb128 0x5
 1875 0bf3 08       		.byte	0x8
 1876 0bf4 04       		.byte	0x4
 1877 0bf5 981D0000 		.4byte	.LASF311
 1878 0bf9 10       		.uleb128 0x10
 1879 0bfa 921D0000 		.4byte	.LASF312
 1880 0bfe 0B       		.byte	0xb
 1881 0bff EA03     		.2byte	0x3ea
 1882 0c01 6E040000 		.4byte	0x46e
 1883 0c05 17       		.uleb128 0x17
 1884 0c06 08       		.byte	0x8
 1885 0c07 0C       		.byte	0xc
 1886 0c08 2D01     		.2byte	0x12d
 1887 0c0a 290C0000 		.4byte	0xc29
 1888 0c0e 09       		.uleb128 0x9
 1889 0c0f 7B1F0000 		.4byte	.LASF313
 1890 0c13 0C       		.byte	0xc
 1891 0c14 2E01     		.2byte	0x12e
 1892 0c16 ED030000 		.4byte	0x3ed
 1893 0c1a 00       		.byte	0
 1894 0c1b 09       		.uleb128 0x9
 1895 0c1c CD180000 		.4byte	.LASF314
 1896 0c20 0C       		.byte	0xc
 1897 0c21 3201     		.2byte	0x132
 1898 0c23 9A040000 		.4byte	0x49a
 1899 0c27 04       		.byte	0x4
 1900 0c28 00       		.byte	0
 1901 0c29 10       		.uleb128 0x10
 1902 0c2a B0010000 		.4byte	.LASF315
 1903 0c2e 0C       		.byte	0xc
 1904 0c2f 3301     		.2byte	0x133
 1905 0c31 050C0000 		.4byte	0xc05
 1906 0c35 18       		.uleb128 0x18
 1907 0c36 04       		.byte	0x4
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 99


 1908 0c37 05       		.uleb128 0x5
 1909 0c38 01       		.byte	0x1
 1910 0c39 02       		.byte	0x2
 1911 0c3a 350B0000 		.4byte	.LASF316
 1912 0c3e 19       		.uleb128 0x19
 1913 0c3f 01       		.byte	0x1
 1914 0c40 0A040000 		.4byte	0x40a
 1915 0c44 0D       		.byte	0xd
 1916 0c45 2402     		.2byte	0x224
 1917 0c47 580C0000 		.4byte	0xc58
 1918 0c4b 04       		.uleb128 0x4
 1919 0c4c 041F0000 		.4byte	.LASF317
 1920 0c50 00       		.byte	0
 1921 0c51 04       		.uleb128 0x4
 1922 0c52 F6040000 		.4byte	.LASF318
 1923 0c56 01       		.byte	0x1
 1924 0c57 00       		.byte	0
 1925 0c58 10       		.uleb128 0x10
 1926 0c59 181B0000 		.4byte	.LASF319
 1927 0c5d 0D       		.byte	0xd
 1928 0c5e 2702     		.2byte	0x227
 1929 0c60 3E0C0000 		.4byte	0xc3e
 1930 0c64 10       		.uleb128 0x10
 1931 0c65 3A020000 		.4byte	.LASF320
 1932 0c69 0D       		.byte	0xd
 1933 0c6a 3902     		.2byte	0x239
 1934 0c6c 700C0000 		.4byte	0xc70
 1935 0c70 1A       		.uleb128 0x1a
 1936 0c71 04       		.byte	0x4
 1937 0c72 760C0000 		.4byte	0xc76
 1938 0c76 1B       		.uleb128 0x1b
 1939 0c77 810C0000 		.4byte	0xc81
 1940 0c7b 1C       		.uleb128 0x1c
 1941 0c7c 9A040000 		.4byte	0x49a
 1942 0c80 00       		.byte	0
 1943 0c81 10       		.uleb128 0x10
 1944 0c82 2A050000 		.4byte	.LASF321
 1945 0c86 0D       		.byte	0xd
 1946 0c87 4402     		.2byte	0x244
 1947 0c89 8D0C0000 		.4byte	0xc8d
 1948 0c8d 1A       		.uleb128 0x1a
 1949 0c8e 04       		.byte	0x4
 1950 0c8f 930C0000 		.4byte	0xc93
 1951 0c93 1D       		.uleb128 0x1d
 1952 0c94 580C0000 		.4byte	0xc58
 1953 0c98 A20C0000 		.4byte	0xca2
 1954 0c9c 1C       		.uleb128 0x1c
 1955 0c9d 9A040000 		.4byte	0x49a
 1956 0ca1 00       		.byte	0
 1957 0ca2 1E       		.uleb128 0x1e
 1958 0ca3 22060000 		.4byte	.LASF345
 1959 0ca7 4C       		.byte	0x4c
 1960 0ca8 0D       		.byte	0xd
 1961 0ca9 C302     		.2byte	0x2c3
 1962 0cab C10D0000 		.4byte	0xdc1
 1963 0caf 09       		.uleb128 0x9
 1964 0cb0 590B0000 		.4byte	.LASF322
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 100


 1965 0cb4 0D       		.byte	0xd
 1966 0cb5 C602     		.2byte	0x2c6
 1967 0cb7 370C0000 		.4byte	0xc37
 1968 0cbb 00       		.byte	0
 1969 0cbc 09       		.uleb128 0x9
 1970 0cbd 06110000 		.4byte	.LASF323
 1971 0cc1 0D       		.byte	0xd
 1972 0cc2 C702     		.2byte	0x2c7
 1973 0cc4 370C0000 		.4byte	0xc37
 1974 0cc8 01       		.byte	0x1
 1975 0cc9 09       		.uleb128 0x9
 1976 0cca 611B0000 		.4byte	.LASF324
 1977 0cce 0D       		.byte	0xd
 1978 0ccf C902     		.2byte	0x2c9
 1979 0cd1 78050000 		.4byte	0x578
 1980 0cd5 04       		.byte	0x4
 1981 0cd6 09       		.uleb128 0x9
 1982 0cd7 3B010000 		.4byte	.LASF325
 1983 0cdb 0D       		.byte	0xd
 1984 0cdc CB02     		.2byte	0x2cb
 1985 0cde 78050000 		.4byte	0x578
 1986 0ce2 08       		.byte	0x8
 1987 0ce3 09       		.uleb128 0x9
 1988 0ce4 E3120000 		.4byte	.LASF326
 1989 0ce8 0D       		.byte	0xd
 1990 0ce9 CC02     		.2byte	0x2cc
 1991 0ceb 370C0000 		.4byte	0xc37
 1992 0cef 0C       		.byte	0xc
 1993 0cf0 09       		.uleb128 0x9
 1994 0cf1 41110000 		.4byte	.LASF327
 1995 0cf5 0D       		.byte	0xd
 1996 0cf6 CD02     		.2byte	0x2cd
 1997 0cf8 370C0000 		.4byte	0xc37
 1998 0cfc 0D       		.byte	0xd
 1999 0cfd 09       		.uleb128 0x9
 2000 0cfe CD020000 		.4byte	.LASF328
 2001 0d02 0D       		.byte	0xd
 2002 0d03 CF02     		.2byte	0x2cf
 2003 0d05 C10D0000 		.4byte	0xdc1
 2004 0d09 10       		.byte	0x10
 2005 0d0a 09       		.uleb128 0x9
 2006 0d0b 5C0E0000 		.4byte	.LASF329
 2007 0d0f 0D       		.byte	0xd
 2008 0d10 D002     		.2byte	0x2d0
 2009 0d12 9A040000 		.4byte	0x49a
 2010 0d16 14       		.byte	0x14
 2011 0d17 09       		.uleb128 0x9
 2012 0d18 940A0000 		.4byte	.LASF330
 2013 0d1c 0D       		.byte	0xd
 2014 0d1d D102     		.2byte	0x2d1
 2015 0d1f 78050000 		.4byte	0x578
 2016 0d23 18       		.byte	0x18
 2017 0d24 09       		.uleb128 0x9
 2018 0d25 2C0D0000 		.4byte	.LASF331
 2019 0d29 0D       		.byte	0xd
 2020 0d2a D202     		.2byte	0x2d2
 2021 0d2c 78050000 		.4byte	0x578
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 101


 2022 0d30 1C       		.byte	0x1c
 2023 0d31 09       		.uleb128 0x9
 2024 0d32 831F0000 		.4byte	.LASF332
 2025 0d36 0D       		.byte	0xd
 2026 0d37 D402     		.2byte	0x2d4
 2027 0d39 78050000 		.4byte	0x578
 2028 0d3d 20       		.byte	0x20
 2029 0d3e 09       		.uleb128 0x9
 2030 0d3f 8D040000 		.4byte	.LASF333
 2031 0d43 0D       		.byte	0xd
 2032 0d44 D502     		.2byte	0x2d5
 2033 0d46 C70D0000 		.4byte	0xdc7
 2034 0d4a 24       		.byte	0x24
 2035 0d4b 09       		.uleb128 0x9
 2036 0d4c AC060000 		.4byte	.LASF334
 2037 0d50 0D       		.byte	0xd
 2038 0d51 D702     		.2byte	0x2d7
 2039 0d53 C10D0000 		.4byte	0xdc1
 2040 0d57 28       		.byte	0x28
 2041 0d58 09       		.uleb128 0x9
 2042 0d59 42090000 		.4byte	.LASF335
 2043 0d5d 0D       		.byte	0xd
 2044 0d5e D802     		.2byte	0x2d8
 2045 0d60 9A040000 		.4byte	0x49a
 2046 0d64 2C       		.byte	0x2c
 2047 0d65 09       		.uleb128 0x9
 2048 0d66 EB060000 		.4byte	.LASF336
 2049 0d6a 0D       		.byte	0xd
 2050 0d6b D902     		.2byte	0x2d9
 2051 0d6d 78050000 		.4byte	0x578
 2052 0d71 30       		.byte	0x30
 2053 0d72 09       		.uleb128 0x9
 2054 0d73 7B0F0000 		.4byte	.LASF337
 2055 0d77 0D       		.byte	0xd
 2056 0d78 DA02     		.2byte	0x2da
 2057 0d7a 78050000 		.4byte	0x578
 2058 0d7e 34       		.byte	0x34
 2059 0d7f 09       		.uleb128 0x9
 2060 0d80 67030000 		.4byte	.LASF338
 2061 0d84 0D       		.byte	0xd
 2062 0d85 DC02     		.2byte	0x2dc
 2063 0d87 C10D0000 		.4byte	0xdc1
 2064 0d8b 38       		.byte	0x38
 2065 0d8c 09       		.uleb128 0x9
 2066 0d8d 9A130000 		.4byte	.LASF339
 2067 0d91 0D       		.byte	0xd
 2068 0d92 DD02     		.2byte	0x2dd
 2069 0d94 9A040000 		.4byte	0x49a
 2070 0d98 3C       		.byte	0x3c
 2071 0d99 09       		.uleb128 0x9
 2072 0d9a A8120000 		.4byte	.LASF340
 2073 0d9e 0D       		.byte	0xd
 2074 0d9f DE02     		.2byte	0x2de
 2075 0da1 78050000 		.4byte	0x578
 2076 0da5 40       		.byte	0x40
 2077 0da6 09       		.uleb128 0x9
 2078 0da7 100B0000 		.4byte	.LASF341
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 102


 2079 0dab 0D       		.byte	0xd
 2080 0dac E402     		.2byte	0x2e4
 2081 0dae 640C0000 		.4byte	0xc64
 2082 0db2 44       		.byte	0x44
 2083 0db3 09       		.uleb128 0x9
 2084 0db4 B9030000 		.4byte	.LASF342
 2085 0db8 0D       		.byte	0xd
 2086 0db9 EB02     		.2byte	0x2eb
 2087 0dbb 810C0000 		.4byte	0xc81
 2088 0dbf 48       		.byte	0x48
 2089 0dc0 00       		.byte	0
 2090 0dc1 1A       		.uleb128 0x1a
 2091 0dc2 04       		.byte	0x4
 2092 0dc3 6E040000 		.4byte	0x46e
 2093 0dc7 0E       		.uleb128 0xe
 2094 0dc8 370C0000 		.4byte	0xc37
 2095 0dcc 10       		.uleb128 0x10
 2096 0dcd 0B1E0000 		.4byte	.LASF343
 2097 0dd1 0D       		.byte	0xd
 2098 0dd2 EE02     		.2byte	0x2ee
 2099 0dd4 A20C0000 		.4byte	0xca2
 2100 0dd8 10       		.uleb128 0x10
 2101 0dd9 7E000000 		.4byte	.LASF344
 2102 0ddd 0E       		.byte	0xe
 2103 0dde F201     		.2byte	0x1f2
 2104 0de0 700C0000 		.4byte	0xc70
 2105 0de4 1E       		.uleb128 0x1e
 2106 0de5 F1000000 		.4byte	.LASF346
 2107 0de9 24       		.byte	0x24
 2108 0dea 0E       		.byte	0xe
 2109 0deb 7402     		.2byte	0x274
 2110 0ded 670E0000 		.4byte	0xe67
 2111 0df1 09       		.uleb128 0x9
 2112 0df2 490F0000 		.4byte	.LASF347
 2113 0df6 0E       		.byte	0xe
 2114 0df7 7702     		.2byte	0x277
 2115 0df9 78050000 		.4byte	0x578
 2116 0dfd 00       		.byte	0
 2117 0dfe 09       		.uleb128 0x9
 2118 0dff 4A0A0000 		.4byte	.LASF348
 2119 0e03 0E       		.byte	0xe
 2120 0e04 7902     		.2byte	0x279
 2121 0e06 350C0000 		.4byte	0xc35
 2122 0e0a 04       		.byte	0x4
 2123 0e0b 09       		.uleb128 0x9
 2124 0e0c 30090000 		.4byte	.LASF349
 2125 0e10 0E       		.byte	0xe
 2126 0e11 7A02     		.2byte	0x27a
 2127 0e13 9A040000 		.4byte	0x49a
 2128 0e17 08       		.byte	0x8
 2129 0e18 09       		.uleb128 0x9
 2130 0e19 D20E0000 		.4byte	.LASF350
 2131 0e1d 0E       		.byte	0xe
 2132 0e1e 7B02     		.2byte	0x27b
 2133 0e20 78050000 		.4byte	0x578
 2134 0e24 0C       		.byte	0xc
 2135 0e25 09       		.uleb128 0x9
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 103


 2136 0e26 64130000 		.4byte	.LASF351
 2137 0e2a 0E       		.byte	0xe
 2138 0e2b 7D02     		.2byte	0x27d
 2139 0e2d 350C0000 		.4byte	0xc35
 2140 0e31 10       		.byte	0x10
 2141 0e32 09       		.uleb128 0x9
 2142 0e33 3B0B0000 		.4byte	.LASF352
 2143 0e37 0E       		.byte	0xe
 2144 0e38 7E02     		.2byte	0x27e
 2145 0e3a 9A040000 		.4byte	0x49a
 2146 0e3e 14       		.byte	0x14
 2147 0e3f 09       		.uleb128 0x9
 2148 0e40 DA020000 		.4byte	.LASF353
 2149 0e44 0E       		.byte	0xe
 2150 0e45 7F02     		.2byte	0x27f
 2151 0e47 78050000 		.4byte	0x578
 2152 0e4b 18       		.byte	0x18
 2153 0e4c 09       		.uleb128 0x9
 2154 0e4d 100B0000 		.4byte	.LASF341
 2155 0e51 0E       		.byte	0xe
 2156 0e52 8502     		.2byte	0x285
 2157 0e54 D80D0000 		.4byte	0xdd8
 2158 0e58 1C       		.byte	0x1c
 2159 0e59 09       		.uleb128 0x9
 2160 0e5a 6C1D0000 		.4byte	.LASF354
 2161 0e5e 0E       		.byte	0xe
 2162 0e5f 8802     		.2byte	0x288
 2163 0e61 9A040000 		.4byte	0x49a
 2164 0e65 20       		.byte	0x20
 2165 0e66 00       		.byte	0
 2166 0e67 10       		.uleb128 0x10
 2167 0e68 7F110000 		.4byte	.LASF355
 2168 0e6c 0E       		.byte	0xe
 2169 0e6d 8B02     		.2byte	0x28b
 2170 0e6f E40D0000 		.4byte	0xde4
 2171 0e73 10       		.uleb128 0x10
 2172 0e74 0E100000 		.4byte	.LASF356
 2173 0e78 0F       		.byte	0xf
 2174 0e79 D901     		.2byte	0x1d9
 2175 0e7b 700C0000 		.4byte	0xc70
 2176 0e7f 1E       		.uleb128 0x1e
 2177 0e80 E0070000 		.4byte	.LASF357
 2178 0e84 38       		.byte	0x38
 2179 0e85 0F       		.byte	0xf
 2180 0e86 7502     		.2byte	0x275
 2181 0e88 430F0000 		.4byte	0xf43
 2182 0e8c 09       		.uleb128 0x9
 2183 0e8d 9E010000 		.4byte	.LASF358
 2184 0e91 0F       		.byte	0xf
 2185 0e92 7802     		.2byte	0x278
 2186 0e94 78050000 		.4byte	0x578
 2187 0e98 00       		.byte	0
 2188 0e99 09       		.uleb128 0x9
 2189 0e9a 410A0000 		.4byte	.LASF359
 2190 0e9e 0F       		.byte	0xf
 2191 0e9f 7902     		.2byte	0x279
 2192 0ea1 78050000 		.4byte	0x578
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 104


 2193 0ea5 04       		.byte	0x4
 2194 0ea6 09       		.uleb128 0x9
 2195 0ea7 D9130000 		.4byte	.LASF360
 2196 0eab 0F       		.byte	0xf
 2197 0eac 7B02     		.2byte	0x27b
 2198 0eae 350C0000 		.4byte	0xc35
 2199 0eb2 08       		.byte	0x8
 2200 0eb3 09       		.uleb128 0x9
 2201 0eb4 F3030000 		.4byte	.LASF361
 2202 0eb8 0F       		.byte	0xf
 2203 0eb9 7C02     		.2byte	0x27c
 2204 0ebb 9A040000 		.4byte	0x49a
 2205 0ebf 0C       		.byte	0xc
 2206 0ec0 09       		.uleb128 0x9
 2207 0ec1 98110000 		.4byte	.LASF362
 2208 0ec5 0F       		.byte	0xf
 2209 0ec6 7D02     		.2byte	0x27d
 2210 0ec8 78050000 		.4byte	0x578
 2211 0ecc 10       		.byte	0x10
 2212 0ecd 09       		.uleb128 0x9
 2213 0ece E60D0000 		.4byte	.LASF363
 2214 0ed2 0F       		.byte	0xf
 2215 0ed3 7E02     		.2byte	0x27e
 2216 0ed5 78050000 		.4byte	0x578
 2217 0ed9 14       		.byte	0x14
 2218 0eda 09       		.uleb128 0x9
 2219 0edb 4A0A0000 		.4byte	.LASF348
 2220 0edf 0F       		.byte	0xf
 2221 0ee0 8002     		.2byte	0x280
 2222 0ee2 350C0000 		.4byte	0xc35
 2223 0ee6 18       		.byte	0x18
 2224 0ee7 09       		.uleb128 0x9
 2225 0ee8 30090000 		.4byte	.LASF349
 2226 0eec 0F       		.byte	0xf
 2227 0eed 8102     		.2byte	0x281
 2228 0eef 9A040000 		.4byte	0x49a
 2229 0ef3 1C       		.byte	0x1c
 2230 0ef4 09       		.uleb128 0x9
 2231 0ef5 D20E0000 		.4byte	.LASF350
 2232 0ef9 0F       		.byte	0xf
 2233 0efa 8202     		.2byte	0x282
 2234 0efc 78050000 		.4byte	0x578
 2235 0f00 20       		.byte	0x20
 2236 0f01 09       		.uleb128 0x9
 2237 0f02 64130000 		.4byte	.LASF351
 2238 0f06 0F       		.byte	0xf
 2239 0f07 8402     		.2byte	0x284
 2240 0f09 350C0000 		.4byte	0xc35
 2241 0f0d 24       		.byte	0x24
 2242 0f0e 09       		.uleb128 0x9
 2243 0f0f 3B0B0000 		.4byte	.LASF352
 2244 0f13 0F       		.byte	0xf
 2245 0f14 8502     		.2byte	0x285
 2246 0f16 9A040000 		.4byte	0x49a
 2247 0f1a 28       		.byte	0x28
 2248 0f1b 09       		.uleb128 0x9
 2249 0f1c D7160000 		.4byte	.LASF364
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 105


 2250 0f20 0F       		.byte	0xf
 2251 0f21 8602     		.2byte	0x286
 2252 0f23 78050000 		.4byte	0x578
 2253 0f27 2C       		.byte	0x2c
 2254 0f28 09       		.uleb128 0x9
 2255 0f29 100B0000 		.4byte	.LASF341
 2256 0f2d 0F       		.byte	0xf
 2257 0f2e 8B02     		.2byte	0x28b
 2258 0f30 730E0000 		.4byte	0xe73
 2259 0f34 30       		.byte	0x30
 2260 0f35 09       		.uleb128 0x9
 2261 0f36 6C1D0000 		.4byte	.LASF354
 2262 0f3a 0F       		.byte	0xf
 2263 0f3b 8E02     		.2byte	0x28e
 2264 0f3d 9A040000 		.4byte	0x49a
 2265 0f41 34       		.byte	0x34
 2266 0f42 00       		.byte	0
 2267 0f43 10       		.uleb128 0x10
 2268 0f44 9C070000 		.4byte	.LASF365
 2269 0f48 0F       		.byte	0xf
 2270 0f49 9102     		.2byte	0x291
 2271 0f4b 7F0E0000 		.4byte	0xe7f
 2272 0f4f 1F       		.uleb128 0x1f
 2273 0f50 A41C0000 		.4byte	.LASF366
 2274 0f54 4C       		.byte	0x4c
 2275 0f55 10       		.byte	0x10
 2276 0f56 2F       		.byte	0x2f
 2277 0f57 40100000 		.4byte	0x1040
 2278 0f5b 14       		.uleb128 0x14
 2279 0f5c 6C1C0000 		.4byte	.LASF367
 2280 0f60 10       		.byte	0x10
 2281 0f61 31       		.byte	0x31
 2282 0f62 9A040000 		.4byte	0x49a
 2283 0f66 00       		.byte	0
 2284 0f67 14       		.uleb128 0x14
 2285 0f68 8E0E0000 		.4byte	.LASF368
 2286 0f6c 10       		.byte	0x10
 2287 0f6d 33       		.byte	0x33
 2288 0f6e 9A040000 		.4byte	0x49a
 2289 0f72 04       		.byte	0x4
 2290 0f73 14       		.uleb128 0x14
 2291 0f74 2B140000 		.4byte	.LASF369
 2292 0f78 10       		.byte	0x10
 2293 0f79 34       		.byte	0x34
 2294 0f7a 9A040000 		.4byte	0x49a
 2295 0f7e 08       		.byte	0x8
 2296 0f7f 14       		.uleb128 0x14
 2297 0f80 B4160000 		.4byte	.LASF370
 2298 0f84 10       		.byte	0x10
 2299 0f85 35       		.byte	0x35
 2300 0f86 9A040000 		.4byte	0x49a
 2301 0f8a 0C       		.byte	0xc
 2302 0f8b 14       		.uleb128 0x14
 2303 0f8c 08070000 		.4byte	.LASF371
 2304 0f90 10       		.byte	0x10
 2305 0f91 37       		.byte	0x37
 2306 0f92 9A040000 		.4byte	0x49a
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 106


 2307 0f96 10       		.byte	0x10
 2308 0f97 14       		.uleb128 0x14
 2309 0f98 46050000 		.4byte	.LASF372
 2310 0f9c 10       		.byte	0x10
 2311 0f9d 38       		.byte	0x38
 2312 0f9e 9A040000 		.4byte	0x49a
 2313 0fa2 14       		.byte	0x14
 2314 0fa3 14       		.uleb128 0x14
 2315 0fa4 4F050000 		.4byte	.LASF373
 2316 0fa8 10       		.byte	0x10
 2317 0fa9 39       		.byte	0x39
 2318 0faa 9A040000 		.4byte	0x49a
 2319 0fae 18       		.byte	0x18
 2320 0faf 14       		.uleb128 0x14
 2321 0fb0 C3150000 		.4byte	.LASF374
 2322 0fb4 10       		.byte	0x10
 2323 0fb5 3A       		.byte	0x3a
 2324 0fb6 370C0000 		.4byte	0xc37
 2325 0fba 1C       		.byte	0x1c
 2326 0fbb 14       		.uleb128 0x14
 2327 0fbc B2150000 		.4byte	.LASF375
 2328 0fc0 10       		.byte	0x10
 2329 0fc1 3C       		.byte	0x3c
 2330 0fc2 9A040000 		.4byte	0x49a
 2331 0fc6 20       		.byte	0x20
 2332 0fc7 14       		.uleb128 0x14
 2333 0fc8 D4090000 		.4byte	.LASF376
 2334 0fcc 10       		.byte	0x10
 2335 0fcd 3D       		.byte	0x3d
 2336 0fce 9A040000 		.4byte	0x49a
 2337 0fd2 24       		.byte	0x24
 2338 0fd3 14       		.uleb128 0x14
 2339 0fd4 710D0000 		.4byte	.LASF377
 2340 0fd8 10       		.byte	0x10
 2341 0fd9 3F       		.byte	0x3f
 2342 0fda 9A040000 		.4byte	0x49a
 2343 0fde 28       		.byte	0x28
 2344 0fdf 14       		.uleb128 0x14
 2345 0fe0 BC110000 		.4byte	.LASF378
 2346 0fe4 10       		.byte	0x10
 2347 0fe5 40       		.byte	0x40
 2348 0fe6 9A040000 		.4byte	0x49a
 2349 0fea 2C       		.byte	0x2c
 2350 0feb 14       		.uleb128 0x14
 2351 0fec 00080000 		.4byte	.LASF379
 2352 0ff0 10       		.byte	0x10
 2353 0ff1 42       		.byte	0x42
 2354 0ff2 9A040000 		.4byte	0x49a
 2355 0ff6 30       		.byte	0x30
 2356 0ff7 14       		.uleb128 0x14
 2357 0ff8 AE090000 		.4byte	.LASF380
 2358 0ffc 10       		.byte	0x10
 2359 0ffd 43       		.byte	0x43
 2360 0ffe 9A040000 		.4byte	0x49a
 2361 1002 34       		.byte	0x34
 2362 1003 14       		.uleb128 0x14
 2363 1004 F9020000 		.4byte	.LASF381
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 107


 2364 1008 10       		.byte	0x10
 2365 1009 45       		.byte	0x45
 2366 100a 9A040000 		.4byte	0x49a
 2367 100e 38       		.byte	0x38
 2368 100f 14       		.uleb128 0x14
 2369 1010 B7000000 		.4byte	.LASF382
 2370 1014 10       		.byte	0x10
 2371 1015 46       		.byte	0x46
 2372 1016 9A040000 		.4byte	0x49a
 2373 101a 3C       		.byte	0x3c
 2374 101b 14       		.uleb128 0x14
 2375 101c E9030000 		.4byte	.LASF383
 2376 1020 10       		.byte	0x10
 2377 1021 48       		.byte	0x48
 2378 1022 9A040000 		.4byte	0x49a
 2379 1026 40       		.byte	0x40
 2380 1027 14       		.uleb128 0x14
 2381 1028 23160000 		.4byte	.LASF384
 2382 102c 10       		.byte	0x10
 2383 102d 49       		.byte	0x49
 2384 102e 9A040000 		.4byte	0x49a
 2385 1032 44       		.byte	0x44
 2386 1033 14       		.uleb128 0x14
 2387 1034 6D0E0000 		.4byte	.LASF385
 2388 1038 10       		.byte	0x10
 2389 1039 4B       		.byte	0x4b
 2390 103a 9A040000 		.4byte	0x49a
 2391 103e 48       		.byte	0x48
 2392 103f 00       		.byte	0
 2393 1040 06       		.uleb128 0x6
 2394 1041 C4140000 		.4byte	.LASF386
 2395 1045 10       		.byte	0x10
 2396 1046 4C       		.byte	0x4c
 2397 1047 4F0F0000 		.4byte	0xf4f
 2398 104b 1A       		.uleb128 0x1a
 2399 104c 04       		.byte	0x4
 2400 104d 91070000 		.4byte	0x791
 2401 1051 06       		.uleb128 0x6
 2402 1052 FB100000 		.4byte	.LASF387
 2403 1056 11       		.byte	0x11
 2404 1057 38       		.byte	0x38
 2405 1058 39040000 		.4byte	0x439
 2406 105c 06       		.uleb128 0x6
 2407 105d FC060000 		.4byte	.LASF388
 2408 1061 11       		.byte	0x11
 2409 1062 39       		.byte	0x39
 2410 1063 4B040000 		.4byte	0x44b
 2411 1067 06       		.uleb128 0x6
 2412 1068 6A130000 		.4byte	.LASF389
 2413 106c 11       		.byte	0x11
 2414 106d 3F       		.byte	0x3f
 2415 106e 9A040000 		.4byte	0x49a
 2416 1072 06       		.uleb128 0x6
 2417 1073 DB0E0000 		.4byte	.LASF390
 2418 1077 12       		.byte	0x12
 2419 1078 2E       		.byte	0x2e
 2420 1079 350C0000 		.4byte	0xc35
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 108


 2421 107d 06       		.uleb128 0x6
 2422 107e 52160000 		.4byte	.LASF391
 2423 1082 13       		.byte	0x13
 2424 1083 25       		.byte	0x25
 2425 1084 72100000 		.4byte	0x1072
 2426 1088 02       		.uleb128 0x2
 2427 1089 01       		.byte	0x1
 2428 108a 0A040000 		.4byte	0x40a
 2429 108e 14       		.byte	0x14
 2430 108f 20       		.byte	0x20
 2431 1090 AD100000 		.4byte	0x10ad
 2432 1094 04       		.uleb128 0x4
 2433 1095 6B0F0000 		.4byte	.LASF392
 2434 1099 00       		.byte	0
 2435 109a 04       		.uleb128 0x4
 2436 109b C4190000 		.4byte	.LASF393
 2437 109f 01       		.byte	0x1
 2438 10a0 04       		.uleb128 0x4
 2439 10a1 5D010000 		.4byte	.LASF394
 2440 10a5 02       		.byte	0x2
 2441 10a6 04       		.uleb128 0x4
 2442 10a7 021C0000 		.4byte	.LASF395
 2443 10ab 03       		.byte	0x3
 2444 10ac 00       		.byte	0
 2445 10ad 06       		.uleb128 0x6
 2446 10ae 5C1E0000 		.4byte	.LASF396
 2447 10b2 14       		.byte	0x14
 2448 10b3 27       		.byte	0x27
 2449 10b4 88100000 		.4byte	0x1088
 2450 10b8 20       		.uleb128 0x20
 2451 10b9 D61C0000 		.4byte	.LASF397
 2452 10bd 03       		.byte	0x3
 2453 10be EE06     		.2byte	0x6ee
 2454 10c0 03       		.byte	0x3
 2455 10c1 D2100000 		.4byte	0x10d2
 2456 10c5 21       		.uleb128 0x21
 2457 10c6 C7080000 		.4byte	.LASF399
 2458 10ca 03       		.byte	0x3
 2459 10cb EE06     		.2byte	0x6ee
 2460 10cd ED030000 		.4byte	0x3ed
 2461 10d1 00       		.byte	0
 2462 10d2 20       		.uleb128 0x20
 2463 10d3 19070000 		.4byte	.LASF398
 2464 10d7 02       		.byte	0x2
 2465 10d8 3E06     		.2byte	0x63e
 2466 10da 03       		.byte	0x3
 2467 10db F8100000 		.4byte	0x10f8
 2468 10df 21       		.uleb128 0x21
 2469 10e0 C2070000 		.4byte	.LASF400
 2470 10e4 02       		.byte	0x2
 2471 10e5 3E06     		.2byte	0x63e
 2472 10e7 4B100000 		.4byte	0x104b
 2473 10eb 21       		.uleb128 0x21
 2474 10ec F31A0000 		.4byte	.LASF401
 2475 10f0 02       		.byte	0x2
 2476 10f1 3E06     		.2byte	0x63e
 2477 10f3 9A040000 		.4byte	0x49a
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 109


 2478 10f7 00       		.byte	0
 2479 10f8 22       		.uleb128 0x22
 2480 10f9 391D0000 		.4byte	.LASF433
 2481 10fd 04       		.byte	0x4
 2482 10fe 81       		.byte	0x81
 2483 10ff 03       		.byte	0x3
 2484 1100 20       		.uleb128 0x20
 2485 1101 8B020000 		.4byte	.LASF402
 2486 1105 03       		.byte	0x3
 2487 1106 9506     		.2byte	0x695
 2488 1108 03       		.byte	0x3
 2489 1109 1A110000 		.4byte	0x111a
 2490 110d 21       		.uleb128 0x21
 2491 110e C7080000 		.4byte	.LASF399
 2492 1112 03       		.byte	0x3
 2493 1113 9506     		.2byte	0x695
 2494 1115 ED030000 		.4byte	0x3ed
 2495 1119 00       		.byte	0
 2496 111a 23       		.uleb128 0x23
 2497 111b 20030000 		.4byte	.LASF434
 2498 111f 01       		.byte	0x1
 2499 1120 33       		.byte	0x33
 2500 1121 00000000 		.4byte	.LFB660
 2501 1125 50000000 		.4byte	.LFE660-.LFB660
 2502 1129 01       		.uleb128 0x1
 2503 112a 9C       		.byte	0x9c
 2504 112b 97110000 		.4byte	0x1197
 2505 112f 24       		.uleb128 0x24
 2506 1130 D2100000 		.4byte	0x10d2
 2507 1134 14000000 		.4byte	.LBB14
 2508 1138 0A000000 		.4byte	.LBE14-.LBB14
 2509 113c 01       		.byte	0x1
 2510 113d 3B       		.byte	0x3b
 2511 113e 55110000 		.4byte	0x1155
 2512 1142 25       		.uleb128 0x25
 2513 1143 EB100000 		.4byte	0x10eb
 2514 1147 00000000 		.4byte	.LLST0
 2515 114b 25       		.uleb128 0x25
 2516 114c DF100000 		.4byte	0x10df
 2517 1150 14000000 		.4byte	.LLST1
 2518 1154 00       		.byte	0
 2519 1155 24       		.uleb128 0x24
 2520 1156 B8100000 		.4byte	0x10b8
 2521 115a 24000000 		.4byte	.LBB16
 2522 115e 2C000000 		.4byte	.LBE16-.LBB16
 2523 1162 01       		.byte	0x1
 2524 1163 3C       		.byte	0x3c
 2525 1164 72110000 		.4byte	0x1172
 2526 1168 25       		.uleb128 0x25
 2527 1169 C5100000 		.4byte	0x10c5
 2528 116d 2C000000 		.4byte	.LLST2
 2529 1171 00       		.byte	0
 2530 1172 26       		.uleb128 0x26
 2531 1173 0C000000 		.4byte	.LVL0
 2532 1177 C5140000 		.4byte	0x14c5
 2533 117b 85110000 		.4byte	0x1185
 2534 117f 27       		.uleb128 0x27
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 110


 2535 1180 01       		.uleb128 0x1
 2536 1181 51       		.byte	0x51
 2537 1182 01       		.uleb128 0x1
 2538 1183 30       		.byte	0x30
 2539 1184 00       		.byte	0
 2540 1185 28       		.uleb128 0x28
 2541 1186 14000000 		.4byte	.LVL1
 2542 118a D1140000 		.4byte	0x14d1
 2543 118e 27       		.uleb128 0x27
 2544 118f 01       		.uleb128 0x1
 2545 1190 50       		.byte	0x50
 2546 1191 03       		.uleb128 0x3
 2547 1192 0A       		.byte	0xa
 2548 1193 E803     		.2byte	0x3e8
 2549 1195 00       		.byte	0
 2550 1196 00       		.byte	0
 2551 1197 29       		.uleb128 0x29
 2552 1198 E8160000 		.4byte	.LASF435
 2553 119c 01       		.byte	0x1
 2554 119d 41       		.byte	0x41
 2555 119e 00000000 		.4byte	.LFB661
 2556 11a2 44000000 		.4byte	.LFE661-.LFB661
 2557 11a6 01       		.uleb128 0x1
 2558 11a7 9C       		.byte	0x9c
 2559 11a8 0C120000 		.4byte	0x120c
 2560 11ac 2A       		.uleb128 0x2a
 2561 11ad 61726700 		.ascii	"arg\000"
 2562 11b1 01       		.byte	0x1
 2563 11b2 41       		.byte	0x41
 2564 11b3 350C0000 		.4byte	0xc35
 2565 11b7 3F000000 		.4byte	.LLST3
 2566 11bb 2B       		.uleb128 0x2b
 2567 11bc 12180000 		.4byte	.LASF436
 2568 11c0 01       		.byte	0x1
 2569 11c1 45       		.byte	0x45
 2570 11c2 AD100000 		.4byte	0x10ad
 2571 11c6 02       		.uleb128 0x2
 2572 11c7 91       		.byte	0x91
 2573 11c8 77       		.sleb128 -9
 2574 11c9 26       		.uleb128 0x26
 2575 11ca 16000000 		.4byte	.LVL8
 2576 11ce DD140000 		.4byte	0x14dd
 2577 11d2 DD110000 		.4byte	0x11dd
 2578 11d6 27       		.uleb128 0x27
 2579 11d7 01       		.uleb128 0x1
 2580 11d8 51       		.byte	0x51
 2581 11d9 02       		.uleb128 0x2
 2582 11da 09       		.byte	0x9
 2583 11db FF       		.byte	0xff
 2584 11dc 00       		.byte	0
 2585 11dd 26       		.uleb128 0x26
 2586 11de 2E000000 		.4byte	.LVL9
 2587 11e2 E9140000 		.4byte	0x14e9
 2588 11e6 FB110000 		.4byte	0x11fb
 2589 11ea 27       		.uleb128 0x27
 2590 11eb 01       		.uleb128 0x1
 2591 11ec 51       		.byte	0x51
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 111


 2592 11ed 02       		.uleb128 0x2
 2593 11ee 91       		.byte	0x91
 2594 11ef 77       		.sleb128 -9
 2595 11f0 27       		.uleb128 0x27
 2596 11f1 01       		.uleb128 0x1
 2597 11f2 52       		.byte	0x52
 2598 11f3 01       		.uleb128 0x1
 2599 11f4 30       		.byte	0x30
 2600 11f5 27       		.uleb128 0x27
 2601 11f6 01       		.uleb128 0x1
 2602 11f7 53       		.byte	0x53
 2603 11f8 01       		.uleb128 0x1
 2604 11f9 30       		.byte	0x30
 2605 11fa 00       		.byte	0
 2606 11fb 28       		.uleb128 0x28
 2607 11fc 3A000000 		.4byte	.LVL10
 2608 1200 F5140000 		.4byte	0x14f5
 2609 1204 27       		.uleb128 0x27
 2610 1205 01       		.uleb128 0x1
 2611 1206 50       		.byte	0x50
 2612 1207 02       		.uleb128 0x2
 2613 1208 08       		.byte	0x8
 2614 1209 64       		.byte	0x64
 2615 120a 00       		.byte	0
 2616 120b 00       		.byte	0
 2617 120c 2C       		.uleb128 0x2c
 2618 120d ED1C0000 		.4byte	.LASF437
 2619 1211 01       		.byte	0x1
 2620 1212 5B       		.byte	0x5b
 2621 1213 60040000 		.4byte	0x460
 2622 1217 00000000 		.4byte	.LFB662
 2623 121b 00010000 		.4byte	.LFE662-.LFB662
 2624 121f 01       		.uleb128 0x1
 2625 1220 9C       		.byte	0x9c
 2626 1221 DC130000 		.4byte	0x13dc
 2627 1225 2D       		.uleb128 0x2d
 2628 1226 F8100000 		.4byte	0x10f8
 2629 122a 12000000 		.4byte	.LBB18
 2630 122e 02000000 		.4byte	.LBE18-.LBB18
 2631 1232 01       		.byte	0x1
 2632 1233 60       		.byte	0x60
 2633 1234 24       		.uleb128 0x24
 2634 1235 B8100000 		.4byte	0x10b8
 2635 1239 3C000000 		.4byte	.LBB20
 2636 123d 16000000 		.4byte	.LBE20-.LBB20
 2637 1241 01       		.byte	0x1
 2638 1242 75       		.byte	0x75
 2639 1243 51120000 		.4byte	0x1251
 2640 1247 25       		.uleb128 0x25
 2641 1248 C5100000 		.4byte	0x10c5
 2642 124c 60000000 		.4byte	.LLST4
 2643 1250 00       		.byte	0
 2644 1251 24       		.uleb128 0x24
 2645 1252 00110000 		.4byte	0x1100
 2646 1256 52000000 		.4byte	.LBB22
 2647 125a 16000000 		.4byte	.LBE22-.LBB22
 2648 125e 01       		.byte	0x1
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 112


 2649 125f 76       		.byte	0x76
 2650 1260 6E120000 		.4byte	0x126e
 2651 1264 25       		.uleb128 0x25
 2652 1265 0D110000 		.4byte	0x110d
 2653 1269 73000000 		.4byte	.LLST5
 2654 126d 00       		.byte	0
 2655 126e 26       		.uleb128 0x26
 2656 126f 0E000000 		.4byte	.LVL11
 2657 1273 01150000 		.4byte	0x1501
 2658 1277 8B120000 		.4byte	0x128b
 2659 127b 27       		.uleb128 0x27
 2660 127c 01       		.uleb128 0x1
 2661 127d 50       		.byte	0x50
 2662 127e 01       		.uleb128 0x1
 2663 127f 31       		.byte	0x31
 2664 1280 27       		.uleb128 0x27
 2665 1281 01       		.uleb128 0x1
 2666 1282 51       		.byte	0x51
 2667 1283 01       		.uleb128 0x1
 2668 1284 30       		.byte	0x30
 2669 1285 27       		.uleb128 0x27
 2670 1286 01       		.uleb128 0x1
 2671 1287 52       		.byte	0x52
 2672 1288 01       		.uleb128 0x1
 2673 1289 33       		.byte	0x33
 2674 128a 00       		.byte	0
 2675 128b 2E       		.uleb128 0x2e
 2676 128c 18000000 		.4byte	.LVL12
 2677 1290 0D150000 		.4byte	0x150d
 2678 1294 2E       		.uleb128 0x2e
 2679 1295 1C000000 		.4byte	.LVL13
 2680 1299 18150000 		.4byte	0x1518
 2681 129d 2E       		.uleb128 0x2e
 2682 129e 20000000 		.4byte	.LVL14
 2683 12a2 23150000 		.4byte	0x1523
 2684 12a6 26       		.uleb128 0x26
 2685 12a7 2A000000 		.4byte	.LVL15
 2686 12ab 01150000 		.4byte	0x1501
 2687 12af C3120000 		.4byte	0x12c3
 2688 12b3 27       		.uleb128 0x27
 2689 12b4 01       		.uleb128 0x1
 2690 12b5 50       		.byte	0x50
 2691 12b6 01       		.uleb128 0x1
 2692 12b7 3A       		.byte	0x3a
 2693 12b8 27       		.uleb128 0x27
 2694 12b9 01       		.uleb128 0x1
 2695 12ba 51       		.byte	0x51
 2696 12bb 01       		.uleb128 0x1
 2697 12bc 31       		.byte	0x31
 2698 12bd 27       		.uleb128 0x27
 2699 12be 01       		.uleb128 0x1
 2700 12bf 52       		.byte	0x52
 2701 12c0 01       		.uleb128 0x1
 2702 12c1 30       		.byte	0x30
 2703 12c2 00       		.byte	0
 2704 12c3 26       		.uleb128 0x26
 2705 12c4 38000000 		.4byte	.LVL16
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 113


 2706 12c8 2E150000 		.4byte	0x152e
 2707 12cc E0120000 		.4byte	0x12e0
 2708 12d0 27       		.uleb128 0x27
 2709 12d1 01       		.uleb128 0x1
 2710 12d2 50       		.byte	0x50
 2711 12d3 02       		.uleb128 0x2
 2712 12d4 74       		.byte	0x74
 2713 12d5 00       		.sleb128 0
 2714 12d6 27       		.uleb128 0x27
 2715 12d7 01       		.uleb128 0x1
 2716 12d8 51       		.byte	0x51
 2717 12d9 05       		.uleb128 0x5
 2718 12da 03       		.byte	0x3
 2719 12db 00000000 		.4byte	isr_bouton
 2720 12df 00       		.byte	0
 2721 12e0 26       		.uleb128 0x26
 2722 12e1 7C000000 		.4byte	.LVL21
 2723 12e5 3A150000 		.4byte	0x153a
 2724 12e9 10130000 		.4byte	0x1310
 2725 12ed 27       		.uleb128 0x27
 2726 12ee 01       		.uleb128 0x1
 2727 12ef 51       		.byte	0x51
 2728 12f0 05       		.uleb128 0x5
 2729 12f1 03       		.byte	0x3
 2730 12f2 00000000 		.4byte	.LC0
 2731 12f6 27       		.uleb128 0x27
 2732 12f7 01       		.uleb128 0x1
 2733 12f8 52       		.byte	0x52
 2734 12f9 02       		.uleb128 0x2
 2735 12fa 08       		.byte	0x8
 2736 12fb 80       		.byte	0x80
 2737 12fc 27       		.uleb128 0x27
 2738 12fd 01       		.uleb128 0x1
 2739 12fe 53       		.byte	0x53
 2740 12ff 02       		.uleb128 0x2
 2741 1300 74       		.byte	0x74
 2742 1301 00       		.sleb128 0
 2743 1302 27       		.uleb128 0x27
 2744 1303 02       		.uleb128 0x2
 2745 1304 7D       		.byte	0x7d
 2746 1305 00       		.sleb128 0
 2747 1306 01       		.uleb128 0x1
 2748 1307 3A       		.byte	0x3a
 2749 1308 27       		.uleb128 0x27
 2750 1309 02       		.uleb128 0x2
 2751 130a 7D       		.byte	0x7d
 2752 130b 04       		.sleb128 4
 2753 130c 02       		.uleb128 0x2
 2754 130d 74       		.byte	0x74
 2755 130e 00       		.sleb128 0
 2756 130f 00       		.byte	0
 2757 1310 26       		.uleb128 0x26
 2758 1311 8E000000 		.4byte	.LVL22
 2759 1315 3A150000 		.4byte	0x153a
 2760 1319 41130000 		.4byte	0x1341
 2761 131d 27       		.uleb128 0x27
 2762 131e 01       		.uleb128 0x1
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 114


 2763 131f 51       		.byte	0x51
 2764 1320 05       		.uleb128 0x5
 2765 1321 03       		.byte	0x3
 2766 1322 0C000000 		.4byte	.LC1
 2767 1326 27       		.uleb128 0x27
 2768 1327 01       		.uleb128 0x1
 2769 1328 52       		.byte	0x52
 2770 1329 02       		.uleb128 0x2
 2771 132a 08       		.byte	0x8
 2772 132b 80       		.byte	0x80
 2773 132c 27       		.uleb128 0x27
 2774 132d 01       		.uleb128 0x1
 2775 132e 53       		.byte	0x53
 2776 132f 02       		.uleb128 0x2
 2777 1330 74       		.byte	0x74
 2778 1331 00       		.sleb128 0
 2779 1332 27       		.uleb128 0x27
 2780 1333 02       		.uleb128 0x2
 2781 1334 7D       		.byte	0x7d
 2782 1335 00       		.sleb128 0
 2783 1336 02       		.uleb128 0x2
 2784 1337 75       		.byte	0x75
 2785 1338 00       		.sleb128 0
 2786 1339 27       		.uleb128 0x27
 2787 133a 02       		.uleb128 0x2
 2788 133b 7D       		.byte	0x7d
 2789 133c 04       		.sleb128 4
 2790 133d 02       		.uleb128 0x2
 2791 133e 74       		.byte	0x74
 2792 133f 00       		.sleb128 0
 2793 1340 00       		.byte	0
 2794 1341 26       		.uleb128 0x26
 2795 1342 A0000000 		.4byte	.LVL23
 2796 1346 3A150000 		.4byte	0x153a
 2797 134a 7A130000 		.4byte	0x137a
 2798 134e 27       		.uleb128 0x27
 2799 134f 01       		.uleb128 0x1
 2800 1350 50       		.byte	0x50
 2801 1351 05       		.uleb128 0x5
 2802 1352 03       		.byte	0x3
 2803 1353 00000000 		.4byte	Task_Bouton2
 2804 1357 27       		.uleb128 0x27
 2805 1358 01       		.uleb128 0x1
 2806 1359 51       		.byte	0x51
 2807 135a 05       		.uleb128 0x5
 2808 135b 03       		.byte	0x3
 2809 135c 14000000 		.4byte	.LC2
 2810 1360 27       		.uleb128 0x27
 2811 1361 01       		.uleb128 0x1
 2812 1362 52       		.byte	0x52
 2813 1363 02       		.uleb128 0x2
 2814 1364 08       		.byte	0x8
 2815 1365 80       		.byte	0x80
 2816 1366 27       		.uleb128 0x27
 2817 1367 01       		.uleb128 0x1
 2818 1368 53       		.byte	0x53
 2819 1369 02       		.uleb128 0x2
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 115


 2820 136a 74       		.byte	0x74
 2821 136b 00       		.sleb128 0
 2822 136c 27       		.uleb128 0x27
 2823 136d 02       		.uleb128 0x2
 2824 136e 7D       		.byte	0x7d
 2825 136f 00       		.sleb128 0
 2826 1370 01       		.uleb128 0x1
 2827 1371 34       		.byte	0x34
 2828 1372 27       		.uleb128 0x27
 2829 1373 02       		.uleb128 0x2
 2830 1374 7D       		.byte	0x7d
 2831 1375 04       		.sleb128 4
 2832 1376 02       		.uleb128 0x2
 2833 1377 74       		.byte	0x74
 2834 1378 00       		.sleb128 0
 2835 1379 00       		.byte	0
 2836 137a 26       		.uleb128 0x26
 2837 137b B2000000 		.4byte	.LVL24
 2838 137f 3A150000 		.4byte	0x153a
 2839 1383 AC130000 		.4byte	0x13ac
 2840 1387 27       		.uleb128 0x27
 2841 1388 01       		.uleb128 0x1
 2842 1389 51       		.byte	0x51
 2843 138a 05       		.uleb128 0x5
 2844 138b 03       		.byte	0x3
 2845 138c 24000000 		.4byte	.LC3
 2846 1390 27       		.uleb128 0x27
 2847 1391 01       		.uleb128 0x1
 2848 1392 52       		.byte	0x52
 2849 1393 03       		.uleb128 0x3
 2850 1394 0A       		.byte	0xa
 2851 1395 8813     		.2byte	0x1388
 2852 1397 27       		.uleb128 0x27
 2853 1398 01       		.uleb128 0x1
 2854 1399 53       		.byte	0x53
 2855 139a 02       		.uleb128 0x2
 2856 139b 74       		.byte	0x74
 2857 139c 00       		.sleb128 0
 2858 139d 27       		.uleb128 0x27
 2859 139e 02       		.uleb128 0x2
 2860 139f 7D       		.byte	0x7d
 2861 13a0 00       		.sleb128 0
 2862 13a1 02       		.uleb128 0x2
 2863 13a2 75       		.byte	0x75
 2864 13a3 00       		.sleb128 0
 2865 13a4 27       		.uleb128 0x27
 2866 13a5 02       		.uleb128 0x2
 2867 13a6 7D       		.byte	0x7d
 2868 13a7 04       		.sleb128 4
 2869 13a8 02       		.uleb128 0x2
 2870 13a9 74       		.byte	0x74
 2871 13aa 00       		.sleb128 0
 2872 13ab 00       		.byte	0
 2873 13ac 2E       		.uleb128 0x2e
 2874 13ad B6000000 		.4byte	.LVL25
 2875 13b1 46150000 		.4byte	0x1546
 2876 13b5 26       		.uleb128 0x26
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 116


 2877 13b6 BE000000 		.4byte	.LVL26
 2878 13ba 52150000 		.4byte	0x1552
 2879 13be D2130000 		.4byte	0x13d2
 2880 13c2 27       		.uleb128 0x27
 2881 13c3 01       		.uleb128 0x1
 2882 13c4 50       		.byte	0x50
 2883 13c5 05       		.uleb128 0x5
 2884 13c6 03       		.byte	0x3
 2885 13c7 3C000000 		.4byte	.LC4
 2886 13cb 27       		.uleb128 0x27
 2887 13cc 01       		.uleb128 0x1
 2888 13cd 51       		.byte	0x51
 2889 13ce 02       		.uleb128 0x2
 2890 13cf 08       		.byte	0x8
 2891 13d0 8E       		.byte	0x8e
 2892 13d1 00       		.byte	0
 2893 13d2 2E       		.uleb128 0x2e
 2894 13d3 C2000000 		.4byte	.LVL27
 2895 13d7 5E150000 		.4byte	0x155e
 2896 13db 00       		.byte	0
 2897 13dc 2F       		.uleb128 0x2f
 2898 13dd 16160000 		.4byte	.LASF403
 2899 13e1 03       		.byte	0x3
 2900 13e2 0108     		.2byte	0x801
 2901 13e4 E8130000 		.4byte	0x13e8
 2902 13e8 0E       		.uleb128 0xe
 2903 13e9 8F040000 		.4byte	0x48f
 2904 13ed 30       		.uleb128 0x30
 2905 13ee D0000000 		.4byte	.LASF404
 2906 13f2 0A       		.byte	0xa
 2907 13f3 A7       		.byte	0xa7
 2908 13f4 F8130000 		.4byte	0x13f8
 2909 13f8 1A       		.uleb128 0x1a
 2910 13f9 04       		.byte	0x4
 2911 13fa FE130000 		.4byte	0x13fe
 2912 13fe 11       		.uleb128 0x11
 2913 13ff C10B0000 		.4byte	0xbc1
 2914 1403 30       		.uleb128 0x30
 2915 1404 28120000 		.4byte	.LASF405
 2916 1408 15       		.byte	0x15
 2917 1409 19       		.byte	0x19
 2918 140a 0E140000 		.4byte	0x140e
 2919 140e 11       		.uleb128 0x11
 2920 140f 290C0000 		.4byte	0xc29
 2921 1413 30       		.uleb128 0x30
 2922 1414 48010000 		.4byte	.LASF406
 2923 1418 16       		.byte	0x16
 2924 1419 5E       		.byte	0x5e
 2925 141a 670E0000 		.4byte	0xe67
 2926 141e 30       		.uleb128 0x30
 2927 141f 41100000 		.4byte	.LASF407
 2928 1423 17       		.byte	0x17
 2929 1424 1F       		.byte	0x1f
 2930 1425 29140000 		.4byte	0x1429
 2931 1429 11       		.uleb128 0x11
 2932 142a 40100000 		.4byte	0x1040
 2933 142e 30       		.uleb128 0x30
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 117


 2934 142f 42120000 		.4byte	.LASF408
 2935 1433 18       		.byte	0x18
 2936 1434 7F       		.byte	0x7f
 2937 1435 CC0D0000 		.4byte	0xdcc
 2938 1439 30       		.uleb128 0x30
 2939 143a F1010000 		.4byte	.LASF409
 2940 143e 19       		.byte	0x19
 2941 143f 7F       		.byte	0x7f
 2942 1440 CC0D0000 		.4byte	0xdcc
 2943 1444 30       		.uleb128 0x30
 2944 1445 C80C0000 		.4byte	.LASF410
 2945 1449 1A       		.byte	0x1a
 2946 144a 87       		.byte	0x87
 2947 144b 430F0000 		.4byte	0xf43
 2948 144f 30       		.uleb128 0x30
 2949 1450 F71B0000 		.4byte	.LASF411
 2950 1454 14       		.byte	0x14
 2951 1455 2C       		.byte	0x2c
 2952 1456 72100000 		.4byte	0x1072
 2953 145a 0C       		.uleb128 0xc
 2954 145b 9A040000 		.4byte	0x49a
 2955 145f 6B140000 		.4byte	0x146b
 2956 1463 0F       		.uleb128 0xf
 2957 1464 71050000 		.4byte	0x571
 2958 1468 CF07     		.2byte	0x7cf
 2959 146a 00       		.byte	0
 2960 146b 31       		.uleb128 0x31
 2961 146c 461D0000 		.4byte	.LASF412
 2962 1470 1B       		.byte	0x1b
 2963 1471 10       		.byte	0x10
 2964 1472 5A140000 		.4byte	0x145a
 2965 1476 05       		.uleb128 0x5
 2966 1477 03       		.byte	0x3
 2967 1478 00000000 		.4byte	redLED_buffer
 2968 147c 31       		.uleb128 0x31
 2969 147d 4F0E0000 		.4byte	.LASF413
 2970 1481 1B       		.byte	0x1b
 2971 1482 11       		.byte	0x11
 2972 1483 5A140000 		.4byte	0x145a
 2973 1487 05       		.uleb128 0x5
 2974 1488 03       		.byte	0x3
 2975 1489 00000000 		.4byte	irLED_buffer
 2976 148d 31       		.uleb128 0x31
 2977 148e E10D0000 		.4byte	.LASF414
 2978 1492 1B       		.byte	0x1b
 2979 1493 12       		.byte	0x12
 2980 1494 DF0B0000 		.4byte	0xbdf
 2981 1498 05       		.uleb128 0x5
 2982 1499 03       		.byte	0x3
 2983 149a 00000000 		.4byte	SPO2
 2984 149e 32       		.uleb128 0x32
 2985 149f 42504D00 		.ascii	"BPM\000"
 2986 14a3 1B       		.byte	0x1b
 2987 14a4 13       		.byte	0x13
 2988 14a5 DF0B0000 		.4byte	0xbdf
 2989 14a9 05       		.uleb128 0x5
 2990 14aa 03       		.byte	0x3
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 118


 2991 14ab 00000000 		.4byte	BPM
 2992 14af 31       		.uleb128 0x31
 2993 14b0 D70A0000 		.4byte	.LASF415
 2994 14b4 01       		.byte	0x1
 2995 14b5 2B       		.byte	0x2b
 2996 14b6 C0140000 		.4byte	0x14c0
 2997 14ba 05       		.uleb128 0x5
 2998 14bb 03       		.byte	0x3
 2999 14bc 00000000 		.4byte	bouton_semph
 3000 14c0 0E       		.uleb128 0xe
 3001 14c1 7D100000 		.4byte	0x107d
 3002 14c5 33       		.uleb128 0x33
 3003 14c6 3D0E0000 		.4byte	.LASF416
 3004 14ca 3D0E0000 		.4byte	.LASF416
 3005 14ce 12       		.byte	0x12
 3006 14cf 0E05     		.2byte	0x50e
 3007 14d1 33       		.uleb128 0x33
 3008 14d2 C7070000 		.4byte	.LASF417
 3009 14d6 C7070000 		.4byte	.LASF417
 3010 14da 0B       		.byte	0xb
 3011 14db 8903     		.2byte	0x389
 3012 14dd 33       		.uleb128 0x33
 3013 14de 16000000 		.4byte	.LASF418
 3014 14e2 16000000 		.4byte	.LASF418
 3015 14e6 12       		.byte	0x12
 3016 14e7 8805     		.2byte	0x588
 3017 14e9 33       		.uleb128 0x33
 3018 14ea 490C0000 		.4byte	.LASF419
 3019 14ee 490C0000 		.4byte	.LASF419
 3020 14f2 12       		.byte	0x12
 3021 14f3 8802     		.2byte	0x288
 3022 14f5 33       		.uleb128 0x33
 3023 14f6 190B0000 		.4byte	.LASF420
 3024 14fa 190B0000 		.4byte	.LASF420
 3025 14fe 1C       		.byte	0x1c
 3026 14ff ED02     		.2byte	0x2ed
 3027 1501 33       		.uleb128 0x33
 3028 1502 2D100000 		.4byte	.LASF421
 3029 1506 2D100000 		.4byte	.LASF421
 3030 150a 12       		.byte	0x12
 3031 150b D605     		.2byte	0x5d6
 3032 150d 34       		.uleb128 0x34
 3033 150e DD030000 		.4byte	.LASF422
 3034 1512 DD030000 		.4byte	.LASF422
 3035 1516 1D       		.byte	0x1d
 3036 1517 49       		.byte	0x49
 3037 1518 34       		.uleb128 0x34
 3038 1519 B70D0000 		.4byte	.LASF423
 3039 151d B70D0000 		.4byte	.LASF423
 3040 1521 19       		.byte	0x19
 3041 1522 2E       		.byte	0x2e
 3042 1523 34       		.uleb128 0x34
 3043 1524 9E1E0000 		.4byte	.LASF424
 3044 1528 9E1E0000 		.4byte	.LASF424
 3045 152c 1E       		.byte	0x1e
 3046 152d 2E       		.byte	0x2e
 3047 152e 33       		.uleb128 0x33
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 119


 3048 152f 07090000 		.4byte	.LASF425
 3049 1533 07090000 		.4byte	.LASF425
 3050 1537 0C       		.byte	0xc
 3051 1538 6601     		.2byte	0x166
 3052 153a 33       		.uleb128 0x33
 3053 153b 7D1B0000 		.4byte	.LASF426
 3054 153f 7D1B0000 		.4byte	.LASF426
 3055 1543 1C       		.byte	0x1c
 3056 1544 4101     		.2byte	0x141
 3057 1546 33       		.uleb128 0x33
 3058 1547 9B190000 		.4byte	.LASF427
 3059 154b 9B190000 		.4byte	.LASF427
 3060 154f 1C       		.byte	0x1c
 3061 1550 8E04     		.2byte	0x48e
 3062 1552 33       		.uleb128 0x33
 3063 1553 CA0D0000 		.4byte	.LASF428
 3064 1557 CA0D0000 		.4byte	.LASF428
 3065 155b 0B       		.byte	0xb
 3066 155c 9203     		.2byte	0x392
 3067 155e 34       		.uleb128 0x34
 3068 155f D8040000 		.4byte	.LASF429
 3069 1563 D8040000 		.4byte	.LASF429
 3070 1567 1F       		.byte	0x1f
 3071 1568 56       		.byte	0x56
 3072 1569 00       		.byte	0
 3073              		.section	.debug_abbrev,"",%progbits
 3074              	.Ldebug_abbrev0:
 3075 0000 01       		.uleb128 0x1
 3076 0001 11       		.uleb128 0x11
 3077 0002 01       		.byte	0x1
 3078 0003 25       		.uleb128 0x25
 3079 0004 0E       		.uleb128 0xe
 3080 0005 13       		.uleb128 0x13
 3081 0006 0B       		.uleb128 0xb
 3082 0007 03       		.uleb128 0x3
 3083 0008 0E       		.uleb128 0xe
 3084 0009 1B       		.uleb128 0x1b
 3085 000a 0E       		.uleb128 0xe
 3086 000b 55       		.uleb128 0x55
 3087 000c 17       		.uleb128 0x17
 3088 000d 11       		.uleb128 0x11
 3089 000e 01       		.uleb128 0x1
 3090 000f 10       		.uleb128 0x10
 3091 0010 17       		.uleb128 0x17
 3092 0011 00       		.byte	0
 3093 0012 00       		.byte	0
 3094 0013 02       		.uleb128 0x2
 3095 0014 04       		.uleb128 0x4
 3096 0015 01       		.byte	0x1
 3097 0016 0B       		.uleb128 0xb
 3098 0017 0B       		.uleb128 0xb
 3099 0018 49       		.uleb128 0x49
 3100 0019 13       		.uleb128 0x13
 3101 001a 3A       		.uleb128 0x3a
 3102 001b 0B       		.uleb128 0xb
 3103 001c 3B       		.uleb128 0x3b
 3104 001d 0B       		.uleb128 0xb
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 120


 3105 001e 01       		.uleb128 0x1
 3106 001f 13       		.uleb128 0x13
 3107 0020 00       		.byte	0
 3108 0021 00       		.byte	0
 3109 0022 03       		.uleb128 0x3
 3110 0023 28       		.uleb128 0x28
 3111 0024 00       		.byte	0
 3112 0025 03       		.uleb128 0x3
 3113 0026 0E       		.uleb128 0xe
 3114 0027 1C       		.uleb128 0x1c
 3115 0028 0D       		.uleb128 0xd
 3116 0029 00       		.byte	0
 3117 002a 00       		.byte	0
 3118 002b 04       		.uleb128 0x4
 3119 002c 28       		.uleb128 0x28
 3120 002d 00       		.byte	0
 3121 002e 03       		.uleb128 0x3
 3122 002f 0E       		.uleb128 0xe
 3123 0030 1C       		.uleb128 0x1c
 3124 0031 0B       		.uleb128 0xb
 3125 0032 00       		.byte	0
 3126 0033 00       		.byte	0
 3127 0034 05       		.uleb128 0x5
 3128 0035 24       		.uleb128 0x24
 3129 0036 00       		.byte	0
 3130 0037 0B       		.uleb128 0xb
 3131 0038 0B       		.uleb128 0xb
 3132 0039 3E       		.uleb128 0x3e
 3133 003a 0B       		.uleb128 0xb
 3134 003b 03       		.uleb128 0x3
 3135 003c 0E       		.uleb128 0xe
 3136 003d 00       		.byte	0
 3137 003e 00       		.byte	0
 3138 003f 06       		.uleb128 0x6
 3139 0040 16       		.uleb128 0x16
 3140 0041 00       		.byte	0
 3141 0042 03       		.uleb128 0x3
 3142 0043 0E       		.uleb128 0xe
 3143 0044 3A       		.uleb128 0x3a
 3144 0045 0B       		.uleb128 0xb
 3145 0046 3B       		.uleb128 0x3b
 3146 0047 0B       		.uleb128 0xb
 3147 0048 49       		.uleb128 0x49
 3148 0049 13       		.uleb128 0x13
 3149 004a 00       		.byte	0
 3150 004b 00       		.byte	0
 3151 004c 07       		.uleb128 0x7
 3152 004d 24       		.uleb128 0x24
 3153 004e 00       		.byte	0
 3154 004f 0B       		.uleb128 0xb
 3155 0050 0B       		.uleb128 0xb
 3156 0051 3E       		.uleb128 0x3e
 3157 0052 0B       		.uleb128 0xb
 3158 0053 03       		.uleb128 0x3
 3159 0054 08       		.uleb128 0x8
 3160 0055 00       		.byte	0
 3161 0056 00       		.byte	0
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 121


 3162 0057 08       		.uleb128 0x8
 3163 0058 13       		.uleb128 0x13
 3164 0059 01       		.byte	0x1
 3165 005a 0B       		.uleb128 0xb
 3166 005b 05       		.uleb128 0x5
 3167 005c 3A       		.uleb128 0x3a
 3168 005d 0B       		.uleb128 0xb
 3169 005e 3B       		.uleb128 0x3b
 3170 005f 05       		.uleb128 0x5
 3171 0060 01       		.uleb128 0x1
 3172 0061 13       		.uleb128 0x13
 3173 0062 00       		.byte	0
 3174 0063 00       		.byte	0
 3175 0064 09       		.uleb128 0x9
 3176 0065 0D       		.uleb128 0xd
 3177 0066 00       		.byte	0
 3178 0067 03       		.uleb128 0x3
 3179 0068 0E       		.uleb128 0xe
 3180 0069 3A       		.uleb128 0x3a
 3181 006a 0B       		.uleb128 0xb
 3182 006b 3B       		.uleb128 0x3b
 3183 006c 05       		.uleb128 0x5
 3184 006d 49       		.uleb128 0x49
 3185 006e 13       		.uleb128 0x13
 3186 006f 38       		.uleb128 0x38
 3187 0070 0B       		.uleb128 0xb
 3188 0071 00       		.byte	0
 3189 0072 00       		.byte	0
 3190 0073 0A       		.uleb128 0xa
 3191 0074 0D       		.uleb128 0xd
 3192 0075 00       		.byte	0
 3193 0076 03       		.uleb128 0x3
 3194 0077 0E       		.uleb128 0xe
 3195 0078 3A       		.uleb128 0x3a
 3196 0079 0B       		.uleb128 0xb
 3197 007a 3B       		.uleb128 0x3b
 3198 007b 05       		.uleb128 0x5
 3199 007c 49       		.uleb128 0x49
 3200 007d 13       		.uleb128 0x13
 3201 007e 38       		.uleb128 0x38
 3202 007f 05       		.uleb128 0x5
 3203 0080 00       		.byte	0
 3204 0081 00       		.byte	0
 3205 0082 0B       		.uleb128 0xb
 3206 0083 0D       		.uleb128 0xd
 3207 0084 00       		.byte	0
 3208 0085 03       		.uleb128 0x3
 3209 0086 08       		.uleb128 0x8
 3210 0087 3A       		.uleb128 0x3a
 3211 0088 0B       		.uleb128 0xb
 3212 0089 3B       		.uleb128 0x3b
 3213 008a 05       		.uleb128 0x5
 3214 008b 49       		.uleb128 0x49
 3215 008c 13       		.uleb128 0x13
 3216 008d 38       		.uleb128 0x38
 3217 008e 05       		.uleb128 0x5
 3218 008f 00       		.byte	0
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 122


 3219 0090 00       		.byte	0
 3220 0091 0C       		.uleb128 0xc
 3221 0092 01       		.uleb128 0x1
 3222 0093 01       		.byte	0x1
 3223 0094 49       		.uleb128 0x49
 3224 0095 13       		.uleb128 0x13
 3225 0096 01       		.uleb128 0x1
 3226 0097 13       		.uleb128 0x13
 3227 0098 00       		.byte	0
 3228 0099 00       		.byte	0
 3229 009a 0D       		.uleb128 0xd
 3230 009b 21       		.uleb128 0x21
 3231 009c 00       		.byte	0
 3232 009d 49       		.uleb128 0x49
 3233 009e 13       		.uleb128 0x13
 3234 009f 2F       		.uleb128 0x2f
 3235 00a0 0B       		.uleb128 0xb
 3236 00a1 00       		.byte	0
 3237 00a2 00       		.byte	0
 3238 00a3 0E       		.uleb128 0xe
 3239 00a4 35       		.uleb128 0x35
 3240 00a5 00       		.byte	0
 3241 00a6 49       		.uleb128 0x49
 3242 00a7 13       		.uleb128 0x13
 3243 00a8 00       		.byte	0
 3244 00a9 00       		.byte	0
 3245 00aa 0F       		.uleb128 0xf
 3246 00ab 21       		.uleb128 0x21
 3247 00ac 00       		.byte	0
 3248 00ad 49       		.uleb128 0x49
 3249 00ae 13       		.uleb128 0x13
 3250 00af 2F       		.uleb128 0x2f
 3251 00b0 05       		.uleb128 0x5
 3252 00b1 00       		.byte	0
 3253 00b2 00       		.byte	0
 3254 00b3 10       		.uleb128 0x10
 3255 00b4 16       		.uleb128 0x16
 3256 00b5 00       		.byte	0
 3257 00b6 03       		.uleb128 0x3
 3258 00b7 0E       		.uleb128 0xe
 3259 00b8 3A       		.uleb128 0x3a
 3260 00b9 0B       		.uleb128 0xb
 3261 00ba 3B       		.uleb128 0x3b
 3262 00bb 05       		.uleb128 0x5
 3263 00bc 49       		.uleb128 0x49
 3264 00bd 13       		.uleb128 0x13
 3265 00be 00       		.byte	0
 3266 00bf 00       		.byte	0
 3267 00c0 11       		.uleb128 0x11
 3268 00c1 26       		.uleb128 0x26
 3269 00c2 00       		.byte	0
 3270 00c3 49       		.uleb128 0x49
 3271 00c4 13       		.uleb128 0x13
 3272 00c5 00       		.byte	0
 3273 00c6 00       		.byte	0
 3274 00c7 12       		.uleb128 0x12
 3275 00c8 13       		.uleb128 0x13
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 123


 3276 00c9 01       		.byte	0x1
 3277 00ca 0B       		.uleb128 0xb
 3278 00cb 0B       		.uleb128 0xb
 3279 00cc 3A       		.uleb128 0x3a
 3280 00cd 0B       		.uleb128 0xb
 3281 00ce 3B       		.uleb128 0x3b
 3282 00cf 0B       		.uleb128 0xb
 3283 00d0 01       		.uleb128 0x1
 3284 00d1 13       		.uleb128 0x13
 3285 00d2 00       		.byte	0
 3286 00d3 00       		.byte	0
 3287 00d4 13       		.uleb128 0x13
 3288 00d5 0D       		.uleb128 0xd
 3289 00d6 00       		.byte	0
 3290 00d7 03       		.uleb128 0x3
 3291 00d8 08       		.uleb128 0x8
 3292 00d9 3A       		.uleb128 0x3a
 3293 00da 0B       		.uleb128 0xb
 3294 00db 3B       		.uleb128 0x3b
 3295 00dc 0B       		.uleb128 0xb
 3296 00dd 49       		.uleb128 0x49
 3297 00de 13       		.uleb128 0x13
 3298 00df 38       		.uleb128 0x38
 3299 00e0 0B       		.uleb128 0xb
 3300 00e1 00       		.byte	0
 3301 00e2 00       		.byte	0
 3302 00e3 14       		.uleb128 0x14
 3303 00e4 0D       		.uleb128 0xd
 3304 00e5 00       		.byte	0
 3305 00e6 03       		.uleb128 0x3
 3306 00e7 0E       		.uleb128 0xe
 3307 00e8 3A       		.uleb128 0x3a
 3308 00e9 0B       		.uleb128 0xb
 3309 00ea 3B       		.uleb128 0x3b
 3310 00eb 0B       		.uleb128 0xb
 3311 00ec 49       		.uleb128 0x49
 3312 00ed 13       		.uleb128 0x13
 3313 00ee 38       		.uleb128 0x38
 3314 00ef 0B       		.uleb128 0xb
 3315 00f0 00       		.byte	0
 3316 00f1 00       		.byte	0
 3317 00f2 15       		.uleb128 0x15
 3318 00f3 13       		.uleb128 0x13
 3319 00f4 01       		.byte	0x1
 3320 00f5 0B       		.uleb128 0xb
 3321 00f6 05       		.uleb128 0x5
 3322 00f7 3A       		.uleb128 0x3a
 3323 00f8 0B       		.uleb128 0xb
 3324 00f9 3B       		.uleb128 0x3b
 3325 00fa 0B       		.uleb128 0xb
 3326 00fb 01       		.uleb128 0x1
 3327 00fc 13       		.uleb128 0x13
 3328 00fd 00       		.byte	0
 3329 00fe 00       		.byte	0
 3330 00ff 16       		.uleb128 0x16
 3331 0100 0D       		.uleb128 0xd
 3332 0101 00       		.byte	0
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 124


 3333 0102 03       		.uleb128 0x3
 3334 0103 0E       		.uleb128 0xe
 3335 0104 3A       		.uleb128 0x3a
 3336 0105 0B       		.uleb128 0xb
 3337 0106 3B       		.uleb128 0x3b
 3338 0107 0B       		.uleb128 0xb
 3339 0108 49       		.uleb128 0x49
 3340 0109 13       		.uleb128 0x13
 3341 010a 38       		.uleb128 0x38
 3342 010b 05       		.uleb128 0x5
 3343 010c 00       		.byte	0
 3344 010d 00       		.byte	0
 3345 010e 17       		.uleb128 0x17
 3346 010f 13       		.uleb128 0x13
 3347 0110 01       		.byte	0x1
 3348 0111 0B       		.uleb128 0xb
 3349 0112 0B       		.uleb128 0xb
 3350 0113 3A       		.uleb128 0x3a
 3351 0114 0B       		.uleb128 0xb
 3352 0115 3B       		.uleb128 0x3b
 3353 0116 05       		.uleb128 0x5
 3354 0117 01       		.uleb128 0x1
 3355 0118 13       		.uleb128 0x13
 3356 0119 00       		.byte	0
 3357 011a 00       		.byte	0
 3358 011b 18       		.uleb128 0x18
 3359 011c 0F       		.uleb128 0xf
 3360 011d 00       		.byte	0
 3361 011e 0B       		.uleb128 0xb
 3362 011f 0B       		.uleb128 0xb
 3363 0120 00       		.byte	0
 3364 0121 00       		.byte	0
 3365 0122 19       		.uleb128 0x19
 3366 0123 04       		.uleb128 0x4
 3367 0124 01       		.byte	0x1
 3368 0125 0B       		.uleb128 0xb
 3369 0126 0B       		.uleb128 0xb
 3370 0127 49       		.uleb128 0x49
 3371 0128 13       		.uleb128 0x13
 3372 0129 3A       		.uleb128 0x3a
 3373 012a 0B       		.uleb128 0xb
 3374 012b 3B       		.uleb128 0x3b
 3375 012c 05       		.uleb128 0x5
 3376 012d 01       		.uleb128 0x1
 3377 012e 13       		.uleb128 0x13
 3378 012f 00       		.byte	0
 3379 0130 00       		.byte	0
 3380 0131 1A       		.uleb128 0x1a
 3381 0132 0F       		.uleb128 0xf
 3382 0133 00       		.byte	0
 3383 0134 0B       		.uleb128 0xb
 3384 0135 0B       		.uleb128 0xb
 3385 0136 49       		.uleb128 0x49
 3386 0137 13       		.uleb128 0x13
 3387 0138 00       		.byte	0
 3388 0139 00       		.byte	0
 3389 013a 1B       		.uleb128 0x1b
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 125


 3390 013b 15       		.uleb128 0x15
 3391 013c 01       		.byte	0x1
 3392 013d 27       		.uleb128 0x27
 3393 013e 19       		.uleb128 0x19
 3394 013f 01       		.uleb128 0x1
 3395 0140 13       		.uleb128 0x13
 3396 0141 00       		.byte	0
 3397 0142 00       		.byte	0
 3398 0143 1C       		.uleb128 0x1c
 3399 0144 05       		.uleb128 0x5
 3400 0145 00       		.byte	0
 3401 0146 49       		.uleb128 0x49
 3402 0147 13       		.uleb128 0x13
 3403 0148 00       		.byte	0
 3404 0149 00       		.byte	0
 3405 014a 1D       		.uleb128 0x1d
 3406 014b 15       		.uleb128 0x15
 3407 014c 01       		.byte	0x1
 3408 014d 27       		.uleb128 0x27
 3409 014e 19       		.uleb128 0x19
 3410 014f 49       		.uleb128 0x49
 3411 0150 13       		.uleb128 0x13
 3412 0151 01       		.uleb128 0x1
 3413 0152 13       		.uleb128 0x13
 3414 0153 00       		.byte	0
 3415 0154 00       		.byte	0
 3416 0155 1E       		.uleb128 0x1e
 3417 0156 13       		.uleb128 0x13
 3418 0157 01       		.byte	0x1
 3419 0158 03       		.uleb128 0x3
 3420 0159 0E       		.uleb128 0xe
 3421 015a 0B       		.uleb128 0xb
 3422 015b 0B       		.uleb128 0xb
 3423 015c 3A       		.uleb128 0x3a
 3424 015d 0B       		.uleb128 0xb
 3425 015e 3B       		.uleb128 0x3b
 3426 015f 05       		.uleb128 0x5
 3427 0160 01       		.uleb128 0x1
 3428 0161 13       		.uleb128 0x13
 3429 0162 00       		.byte	0
 3430 0163 00       		.byte	0
 3431 0164 1F       		.uleb128 0x1f
 3432 0165 13       		.uleb128 0x13
 3433 0166 01       		.byte	0x1
 3434 0167 03       		.uleb128 0x3
 3435 0168 0E       		.uleb128 0xe
 3436 0169 0B       		.uleb128 0xb
 3437 016a 0B       		.uleb128 0xb
 3438 016b 3A       		.uleb128 0x3a
 3439 016c 0B       		.uleb128 0xb
 3440 016d 3B       		.uleb128 0x3b
 3441 016e 0B       		.uleb128 0xb
 3442 016f 01       		.uleb128 0x1
 3443 0170 13       		.uleb128 0x13
 3444 0171 00       		.byte	0
 3445 0172 00       		.byte	0
 3446 0173 20       		.uleb128 0x20
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 126


 3447 0174 2E       		.uleb128 0x2e
 3448 0175 01       		.byte	0x1
 3449 0176 03       		.uleb128 0x3
 3450 0177 0E       		.uleb128 0xe
 3451 0178 3A       		.uleb128 0x3a
 3452 0179 0B       		.uleb128 0xb
 3453 017a 3B       		.uleb128 0x3b
 3454 017b 05       		.uleb128 0x5
 3455 017c 27       		.uleb128 0x27
 3456 017d 19       		.uleb128 0x19
 3457 017e 20       		.uleb128 0x20
 3458 017f 0B       		.uleb128 0xb
 3459 0180 01       		.uleb128 0x1
 3460 0181 13       		.uleb128 0x13
 3461 0182 00       		.byte	0
 3462 0183 00       		.byte	0
 3463 0184 21       		.uleb128 0x21
 3464 0185 05       		.uleb128 0x5
 3465 0186 00       		.byte	0
 3466 0187 03       		.uleb128 0x3
 3467 0188 0E       		.uleb128 0xe
 3468 0189 3A       		.uleb128 0x3a
 3469 018a 0B       		.uleb128 0xb
 3470 018b 3B       		.uleb128 0x3b
 3471 018c 05       		.uleb128 0x5
 3472 018d 49       		.uleb128 0x49
 3473 018e 13       		.uleb128 0x13
 3474 018f 00       		.byte	0
 3475 0190 00       		.byte	0
 3476 0191 22       		.uleb128 0x22
 3477 0192 2E       		.uleb128 0x2e
 3478 0193 00       		.byte	0
 3479 0194 03       		.uleb128 0x3
 3480 0195 0E       		.uleb128 0xe
 3481 0196 3A       		.uleb128 0x3a
 3482 0197 0B       		.uleb128 0xb
 3483 0198 3B       		.uleb128 0x3b
 3484 0199 0B       		.uleb128 0xb
 3485 019a 27       		.uleb128 0x27
 3486 019b 19       		.uleb128 0x19
 3487 019c 20       		.uleb128 0x20
 3488 019d 0B       		.uleb128 0xb
 3489 019e 00       		.byte	0
 3490 019f 00       		.byte	0
 3491 01a0 23       		.uleb128 0x23
 3492 01a1 2E       		.uleb128 0x2e
 3493 01a2 01       		.byte	0x1
 3494 01a3 3F       		.uleb128 0x3f
 3495 01a4 19       		.uleb128 0x19
 3496 01a5 03       		.uleb128 0x3
 3497 01a6 0E       		.uleb128 0xe
 3498 01a7 3A       		.uleb128 0x3a
 3499 01a8 0B       		.uleb128 0xb
 3500 01a9 3B       		.uleb128 0x3b
 3501 01aa 0B       		.uleb128 0xb
 3502 01ab 27       		.uleb128 0x27
 3503 01ac 19       		.uleb128 0x19
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 127


 3504 01ad 11       		.uleb128 0x11
 3505 01ae 01       		.uleb128 0x1
 3506 01af 12       		.uleb128 0x12
 3507 01b0 06       		.uleb128 0x6
 3508 01b1 40       		.uleb128 0x40
 3509 01b2 18       		.uleb128 0x18
 3510 01b3 9742     		.uleb128 0x2117
 3511 01b5 19       		.uleb128 0x19
 3512 01b6 01       		.uleb128 0x1
 3513 01b7 13       		.uleb128 0x13
 3514 01b8 00       		.byte	0
 3515 01b9 00       		.byte	0
 3516 01ba 24       		.uleb128 0x24
 3517 01bb 1D       		.uleb128 0x1d
 3518 01bc 01       		.byte	0x1
 3519 01bd 31       		.uleb128 0x31
 3520 01be 13       		.uleb128 0x13
 3521 01bf 11       		.uleb128 0x11
 3522 01c0 01       		.uleb128 0x1
 3523 01c1 12       		.uleb128 0x12
 3524 01c2 06       		.uleb128 0x6
 3525 01c3 58       		.uleb128 0x58
 3526 01c4 0B       		.uleb128 0xb
 3527 01c5 59       		.uleb128 0x59
 3528 01c6 0B       		.uleb128 0xb
 3529 01c7 01       		.uleb128 0x1
 3530 01c8 13       		.uleb128 0x13
 3531 01c9 00       		.byte	0
 3532 01ca 00       		.byte	0
 3533 01cb 25       		.uleb128 0x25
 3534 01cc 05       		.uleb128 0x5
 3535 01cd 00       		.byte	0
 3536 01ce 31       		.uleb128 0x31
 3537 01cf 13       		.uleb128 0x13
 3538 01d0 02       		.uleb128 0x2
 3539 01d1 17       		.uleb128 0x17
 3540 01d2 00       		.byte	0
 3541 01d3 00       		.byte	0
 3542 01d4 26       		.uleb128 0x26
 3543 01d5 898201   		.uleb128 0x4109
 3544 01d8 01       		.byte	0x1
 3545 01d9 11       		.uleb128 0x11
 3546 01da 01       		.uleb128 0x1
 3547 01db 31       		.uleb128 0x31
 3548 01dc 13       		.uleb128 0x13
 3549 01dd 01       		.uleb128 0x1
 3550 01de 13       		.uleb128 0x13
 3551 01df 00       		.byte	0
 3552 01e0 00       		.byte	0
 3553 01e1 27       		.uleb128 0x27
 3554 01e2 8A8201   		.uleb128 0x410a
 3555 01e5 00       		.byte	0
 3556 01e6 02       		.uleb128 0x2
 3557 01e7 18       		.uleb128 0x18
 3558 01e8 9142     		.uleb128 0x2111
 3559 01ea 18       		.uleb128 0x18
 3560 01eb 00       		.byte	0
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 128


 3561 01ec 00       		.byte	0
 3562 01ed 28       		.uleb128 0x28
 3563 01ee 898201   		.uleb128 0x4109
 3564 01f1 01       		.byte	0x1
 3565 01f2 11       		.uleb128 0x11
 3566 01f3 01       		.uleb128 0x1
 3567 01f4 31       		.uleb128 0x31
 3568 01f5 13       		.uleb128 0x13
 3569 01f6 00       		.byte	0
 3570 01f7 00       		.byte	0
 3571 01f8 29       		.uleb128 0x29
 3572 01f9 2E       		.uleb128 0x2e
 3573 01fa 01       		.byte	0x1
 3574 01fb 3F       		.uleb128 0x3f
 3575 01fc 19       		.uleb128 0x19
 3576 01fd 03       		.uleb128 0x3
 3577 01fe 0E       		.uleb128 0xe
 3578 01ff 3A       		.uleb128 0x3a
 3579 0200 0B       		.uleb128 0xb
 3580 0201 3B       		.uleb128 0x3b
 3581 0202 0B       		.uleb128 0xb
 3582 0203 27       		.uleb128 0x27
 3583 0204 19       		.uleb128 0x19
 3584 0205 8701     		.uleb128 0x87
 3585 0207 19       		.uleb128 0x19
 3586 0208 11       		.uleb128 0x11
 3587 0209 01       		.uleb128 0x1
 3588 020a 12       		.uleb128 0x12
 3589 020b 06       		.uleb128 0x6
 3590 020c 40       		.uleb128 0x40
 3591 020d 18       		.uleb128 0x18
 3592 020e 9742     		.uleb128 0x2117
 3593 0210 19       		.uleb128 0x19
 3594 0211 01       		.uleb128 0x1
 3595 0212 13       		.uleb128 0x13
 3596 0213 00       		.byte	0
 3597 0214 00       		.byte	0
 3598 0215 2A       		.uleb128 0x2a
 3599 0216 05       		.uleb128 0x5
 3600 0217 00       		.byte	0
 3601 0218 03       		.uleb128 0x3
 3602 0219 08       		.uleb128 0x8
 3603 021a 3A       		.uleb128 0x3a
 3604 021b 0B       		.uleb128 0xb
 3605 021c 3B       		.uleb128 0x3b
 3606 021d 0B       		.uleb128 0xb
 3607 021e 49       		.uleb128 0x49
 3608 021f 13       		.uleb128 0x13
 3609 0220 02       		.uleb128 0x2
 3610 0221 17       		.uleb128 0x17
 3611 0222 00       		.byte	0
 3612 0223 00       		.byte	0
 3613 0224 2B       		.uleb128 0x2b
 3614 0225 34       		.uleb128 0x34
 3615 0226 00       		.byte	0
 3616 0227 03       		.uleb128 0x3
 3617 0228 0E       		.uleb128 0xe
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 129


 3618 0229 3A       		.uleb128 0x3a
 3619 022a 0B       		.uleb128 0xb
 3620 022b 3B       		.uleb128 0x3b
 3621 022c 0B       		.uleb128 0xb
 3622 022d 49       		.uleb128 0x49
 3623 022e 13       		.uleb128 0x13
 3624 022f 02       		.uleb128 0x2
 3625 0230 18       		.uleb128 0x18
 3626 0231 00       		.byte	0
 3627 0232 00       		.byte	0
 3628 0233 2C       		.uleb128 0x2c
 3629 0234 2E       		.uleb128 0x2e
 3630 0235 01       		.byte	0x1
 3631 0236 3F       		.uleb128 0x3f
 3632 0237 19       		.uleb128 0x19
 3633 0238 03       		.uleb128 0x3
 3634 0239 0E       		.uleb128 0xe
 3635 023a 3A       		.uleb128 0x3a
 3636 023b 0B       		.uleb128 0xb
 3637 023c 3B       		.uleb128 0x3b
 3638 023d 0B       		.uleb128 0xb
 3639 023e 27       		.uleb128 0x27
 3640 023f 19       		.uleb128 0x19
 3641 0240 49       		.uleb128 0x49
 3642 0241 13       		.uleb128 0x13
 3643 0242 8701     		.uleb128 0x87
 3644 0244 19       		.uleb128 0x19
 3645 0245 11       		.uleb128 0x11
 3646 0246 01       		.uleb128 0x1
 3647 0247 12       		.uleb128 0x12
 3648 0248 06       		.uleb128 0x6
 3649 0249 40       		.uleb128 0x40
 3650 024a 18       		.uleb128 0x18
 3651 024b 9742     		.uleb128 0x2117
 3652 024d 19       		.uleb128 0x19
 3653 024e 01       		.uleb128 0x1
 3654 024f 13       		.uleb128 0x13
 3655 0250 00       		.byte	0
 3656 0251 00       		.byte	0
 3657 0252 2D       		.uleb128 0x2d
 3658 0253 1D       		.uleb128 0x1d
 3659 0254 00       		.byte	0
 3660 0255 31       		.uleb128 0x31
 3661 0256 13       		.uleb128 0x13
 3662 0257 11       		.uleb128 0x11
 3663 0258 01       		.uleb128 0x1
 3664 0259 12       		.uleb128 0x12
 3665 025a 06       		.uleb128 0x6
 3666 025b 58       		.uleb128 0x58
 3667 025c 0B       		.uleb128 0xb
 3668 025d 59       		.uleb128 0x59
 3669 025e 0B       		.uleb128 0xb
 3670 025f 00       		.byte	0
 3671 0260 00       		.byte	0
 3672 0261 2E       		.uleb128 0x2e
 3673 0262 898201   		.uleb128 0x4109
 3674 0265 00       		.byte	0
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 130


 3675 0266 11       		.uleb128 0x11
 3676 0267 01       		.uleb128 0x1
 3677 0268 31       		.uleb128 0x31
 3678 0269 13       		.uleb128 0x13
 3679 026a 00       		.byte	0
 3680 026b 00       		.byte	0
 3681 026c 2F       		.uleb128 0x2f
 3682 026d 34       		.uleb128 0x34
 3683 026e 00       		.byte	0
 3684 026f 03       		.uleb128 0x3
 3685 0270 0E       		.uleb128 0xe
 3686 0271 3A       		.uleb128 0x3a
 3687 0272 0B       		.uleb128 0xb
 3688 0273 3B       		.uleb128 0x3b
 3689 0274 05       		.uleb128 0x5
 3690 0275 49       		.uleb128 0x49
 3691 0276 13       		.uleb128 0x13
 3692 0277 3F       		.uleb128 0x3f
 3693 0278 19       		.uleb128 0x19
 3694 0279 3C       		.uleb128 0x3c
 3695 027a 19       		.uleb128 0x19
 3696 027b 00       		.byte	0
 3697 027c 00       		.byte	0
 3698 027d 30       		.uleb128 0x30
 3699 027e 34       		.uleb128 0x34
 3700 027f 00       		.byte	0
 3701 0280 03       		.uleb128 0x3
 3702 0281 0E       		.uleb128 0xe
 3703 0282 3A       		.uleb128 0x3a
 3704 0283 0B       		.uleb128 0xb
 3705 0284 3B       		.uleb128 0x3b
 3706 0285 0B       		.uleb128 0xb
 3707 0286 49       		.uleb128 0x49
 3708 0287 13       		.uleb128 0x13
 3709 0288 3F       		.uleb128 0x3f
 3710 0289 19       		.uleb128 0x19
 3711 028a 3C       		.uleb128 0x3c
 3712 028b 19       		.uleb128 0x19
 3713 028c 00       		.byte	0
 3714 028d 00       		.byte	0
 3715 028e 31       		.uleb128 0x31
 3716 028f 34       		.uleb128 0x34
 3717 0290 00       		.byte	0
 3718 0291 03       		.uleb128 0x3
 3719 0292 0E       		.uleb128 0xe
 3720 0293 3A       		.uleb128 0x3a
 3721 0294 0B       		.uleb128 0xb
 3722 0295 3B       		.uleb128 0x3b
 3723 0296 0B       		.uleb128 0xb
 3724 0297 49       		.uleb128 0x49
 3725 0298 13       		.uleb128 0x13
 3726 0299 3F       		.uleb128 0x3f
 3727 029a 19       		.uleb128 0x19
 3728 029b 02       		.uleb128 0x2
 3729 029c 18       		.uleb128 0x18
 3730 029d 00       		.byte	0
 3731 029e 00       		.byte	0
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 131


 3732 029f 32       		.uleb128 0x32
 3733 02a0 34       		.uleb128 0x34
 3734 02a1 00       		.byte	0
 3735 02a2 03       		.uleb128 0x3
 3736 02a3 08       		.uleb128 0x8
 3737 02a4 3A       		.uleb128 0x3a
 3738 02a5 0B       		.uleb128 0xb
 3739 02a6 3B       		.uleb128 0x3b
 3740 02a7 0B       		.uleb128 0xb
 3741 02a8 49       		.uleb128 0x49
 3742 02a9 13       		.uleb128 0x13
 3743 02aa 3F       		.uleb128 0x3f
 3744 02ab 19       		.uleb128 0x19
 3745 02ac 02       		.uleb128 0x2
 3746 02ad 18       		.uleb128 0x18
 3747 02ae 00       		.byte	0
 3748 02af 00       		.byte	0
 3749 02b0 33       		.uleb128 0x33
 3750 02b1 2E       		.uleb128 0x2e
 3751 02b2 00       		.byte	0
 3752 02b3 3F       		.uleb128 0x3f
 3753 02b4 19       		.uleb128 0x19
 3754 02b5 3C       		.uleb128 0x3c
 3755 02b6 19       		.uleb128 0x19
 3756 02b7 6E       		.uleb128 0x6e
 3757 02b8 0E       		.uleb128 0xe
 3758 02b9 03       		.uleb128 0x3
 3759 02ba 0E       		.uleb128 0xe
 3760 02bb 3A       		.uleb128 0x3a
 3761 02bc 0B       		.uleb128 0xb
 3762 02bd 3B       		.uleb128 0x3b
 3763 02be 05       		.uleb128 0x5
 3764 02bf 00       		.byte	0
 3765 02c0 00       		.byte	0
 3766 02c1 34       		.uleb128 0x34
 3767 02c2 2E       		.uleb128 0x2e
 3768 02c3 00       		.byte	0
 3769 02c4 3F       		.uleb128 0x3f
 3770 02c5 19       		.uleb128 0x19
 3771 02c6 3C       		.uleb128 0x3c
 3772 02c7 19       		.uleb128 0x19
 3773 02c8 6E       		.uleb128 0x6e
 3774 02c9 0E       		.uleb128 0xe
 3775 02ca 03       		.uleb128 0x3
 3776 02cb 0E       		.uleb128 0xe
 3777 02cc 3A       		.uleb128 0x3a
 3778 02cd 0B       		.uleb128 0xb
 3779 02ce 3B       		.uleb128 0x3b
 3780 02cf 0B       		.uleb128 0xb
 3781 02d0 00       		.byte	0
 3782 02d1 00       		.byte	0
 3783 02d2 00       		.byte	0
 3784              		.section	.debug_loc,"",%progbits
 3785              	.Ldebug_loc0:
 3786              	.LLST0:
 3787 0000 14000000 		.4byte	.LVL1
 3788 0004 1E000000 		.4byte	.LVL2
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 132


 3789 0008 0200     		.2byte	0x2
 3790 000a 34       		.byte	0x34
 3791 000b 9F       		.byte	0x9f
 3792 000c 00000000 		.4byte	0
 3793 0010 00000000 		.4byte	0
 3794              	.LLST1:
 3795 0014 14000000 		.4byte	.LVL1
 3796 0018 1E000000 		.4byte	.LVL2
 3797 001c 0600     		.2byte	0x6
 3798 001e 0C       		.byte	0xc
 3799 001f 00003240 		.4byte	0x40320000
 3800 0023 9F       		.byte	0x9f
 3801 0024 00000000 		.4byte	0
 3802 0028 00000000 		.4byte	0
 3803              	.LLST2:
 3804 002c 24000000 		.4byte	.LVL3
 3805 0030 2E000000 		.4byte	.LVL4
 3806 0034 0100     		.2byte	0x1
 3807 0036 53       		.byte	0x53
 3808 0037 00000000 		.4byte	0
 3809 003b 00000000 		.4byte	0
 3810              	.LLST3:
 3811 003f 00000000 		.4byte	.LVL6
 3812 0043 0A000000 		.4byte	.LVL7
 3813 0047 0100     		.2byte	0x1
 3814 0049 50       		.byte	0x50
 3815 004a 0A000000 		.4byte	.LVL7
 3816 004e 44000000 		.4byte	.LFE661
 3817 0052 0400     		.2byte	0x4
 3818 0054 F3       		.byte	0xf3
 3819 0055 01       		.uleb128 0x1
 3820 0056 50       		.byte	0x50
 3821 0057 9F       		.byte	0x9f
 3822 0058 00000000 		.4byte	0
 3823 005c 00000000 		.4byte	0
 3824              	.LLST4:
 3825 0060 3C000000 		.4byte	.LVL17
 3826 0064 52000000 		.4byte	.LVL18
 3827 0068 0100     		.2byte	0x1
 3828 006a 53       		.byte	0x53
 3829 006b 00000000 		.4byte	0
 3830 006f 00000000 		.4byte	0
 3831              	.LLST5:
 3832 0073 52000000 		.4byte	.LVL18
 3833 0077 5C000000 		.4byte	.LVL19
 3834 007b 0100     		.2byte	0x1
 3835 007d 53       		.byte	0x53
 3836 007e 5C000000 		.4byte	.LVL19
 3837 0082 68000000 		.4byte	.LVL20
 3838 0086 0200     		.2byte	0x2
 3839 0088 74       		.byte	0x74
 3840 0089 00       		.sleb128 0
 3841 008a 00000000 		.4byte	0
 3842 008e 00000000 		.4byte	0
 3843              		.section	.debug_aranges,"",%progbits
 3844 0000 2C000000 		.4byte	0x2c
 3845 0004 0200     		.2byte	0x2
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 133


 3846 0006 00000000 		.4byte	.Ldebug_info0
 3847 000a 04       		.byte	0x4
 3848 000b 00       		.byte	0
 3849 000c 0000     		.2byte	0
 3850 000e 0000     		.2byte	0
 3851 0010 00000000 		.4byte	.LFB660
 3852 0014 50000000 		.4byte	.LFE660-.LFB660
 3853 0018 00000000 		.4byte	.LFB661
 3854 001c 44000000 		.4byte	.LFE661-.LFB661
 3855 0020 00000000 		.4byte	.LFB662
 3856 0024 00010000 		.4byte	.LFE662-.LFB662
 3857 0028 00000000 		.4byte	0
 3858 002c 00000000 		.4byte	0
 3859              		.section	.debug_ranges,"",%progbits
 3860              	.Ldebug_ranges0:
 3861 0000 00000000 		.4byte	.LFB660
 3862 0004 50000000 		.4byte	.LFE660
 3863 0008 00000000 		.4byte	.LFB661
 3864 000c 44000000 		.4byte	.LFE661
 3865 0010 00000000 		.4byte	.LFB662
 3866 0014 00010000 		.4byte	.LFE662
 3867 0018 00000000 		.4byte	0
 3868 001c 00000000 		.4byte	0
 3869              		.section	.debug_line,"",%progbits
 3870              	.Ldebug_line0:
 3871 0000 B0050000 		.section	.debug_str,"MS",%progbits,1
 3871      02003005 
 3871      00000201 
 3871      FB0E0D00 
 3871      01010101 
 3872              	.LASF137:
 3873 0000 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 3873      696E7465 
 3873      72727570 
 3873      74735F35 
 3873      5F495251 
 3874              	.LASF418:
 3875 0016 78517565 		.ascii	"xQueueSemaphoreTake\000"
 3875      75655365 
 3875      6D617068 
 3875      6F726554 
 3875      616B6500 
 3876              	.LASF62:
 3877 002a 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 3877      735F696E 
 3877      74657272 
 3877      75707473 
 3877      5F647730 
 3878              	.LASF203:
 3879 0046 52455345 		.ascii	"RESERVED\000"
 3879      52564544 
 3879      00
 3880              	.LASF211:
 3881 004f 5644445F 		.ascii	"VDD_ACTIVE\000"
 3881      41435449 
 3881      564500
 3882              	.LASF207:
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 134


 3883 005a 494E5452 		.ascii	"INTR_CAUSE0\000"
 3883      5F434155 
 3883      53453000 
 3884              	.LASF208:
 3885 0066 494E5452 		.ascii	"INTR_CAUSE1\000"
 3885      5F434155 
 3885      53453100 
 3886              	.LASF209:
 3887 0072 494E5452 		.ascii	"INTR_CAUSE2\000"
 3887      5F434155 
 3887      53453200 
 3888              	.LASF344:
 3889 007e 63795F63 		.ascii	"cy_cb_scb_spi_handle_events_t\000"
 3889      625F7363 
 3889      625F7370 
 3889      695F6861 
 3889      6E646C65 
 3890              	.LASF123:
 3891 009c 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 3891      6D5F315F 
 3891      696E7465 
 3891      72727570 
 3891      74735F31 
 3892              	.LASF382:
 3893 00b7 73746F70 		.ascii	"stopInputMode\000"
 3893      496E7075 
 3893      744D6F64 
 3893      6500
 3894              	.LASF431:
 3895 00c5 6D61696E 		.ascii	"main_cm4.c\000"
 3895      5F636D34 
 3895      2E6300
 3896              	.LASF404:
 3897 00d0 63795F64 		.ascii	"cy_device\000"
 3897      65766963 
 3897      6500
 3898              	.LASF142:
 3899 00da 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 3899      696E7465 
 3899      72727570 
 3899      74735F31 
 3899      305F4952 
 3900              	.LASF346:
 3901 00f1 63795F73 		.ascii	"cy_stc_scb_spi_context\000"
 3901      74635F73 
 3901      63625F73 
 3901      70695F63 
 3901      6F6E7465 
 3902              	.LASF290:
 3903 0108 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 3903      73436D30 
 3903      436C6F63 
 3903      6B43746C 
 3903      4F666673 
 3904              	.LASF67:
 3905 011f 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 3905      735F696E 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 135


 3905      74657272 
 3905      75707473 
 3905      5F647730 
 3906              	.LASF325:
 3907 013b 6D617374 		.ascii	"masterStatus\000"
 3907      65725374 
 3907      61747573 
 3907      00
 3908              	.LASF406:
 3909 0148 43595F45 		.ascii	"CY_EINK_SPIM_context\000"
 3909      494E4B5F 
 3909      5350494D 
 3909      5F636F6E 
 3909      74657874 
 3910              	.LASF394:
 3911 015d 42555454 		.ascii	"BUTTON2_TOUCHED\000"
 3911      4F4E325F 
 3911      544F5543 
 3911      48454400 
 3912              	.LASF54:
 3913 016d 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 3913      335F696E 
 3913      74657272 
 3913      7570745F 
 3913      4952516E 
 3914              	.LASF84:
 3915 0182 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 3915      735F696E 
 3915      74657272 
 3915      75707473 
 3915      5F647731 
 3916              	.LASF358:
 3917 019e 74785374 		.ascii	"txStatus\000"
 3917      61747573 
 3917      00
 3918              	.LASF222:
 3919 01a7 70657269 		.ascii	"periBase\000"
 3919      42617365 
 3919      00
 3920              	.LASF315:
 3921 01b0 63795F73 		.ascii	"cy_stc_sysint_t\000"
 3921      74635F73 
 3921      7973696E 
 3921      745F7400 
 3922              	.LASF221:
 3923 01c0 666C6173 		.ascii	"flashcBase\000"
 3923      68634261 
 3923      736500
 3924              	.LASF90:
 3925 01cb 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 3925      735F696E 
 3925      74657272 
 3925      75707473 
 3925      5F647731 
 3926              	.LASF268:
 3927 01e8 64774368 		.ascii	"dwChSize\000"
 3927      53697A65 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 136


 3927      00
 3928              	.LASF409:
 3929 01f1 4932435F 		.ascii	"I2C_MAX_context\000"
 3929      4D41585F 
 3929      636F6E74 
 3929      65787400 
 3930              	.LASF39:
 3931 0201 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 3931      735F696E 
 3931      74657272 
 3931      75707473 
 3931      5F697063 
 3932              	.LASF214:
 3933 021d 5644445F 		.ascii	"VDD_INTR_MASKED\000"
 3933      494E5452 
 3933      5F4D4153 
 3933      4B454400 
 3934              	.LASF172:
 3935 022d 756E7369 		.ascii	"unsigned int\000"
 3935      676E6564 
 3935      20696E74 
 3935      00
 3936              	.LASF320:
 3937 023a 63795F63 		.ascii	"cy_cb_scb_i2c_handle_events_t\000"
 3937      625F7363 
 3937      625F6932 
 3937      635F6861 
 3937      6E646C65 
 3938              	.LASF46:
 3939 0258 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 3939      735F696E 
 3939      74657272 
 3939      75707473 
 3939      5F697063 
 3940              	.LASF177:
 3941 0275 75696E74 		.ascii	"uint32_t\000"
 3941      33325F74 
 3941      00
 3942              	.LASF250:
 3943 027e 736D6966 		.ascii	"smifDeviceNr\000"
 3943      44657669 
 3943      63654E72 
 3943      00
 3944              	.LASF402:
 3945 028b 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 3945      49435F45 
 3945      6E61626C 
 3945      65495251 
 3945      00
 3946              	.LASF280:
 3947 029c 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 3947      44697643 
 3947      6D645061 
 3947      54797065 
 3947      53656C50 
 3948              	.LASF115:
 3949 02b3 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 137


 3949      6D5F315F 
 3949      696E7465 
 3949      72727570 
 3949      74735F37 
 3950              	.LASF328:
 3951 02cd 6D617374 		.ascii	"masterBuffer\000"
 3951      65724275 
 3951      66666572 
 3951      00
 3952              	.LASF353:
 3953 02da 74784275 		.ascii	"txBufIdx\000"
 3953      66496478 
 3953      00
 3954              	.LASF140:
 3955 02e3 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 3955      696E7465 
 3955      72727570 
 3955      74735F38 
 3955      5F495251 
 3956              	.LASF381:
 3957 02f9 73746172 		.ascii	"startInput\000"
 3957      74496E70 
 3957      757400
 3958              	.LASF76:
 3959 0304 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 3959      735F696E 
 3959      74657272 
 3959      75707473 
 3959      5F647731 
 3960              	.LASF434:
 3961 0320 6973725F 		.ascii	"isr_bouton\000"
 3961      626F7574 
 3961      6F6E00
 3962              	.LASF166:
 3963 032b 5F5F696E 		.ascii	"__int32_t\000"
 3963      7433325F 
 3963      7400
 3964              	.LASF33:
 3965 0335 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 3965      5F696E74 
 3965      65727275 
 3965      70745F63 
 3965      7462735F 
 3966              	.LASF246:
 3967 034e 73727373 		.ascii	"srssNumClkpath\000"
 3967      4E756D43 
 3967      6C6B7061 
 3967      746800
 3968              	.LASF220:
 3969 035d 63707573 		.ascii	"cpussBase\000"
 3969      73426173 
 3969      6500
 3970              	.LASF338:
 3971 0367 736C6176 		.ascii	"slaveRxBuffer\000"
 3971      65527842 
 3971      75666665 
 3971      7200
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 138


 3972              	.LASF237:
 3973 0375 70657269 		.ascii	"periVersion\000"
 3973      56657273 
 3973      696F6E00 
 3974              	.LASF30:
 3975 0381 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 3975      5F696E74 
 3975      65727275 
 3975      70745F6D 
 3975      63776474 
 3976              	.LASF12:
 3977 039d 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 3977      5F696E74 
 3977      65727275 
 3977      7074735F 
 3977      6770696F 
 3978              	.LASF342:
 3979 03b9 63624164 		.ascii	"cbAddr\000"
 3979      647200
 3980              	.LASF73:
 3981 03c0 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 3981      735F696E 
 3981      74657272 
 3981      75707473 
 3981      5F647730 
 3982              	.LASF422:
 3983 03dd 44697370 		.ascii	"DisplayInit\000"
 3983      6C617949 
 3983      6E697400 
 3984              	.LASF383:
 3985 03e9 73746F70 		.ascii	"stopInput\000"
 3985      496E7075 
 3985      7400
 3986              	.LASF361:
 3987 03f3 72785269 		.ascii	"rxRingBufSize\000"
 3987      6E674275 
 3987      6653697A 
 3987      6500
 3988              	.LASF25:
 3989 0401 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 3989      5F696E74 
 3989      65727275 
 3989      70745F67 
 3989      70696F5F 
 3990              	.LASF149:
 3991 041a 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 3991      6F73735F 
 3991      696E7465 
 3991      72727570 
 3991      745F6932 
 3992              	.LASF129:
 3993 0435 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 3993      6D5F315F 
 3993      696E7465 
 3993      72727570 
 3993      74735F32 
 3994              	.LASF27:
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 139


 3995 0450 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 3995      6D705F69 
 3995      6E746572 
 3995      72757074 
 3995      5F495251 
 3996              	.LASF276:
 3997 0466 70657269 		.ascii	"periTrGrSize\000"
 3997      54724772 
 3997      53697A65 
 3997      00
 3998              	.LASF107:
 3999 0473 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 3999      6D5F305F 
 3999      696E7465 
 3999      72727570 
 3999      74735F37 
 4000              	.LASF333:
 4001 048d 736C6176 		.ascii	"slaveRdBufEmpty\000"
 4001      65526442 
 4001      7566456D 
 4001      70747900 
 4002              	.LASF279:
 4003 049d 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 4003      44697643 
 4003      6D645061 
 4003      44697653 
 4003      656C506F 
 4004              	.LASF198:
 4005 04b3 494E5452 		.ascii	"INTR_SET\000"
 4005      5F534554 
 4005      00
 4006              	.LASF256:
 4007 04bc 63727970 		.ascii	"cryptoMemSize\000"
 4007      746F4D65 
 4007      6D53697A 
 4007      6500
 4008              	.LASF302:
 4009 04ca 63707573 		.ascii	"cpussRam1Ctl0\000"
 4009      7352616D 
 4009      3143746C 
 4009      3000
 4010              	.LASF429:
 4011 04d8 43617053 		.ascii	"CapSense_IsBusy\000"
 4011      656E7365 
 4011      5F497342 
 4011      75737900 
 4012              	.LASF304:
 4013 04e8 69706353 		.ascii	"ipcStructSize\000"
 4013      74727563 
 4013      7453697A 
 4013      6500
 4014              	.LASF318:
 4015 04f6 43595F53 		.ascii	"CY_SCB_I2C_NAK\000"
 4015      43425F49 
 4015      32435F4E 
 4015      414B00
 4016              	.LASF244:
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 140


 4017 0505 63707573 		.ascii	"cpussFmIrq\000"
 4017      73466D49 
 4017      727100
 4018              	.LASF102:
 4019 0510 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 4019      6D5F305F 
 4019      696E7465 
 4019      72727570 
 4019      74735F32 
 4020              	.LASF321:
 4021 052a 63795F63 		.ascii	"cy_cb_scb_i2c_handle_addr_t\000"
 4021      625F7363 
 4021      625F6932 
 4021      635F6861 
 4021      6E646C65 
 4022              	.LASF372:
 4023 0546 636F6D70 		.ascii	"compare0\000"
 4023      61726530 
 4023      00
 4024              	.LASF373:
 4025 054f 636F6D70 		.ascii	"compare1\000"
 4025      61726531 
 4025      00
 4026              	.LASF430:
 4027 0558 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 4027      43313120 
 4027      352E342E 
 4027      31203230 
 4027      31363036 
 4028 058b 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 4028      20726576 
 4028      6973696F 
 4028      6E203233 
 4028      37373135 
 4029 05be 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 4029      70202D6D 
 4029      6670753D 
 4029      66707634 
 4029      2D73702D 
 4030 05f1 65637469 		.ascii	"ections -ffat-lto-objects\000"
 4030      6F6E7320 
 4030      2D666661 
 4030      742D6C74 
 4030      6F2D6F62 
 4031              	.LASF146:
 4032 060b 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 4032      696E7465 
 4032      72727570 
 4032      74735F31 
 4032      345F4952 
 4033              	.LASF345:
 4034 0622 63795F73 		.ascii	"cy_stc_scb_i2c_context\000"
 4034      74635F73 
 4034      63625F69 
 4034      32635F63 
 4034      6F6E7465 
 4035              	.LASF278:
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 141


 4036 0639 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 4036      44697643 
 4036      6D645479 
 4036      70655365 
 4036      6C506F73 
 4037              	.LASF295:
 4038 064e 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 4038      73547269 
 4038      6D52616D 
 4038      43746C4F 
 4038      66667365 
 4039              	.LASF139:
 4040 0664 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 4040      696E7465 
 4040      72727570 
 4040      74735F37 
 4040      5F495251 
 4041              	.LASF200:
 4042 067a 4346475F 		.ascii	"CFG_IN\000"
 4042      494E00
 4043              	.LASF28:
 4044 0681 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 4044      385F696E 
 4044      74657272 
 4044      7570745F 
 4044      4952516E 
 4045              	.LASF3:
 4046 0696 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 4046      72794D61 
 4046      6E616765 
 4046      6D656E74 
 4046      5F495251 
 4047              	.LASF334:
 4048 06ac 736C6176 		.ascii	"slaveTxBuffer\000"
 4048      65547842 
 4048      75666665 
 4048      7200
 4049              	.LASF125:
 4050 06ba 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 4050      6D5F315F 
 4050      696E7465 
 4050      72727570 
 4050      74735F31 
 4051              	.LASF134:
 4052 06d5 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 4052      696E7465 
 4052      72727570 
 4052      74735F32 
 4052      5F495251 
 4053              	.LASF336:
 4054 06eb 736C6176 		.ascii	"slaveTxBufferIdx\000"
 4054      65547842 
 4054      75666665 
 4054      72496478 
 4054      00
 4055              	.LASF388:
 4056 06fc 55426173 		.ascii	"UBaseType_t\000"
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 142


 4056      65547970 
 4056      655F7400 
 4057              	.LASF371:
 4058 0708 636F6D70 		.ascii	"compareOrCapture\000"
 4058      6172654F 
 4058      72436170 
 4058      74757265 
 4058      00
 4059              	.LASF398:
 4060 0719 43795F47 		.ascii	"Cy_GPIO_ClearInterrupt\000"
 4060      50494F5F 
 4060      436C6561 
 4060      72496E74 
 4060      65727275 
 4061              	.LASF23:
 4062 0730 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 4062      5F696E74 
 4062      65727275 
 4062      7074735F 
 4062      6770696F 
 4063              	.LASF216:
 4064 074d 4750494F 		.ascii	"GPIO_V1_Type\000"
 4064      5F56315F 
 4064      54797065 
 4064      00
 4065              	.LASF288:
 4066 075a 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 4066      50727443 
 4066      66674F75 
 4066      744F6666 
 4066      73657400 
 4067              	.LASF178:
 4068 076e 49534552 		.ascii	"ISER\000"
 4068      00
 4069              	.LASF195:
 4070 0773 494E5452 		.ascii	"INTR\000"
 4070      00
 4071              	.LASF193:
 4072 0778 4F55545F 		.ascii	"OUT_SET\000"
 4072      53455400 
 4073              	.LASF64:
 4074 0780 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 4074      735F696E 
 4074      74657272 
 4074      75707473 
 4074      5F647730 
 4075              	.LASF365:
 4076 079c 63795F73 		.ascii	"cy_stc_scb_uart_context_t\000"
 4076      74635F73 
 4076      63625F75 
 4076      6172745F 
 4076      636F6E74 
 4077              	.LASF252:
 4078 07b6 65704D6F 		.ascii	"epMonitorNr\000"
 4078      6E69746F 
 4078      724E7200 
 4079              	.LASF400:
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 143


 4080 07c2 62617365 		.ascii	"base\000"
 4080      00
 4081              	.LASF417:
 4082 07c7 43795F53 		.ascii	"Cy_SysLib_Delay\000"
 4082      79734C69 
 4082      625F4465 
 4082      6C617900 
 4083              	.LASF181:
 4084 07d7 52534552 		.ascii	"RSERVED1\000"
 4084      56454431 
 4084      00
 4085              	.LASF357:
 4086 07e0 63795F73 		.ascii	"cy_stc_scb_uart_context\000"
 4086      74635F73 
 4086      63625F75 
 4086      6172745F 
 4086      636F6E74 
 4087              	.LASF192:
 4088 07f8 4F55545F 		.ascii	"OUT_CLR\000"
 4088      434C5200 
 4089              	.LASF379:
 4090 0800 72656C6F 		.ascii	"reloadInput\000"
 4090      6164496E 
 4090      70757400 
 4091              	.LASF174:
 4092 080c 696E7431 		.ascii	"int16_t\000"
 4092      365F7400 
 4093              	.LASF287:
 4094 0814 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 4094      50727443 
 4094      6667496E 
 4094      4F666673 
 4094      657400
 4095              	.LASF87:
 4096 0827 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 4096      735F696E 
 4096      74657272 
 4096      75707473 
 4096      5F647731 
 4097              	.LASF154:
 4098 0844 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 4098      696E7465 
 4098      72727570 
 4098      745F6D65 
 4098      645F4952 
 4099              	.LASF16:
 4100 085b 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 4100      5F696E74 
 4100      65727275 
 4100      7074735F 
 4100      6770696F 
 4101              	.LASF259:
 4102 0877 666C6173 		.ascii	"flashWriteDelay\000"
 4102      68577269 
 4102      74654465 
 4102      6C617900 
 4103              	.LASF171:
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 144


 4104 0887 6C6F6E67 		.ascii	"long long unsigned int\000"
 4104      206C6F6E 
 4104      6720756E 
 4104      7369676E 
 4104      65642069 
 4105              	.LASF284:
 4106 089e 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 4106      44697632 
 4106      345F3543 
 4106      746C4F66 
 4106      66736574 
 4107              	.LASF289:
 4108 08b3 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 4108      50727443 
 4108      66675369 
 4108      6F4F6666 
 4108      73657400 
 4109              	.LASF399:
 4110 08c7 4952516E 		.ascii	"IRQn\000"
 4110      00
 4111              	.LASF271:
 4112 08cc 64775374 		.ascii	"dwStatusChIdxPos\000"
 4112      61747573 
 4112      43684964 
 4112      78506F73 
 4112      00
 4113              	.LASF48:
 4114 08dd 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 4114      735F696E 
 4114      74657272 
 4114      75707473 
 4114      5F697063 
 4115              	.LASF243:
 4116 08fa 63707573 		.ascii	"cpussIpc0Irq\000"
 4116      73497063 
 4116      30497271 
 4116      00
 4117              	.LASF425:
 4118 0907 43795F53 		.ascii	"Cy_SysInt_Init\000"
 4118      7973496E 
 4118      745F496E 
 4118      697400
 4119              	.LASF117:
 4120 0916 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 4120      6D5F315F 
 4120      696E7465 
 4120      72727570 
 4120      74735F39 
 4121              	.LASF349:
 4122 0930 72784275 		.ascii	"rxBufSize\000"
 4122      6653697A 
 4122      6500
 4123              	.LASF223:
 4124 093a 75646242 		.ascii	"udbBase\000"
 4124      61736500 
 4125              	.LASF335:
 4126 0942 736C6176 		.ascii	"slaveTxBufferSize\000"
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 145


 4126      65547842 
 4126      75666665 
 4126      7253697A 
 4126      6500
 4127              	.LASF51:
 4128 0954 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 4128      305F696E 
 4128      74657272 
 4128      7570745F 
 4128      4952516E 
 4129              	.LASF309:
 4130 0969 666C6F61 		.ascii	"float32_t\000"
 4130      7433325F 
 4130      7400
 4131              	.LASF112:
 4132 0973 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 4132      6D5F315F 
 4132      696E7465 
 4132      72727570 
 4132      74735F34 
 4133              	.LASF292:
 4134 098d 63707573 		.ascii	"cpussCm4StatusOffset\000"
 4134      73436D34 
 4134      53746174 
 4134      75734F66 
 4134      66736574 
 4135              	.LASF249:
 4136 09a2 70657269 		.ascii	"periClockNr\000"
 4136      436C6F63 
 4136      6B4E7200 
 4137              	.LASF380:
 4138 09ae 73746172 		.ascii	"startInputMode\000"
 4138      74496E70 
 4138      75744D6F 
 4138      646500
 4139              	.LASF151:
 4140 09bd 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 4140      696C655F 
 4140      696E7465 
 4140      72727570 
 4140      745F4952 
 4141              	.LASF376:
 4142 09d4 63617074 		.ascii	"captureInputMode\000"
 4142      75726549 
 4142      6E707574 
 4142      4D6F6465 
 4142      00
 4143              	.LASF21:
 4144 09e5 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 4144      5F696E74 
 4144      65727275 
 4144      7074735F 
 4144      6770696F 
 4145              	.LASF120:
 4146 0a02 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 4146      6D5F315F 
 4146      696E7465 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 146


 4146      72727570 
 4146      74735F31 
 4147              	.LASF43:
 4148 0a1d 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 4148      735F696E 
 4148      74657272 
 4148      75707473 
 4148      5F697063 
 4149              	.LASF201:
 4150 0a39 4346475F 		.ascii	"CFG_OUT\000"
 4150      4F555400 
 4151              	.LASF359:
 4152 0a41 72785374 		.ascii	"rxStatus\000"
 4152      61747573 
 4152      00
 4153              	.LASF348:
 4154 0a4a 72784275 		.ascii	"rxBuf\000"
 4154      6600
 4155              	.LASF131:
 4156 0a50 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 4156      6D5F315F 
 4156      696E7465 
 4156      72727570 
 4156      74735F32 
 4157              	.LASF265:
 4158 0a6b 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 4158      6843746C 
 4158      4D61696E 
 4158      57733346 
 4158      72657100 
 4159              	.LASF160:
 4160 0a7f 4952516E 		.ascii	"IRQn_Type\000"
 4160      5F547970 
 4160      6500
 4161              	.LASF247:
 4162 0a89 73727373 		.ascii	"srssNumPll\000"
 4162      4E756D50 
 4162      6C6C00
 4163              	.LASF330:
 4164 0a94 6D617374 		.ascii	"masterBufferIdx\000"
 4164      65724275 
 4164      66666572 
 4164      49647800 
 4165              	.LASF143:
 4166 0aa4 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 4166      696E7465 
 4166      72727570 
 4166      74735F31 
 4166      315F4952 
 4167              	.LASF37:
 4168 0abb 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 4168      735F696E 
 4168      74657272 
 4168      75707473 
 4168      5F697063 
 4169              	.LASF415:
 4170 0ad7 626F7574 		.ascii	"bouton_semph\000"
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 147


 4170      6F6E5F73 
 4170      656D7068 
 4170      00
 4171              	.LASF104:
 4172 0ae4 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 4172      6D5F305F 
 4172      696E7465 
 4172      72727570 
 4172      74735F34 
 4173              	.LASF258:
 4174 0afe 666C6173 		.ascii	"flashPipeRequired\000"
 4174      68506970 
 4174      65526571 
 4174      75697265 
 4174      6400
 4175              	.LASF341:
 4176 0b10 63624576 		.ascii	"cbEvents\000"
 4176      656E7473 
 4176      00
 4177              	.LASF420:
 4178 0b19 76546173 		.ascii	"vTaskDelay\000"
 4178      6B44656C 
 4178      617900
 4179              	.LASF254:
 4180 0b24 73797350 		.ascii	"sysPmSimoPresent\000"
 4180      6D53696D 
 4180      6F507265 
 4180      73656E74 
 4180      00
 4181              	.LASF316:
 4182 0b35 5F426F6F 		.ascii	"_Bool\000"
 4182      6C00
 4183              	.LASF352:
 4184 0b3b 74784275 		.ascii	"txBufSize\000"
 4184      6653697A 
 4184      6500
 4185              	.LASF262:
 4186 0b45 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 4186      6843746C 
 4186      4D61696E 
 4186      57733046 
 4186      72657100 
 4187              	.LASF322:
 4188 0b59 75736552 		.ascii	"useRxFifo\000"
 4188      78466966 
 4188      6F00
 4189              	.LASF212:
 4190 0b63 5644445F 		.ascii	"VDD_INTR\000"
 4190      494E5452 
 4190      00
 4191              	.LASF226:
 4192 0b6c 6770696F 		.ascii	"gpioBase\000"
 4192      42617365 
 4192      00
 4193              	.LASF156:
 4194 0b75 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 4194      5F696E74 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 148


 4194      65727275 
 4194      70745F64 
 4194      6163735F 
 4195              	.LASF109:
 4196 0b8e 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 4196      6D5F315F 
 4196      696E7465 
 4196      72727570 
 4196      74735F31 
 4197              	.LASF136:
 4198 0ba8 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 4198      696E7465 
 4198      72727570 
 4198      74735F34 
 4198      5F495251 
 4199              	.LASF61:
 4200 0bbe 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 4200      735F696E 
 4200      74657272 
 4200      75707473 
 4200      5F647730 
 4201              	.LASF150:
 4202 0bda 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 4202      6F73735F 
 4202      696E7465 
 4202      72727570 
 4202      745F7064 
 4203              	.LASF70:
 4204 0bf5 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 4204      735F696E 
 4204      74657272 
 4204      75707473 
 4204      5F647730 
 4205              	.LASF122:
 4206 0c12 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 4206      6D5F315F 
 4206      696E7465 
 4206      72727570 
 4206      74735F31 
 4207              	.LASF19:
 4208 0c2d 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 4208      5F696E74 
 4208      65727275 
 4208      7074735F 
 4208      6770696F 
 4209              	.LASF419:
 4210 0c49 78517565 		.ascii	"xQueueGenericSend\000"
 4210      75654765 
 4210      6E657269 
 4210      6353656E 
 4210      6400
 4211              	.LASF297:
 4212 0c5b 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 4212      73537973 
 4212      5469636B 
 4212      43746C4F 
 4212      66667365 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 149


 4213              	.LASF253:
 4214 0c71 75646250 		.ascii	"udbPresent\000"
 4214      72657365 
 4214      6E7400
 4215              	.LASF217:
 4216 0c7c 4750494F 		.ascii	"GPIO_PRT_Type\000"
 4216      5F505254 
 4216      5F547970 
 4216      6500
 4217              	.LASF432:
 4218 0c8a 433A5C55 		.ascii	"C:\\Users\\fatim\\Desktop\\Polytechnique\\GBM2100.c"
 4218      73657273 
 4218      5C666174 
 4218      696D5C44 
 4218      65736B74 
 4219 0cb8 7964736E 		.ascii	"ydsn\000"
 4219      00
 4220              	.LASF164:
 4221 0cbd 5F5F7569 		.ascii	"__uint16_t\000"
 4221      6E743136 
 4221      5F7400
 4222              	.LASF410:
 4223 0cc8 55415254 		.ascii	"UART_1_context\000"
 4223      5F315F63 
 4223      6F6E7465 
 4223      787400
 4224              	.LASF66:
 4225 0cd7 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 4225      735F696E 
 4225      74657272 
 4225      75707473 
 4225      5F647730 
 4226              	.LASF14:
 4227 0cf3 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 4227      5F696E74 
 4227      65727275 
 4227      7074735F 
 4227      6770696F 
 4228              	.LASF20:
 4229 0d0f 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 4229      5F696E74 
 4229      65727275 
 4229      7074735F 
 4229      6770696F 
 4230              	.LASF331:
 4231 0d2c 6D617374 		.ascii	"masterNumBytes\000"
 4231      65724E75 
 4231      6D427974 
 4231      657300
 4232              	.LASF206:
 4233 0d3b 4750494F 		.ascii	"GPIO_PRT_V1_Type\000"
 4233      5F505254 
 4233      5F56315F 
 4233      54797065 
 4233      00
 4234              	.LASF32:
 4235 0d4c 73727373 		.ascii	"srss_interrupt_IRQn\000"
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 150


 4235      5F696E74 
 4235      65727275 
 4235      70745F49 
 4235      52516E00 
 4236              	.LASF242:
 4237 0d60 63707573 		.ascii	"cpussFlashPaSize\000"
 4237      73466C61 
 4237      73685061 
 4237      53697A65 
 4237      00
 4238              	.LASF377:
 4239 0d71 63617074 		.ascii	"captureInput\000"
 4239      75726549 
 4239      6E707574 
 4239      00
 4240              	.LASF83:
 4241 0d7e 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 4241      735F696E 
 4241      74657272 
 4241      75707473 
 4241      5F647731 
 4242              	.LASF89:
 4243 0d9a 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 4243      735F696E 
 4243      74657272 
 4243      75707473 
 4243      5F647731 
 4244              	.LASF423:
 4245 0db7 4932435F 		.ascii	"I2C_MAX_Start\000"
 4245      4D41585F 
 4245      53746172 
 4245      7400
 4246              	.LASF308:
 4247 0dc5 63686172 		.ascii	"char\000"
 4247      00
 4248              	.LASF428:
 4249 0dca 43795F53 		.ascii	"Cy_SysLib_AssertFailed\000"
 4249      79734C69 
 4249      625F4173 
 4249      73657274 
 4249      4661696C 
 4250              	.LASF414:
 4251 0de1 53504F32 		.ascii	"SPO2\000"
 4251      00
 4252              	.LASF363:
 4253 0de6 72785269 		.ascii	"rxRingBufTail\000"
 4253      6E674275 
 4253      66546169 
 4253      6C00
 4254              	.LASF41:
 4255 0df4 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 4255      735F696E 
 4255      74657272 
 4255      75707473 
 4255      5F697063 
 4256              	.LASF157:
 4257 0e10 756E636F 		.ascii	"unconnected_IRQn\000"
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 151


 4257      6E6E6563 
 4257      7465645F 
 4257      4952516E 
 4257      00
 4258              	.LASF78:
 4259 0e21 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 4259      735F696E 
 4259      74657272 
 4259      75707473 
 4259      5F647731 
 4260              	.LASF416:
 4261 0e3d 78517565 		.ascii	"xQueueGiveFromISR\000"
 4261      75654769 
 4261      76654672 
 4261      6F6D4953 
 4261      5200
 4262              	.LASF413:
 4263 0e4f 69724C45 		.ascii	"irLED_buffer\000"
 4263      445F6275 
 4263      66666572 
 4263      00
 4264              	.LASF329:
 4265 0e5c 6D617374 		.ascii	"masterBufferSize\000"
 4265      65724275 
 4265      66666572 
 4265      53697A65 
 4265      00
 4266              	.LASF385:
 4267 0e6d 636F756E 		.ascii	"countInput\000"
 4267      74496E70 
 4267      757400
 4268              	.LASF155:
 4269 0e78 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 4269      696E7465 
 4269      72727570 
 4269      745F6C6F 
 4269      5F495251 
 4270              	.LASF368:
 4271 0e8e 636C6F63 		.ascii	"clockPrescaler\000"
 4271      6B507265 
 4271      7363616C 
 4271      657200
 4272              	.LASF45:
 4273 0e9d 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 4273      735F696E 
 4273      74657272 
 4273      75707473 
 4273      5F697063 
 4274              	.LASF95:
 4275 0eba 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 4275      735F696E 
 4275      74657272 
 4275      7570745F 
 4275      666D5F49 
 4276              	.LASF350:
 4277 0ed2 72784275 		.ascii	"rxBufIdx\000"
 4277      66496478 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 152


 4277      00
 4278              	.LASF390:
 4279 0edb 51756575 		.ascii	"QueueHandle_t\000"
 4279      6548616E 
 4279      646C655F 
 4279      7400
 4280              	.LASF114:
 4281 0ee9 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 4281      6D5F315F 
 4281      696E7465 
 4281      72727570 
 4281      74735F36 
 4282              	.LASF141:
 4283 0f03 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 4283      696E7465 
 4283      72727570 
 4283      74735F39 
 4283      5F495251 
 4284              	.LASF272:
 4285 0f19 64775374 		.ascii	"dwStatusChIdxMsk\000"
 4285      61747573 
 4285      43684964 
 4285      784D736B 
 4285      00
 4286              	.LASF145:
 4287 0f2a 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 4287      696E7465 
 4287      72727570 
 4287      74735F31 
 4287      335F4952 
 4288              	.LASF173:
 4289 0f41 75696E74 		.ascii	"uint8_t\000"
 4289      385F7400 
 4290              	.LASF347:
 4291 0f49 73746174 		.ascii	"status\000"
 4291      757300
 4292              	.LASF127:
 4293 0f50 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 4293      6D5F315F 
 4293      696E7465 
 4293      72727570 
 4293      74735F31 
 4294              	.LASF392:
 4295 0f6b 42555454 		.ascii	"BUTTON0_TOUCHED\000"
 4295      4F4E305F 
 4295      544F5543 
 4295      48454400 
 4296              	.LASF337:
 4297 0f7b 736C6176 		.ascii	"slaveTxBufferCnt\000"
 4297      65547842 
 4297      75666665 
 4297      72436E74 
 4297      00
 4298              	.LASF277:
 4299 0f8c 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 4299      44697643 
 4299      6D644469 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 153


 4299      7653656C 
 4299      4D736B00 
 4300              	.LASF210:
 4301 0fa0 494E5452 		.ascii	"INTR_CAUSE3\000"
 4301      5F434155 
 4301      53453300 
 4302              	.LASF29:
 4303 0fac 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 4303      5F696E74 
 4303      65727275 
 4303      70745F6D 
 4303      63776474 
 4304              	.LASF285:
 4305 0fc8 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 4305      50727449 
 4305      6E747243 
 4305      66674F66 
 4305      66736574 
 4306              	.LASF283:
 4307 0fdd 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 4307      44697631 
 4307      365F3543 
 4307      746C4F66 
 4307      66736574 
 4308              	.LASF40:
 4309 0ff2 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 4309      735F696E 
 4309      74657272 
 4309      75707473 
 4309      5F697063 
 4310              	.LASF356:
 4311 100e 63795F63 		.ascii	"cy_cb_scb_uart_handle_events_t\000"
 4311      625F7363 
 4311      625F7561 
 4311      72745F68 
 4311      616E646C 
 4312              	.LASF421:
 4313 102d 78517565 		.ascii	"xQueueGenericCreate\000"
 4313      75654765 
 4313      6E657269 
 4313      63437265 
 4313      61746500 
 4314              	.LASF407:
 4315 1041 43595F45 		.ascii	"CY_EINK_Timer_config\000"
 4315      494E4B5F 
 4315      54696D65 
 4315      725F636F 
 4315      6E666967 
 4316              	.LASF301:
 4317 1056 63707573 		.ascii	"cpussRam0Ctl0\000"
 4317      7352616D 
 4317      3043746C 
 4317      3000
 4318              	.LASF170:
 4319 1064 6C6F6E67 		.ascii	"long long int\000"
 4319      206C6F6E 
 4319      6720696E 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 154


 4319      7400
 4320              	.LASF228:
 4321 1072 69706342 		.ascii	"ipcBase\000"
 4321      61736500 
 4322              	.LASF269:
 4323 107a 64774368 		.ascii	"dwChCtlPrioPos\000"
 4323      43746C50 
 4323      72696F50 
 4323      6F7300
 4324              	.LASF229:
 4325 1089 63727970 		.ascii	"cryptoBase\000"
 4325      746F4261 
 4325      736500
 4326              	.LASF42:
 4327 1094 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 4327      735F696E 
 4327      74657272 
 4327      75707473 
 4327      5F697063 
 4328              	.LASF35:
 4329 10b0 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 4329      735F696E 
 4329      74657272 
 4329      75707473 
 4329      5F697063 
 4330              	.LASF101:
 4331 10cc 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 4331      6D5F305F 
 4331      696E7465 
 4331      72727570 
 4331      74735F31 
 4332              	.LASF56:
 4333 10e6 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 4333      355F696E 
 4333      74657272 
 4333      7570745F 
 4333      4952516E 
 4334              	.LASF387:
 4335 10fb 42617365 		.ascii	"BaseType_t\000"
 4335      54797065 
 4335      5F7400
 4336              	.LASF323:
 4337 1106 75736554 		.ascii	"useTxFifo\000"
 4337      78466966 
 4337      6F00
 4338              	.LASF50:
 4339 1110 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 4339      735F696E 
 4339      74657272 
 4339      75707473 
 4339      5F697063 
 4340              	.LASF163:
 4341 112d 5F5F696E 		.ascii	"__int16_t\000"
 4341      7431365F 
 4341      7400
 4342              	.LASF225:
 4343 1137 6873696F 		.ascii	"hsiomBase\000"
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 155


 4343      6D426173 
 4343      6500
 4344              	.LASF327:
 4345 1141 6D617374 		.ascii	"masterRdDir\000"
 4345      65725264 
 4345      44697200 
 4346              	.LASF4:
 4347 114d 42757346 		.ascii	"BusFault_IRQn\000"
 4347      61756C74 
 4347      5F495251 
 4347      6E00
 4348              	.LASF275:
 4349 115b 70657269 		.ascii	"periTrGrOffset\000"
 4349      54724772 
 4349      4F666673 
 4349      657400
 4350              	.LASF245:
 4351 116a 63707573 		.ascii	"cpussNotConnectedIrq\000"
 4351      734E6F74 
 4351      436F6E6E 
 4351      65637465 
 4351      64497271 
 4352              	.LASF355:
 4353 117f 63795F73 		.ascii	"cy_stc_scb_spi_context_t\000"
 4353      74635F73 
 4353      63625F73 
 4353      70695F63 
 4353      6F6E7465 
 4354              	.LASF362:
 4355 1198 72785269 		.ascii	"rxRingBufHead\000"
 4355      6E674275 
 4355      66486561 
 4355      6400
 4356              	.LASF133:
 4357 11a6 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 4357      696E7465 
 4357      72727570 
 4357      74735F31 
 4357      5F495251 
 4358              	.LASF378:
 4359 11bc 72656C6F 		.ascii	"reloadInputMode\000"
 4359      6164496E 
 4359      7075744D 
 4359      6F646500 
 4360              	.LASF196:
 4361 11cc 494E5452 		.ascii	"INTR_MASK\000"
 4361      5F4D4153 
 4361      4B00
 4362              	.LASF8:
 4363 11d6 50656E64 		.ascii	"PendSV_IRQn\000"
 4363      53565F49 
 4363      52516E00 
 4364              	.LASF153:
 4365 11e2 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 4365      696E7465 
 4365      72727570 
 4365      745F6869 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 156


 4365      5F495251 
 4366              	.LASF52:
 4367 11f8 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 4367      315F696E 
 4367      74657272 
 4367      7570745F 
 4367      4952516E 
 4368              	.LASF119:
 4369 120d 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 4369      6D5F315F 
 4369      696E7465 
 4369      72727570 
 4369      74735F31 
 4370              	.LASF405:
 4371 1228 426F7574 		.ascii	"Bouton_ISR_cfg\000"
 4371      6F6E5F49 
 4371      53525F63 
 4371      666700
 4372              	.LASF239:
 4373 1237 63707573 		.ascii	"cpussIpcNr\000"
 4373      73497063 
 4373      4E7200
 4374              	.LASF408:
 4375 1242 4932435F 		.ascii	"I2C_BMI_context\000"
 4375      424D495F 
 4375      636F6E74 
 4375      65787400 
 4376              	.LASF158:
 4377 1252 73686F72 		.ascii	"short int\000"
 4377      7420696E 
 4377      7400
 4378              	.LASF96:
 4379 125c 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 4379      735F696E 
 4379      74657272 
 4379      75707473 
 4379      5F636D30 
 4380              	.LASF85:
 4381 127c 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 4381      735F696E 
 4381      74657272 
 4381      75707473 
 4381      5F647731 
 4382              	.LASF251:
 4383 1298 70617373 		.ascii	"passSarChannels\000"
 4383      53617243 
 4383      68616E6E 
 4383      656C7300 
 4384              	.LASF340:
 4385 12a8 736C6176 		.ascii	"slaveRxBufferIdx\000"
 4385      65527842 
 4385      75666665 
 4385      72496478 
 4385      00
 4386              	.LASF63:
 4387 12b9 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 4387      735F696E 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 157


 4387      74657272 
 4387      75707473 
 4387      5F647730 
 4388              	.LASF303:
 4389 12d5 63707573 		.ascii	"cpussRam2Ctl0\000"
 4389      7352616D 
 4389      3243746C 
 4389      3000
 4390              	.LASF326:
 4391 12e3 6D617374 		.ascii	"masterPause\000"
 4391      65725061 
 4391      75736500 
 4392              	.LASF184:
 4393 12ef 49435052 		.ascii	"ICPR\000"
 4393      00
 4394              	.LASF72:
 4395 12f4 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 4395      735F696E 
 4395      74657272 
 4395      75707473 
 4395      5F647730 
 4396              	.LASF80:
 4397 1311 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 4397      735F696E 
 4397      74657272 
 4397      75707473 
 4397      5F647731 
 4398              	.LASF86:
 4399 132d 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 4399      735F696E 
 4399      74657272 
 4399      75707473 
 4399      5F647731 
 4400              	.LASF106:
 4401 134a 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 4401      6D5F305F 
 4401      696E7465 
 4401      72727570 
 4401      74735F36 
 4402              	.LASF351:
 4403 1364 74784275 		.ascii	"txBuf\000"
 4403      6600
 4404              	.LASF389:
 4405 136a 5469636B 		.ascii	"TickType_t\000"
 4405      54797065 
 4405      5F7400
 4406              	.LASF260:
 4407 1375 666C6173 		.ascii	"flashProgramDelay\000"
 4407      6850726F 
 4407      6772616D 
 4407      44656C61 
 4407      7900
 4408              	.LASF282:
 4409 1387 70657269 		.ascii	"periDiv16CtlOffset\000"
 4409      44697631 
 4409      3643746C 
 4409      4F666673 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 158


 4409      657400
 4410              	.LASF339:
 4411 139a 736C6176 		.ascii	"slaveRxBufferSize\000"
 4411      65527842 
 4411      75666665 
 4411      7253697A 
 4411      6500
 4412              	.LASF116:
 4413 13ac 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 4413      6D5F315F 
 4413      696E7465 
 4413      72727570 
 4413      74735F38 
 4414              	.LASF165:
 4415 13c6 73686F72 		.ascii	"short unsigned int\000"
 4415      7420756E 
 4415      7369676E 
 4415      65642069 
 4415      6E7400
 4416              	.LASF360:
 4417 13d9 72785269 		.ascii	"rxRingBuf\000"
 4417      6E674275 
 4417      6600
 4418              	.LASF219:
 4419 13e3 6C6F6E67 		.ascii	"long double\000"
 4419      20646F75 
 4419      626C6500 
 4420              	.LASF75:
 4421 13ef 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 4421      735F696E 
 4421      74657272 
 4421      75707473 
 4421      5F647730 
 4422              	.LASF175:
 4423 140c 75696E74 		.ascii	"uint16_t\000"
 4423      31365F74 
 4423      00
 4424              	.LASF224:
 4425 1415 70726F74 		.ascii	"protBase\000"
 4425      42617365 
 4425      00
 4426              	.LASF215:
 4427 141e 5644445F 		.ascii	"VDD_INTR_SET\000"
 4427      494E5452 
 4427      5F534554 
 4427      00
 4428              	.LASF369:
 4429 142b 72756E4D 		.ascii	"runMode\000"
 4429      6F646500 
 4430              	.LASF274:
 4431 1433 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 4431      5472436D 
 4431      64477253 
 4431      656C4D73 
 4431      6B00
 4432              	.LASF99:
 4433 1445 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 159


 4433      735F696E 
 4433      74657272 
 4433      75707473 
 4433      5F636D34 
 4434              	.LASF36:
 4435 1465 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 4435      735F696E 
 4435      74657272 
 4435      75707473 
 4435      5F697063 
 4436              	.LASF111:
 4437 1481 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 4437      6D5F315F 
 4437      696E7465 
 4437      72727570 
 4437      74735F33 
 4438              	.LASF138:
 4439 149b 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 4439      696E7465 
 4439      72727570 
 4439      74735F36 
 4439      5F495251 
 4440              	.LASF189:
 4441 14b1 53544952 		.ascii	"STIR\000"
 4441      00
 4442              	.LASF248:
 4443 14b6 73727373 		.ascii	"srssNumHfroot\000"
 4443      4E756D48 
 4443      66726F6F 
 4443      7400
 4444              	.LASF386:
 4445 14c4 63795F73 		.ascii	"cy_stc_tcpwm_counter_config_t\000"
 4445      74635F74 
 4445      6370776D 
 4445      5F636F75 
 4445      6E746572 
 4446              	.LASF232:
 4447 14e2 64775665 		.ascii	"dwVersion\000"
 4447      7273696F 
 4447      6E00
 4448              	.LASF124:
 4449 14ec 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 4449      6D5F315F 
 4449      696E7465 
 4449      72727570 
 4449      74735F31 
 4450              	.LASF147:
 4451 1507 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 4451      696E7465 
 4451      72727570 
 4451      74735F31 
 4451      355F4952 
 4452              	.LASF190:
 4453 151e 73697A65 		.ascii	"sizetype\000"
 4453      74797065 
 4453      00
 4454              	.LASF299:
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 160


 4455 1527 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 4455      73436D34 
 4455      4E6D6943 
 4455      746C4F66 
 4455      66736574 
 4456              	.LASF179:
 4457 153c 52455345 		.ascii	"RESERVED0\000"
 4457      52564544 
 4457      3000
 4458              	.LASF281:
 4459 1546 70657269 		.ascii	"periDiv8CtlOffset\000"
 4459      44697638 
 4459      43746C4F 
 4459      66667365 
 4459      7400
 4460              	.LASF183:
 4461 1558 52455345 		.ascii	"RESERVED2\000"
 4461      52564544 
 4461      3200
 4462              	.LASF185:
 4463 1562 52455345 		.ascii	"RESERVED3\000"
 4463      52564544 
 4463      3300
 4464              	.LASF187:
 4465 156c 52455345 		.ascii	"RESERVED4\000"
 4465      52564544 
 4465      3400
 4466              	.LASF188:
 4467 1576 52455345 		.ascii	"RESERVED5\000"
 4467      52564544 
 4467      3500
 4468              	.LASF22:
 4469 1580 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 4469      5F696E74 
 4469      65727275 
 4469      7074735F 
 4469      6770696F 
 4470              	.LASF34:
 4471 159d 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 4471      735F696E 
 4471      74657272 
 4471      7570745F 
 4471      4952516E 
 4472              	.LASF375:
 4473 15b2 696E7465 		.ascii	"interruptSources\000"
 4473      72727570 
 4473      74536F75 
 4473      72636573 
 4473      00
 4474              	.LASF374:
 4475 15c3 656E6162 		.ascii	"enableCompareSwap\000"
 4475      6C65436F 
 4475      6D706172 
 4475      65537761 
 4475      7000
 4476              	.LASF231:
 4477 15d5 63727970 		.ascii	"cryptoVersion\000"
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 161


 4477      746F5665 
 4477      7273696F 
 4477      6E00
 4478              	.LASF167:
 4479 15e3 6C6F6E67 		.ascii	"long int\000"
 4479      20696E74 
 4479      00
 4480              	.LASF91:
 4481 15ec 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 4481      735F696E 
 4481      74657272 
 4481      75707473 
 4481      5F647731 
 4482              	.LASF230:
 4483 1609 63707573 		.ascii	"cpussVersion\000"
 4483      73566572 
 4483      73696F6E 
 4483      00
 4484              	.LASF403:
 4485 1616 49544D5F 		.ascii	"ITM_RxBuffer\000"
 4485      52784275 
 4485      66666572 
 4485      00
 4486              	.LASF384:
 4487 1623 636F756E 		.ascii	"countInputMode\000"
 4487      74496E70 
 4487      75744D6F 
 4487      646500
 4488              	.LASF234:
 4489 1632 6770696F 		.ascii	"gpioVersion\000"
 4489      56657273 
 4489      696F6E00 
 4490              	.LASF1:
 4491 163e 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 4491      61736B61 
 4491      626C6549 
 4491      6E745F49 
 4491      52516E00 
 4492              	.LASF391:
 4493 1652 53656D61 		.ascii	"SemaphoreHandle_t\000"
 4493      70686F72 
 4493      6548616E 
 4493      646C655F 
 4493      7400
 4494              	.LASF128:
 4495 1664 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 4495      6D5F315F 
 4495      696E7465 
 4495      72727570 
 4495      74735F32 
 4496              	.LASF233:
 4497 167f 666C6173 		.ascii	"flashcVersion\000"
 4497      68635665 
 4497      7273696F 
 4497      6E00
 4498              	.LASF255:
 4499 168d 70726F74 		.ascii	"protBusMasterMask\000"
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 162


 4499      4275734D 
 4499      61737465 
 4499      724D6173 
 4499      6B00
 4500              	.LASF57:
 4501 169f 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 4501      365F696E 
 4501      74657272 
 4501      7570745F 
 4501      4952516E 
 4502              	.LASF370:
 4503 16b4 636F756E 		.ascii	"countDirection\000"
 4503      74446972 
 4503      65637469 
 4503      6F6E00
 4504              	.LASF152:
 4505 16c3 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 4505      5F696E74 
 4505      65727275 
 4505      70745F49 
 4505      52516E00 
 4506              	.LASF364:
 4507 16d7 74784C65 		.ascii	"txLeftToTransmit\000"
 4507      6674546F 
 4507      5472616E 
 4507      736D6974 
 4507      00
 4508              	.LASF435:
 4509 16e8 5461736B 		.ascii	"Task_Bouton2\000"
 4509      5F426F75 
 4509      746F6E32 
 4509      00
 4510              	.LASF199:
 4511 16f5 494E5452 		.ascii	"INTR_CFG\000"
 4511      5F434647 
 4511      00
 4512              	.LASF47:
 4513 16fe 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 4513      735F696E 
 4513      74657272 
 4513      75707473 
 4513      5F697063 
 4514              	.LASF24:
 4515 171b 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 4515      5F696E74 
 4515      65727275 
 4515      7074735F 
 4515      6770696F 
 4516              	.LASF55:
 4517 1738 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 4517      345F696E 
 4517      74657272 
 4517      7570745F 
 4517      4952516E 
 4518              	.LASF204:
 4519 174d 4346475F 		.ascii	"CFG_IN_GPIO5V\000"
 4519      494E5F47 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 163


 4519      50494F35 
 4519      5600
 4520              	.LASF15:
 4521 175b 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 4521      5F696E74 
 4521      65727275 
 4521      7074735F 
 4521      6770696F 
 4522              	.LASF88:
 4523 1777 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 4523      735F696E 
 4523      74657272 
 4523      75707473 
 4523      5F647731 
 4524              	.LASF18:
 4525 1794 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 4525      5F696E74 
 4525      65727275 
 4525      7074735F 
 4525      6770696F 
 4526              	.LASF194:
 4527 17b0 4F55545F 		.ascii	"OUT_INV\000"
 4527      494E5600 
 4528              	.LASF294:
 4529 17b8 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 4529      73436D34 
 4529      50777243 
 4529      746C4F66 
 4529      66736574 
 4530              	.LASF161:
 4531 17cd 5F5F7569 		.ascii	"__uint8_t\000"
 4531      6E74385F 
 4531      7400
 4532              	.LASF53:
 4533 17d7 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 4533      325F696E 
 4533      74657272 
 4533      7570745F 
 4533      4952516E 
 4534              	.LASF191:
 4535 17ec 4E564943 		.ascii	"NVIC_Type\000"
 4535      5F547970 
 4535      6500
 4536              	.LASF13:
 4537 17f6 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 4537      5F696E74 
 4537      65727275 
 4537      7074735F 
 4537      6770696F 
 4538              	.LASF436:
 4539 1812 63757272 		.ascii	"currentTouch\000"
 4539      656E7454 
 4539      6F756368 
 4539      00
 4540              	.LASF74:
 4541 181f 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 4541      735F696E 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 164


 4541      74657272 
 4541      75707473 
 4541      5F647730 
 4542              	.LASF298:
 4543 183c 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 4543      73436D30 
 4543      4E6D6943 
 4543      746C4F66 
 4543      66736574 
 4544              	.LASF238:
 4545 1851 70726F74 		.ascii	"protVersion\000"
 4545      56657273 
 4545      696F6E00 
 4546              	.LASF291:
 4547 185d 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 4547      73436D34 
 4547      436C6F63 
 4547      6B43746C 
 4547      4F666673 
 4548              	.LASF130:
 4549 1874 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 4549      6D5F315F 
 4549      696E7465 
 4549      72727570 
 4549      74735F32 
 4550              	.LASF197:
 4551 188f 494E5452 		.ascii	"INTR_MASKED\000"
 4551      5F4D4153 
 4551      4B454400 
 4552              	.LASF60:
 4553 189b 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 4553      735F696E 
 4553      74657272 
 4553      75707473 
 4553      5F647730 
 4554              	.LASF296:
 4555 18b7 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 4555      73547269 
 4555      6D526F6D 
 4555      43746C4F 
 4555      66667365 
 4556              	.LASF314:
 4557 18cd 696E7472 		.ascii	"intrPriority\000"
 4557      5072696F 
 4557      72697479 
 4557      00
 4558              	.LASF144:
 4559 18da 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 4559      696E7465 
 4559      72727570 
 4559      74735F31 
 4559      325F4952 
 4560              	.LASF9:
 4561 18f1 53797354 		.ascii	"SysTick_IRQn\000"
 4561      69636B5F 
 4561      4952516E 
 4561      00
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 165


 4562              	.LASF235:
 4563 18fe 6873696F 		.ascii	"hsiomVersion\000"
 4563      6D566572 
 4563      73696F6E 
 4563      00
 4564              	.LASF77:
 4565 190b 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 4565      735F696E 
 4565      74657272 
 4565      75707473 
 4565      5F647731 
 4566              	.LASF169:
 4567 1927 6C6F6E67 		.ascii	"long unsigned int\000"
 4567      20756E73 
 4567      69676E65 
 4567      6420696E 
 4567      7400
 4568              	.LASF103:
 4569 1939 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 4569      6D5F305F 
 4569      696E7465 
 4569      72727570 
 4569      74735F33 
 4570              	.LASF300:
 4571 1953 63707573 		.ascii	"cpussRomCtl\000"
 4571      73526F6D 
 4571      43746C00 
 4572              	.LASF310:
 4573 195f 666C6F61 		.ascii	"float\000"
 4573      7400
 4574              	.LASF176:
 4575 1965 696E7433 		.ascii	"int32_t\000"
 4575      325F7400 
 4576              	.LASF263:
 4577 196d 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 4577      6843746C 
 4577      4D61696E 
 4577      57733146 
 4577      72657100 
 4578              	.LASF113:
 4579 1981 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 4579      6D5F315F 
 4579      696E7465 
 4579      72727570 
 4579      74735F35 
 4580              	.LASF427:
 4581 199b 76546173 		.ascii	"vTaskStartScheduler\000"
 4581      6B537461 
 4581      72745363 
 4581      68656475 
 4581      6C657200 
 4582              	.LASF293:
 4583 19af 63707573 		.ascii	"cpussCm0StatusOffset\000"
 4583      73436D30 
 4583      53746174 
 4583      75734F66 
 4583      66736574 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 166


 4584              	.LASF393:
 4585 19c4 42555454 		.ascii	"BUTTON1_TOUCHED\000"
 4585      4F4E315F 
 4585      544F5543 
 4585      48454400 
 4586              	.LASF126:
 4587 19d4 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 4587      6D5F315F 
 4587      696E7465 
 4587      72727570 
 4587      74735F31 
 4588              	.LASF7:
 4589 19ef 44656275 		.ascii	"DebugMonitor_IRQn\000"
 4589      674D6F6E 
 4589      69746F72 
 4589      5F495251 
 4589      6E00
 4590              	.LASF17:
 4591 1a01 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 4591      5F696E74 
 4591      65727275 
 4591      7074735F 
 4591      6770696F 
 4592              	.LASF5:
 4593 1a1d 55736167 		.ascii	"UsageFault_IRQn\000"
 4593      65466175 
 4593      6C745F49 
 4593      52516E00 
 4594              	.LASF108:
 4595 1a2d 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 4595      6D5F315F 
 4595      696E7465 
 4595      72727570 
 4595      74735F30 
 4596              	.LASF135:
 4597 1a47 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 4597      696E7465 
 4597      72727570 
 4597      74735F33 
 4597      5F495251 
 4598              	.LASF162:
 4599 1a5d 756E7369 		.ascii	"unsigned char\000"
 4599      676E6564 
 4599      20636861 
 4599      7200
 4600              	.LASF168:
 4601 1a6b 5F5F7569 		.ascii	"__uint32_t\000"
 4601      6E743332 
 4601      5F7400
 4602              	.LASF218:
 4603 1a76 4750494F 		.ascii	"GPIO_Type\000"
 4603      5F547970 
 4603      6500
 4604              	.LASF305:
 4605 1a80 6970634C 		.ascii	"ipcLockStatusOffset\000"
 4605      6F636B53 
 4605      74617475 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 167


 4605      734F6666 
 4605      73657400 
 4606              	.LASF121:
 4607 1a94 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 4607      6D5F315F 
 4607      696E7465 
 4607      72727570 
 4607      74735F31 
 4608              	.LASF6:
 4609 1aaf 53564361 		.ascii	"SVCall_IRQn\000"
 4609      6C6C5F49 
 4609      52516E00 
 4610              	.LASF11:
 4611 1abb 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 4611      5F696E74 
 4611      65727275 
 4611      7074735F 
 4611      6770696F 
 4612              	.LASF69:
 4613 1ad7 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 4613      735F696E 
 4613      74657272 
 4613      75707473 
 4613      5F647730 
 4614              	.LASF401:
 4615 1af3 70696E4E 		.ascii	"pinNum\000"
 4615      756D00
 4616              	.LASF92:
 4617 1afa 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 4617      735F696E 
 4617      74657272 
 4617      75707473 
 4617      5F666175 
 4618              	.LASF319:
 4619 1b18 63795F65 		.ascii	"cy_en_scb_i2c_command_t\000"
 4619      6E5F7363 
 4619      625F6932 
 4619      635F636F 
 4619      6D6D616E 
 4620              	.LASF261:
 4621 1b30 666C6173 		.ascii	"flashEraseDelay\000"
 4621      68457261 
 4621      73654465 
 4621      6C617900 
 4622              	.LASF65:
 4623 1b40 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 4623      735F696E 
 4623      74657272 
 4623      75707473 
 4623      5F647730 
 4624              	.LASF180:
 4625 1b5c 49434552 		.ascii	"ICER\000"
 4625      00
 4626              	.LASF324:
 4627 1b61 73746174 		.ascii	"state\000"
 4627      6500
 4628              	.LASF132:
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 168


 4629 1b67 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 4629      696E7465 
 4629      72727570 
 4629      74735F30 
 4629      5F495251 
 4630              	.LASF426:
 4631 1b7d 78546173 		.ascii	"xTaskCreate\000"
 4631      6B437265 
 4631      61746500 
 4632              	.LASF186:
 4633 1b89 49414252 		.ascii	"IABR\000"
 4633      00
 4634              	.LASF26:
 4635 1b8e 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 4635      5F696E74 
 4635      65727275 
 4635      70745F76 
 4635      64645F49 
 4636              	.LASF49:
 4637 1ba6 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 4637      735F696E 
 4637      74657272 
 4637      75707473 
 4637      5F697063 
 4638              	.LASF0:
 4639 1bc3 52657365 		.ascii	"Reset_IRQn\000"
 4639      745F4952 
 4639      516E00
 4640              	.LASF307:
 4641 1bce 63686172 		.ascii	"char_t\000"
 4641      5F7400
 4642              	.LASF257:
 4643 1bd5 666C6173 		.ascii	"flashRwwRequired\000"
 4643      68527777 
 4643      52657175 
 4643      69726564 
 4643      00
 4644              	.LASF286:
 4645 1be6 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 4645      50727443 
 4645      66674F66 
 4645      66736574 
 4645      00
 4646              	.LASF411:
 4647 1bf7 746F7563 		.ascii	"touchDataQ\000"
 4647      68446174 
 4647      615100
 4648              	.LASF395:
 4649 1c02 4E4F5F54 		.ascii	"NO_TOUCH\000"
 4649      4F554348 
 4649      00
 4650              	.LASF81:
 4651 1c0b 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 4651      735F696E 
 4651      74657272 
 4651      75707473 
 4651      5F647731 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 169


 4652              	.LASF68:
 4653 1c27 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 4653      735F696E 
 4653      74657272 
 4653      75707473 
 4653      5F647730 
 4654              	.LASF213:
 4655 1c43 5644445F 		.ascii	"VDD_INTR_MASK\000"
 4655      494E5452 
 4655      5F4D4153 
 4655      4B00
 4656              	.LASF2:
 4657 1c51 48617264 		.ascii	"HardFault_IRQn\000"
 4657      4661756C 
 4657      745F4952 
 4657      516E00
 4658              	.LASF159:
 4659 1c60 7369676E 		.ascii	"signed char\000"
 4659      65642063 
 4659      68617200 
 4660              	.LASF367:
 4661 1c6c 70657269 		.ascii	"period\000"
 4661      6F6400
 4662              	.LASF148:
 4663 1c73 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 4663      5F696E74 
 4663      65727275 
 4663      70745F73 
 4663      61725F49 
 4664              	.LASF267:
 4665 1c8b 64774368 		.ascii	"dwChOffset\000"
 4665      4F666673 
 4665      657400
 4666              	.LASF240:
 4667 1c96 63707573 		.ascii	"cpussIpcIrqNr\000"
 4667      73497063 
 4667      4972714E 
 4667      7200
 4668              	.LASF366:
 4669 1ca4 63795F73 		.ascii	"cy_stc_tcpwm_counter_config\000"
 4669      74635F74 
 4669      6370776D 
 4669      5F636F75 
 4669      6E746572 
 4670              	.LASF270:
 4671 1cc0 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 4671      43746C50 
 4671      7265656D 
 4671      70746162 
 4671      6C65506F 
 4672              	.LASF397:
 4673 1cd6 5F5F4E56 		.ascii	"__NVIC_ClearPendingIRQ\000"
 4673      49435F43 
 4673      6C656172 
 4673      50656E64 
 4673      696E6749 
 4674              	.LASF437:
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 170


 4675 1ced 6D61696E 		.ascii	"main\000"
 4675      00
 4676              	.LASF118:
 4677 1cf2 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 4677      6D5F315F 
 4677      696E7465 
 4677      72727570 
 4677      74735F31 
 4678              	.LASF306:
 4679 1d0d 63795F73 		.ascii	"cy_stc_device_t\000"
 4679      74635F64 
 4679      65766963 
 4679      655F7400 
 4680              	.LASF44:
 4681 1d1d 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 4681      735F696E 
 4681      74657272 
 4681      75707473 
 4681      5F697063 
 4682              	.LASF433:
 4683 1d39 5F5F656E 		.ascii	"__enable_irq\000"
 4683      61626C65 
 4683      5F697271 
 4683      00
 4684              	.LASF412:
 4685 1d46 7265644C 		.ascii	"redLED_buffer\000"
 4685      45445F62 
 4685      75666665 
 4685      7200
 4686              	.LASF182:
 4687 1d54 49535052 		.ascii	"ISPR\000"
 4687      00
 4688              	.LASF59:
 4689 1d59 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 4689      696E7465 
 4689      72727570 
 4689      745F4952 
 4689      516E00
 4690              	.LASF354:
 4691 1d6c 696E6974 		.ascii	"initKey\000"
 4691      4B657900 
 4692              	.LASF93:
 4693 1d74 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 4693      735F696E 
 4693      74657272 
 4693      75707473 
 4693      5F666175 
 4694              	.LASF312:
 4695 1d92 75696E74 		.ascii	"uint8\000"
 4695      3800
 4696              	.LASF311:
 4697 1d98 646F7562 		.ascii	"double\000"
 4697      6C6500
 4698              	.LASF227:
 4699 1d9f 70617373 		.ascii	"passBase\000"
 4699      42617365 
 4699      00
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 171


 4700              	.LASF264:
 4701 1da8 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 4701      6843746C 
 4701      4D61696E 
 4701      57733246 
 4701      72657100 
 4702              	.LASF10:
 4703 1dbc 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 4703      5F696E74 
 4703      65727275 
 4703      7074735F 
 4703      6770696F 
 4704              	.LASF205:
 4705 1dd8 52455345 		.ascii	"RESERVED1\000"
 4705      52564544 
 4705      3100
 4706              	.LASF71:
 4707 1de2 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 4707      735F696E 
 4707      74657272 
 4707      75707473 
 4707      5F647730 
 4708              	.LASF241:
 4709 1dff 63707573 		.ascii	"cpussDwChNr\000"
 4709      73447743 
 4709      684E7200 
 4710              	.LASF343:
 4711 1e0b 63795F73 		.ascii	"cy_stc_scb_i2c_context_t\000"
 4711      74635F73 
 4711      63625F69 
 4711      32635F63 
 4711      6F6E7465 
 4712              	.LASF202:
 4713 1e24 4346475F 		.ascii	"CFG_SIO\000"
 4713      53494F00 
 4714              	.LASF266:
 4715 1e2c 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 4715      6843746C 
 4715      4D61696E 
 4715      57733446 
 4715      72657100 
 4716              	.LASF79:
 4717 1e40 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 4717      735F696E 
 4717      74657272 
 4717      75707473 
 4717      5F647731 
 4718              	.LASF396:
 4719 1e5c 746F7563 		.ascii	"touch_data_t\000"
 4719      685F6461 
 4719      74615F74 
 4719      00
 4720              	.LASF105:
 4721 1e69 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 4721      6D5F305F 
 4721      696E7465 
 4721      72727570 
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 172


 4721      74735F35 
 4722              	.LASF31:
 4723 1e83 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 4723      5F696E74 
 4723      65727275 
 4723      70745F62 
 4723      61636B75 
 4724              	.LASF424:
 4725 1e9e 4D415833 		.ascii	"MAX30102_config\000"
 4725      30313032 
 4725      5F636F6E 
 4725      66696700 
 4726              	.LASF94:
 4727 1eae 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 4727      735F696E 
 4727      74657272 
 4727      7570745F 
 4727      63727970 
 4728              	.LASF97:
 4729 1eca 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 4729      735F696E 
 4729      74657272 
 4729      75707473 
 4729      5F636D30 
 4730              	.LASF100:
 4731 1eea 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 4731      6D5F305F 
 4731      696E7465 
 4731      72727570 
 4731      74735F30 
 4732              	.LASF317:
 4733 1f04 43595F53 		.ascii	"CY_SCB_I2C_ACK\000"
 4733      43425F49 
 4733      32435F41 
 4733      434B00
 4734              	.LASF82:
 4735 1f13 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 4735      735F696E 
 4735      74657272 
 4735      75707473 
 4735      5F647731 
 4736              	.LASF236:
 4737 1f2f 69706356 		.ascii	"ipcVersion\000"
 4737      65727369 
 4737      6F6E00
 4738              	.LASF38:
 4739 1f3a 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 4739      735F696E 
 4739      74657272 
 4739      75707473 
 4739      5F697063 
 4740              	.LASF273:
 4741 1f56 70657269 		.ascii	"periTrCmdOffset\000"
 4741      5472436D 
 4741      644F6666 
 4741      73657400 
 4742              	.LASF58:
ARM GAS  C:\Users\fatim\AppData\Local\Temp\ccasL77X.s 			page 173


 4743 1f66 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 4743      375F696E 
 4743      74657272 
 4743      7570745F 
 4743      4952516E 
 4744              	.LASF313:
 4745 1f7b 696E7472 		.ascii	"intrSrc\000"
 4745      53726300 
 4746              	.LASF332:
 4747 1f83 736C6176 		.ascii	"slaveStatus\000"
 4747      65537461 
 4747      74757300 
 4748              	.LASF98:
 4749 1f8f 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 4749      735F696E 
 4749      74657272 
 4749      75707473 
 4749      5F636D34 
 4750              	.LASF110:
 4751 1faf 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 4751      6D5F315F 
 4751      696E7465 
 4751      72727570 
 4751      74735F32 
 4752              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
