Reading timing models for corner nom_fast_1p32V_m40C…
Reading timing library for the 'nom_fast_1p32V_m40C' corner at '/home/user/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib'…
Reading timing models for corner nom_slow_1p08V_125C…
Reading timing library for the 'nom_slow_1p08V_125C' corner at '/home/user/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_slow_1p08V_125C.lib'…
Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/home/user/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/librelane/runs/RUN_2025-08-07_17-30-00/28-openroad-globalplacement/heichips25_template.odb'…
Reading design constraints file at '/nix/store/3x0iz65q90laa2wjrvxaqx13fnzp1abs-python3-3.12.10-env/lib/python3.12/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[INFO] Setting load to: 0.006
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.15
[INFO] Setting timing derate to: 5%
+ repair_design -verbose -max_wire_length 0 -slew_margin 20 -cap_margin 20
[INFO RSZ-0058] Using max wire length 5028um.
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |        43
       10 |     +0.0% |       0 |       0 |             0 |        33
       20 |     +0.0% |       0 |       0 |             0 |        23
       30 |     +0.0% |       0 |       0 |             0 |        13
       40 |     +0.0% |       0 |       0 |             0 |         3
    final |     +0.0% |       0 |       0 |             0 |         0
---------------------------------------------------------------------
[INFO RSZ-0042] Inserted 16 tie sg13g2_tielo instances.
[INFO RSZ-0042] Inserted 8 tie sg13g2_tiehi instances.
+ detailed_placement -max_displacement  500 100 
Placement Analysis
---------------------------------
total displacement         22.7 u
average displacement        0.9 u
max displacement            1.7 u
original HPWL             130.3 u
legalized HPWL            144.1 u
delta HPWL                   11 %

[INFO DPL-0020] Mirrored 24 instances
[INFO DPL-0021] HPWL before             144.1 u
[INFO DPL-0022] HPWL after              122.6 u
[INFO DPL-0023] HPWL delta              -14.9 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Multi-Input combinational cell           24     174.18
  Total                                    24     174.18
Writing OpenROAD database to '/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/librelane/runs/RUN_2025-08-07_17-30-00/32-openroad-repairdesignpostgpl/heichips25_template.odb'…
Writing netlist to '/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/librelane/runs/RUN_2025-08-07_17-30-00/32-openroad-repairdesignpostgpl/heichips25_template.nl.v'…
Writing powered netlist to '/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/librelane/runs/RUN_2025-08-07_17-30-00/32-openroad-repairdesignpostgpl/heichips25_template.pnl.v'…
Writing layout to '/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/librelane/runs/RUN_2025-08-07_17-30-00/32-openroad-repairdesignpostgpl/heichips25_template.def'…
Writing timing constraints to '/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/librelane/runs/RUN_2025-08-07_17-30-00/32-openroad-repairdesignpostgpl/heichips25_template.sdc'…
