0.6
2019.2
Nov  6 2019
21:57:16
C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/test/vga_test/vga_test.sim/sim_1/synth/timing/xsim/top_module_tb_time_synth.v,1678096201,verilog,,,,glbl;pixel_info_generator;timing_signal_generator;top_module;vga_clock_generator;vga_clock_generator__vga_clock_generator_clk_wiz,,,../../../../../vga_test.srcs/sources_1/ip/vga_clock_generator,,,,,
C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/test/vga_test/vga_test.srcs/sim_1/new/top_module_tb.vhd,1678037008,vhdl,,,,top_module_tb,,,,,,,,
