cellMap,*NO2JI3VX0,*NO2JI3VX0,*D_CELLS_JI3V,*cmos_sch
netMap,*NO2JI3VX0,*gnd3i!,*gnd3i!
netMap,*NO2JI3VX0,*vdd3i!,*vdd3i!
netMap,*NO2JI3VX0,*gnd!,*0
instMap,*NO2JI3VX0,*nor2_1,*nor2_1
instMaster,*NO2JI3VX0,*nor2_1,*GATES_JI3V_nor2ji3v_schematic,*nor2ji3v
netMap,*NO2JI3VX0,*inh_ground_gnd3i_gnd3i!,*inh_ground_gnd3i
netMap,*NO2JI3VX0,*inh_power_vdd3i_vdd3i!,*inh_power_vdd3i
portMap,*NO2JI3VX0,*A,*A
portMap,*NO2JI3VX0,*B,*B
portMap,*NO2JI3VX0,*Q,*Q
