
EDD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a98  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  08009c7c  08009c7c  00019c7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009d68  08009d68  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08009d68  08009d68  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009d68  08009d68  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08009d68  08009d68  00019d68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009d70  08009d70  00019d70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08009d74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e8  20000074  08009de8  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000035c  08009de8  0002035c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b932  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003062  00000000  00000000  0003b9cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013b0  00000000  00000000  0003ea38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012c8  00000000  00000000  0003fde8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001eeba  00000000  00000000  000410b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014880  00000000  00000000  0005ff6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000afbb3  00000000  00000000  000747ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0012439d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005798  00000000  00000000  001243f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000074 	.word	0x20000074
 8000200:	00000000 	.word	0x00000000
 8000204:	08009c64 	.word	0x08009c64

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000078 	.word	0x20000078
 8000220:	08009c64 	.word	0x08009c64

08000224 <__aeabi_fmul>:
 8000224:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000228:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800022c:	bf1e      	ittt	ne
 800022e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000232:	ea92 0f0c 	teqne	r2, ip
 8000236:	ea93 0f0c 	teqne	r3, ip
 800023a:	d06f      	beq.n	800031c <__aeabi_fmul+0xf8>
 800023c:	441a      	add	r2, r3
 800023e:	ea80 0c01 	eor.w	ip, r0, r1
 8000242:	0240      	lsls	r0, r0, #9
 8000244:	bf18      	it	ne
 8000246:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800024a:	d01e      	beq.n	800028a <__aeabi_fmul+0x66>
 800024c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000250:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000254:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000258:	fba0 3101 	umull	r3, r1, r0, r1
 800025c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000260:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000264:	bf3e      	ittt	cc
 8000266:	0049      	lslcc	r1, r1, #1
 8000268:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 800026c:	005b      	lslcc	r3, r3, #1
 800026e:	ea40 0001 	orr.w	r0, r0, r1
 8000272:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000276:	2afd      	cmp	r2, #253	; 0xfd
 8000278:	d81d      	bhi.n	80002b6 <__aeabi_fmul+0x92>
 800027a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800027e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000282:	bf08      	it	eq
 8000284:	f020 0001 	biceq.w	r0, r0, #1
 8000288:	4770      	bx	lr
 800028a:	f090 0f00 	teq	r0, #0
 800028e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000292:	bf08      	it	eq
 8000294:	0249      	lsleq	r1, r1, #9
 8000296:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800029a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800029e:	3a7f      	subs	r2, #127	; 0x7f
 80002a0:	bfc2      	ittt	gt
 80002a2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80002a6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80002aa:	4770      	bxgt	lr
 80002ac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002b0:	f04f 0300 	mov.w	r3, #0
 80002b4:	3a01      	subs	r2, #1
 80002b6:	dc5d      	bgt.n	8000374 <__aeabi_fmul+0x150>
 80002b8:	f112 0f19 	cmn.w	r2, #25
 80002bc:	bfdc      	itt	le
 80002be:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80002c2:	4770      	bxle	lr
 80002c4:	f1c2 0200 	rsb	r2, r2, #0
 80002c8:	0041      	lsls	r1, r0, #1
 80002ca:	fa21 f102 	lsr.w	r1, r1, r2
 80002ce:	f1c2 0220 	rsb	r2, r2, #32
 80002d2:	fa00 fc02 	lsl.w	ip, r0, r2
 80002d6:	ea5f 0031 	movs.w	r0, r1, rrx
 80002da:	f140 0000 	adc.w	r0, r0, #0
 80002de:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80002e2:	bf08      	it	eq
 80002e4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80002e8:	4770      	bx	lr
 80002ea:	f092 0f00 	teq	r2, #0
 80002ee:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80002f2:	bf02      	ittt	eq
 80002f4:	0040      	lsleq	r0, r0, #1
 80002f6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80002fa:	3a01      	subeq	r2, #1
 80002fc:	d0f9      	beq.n	80002f2 <__aeabi_fmul+0xce>
 80002fe:	ea40 000c 	orr.w	r0, r0, ip
 8000302:	f093 0f00 	teq	r3, #0
 8000306:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800030a:	bf02      	ittt	eq
 800030c:	0049      	lsleq	r1, r1, #1
 800030e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000312:	3b01      	subeq	r3, #1
 8000314:	d0f9      	beq.n	800030a <__aeabi_fmul+0xe6>
 8000316:	ea41 010c 	orr.w	r1, r1, ip
 800031a:	e78f      	b.n	800023c <__aeabi_fmul+0x18>
 800031c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000320:	ea92 0f0c 	teq	r2, ip
 8000324:	bf18      	it	ne
 8000326:	ea93 0f0c 	teqne	r3, ip
 800032a:	d00a      	beq.n	8000342 <__aeabi_fmul+0x11e>
 800032c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000330:	bf18      	it	ne
 8000332:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000336:	d1d8      	bne.n	80002ea <__aeabi_fmul+0xc6>
 8000338:	ea80 0001 	eor.w	r0, r0, r1
 800033c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000340:	4770      	bx	lr
 8000342:	f090 0f00 	teq	r0, #0
 8000346:	bf17      	itett	ne
 8000348:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 800034c:	4608      	moveq	r0, r1
 800034e:	f091 0f00 	teqne	r1, #0
 8000352:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000356:	d014      	beq.n	8000382 <__aeabi_fmul+0x15e>
 8000358:	ea92 0f0c 	teq	r2, ip
 800035c:	d101      	bne.n	8000362 <__aeabi_fmul+0x13e>
 800035e:	0242      	lsls	r2, r0, #9
 8000360:	d10f      	bne.n	8000382 <__aeabi_fmul+0x15e>
 8000362:	ea93 0f0c 	teq	r3, ip
 8000366:	d103      	bne.n	8000370 <__aeabi_fmul+0x14c>
 8000368:	024b      	lsls	r3, r1, #9
 800036a:	bf18      	it	ne
 800036c:	4608      	movne	r0, r1
 800036e:	d108      	bne.n	8000382 <__aeabi_fmul+0x15e>
 8000370:	ea80 0001 	eor.w	r0, r0, r1
 8000374:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000378:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800037c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000380:	4770      	bx	lr
 8000382:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000386:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800038a:	4770      	bx	lr

0800038c <__aeabi_frsub>:
 800038c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000390:	e002      	b.n	8000398 <__addsf3>
 8000392:	bf00      	nop

08000394 <__aeabi_fsub>:
 8000394:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000398 <__addsf3>:
 8000398:	0042      	lsls	r2, r0, #1
 800039a:	bf1f      	itttt	ne
 800039c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80003a0:	ea92 0f03 	teqne	r2, r3
 80003a4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80003a8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80003ac:	d06a      	beq.n	8000484 <__addsf3+0xec>
 80003ae:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80003b2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80003b6:	bfc1      	itttt	gt
 80003b8:	18d2      	addgt	r2, r2, r3
 80003ba:	4041      	eorgt	r1, r0
 80003bc:	4048      	eorgt	r0, r1
 80003be:	4041      	eorgt	r1, r0
 80003c0:	bfb8      	it	lt
 80003c2:	425b      	neglt	r3, r3
 80003c4:	2b19      	cmp	r3, #25
 80003c6:	bf88      	it	hi
 80003c8:	4770      	bxhi	lr
 80003ca:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80003ce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003d2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80003d6:	bf18      	it	ne
 80003d8:	4240      	negne	r0, r0
 80003da:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003de:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80003e2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80003e6:	bf18      	it	ne
 80003e8:	4249      	negne	r1, r1
 80003ea:	ea92 0f03 	teq	r2, r3
 80003ee:	d03f      	beq.n	8000470 <__addsf3+0xd8>
 80003f0:	f1a2 0201 	sub.w	r2, r2, #1
 80003f4:	fa41 fc03 	asr.w	ip, r1, r3
 80003f8:	eb10 000c 	adds.w	r0, r0, ip
 80003fc:	f1c3 0320 	rsb	r3, r3, #32
 8000400:	fa01 f103 	lsl.w	r1, r1, r3
 8000404:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000408:	d502      	bpl.n	8000410 <__addsf3+0x78>
 800040a:	4249      	negs	r1, r1
 800040c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000410:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000414:	d313      	bcc.n	800043e <__addsf3+0xa6>
 8000416:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800041a:	d306      	bcc.n	800042a <__addsf3+0x92>
 800041c:	0840      	lsrs	r0, r0, #1
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	f102 0201 	add.w	r2, r2, #1
 8000426:	2afe      	cmp	r2, #254	; 0xfe
 8000428:	d251      	bcs.n	80004ce <__addsf3+0x136>
 800042a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800042e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000432:	bf08      	it	eq
 8000434:	f020 0001 	biceq.w	r0, r0, #1
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	4770      	bx	lr
 800043e:	0049      	lsls	r1, r1, #1
 8000440:	eb40 0000 	adc.w	r0, r0, r0
 8000444:	3a01      	subs	r2, #1
 8000446:	bf28      	it	cs
 8000448:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 800044c:	d2ed      	bcs.n	800042a <__addsf3+0x92>
 800044e:	fab0 fc80 	clz	ip, r0
 8000452:	f1ac 0c08 	sub.w	ip, ip, #8
 8000456:	ebb2 020c 	subs.w	r2, r2, ip
 800045a:	fa00 f00c 	lsl.w	r0, r0, ip
 800045e:	bfaa      	itet	ge
 8000460:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000464:	4252      	neglt	r2, r2
 8000466:	4318      	orrge	r0, r3
 8000468:	bfbc      	itt	lt
 800046a:	40d0      	lsrlt	r0, r2
 800046c:	4318      	orrlt	r0, r3
 800046e:	4770      	bx	lr
 8000470:	f092 0f00 	teq	r2, #0
 8000474:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000478:	bf06      	itte	eq
 800047a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800047e:	3201      	addeq	r2, #1
 8000480:	3b01      	subne	r3, #1
 8000482:	e7b5      	b.n	80003f0 <__addsf3+0x58>
 8000484:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000488:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800048c:	bf18      	it	ne
 800048e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000492:	d021      	beq.n	80004d8 <__addsf3+0x140>
 8000494:	ea92 0f03 	teq	r2, r3
 8000498:	d004      	beq.n	80004a4 <__addsf3+0x10c>
 800049a:	f092 0f00 	teq	r2, #0
 800049e:	bf08      	it	eq
 80004a0:	4608      	moveq	r0, r1
 80004a2:	4770      	bx	lr
 80004a4:	ea90 0f01 	teq	r0, r1
 80004a8:	bf1c      	itt	ne
 80004aa:	2000      	movne	r0, #0
 80004ac:	4770      	bxne	lr
 80004ae:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80004b2:	d104      	bne.n	80004be <__addsf3+0x126>
 80004b4:	0040      	lsls	r0, r0, #1
 80004b6:	bf28      	it	cs
 80004b8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80004bc:	4770      	bx	lr
 80004be:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80004c2:	bf3c      	itt	cc
 80004c4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80004c8:	4770      	bxcc	lr
 80004ca:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80004ce:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80004d2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004d6:	4770      	bx	lr
 80004d8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80004dc:	bf16      	itet	ne
 80004de:	4608      	movne	r0, r1
 80004e0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80004e4:	4601      	movne	r1, r0
 80004e6:	0242      	lsls	r2, r0, #9
 80004e8:	bf06      	itte	eq
 80004ea:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80004ee:	ea90 0f01 	teqeq	r0, r1
 80004f2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80004f6:	4770      	bx	lr

080004f8 <__aeabi_ui2f>:
 80004f8:	f04f 0300 	mov.w	r3, #0
 80004fc:	e004      	b.n	8000508 <__aeabi_i2f+0x8>
 80004fe:	bf00      	nop

08000500 <__aeabi_i2f>:
 8000500:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000504:	bf48      	it	mi
 8000506:	4240      	negmi	r0, r0
 8000508:	ea5f 0c00 	movs.w	ip, r0
 800050c:	bf08      	it	eq
 800050e:	4770      	bxeq	lr
 8000510:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000514:	4601      	mov	r1, r0
 8000516:	f04f 0000 	mov.w	r0, #0
 800051a:	e01c      	b.n	8000556 <__aeabi_l2f+0x2a>

0800051c <__aeabi_ul2f>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	f04f 0300 	mov.w	r3, #0
 8000528:	e00a      	b.n	8000540 <__aeabi_l2f+0x14>
 800052a:	bf00      	nop

0800052c <__aeabi_l2f>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000538:	d502      	bpl.n	8000540 <__aeabi_l2f+0x14>
 800053a:	4240      	negs	r0, r0
 800053c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000540:	ea5f 0c01 	movs.w	ip, r1
 8000544:	bf02      	ittt	eq
 8000546:	4684      	moveq	ip, r0
 8000548:	4601      	moveq	r1, r0
 800054a:	2000      	moveq	r0, #0
 800054c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000550:	bf08      	it	eq
 8000552:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000556:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800055a:	fabc f28c 	clz	r2, ip
 800055e:	3a08      	subs	r2, #8
 8000560:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000564:	db10      	blt.n	8000588 <__aeabi_l2f+0x5c>
 8000566:	fa01 fc02 	lsl.w	ip, r1, r2
 800056a:	4463      	add	r3, ip
 800056c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000570:	f1c2 0220 	rsb	r2, r2, #32
 8000574:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000578:	fa20 f202 	lsr.w	r2, r0, r2
 800057c:	eb43 0002 	adc.w	r0, r3, r2
 8000580:	bf08      	it	eq
 8000582:	f020 0001 	biceq.w	r0, r0, #1
 8000586:	4770      	bx	lr
 8000588:	f102 0220 	add.w	r2, r2, #32
 800058c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000590:	f1c2 0220 	rsb	r2, r2, #32
 8000594:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000598:	fa21 f202 	lsr.w	r2, r1, r2
 800059c:	eb43 0002 	adc.w	r0, r3, r2
 80005a0:	bf08      	it	eq
 80005a2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80005a6:	4770      	bx	lr

080005a8 <__aeabi_f2uiz>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	d20e      	bcs.n	80005ca <__aeabi_f2uiz+0x22>
 80005ac:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80005b0:	d30b      	bcc.n	80005ca <__aeabi_f2uiz+0x22>
 80005b2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80005b6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80005ba:	d409      	bmi.n	80005d0 <__aeabi_f2uiz+0x28>
 80005bc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80005c0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80005c4:	fa23 f002 	lsr.w	r0, r3, r2
 80005c8:	4770      	bx	lr
 80005ca:	f04f 0000 	mov.w	r0, #0
 80005ce:	4770      	bx	lr
 80005d0:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80005d4:	d101      	bne.n	80005da <__aeabi_f2uiz+0x32>
 80005d6:	0242      	lsls	r2, r0, #9
 80005d8:	d102      	bne.n	80005e0 <__aeabi_f2uiz+0x38>
 80005da:	f04f 30ff 	mov.w	r0, #4294967295
 80005de:	4770      	bx	lr
 80005e0:	f04f 0000 	mov.w	r0, #0
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <_ZN9Publisher9subscribeEP10Subscriber>:

struct Publisher
{
    Static_vector<Subscriber*, 12> subscriber;

    void subscribe  (Subscriber* p) { subscriber.push_back(p); }
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
 80005f0:	6039      	str	r1, [r7, #0]
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	6839      	ldr	r1, [r7, #0]
 80005f6:	4618      	mov	r0, r3
 80005f8:	f002 ff7b 	bl	80034f2 <_ZN13Static_vectorIP10SubscriberLh12EE9push_backES1_>
 80005fc:	bf00      	nop
 80005fe:	3708      	adds	r7, #8
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}

08000604 <_ZN9Publisher11unsubscribeEP10Subscriber>:
    void unsubscribe(Subscriber* p) { subscriber.remove(p);  }
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
 800060c:	6039      	str	r1, [r7, #0]
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	6839      	ldr	r1, [r7, #0]
 8000612:	4618      	mov	r0, r3
 8000614:	f002 ff89 	bl	800352a <_ZN13Static_vectorIP10SubscriberLh12EE6removeES1_>
 8000618:	bf00      	nop
 800061a:	3708      	adds	r7, #8
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}

08000620 <_ZN9Publisher6notifyEv>:
    void notify() {
 8000620:	b580      	push	{r7, lr}
 8000622:	b084      	sub	sp, #16
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
      for(uint8_t i = 0; i < subscriber.cend(); i++){
 8000628:	2300      	movs	r3, #0
 800062a:	73fb      	strb	r3, [r7, #15]
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	4618      	mov	r0, r3
 8000630:	f002 ffba 	bl	80035a8 <_ZNK13Static_vectorIP10SubscriberLh12EE4cendEv>
 8000634:	4603      	mov	r3, r0
 8000636:	461a      	mov	r2, r3
 8000638:	7bfb      	ldrb	r3, [r7, #15]
 800063a:	4293      	cmp	r3, r2
 800063c:	bf34      	ite	cc
 800063e:	2301      	movcc	r3, #1
 8000640:	2300      	movcs	r3, #0
 8000642:	b2db      	uxtb	r3, r3
 8000644:	2b00      	cmp	r3, #0
 8000646:	d01e      	beq.n	8000686 <_ZN9Publisher6notifyEv+0x66>
    	  if(subscriber[i] != 0) {
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	7bfa      	ldrb	r2, [r7, #15]
 800064c:	4611      	mov	r1, r2
 800064e:	4618      	mov	r0, r3
 8000650:	f002 ffb6 	bl	80035c0 <_ZNK13Static_vectorIP10SubscriberLh12EEixEj>
 8000654:	4603      	mov	r3, r0
 8000656:	2b00      	cmp	r3, #0
 8000658:	bf14      	ite	ne
 800065a:	2301      	movne	r3, #1
 800065c:	2300      	moveq	r3, #0
 800065e:	b2db      	uxtb	r3, r3
 8000660:	2b00      	cmp	r3, #0
 8000662:	d00b      	beq.n	800067c <_ZN9Publisher6notifyEv+0x5c>
    		  subscriber[i]->notify();
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	7bfa      	ldrb	r2, [r7, #15]
 8000668:	4611      	mov	r1, r2
 800066a:	4618      	mov	r0, r3
 800066c:	f002 ffa8 	bl	80035c0 <_ZNK13Static_vectorIP10SubscriberLh12EEixEj>
 8000670:	4603      	mov	r3, r0
 8000672:	681a      	ldr	r2, [r3, #0]
 8000674:	6812      	ldr	r2, [r2, #0]
 8000676:	4618      	mov	r0, r3
 8000678:	4790      	blx	r2
 800067a:	e000      	b.n	800067e <_ZN9Publisher6notifyEv+0x5e>
    	  } else
    		  continue;
 800067c:	bf00      	nop
      for(uint8_t i = 0; i < subscriber.cend(); i++){
 800067e:	7bfb      	ldrb	r3, [r7, #15]
 8000680:	3301      	adds	r3, #1
 8000682:	73fb      	strb	r3, [r7, #15]
 8000684:	e7d2      	b.n	800062c <_ZN9Publisher6notifyEv+0xc>
      }
    }
 8000686:	bf00      	nop
 8000688:	3710      	adds	r7, #16
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}

0800068e <_ZN9PublisherC1Ev>:
struct Publisher
 800068e:	b580      	push	{r7, lr}
 8000690:	b082      	sub	sp, #8
 8000692:	af00      	add	r7, sp, #0
 8000694:	6078      	str	r0, [r7, #4]
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	4618      	mov	r0, r3
 800069a:	f002 ff9f 	bl	80035dc <_ZN13Static_vectorIP10SubscriberLh12EEC1Ev>
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	4618      	mov	r0, r3
 80006a2:	3708      	adds	r7, #8
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}

080006a8 <_ZN11TickUpdater7SubtickC1Ev>:
    void subscribe_subtick (Subscriber& v);
    void interrupt();


private:
    struct Subtick : Publisher {} subtick {};
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b082      	sub	sp, #8
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	4618      	mov	r0, r3
 80006b4:	f7ff ffeb 	bl	800068e <_ZN9PublisherC1Ev>
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	4618      	mov	r0, r3
 80006bc:	3708      	adds	r7, #8
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}
	...

080006c4 <_ZN11TickUpdaterC1Ev>:
    TickUpdater() { systemtick.initInterrupt<1000>(); }
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	4618      	mov	r0, r3
 80006d0:	f7ff ffdd 	bl	800068e <_ZN9PublisherC1Ev>
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	3334      	adds	r3, #52	; 0x34
 80006d8:	2234      	movs	r2, #52	; 0x34
 80006da:	2100      	movs	r1, #0
 80006dc:	4618      	mov	r0, r3
 80006de:	f009 fa75 	bl	8009bcc <memset>
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	3334      	adds	r3, #52	; 0x34
 80006e6:	4618      	mov	r0, r3
 80006e8:	f7ff ffde 	bl	80006a8 <_ZN11TickUpdater7SubtickC1Ev>
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	2200      	movs	r2, #0
 80006f0:	669a      	str	r2, [r3, #104]	; 0x68
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	2201      	movs	r2, #1
 80006f6:	66da      	str	r2, [r3, #108]	; 0x6c
 80006f8:	4803      	ldr	r0, [pc, #12]	; (8000708 <_ZN11TickUpdaterC1Ev+0x44>)
 80006fa:	f002 ff79 	bl	80035f0 <_ZN10SystemTick13initInterruptILt1000EEEvv>
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	4618      	mov	r0, r3
 8000702:	3708      	adds	r7, #8
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}
 8000708:	20000090 	.word	0x20000090

0800070c <HAL_IncTick>:
} tickUpdater{};



void HAL_IncTick()
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
    tickUpdater.interrupt();
 8000710:	4802      	ldr	r0, [pc, #8]	; (800071c <HAL_IncTick+0x10>)
 8000712:	f000 f88a 	bl	800082a <_ZN11TickUpdater9interruptEv>
}
 8000716:	bf00      	nop
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	20000094 	.word	0x20000094

08000720 <_ZN14TickSubscriber9subscribeEv>:

class TickSubscriber : Subscriber
{
protected:
   bool subscribed;
   void subscribe()
 8000720:	b580      	push	{r7, lr}
 8000722:	b082      	sub	sp, #8
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
   {
     if (not subscribed) {
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	791b      	ldrb	r3, [r3, #4]
 800072c:	f083 0301 	eor.w	r3, r3, #1
 8000730:	b2db      	uxtb	r3, r3
 8000732:	2b00      	cmp	r3, #0
 8000734:	d007      	beq.n	8000746 <_ZN14TickSubscriber9subscribeEv+0x26>
       subscribed = true;
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	2201      	movs	r2, #1
 800073a:	711a      	strb	r2, [r3, #4]
       tickUpdater.subscribe (this);
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	4619      	mov	r1, r3
 8000740:	4803      	ldr	r0, [pc, #12]	; (8000750 <_ZN14TickSubscriber9subscribeEv+0x30>)
 8000742:	f7ff ff51 	bl	80005e8 <_ZN9Publisher9subscribeEP10Subscriber>
     }
   }
 8000746:	bf00      	nop
 8000748:	3708      	adds	r7, #8
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	20000094 	.word	0x20000094

08000754 <_ZN14TickSubscriber11unsubscribeEv>:
   void unsubscribe()
 8000754:	b580      	push	{r7, lr}
 8000756:	b082      	sub	sp, #8
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
   {
     if (subscribed) {
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	791b      	ldrb	r3, [r3, #4]
 8000760:	2b00      	cmp	r3, #0
 8000762:	d007      	beq.n	8000774 <_ZN14TickSubscriber11unsubscribeEv+0x20>
       subscribed = false;
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	2200      	movs	r2, #0
 8000768:	711a      	strb	r2, [r3, #4]
       tickUpdater.unsubscribe (this);
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	4619      	mov	r1, r3
 800076e:	4803      	ldr	r0, [pc, #12]	; (800077c <_ZN14TickSubscriber11unsubscribeEv+0x28>)
 8000770:	f7ff ff48 	bl	8000604 <_ZN9Publisher11unsubscribeEP10Subscriber>
     }
   }
 8000774:	bf00      	nop
 8000776:	3708      	adds	r7, #8
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	20000094 	.word	0x20000094

08000780 <_ZN10SubscriberC1Ev>:
struct Subscriber  {
 8000780:	b480      	push	{r7}
 8000782:	b083      	sub	sp, #12
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
 8000788:	4a04      	ldr	r2, [pc, #16]	; (800079c <_ZN10SubscriberC1Ev+0x1c>)
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	601a      	str	r2, [r3, #0]
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	4618      	mov	r0, r3
 8000792:	370c      	adds	r7, #12
 8000794:	46bd      	mov	sp, r7
 8000796:	bc80      	pop	{r7}
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	08009d38 	.word	0x08009d38

080007a0 <_ZN14TickSubscriberC1Ev>:
class TickSubscriber : Subscriber
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b082      	sub	sp, #8
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	4618      	mov	r0, r3
 80007ac:	f7ff ffe8 	bl	8000780 <_ZN10SubscriberC1Ev>
 80007b0:	4a03      	ldr	r2, [pc, #12]	; (80007c0 <_ZN14TickSubscriberC1Ev+0x20>)
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	601a      	str	r2, [r3, #0]
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	4618      	mov	r0, r3
 80007ba:	3708      	adds	r7, #8
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	08009d2c 	.word	0x08009d2c

080007c4 <_ZN5TimerC1Ev>:

class Timer : TickSubscriber
{
  volatile uint32_t time_passed;
public:
  Timer(){
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	4618      	mov	r0, r3
 80007d0:	f7ff ffe6 	bl	80007a0 <_ZN14TickSubscriberC1Ev>
 80007d4:	4a06      	ldr	r2, [pc, #24]	; (80007f0 <_ZN5TimerC1Ev+0x2c>)
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	601a      	str	r2, [r3, #0]
    time_passed = 0;
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	2200      	movs	r2, #0
 80007de:	609a      	str	r2, [r3, #8]
    subscribed = false;
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	2200      	movs	r2, #0
 80007e4:	711a      	strb	r2, [r3, #4]
  };
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	4618      	mov	r0, r3
 80007ea:	3708      	adds	r7, #8
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	08009d20 	.word	0x08009d20

080007f4 <_ZN5Timer6notifyEv>:
  uint32_t timePassed(); /// возвращает сколько натикал
  uint32_t timeLeft();   /// возвращает сколько осталось
  template<class function>
  void     event (function); /// выполняет function, когда дотикал и перезапускает таймер

  void notify() {
 80007f4:	b480      	push	{r7}
 80007f6:	b083      	sub	sp, #12
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
    time_passed++;
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	689b      	ldr	r3, [r3, #8]
 8000800:	1c5a      	adds	r2, r3, #1
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	609a      	str	r2, [r3, #8]
  }
 8000806:	bf00      	nop
 8000808:	370c      	adds	r7, #12
 800080a:	46bd      	mov	sp, r7
 800080c:	bc80      	pop	{r7}
 800080e:	4770      	bx	lr

08000810 <_ZZN11TickUpdater9interruptEvENKUlvE_clEv>:
}

void TickUpdater::interrupt()
{
//    subtick.notify();
    every_qty_cnt_call (subtick_cnt, subtick_qty, [this]{
 8000810:	b580      	push	{r7, lr}
 8000812:	b082      	sub	sp, #8
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	681b      	ldr	r3, [r3, #0]
        notify();
 800081c:	4618      	mov	r0, r3
 800081e:	f7ff feff 	bl	8000620 <_ZN9Publisher6notifyEv>
    });
 8000822:	bf00      	nop
 8000824:	3708      	adds	r7, #8
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}

0800082a <_ZN11TickUpdater9interruptEv>:
{
 800082a:	b580      	push	{r7, lr}
 800082c:	b082      	sub	sp, #8
 800082e:	af00      	add	r7, sp, #0
 8000830:	6078      	str	r0, [r7, #4]
    every_qty_cnt_call (subtick_cnt, subtick_qty, [this]{
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	f103 0068 	add.w	r0, r3, #104	; 0x68
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800083c:	687a      	ldr	r2, [r7, #4]
 800083e:	4619      	mov	r1, r3
 8000840:	f002 feec 	bl	800361c <_Z18every_qty_cnt_callIZN11TickUpdater9interruptEvEUlvE_EvRjjT_>
}
 8000844:	bf00      	nop
 8000846:	3708      	adds	r7, #8
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}

0800084c <_ZN5Timer5startEm>:


void Timer::start(uint32_t ms){
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
 8000854:	6039      	str	r1, [r7, #0]
   time_passed = 0;
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	2200      	movs	r2, #0
 800085a:	609a      	str	r2, [r3, #8]
   time_set = ms;
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	683a      	ldr	r2, [r7, #0]
 8000860:	60da      	str	r2, [r3, #12]
   subscribe();
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	4618      	mov	r0, r3
 8000866:	f7ff ff5b 	bl	8000720 <_ZN14TickSubscriber9subscribeEv>
}
 800086a:	bf00      	nop
 800086c:	3708      	adds	r7, #8
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}

08000872 <_ZN5Timer5eventEv>:

bool Timer::event()
{
 8000872:	b480      	push	{r7}
 8000874:	b083      	sub	sp, #12
 8000876:	af00      	add	r7, sp, #0
 8000878:	6078      	str	r0, [r7, #4]
  if (time_passed >= time_set) {
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	689a      	ldr	r2, [r3, #8]
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	68db      	ldr	r3, [r3, #12]
 8000882:	429a      	cmp	r2, r3
 8000884:	bf2c      	ite	cs
 8000886:	2301      	movcs	r3, #1
 8000888:	2300      	movcc	r3, #0
 800088a:	b2db      	uxtb	r3, r3
 800088c:	2b00      	cmp	r3, #0
 800088e:	d004      	beq.n	800089a <_ZN5Timer5eventEv+0x28>
      time_passed = 0;
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	2200      	movs	r2, #0
 8000894:	609a      	str	r2, [r3, #8]
      return (true);
 8000896:	2301      	movs	r3, #1
 8000898:	e000      	b.n	800089c <_ZN5Timer5eventEv+0x2a>
  } else {
    return (false);
 800089a:	2300      	movs	r3, #0
  }
}
 800089c:	4618      	mov	r0, r3
 800089e:	370c      	adds	r7, #12
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bc80      	pop	{r7}
 80008a4:	4770      	bx	lr

080008a6 <_ZN5Timer4stopEv>:
        time_passed = 0;
        functor();
    }
}

void Timer::stop() {
 80008a6:	b580      	push	{r7, lr}
 80008a8:	b082      	sub	sp, #8
 80008aa:	af00      	add	r7, sp, #0
 80008ac:	6078      	str	r0, [r7, #4]
   time_passed = 0;
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	2200      	movs	r2, #0
 80008b2:	609a      	str	r2, [r3, #8]
   unsubscribe();
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	4618      	mov	r0, r3
 80008b8:	f7ff ff4c 	bl	8000754 <_ZN14TickSubscriber11unsubscribeEv>
}
 80008bc:	bf00      	nop
 80008be:	3708      	adds	r7, #8
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}

080008c4 <_ZN5Timer4doneEv>:

bool     Timer::done()       { return time_passed >= time_set; }
 80008c4:	b480      	push	{r7}
 80008c6:	b083      	sub	sp, #12
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	689a      	ldr	r2, [r3, #8]
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	68db      	ldr	r3, [r3, #12]
 80008d4:	429a      	cmp	r2, r3
 80008d6:	bf2c      	ite	cs
 80008d8:	2301      	movcs	r3, #1
 80008da:	2300      	movcc	r3, #0
 80008dc:	b2db      	uxtb	r3, r3
 80008de:	4618      	mov	r0, r3
 80008e0:	370c      	adds	r7, #12
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bc80      	pop	{r7}
 80008e6:	4770      	bx	lr

080008e8 <_ZN5Timer7isCountEv>:
void     Timer::pause()      { unsubscribe(); }
void     Timer::start()      { subscribe();  }
bool     Timer::isCount()    { return subscribed; }
 80008e8:	b480      	push	{r7}
 80008ea:	b083      	sub	sp, #12
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	791b      	ldrb	r3, [r3, #4]
 80008f4:	4618      	mov	r0, r3
 80008f6:	370c      	adds	r7, #12
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bc80      	pop	{r7}
 80008fc:	4770      	bx	lr

080008fe <_ZN3PinC1EP12GPIO_TypeDeft>:
	GPIO_TypeDef* port;
	uint16_t n;

public:

	Pin (GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) {
 80008fe:	b480      	push	{r7}
 8000900:	b085      	sub	sp, #20
 8000902:	af00      	add	r7, sp, #0
 8000904:	60f8      	str	r0, [r7, #12]
 8000906:	60b9      	str	r1, [r7, #8]
 8000908:	4613      	mov	r3, r2
 800090a:	80fb      	strh	r3, [r7, #6]
	    port = GPIOx;
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	68ba      	ldr	r2, [r7, #8]
 8000910:	601a      	str	r2, [r3, #0]
	    n = GPIO_Pin;
 8000912:	68fb      	ldr	r3, [r7, #12]
 8000914:	88fa      	ldrh	r2, [r7, #6]
 8000916:	809a      	strh	r2, [r3, #4]
	  }
 8000918:	68fb      	ldr	r3, [r7, #12]
 800091a:	4618      	mov	r0, r3
 800091c:	3714      	adds	r7, #20
 800091e:	46bd      	mov	sp, r7
 8000920:	bc80      	pop	{r7}
 8000922:	4770      	bx	lr

08000924 <_ZN3Pin3setEv>:

	  Pin(){}

	  void set()   {HAL_GPIO_WritePin(port, n, GPIO_PIN_SET);}
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	6818      	ldr	r0, [r3, #0]
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	889b      	ldrh	r3, [r3, #4]
 8000934:	2201      	movs	r2, #1
 8000936:	4619      	mov	r1, r3
 8000938:	f006 fc39 	bl	80071ae <HAL_GPIO_WritePin>
 800093c:	bf00      	nop
 800093e:	3708      	adds	r7, #8
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}

08000944 <_ZN3Pin5clearEv>:
	  void clear() {HAL_GPIO_WritePin (port, n, GPIO_PIN_RESET);}
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	6818      	ldr	r0, [r3, #0]
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	889b      	ldrh	r3, [r3, #4]
 8000954:	2200      	movs	r2, #0
 8000956:	4619      	mov	r1, r3
 8000958:	f006 fc29 	bl	80071ae <HAL_GPIO_WritePin>
 800095c:	bf00      	nop
 800095e:	3708      	adds	r7, #8
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}

08000964 <_ZN3Pin6is_setEv>:
	  bool is_set(){return HAL_GPIO_ReadPin(port, n);}
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	681a      	ldr	r2, [r3, #0]
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	889b      	ldrh	r3, [r3, #4]
 8000974:	4619      	mov	r1, r3
 8000976:	4610      	mov	r0, r2
 8000978:	f006 fc02 	bl	8007180 <HAL_GPIO_ReadPin>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	bf14      	ite	ne
 8000982:	2301      	movne	r3, #1
 8000984:	2300      	moveq	r3, #0
 8000986:	b2db      	uxtb	r3, r3
 8000988:	4618      	mov	r0, r3
 800098a:	3708      	adds	r7, #8
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}

08000990 <_ZN3PinaSEb>:

	  void toggle() {
		  HAL_GPIO_TogglePin(port, n);
	  }

	  bool operator=(bool v)
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
 8000998:	460b      	mov	r3, r1
 800099a:	70fb      	strb	r3, [r7, #3]
	  {
	      v ? set() : clear();
 800099c:	78fb      	ldrb	r3, [r7, #3]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d003      	beq.n	80009aa <_ZN3PinaSEb+0x1a>
 80009a2:	6878      	ldr	r0, [r7, #4]
 80009a4:	f7ff ffbe 	bl	8000924 <_ZN3Pin3setEv>
 80009a8:	e002      	b.n	80009b0 <_ZN3PinaSEb+0x20>
 80009aa:	6878      	ldr	r0, [r7, #4]
 80009ac:	f7ff ffca 	bl	8000944 <_ZN3Pin5clearEv>
	      return v;
 80009b0:	78fb      	ldrb	r3, [r7, #3]
	  }
 80009b2:	4618      	mov	r0, r3
 80009b4:	3708      	adds	r7, #8
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}

080009ba <_ZN3PincvbEv>:
	  {
	     if (v)
	        toggle();
	  }

	  operator bool() {return is_set();}
 80009ba:	b580      	push	{r7, lr}
 80009bc:	b082      	sub	sp, #8
 80009be:	af00      	add	r7, sp, #0
 80009c0:	6078      	str	r0, [r7, #4]
 80009c2:	6878      	ldr	r0, [r7, #4]
 80009c4:	f7ff ffce 	bl	8000964 <_ZN3Pin6is_setEv>
 80009c8:	4603      	mov	r3, r0
 80009ca:	4618      	mov	r0, r3
 80009cc:	3708      	adds	r7, #8
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}

080009d2 <_ZN9Interrupt9subscribeEP12Interrupting>:
{
    Interrupting* pointer;

public:

    void subscribe(Interrupting* ps)
 80009d2:	b480      	push	{r7}
 80009d4:	b083      	sub	sp, #12
 80009d6:	af00      	add	r7, sp, #0
 80009d8:	6078      	str	r0, [r7, #4]
 80009da:	6039      	str	r1, [r7, #0]
    {
      pointer = ps;
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	683a      	ldr	r2, [r7, #0]
 80009e0:	601a      	str	r2, [r3, #0]
    }
 80009e2:	bf00      	nop
 80009e4:	370c      	adds	r7, #12
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bc80      	pop	{r7}
 80009ea:	4770      	bx	lr

080009ec <_ZN9Interrupt9interruptEv>:

    void clear_subscribe() { pointer = 0; }

    void interrupt()
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b082      	sub	sp, #8
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
    {
      pointer->interrupt();
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	681a      	ldr	r2, [r3, #0]
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	4610      	mov	r0, r2
 8000a02:	4798      	blx	r3
    }
 8000a04:	bf00      	nop
 8000a06:	3708      	adds	r7, #8
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}

08000a0c <_ZN4ADC_13adc_interruptEv>:
	int16_t arr[4]{0};

	uint16_t max_current{16};
	uint8_t over_current{0};

	void adc_interrupt() {
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b082      	sub	sp, #8
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
		HAL_ADC_Stop_DMA (&hadc1);
 8000a14:	4803      	ldr	r0, [pc, #12]	; (8000a24 <_ZN4ADC_13adc_interruptEv+0x18>)
 8000a16:	f004 f883 	bl	8004b20 <HAL_ADC_Stop_DMA>
	}
 8000a1a:	bf00      	nop
 8000a1c:	3708      	adds	r7, #8
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	20000104 	.word	0x20000104

08000a28 <_ZN4ADC_22adc_injected_interruptEv>:

	void adc_injected_interrupt() {
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b084      	sub	sp, #16
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]

		HAL_ADCEx_InjectedStop_IT (&hadc2);
 8000a30:	484f      	ldr	r0, [pc, #316]	; (8000b70 <_ZN4ADC_22adc_injected_interruptEv+0x148>)
 8000a32:	f004 fc1b 	bl	800526c <HAL_ADCEx_InjectedStop_IT>

		if(not work) {
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8000a3c:	f083 0301 	eor.w	r3, r3, #1
 8000a40:	b2db      	uxtb	r3, r3
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d043      	beq.n	8000ace <_ZN4ADC_22adc_injected_interruptEv+0xa6>
			arr_current_offset[j] = HAL_ADCEx_InjectedGetValue(&hadc2, CURRENT);
 8000a46:	2100      	movs	r1, #0
 8000a48:	4849      	ldr	r0, [pc, #292]	; (8000b70 <_ZN4ADC_22adc_injected_interruptEv+0x148>)
 8000a4a:	f004 fc59 	bl	8005300 <HAL_ADCEx_InjectedGetValue>
 8000a4e:	4602      	mov	r2, r0
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000a56:	b211      	sxth	r1, r2
 8000a58:	687a      	ldr	r2, [r7, #4]
 8000a5a:	3310      	adds	r3, #16
 8000a5c:	005b      	lsls	r3, r3, #1
 8000a5e:	4413      	add	r3, r2
 8000a60:	460a      	mov	r2, r1
 8000a62:	809a      	strh	r2, [r3, #4]
			offset_I = 0;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	2200      	movs	r2, #0
 8000a68:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
			for (auto i = 0; i < 4; i++) {
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	60fb      	str	r3, [r7, #12]
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	2b03      	cmp	r3, #3
 8000a74:	dc15      	bgt.n	8000aa2 <_ZN4ADC_22adc_injected_interruptEv+0x7a>
				offset_I += arr_current_offset[i];
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	f9b3 3054 	ldrsh.w	r3, [r3, #84]	; 0x54
 8000a7c:	b29a      	uxth	r2, r3
 8000a7e:	6879      	ldr	r1, [r7, #4]
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	3310      	adds	r3, #16
 8000a84:	005b      	lsls	r3, r3, #1
 8000a86:	440b      	add	r3, r1
 8000a88:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000a8c:	b29b      	uxth	r3, r3
 8000a8e:	4413      	add	r3, r2
 8000a90:	b29b      	uxth	r3, r3
 8000a92:	b21a      	sxth	r2, r3
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
			for (auto i = 0; i < 4; i++) {
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	3301      	adds	r3, #1
 8000a9e:	60fb      	str	r3, [r7, #12]
 8000aa0:	e7e6      	b.n	8000a70 <_ZN4ADC_22adc_injected_interruptEv+0x48>
			}
			offset_I /= (4);
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	f9b3 3054 	ldrsh.w	r3, [r3, #84]	; 0x54
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	da00      	bge.n	8000aae <_ZN4ADC_22adc_injected_interruptEv+0x86>
 8000aac:	3303      	adds	r3, #3
 8000aae:	109b      	asrs	r3, r3, #2
 8000ab0:	b21a      	sxth	r2, r3
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
			over_current = 0;
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	2200      	movs	r2, #0
 8000abc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
			new_current_value = 0;
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	85da      	strh	r2, [r3, #46]	; 0x2e
			current_value_ = 0;
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	2200      	movs	r2, #0
 8000aca:	859a      	strh	r2, [r3, #44]	; 0x2c
 8000acc:	e039      	b.n	8000b42 <_ZN4ADC_22adc_injected_interruptEv+0x11a>

		} else if (work) {
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d034      	beq.n	8000b42 <_ZN4ADC_22adc_injected_interruptEv+0x11a>

			arr_current[j] = HAL_ADCEx_InjectedGetValue(&hadc2, CURRENT);
 8000ad8:	2100      	movs	r1, #0
 8000ada:	4825      	ldr	r0, [pc, #148]	; (8000b70 <_ZN4ADC_22adc_injected_interruptEv+0x148>)
 8000adc:	f004 fc10 	bl	8005300 <HAL_ADCEx_InjectedGetValue>
 8000ae0:	4602      	mov	r2, r0
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000ae8:	b211      	sxth	r1, r2
 8000aea:	687a      	ldr	r2, [r7, #4]
 8000aec:	330c      	adds	r3, #12
 8000aee:	005b      	lsls	r3, r3, #1
 8000af0:	4413      	add	r3, r2
 8000af2:	460a      	mov	r2, r1
 8000af4:	809a      	strh	r2, [r3, #4]

			new_current_value = abs(arr_current[j] - offset_I);
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000afc:	687a      	ldr	r2, [r7, #4]
 8000afe:	330c      	adds	r3, #12
 8000b00:	005b      	lsls	r3, r3, #1
 8000b02:	4413      	add	r3, r2
 8000b04:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000b08:	461a      	mov	r2, r3
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	f9b3 3054 	ldrsh.w	r3, [r3, #84]	; 0x54
 8000b10:	1ad3      	subs	r3, r2, r3
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	bfb8      	it	lt
 8000b16:	425b      	neglt	r3, r3
 8000b18:	b21a      	sxth	r2, r3
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	85da      	strh	r2, [r3, #46]	; 0x2e
			current_value_ += (new_current_value - current_value_) * 10 / 40;
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 8000b28:	4619      	mov	r1, r3
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8000b2e:	1acb      	subs	r3, r1, r3
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	da00      	bge.n	8000b36 <_ZN4ADC_22adc_injected_interruptEv+0x10e>
 8000b34:	3303      	adds	r3, #3
 8000b36:	109b      	asrs	r3, r3, #2
 8000b38:	b29b      	uxth	r3, r3
 8000b3a:	4413      	add	r3, r2
 8000b3c:	b29a      	uxth	r2, r3
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	859a      	strh	r2, [r3, #44]	; 0x2c
		}

		if (j < 3) j++;
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000b48:	2b02      	cmp	r3, #2
 8000b4a:	d808      	bhi.n	8000b5e <_ZN4ADC_22adc_injected_interruptEv+0x136>
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000b52:	3301      	adds	r3, #1
 8000b54:	b2da      	uxtb	r2, r3
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		else j = 0;
	}
 8000b5c:	e003      	b.n	8000b66 <_ZN4ADC_22adc_injected_interruptEv+0x13e>
		else j = 0;
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	2200      	movs	r2, #0
 8000b62:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	}
 8000b66:	bf00      	nop
 8000b68:	3710      	adds	r7, #16
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	20000134 	.word	0x20000134

08000b74 <_ZN12InterruptingC1Ev>:
struct Interrupting
 8000b74:	b480      	push	{r7}
 8000b76:	b083      	sub	sp, #12
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
 8000b7c:	4a04      	ldr	r2, [pc, #16]	; (8000b90 <_ZN12InterruptingC1Ev+0x1c>)
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	601a      	str	r2, [r3, #0]
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	4618      	mov	r0, r3
 8000b86:	370c      	adds	r7, #12
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bc80      	pop	{r7}
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop
 8000b90:	08009d14 	.word	0x08009d14

08000b94 <_ZN4ADC_13ADC_interruptC1ERS_>:

	using Parent = ADC_;

	struct ADC_interrupt : Interrupting {
		Parent &parent;
		ADC_interrupt(Parent &parent) :
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
 8000b9c:	6039      	str	r1, [r7, #0]
				parent(parent) {
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f7ff ffe7 	bl	8000b74 <_ZN12InterruptingC1Ev>
 8000ba6:	4a09      	ldr	r2, [pc, #36]	; (8000bcc <_ZN4ADC_13ADC_interruptC1ERS_+0x38>)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	601a      	str	r2, [r3, #0]
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	683a      	ldr	r2, [r7, #0]
 8000bb0:	605a      	str	r2, [r3, #4]
			parent.adc_callback.subscribe(this);
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	689b      	ldr	r3, [r3, #8]
 8000bb6:	687a      	ldr	r2, [r7, #4]
 8000bb8:	4611      	mov	r1, r2
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f7ff ff09 	bl	80009d2 <_ZN9Interrupt9subscribeEP12Interrupting>
		}
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	3708      	adds	r7, #8
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	08009d08 	.word	0x08009d08

08000bd0 <_ZN4ADC_13ADC_interrupt9interruptEv>:
		void interrupt() override {
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
			parent.adc_interrupt();
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	685b      	ldr	r3, [r3, #4]
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f7ff ff15 	bl	8000a0c <_ZN4ADC_13adc_interruptEv>
		}
 8000be2:	bf00      	nop
 8000be4:	3708      	adds	r7, #8
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
	...

08000bec <_ZN4ADC_17ADC_INJ_interruptC1ERS_>:
	} adc_ { *this };

	struct ADC_INJ_interrupt : Interrupting {
		Parent &parent;
		ADC_INJ_interrupt(Parent &parent) :
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
 8000bf4:	6039      	str	r1, [r7, #0]
				parent(parent) {
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f7ff ffbb 	bl	8000b74 <_ZN12InterruptingC1Ev>
 8000bfe:	4a09      	ldr	r2, [pc, #36]	; (8000c24 <_ZN4ADC_17ADC_INJ_interruptC1ERS_+0x38>)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	601a      	str	r2, [r3, #0]
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	683a      	ldr	r2, [r7, #0]
 8000c08:	605a      	str	r2, [r3, #4]
			parent.adc_injected_callback.subscribe(this);
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	68db      	ldr	r3, [r3, #12]
 8000c0e:	687a      	ldr	r2, [r7, #4]
 8000c10:	4611      	mov	r1, r2
 8000c12:	4618      	mov	r0, r3
 8000c14:	f7ff fedd 	bl	80009d2 <_ZN9Interrupt9subscribeEP12Interrupting>
		}
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	3708      	adds	r7, #8
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	08009cfc 	.word	0x08009cfc

08000c28 <_ZN4ADC_17ADC_INJ_interrupt9interruptEv>:
		void interrupt() override {
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
			parent.adc_injected_interrupt();
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	685b      	ldr	r3, [r3, #4]
 8000c34:	4618      	mov	r0, r3
 8000c36:	f7ff fef7 	bl	8000a28 <_ZN4ADC_22adc_injected_interruptEv>
		}
 8000c3a:	bf00      	nop
 8000c3c:	3708      	adds	r7, #8
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}
	...

08000c44 <_ZN4ADC_C1ER9InterruptS1_ht>:
	} adc_injected_ { *this };

public:

	ADC_(Interrupt& adc_callback, Interrupt& adc_injected_callback, uint8_t qty_channel, uint16_t time_refresh)
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b084      	sub	sp, #16
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	60f8      	str	r0, [r7, #12]
 8000c4c:	60b9      	str	r1, [r7, #8]
 8000c4e:	607a      	str	r2, [r7, #4]
 8000c50:	70fb      	strb	r3, [r7, #3]
    : adc_callback {adc_callback}
    , adc_injected_callback {adc_injected_callback}
    , qty_channel  {qty_channel}
    , time_refresh {time_refresh}
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	4618      	mov	r0, r3
 8000c56:	f7ff fda3 	bl	80007a0 <_ZN14TickSubscriberC1Ev>
 8000c5a:	4a33      	ldr	r2, [pc, #204]	; (8000d28 <_ZN4ADC_C1ER9InterruptS1_ht+0xe4>)
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	68ba      	ldr	r2, [r7, #8]
 8000c64:	609a      	str	r2, [r3, #8]
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	687a      	ldr	r2, [r7, #4]
 8000c6a:	60da      	str	r2, [r3, #12]
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	78fa      	ldrb	r2, [r7, #3]
 8000c70:	741a      	strb	r2, [r3, #16]
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	8b3a      	ldrh	r2, [r7, #24]
 8000c76:	825a      	strh	r2, [r3, #18]
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	829a      	strh	r2, [r3, #20]
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	3316      	adds	r3, #22
 8000c82:	2200      	movs	r2, #0
 8000c84:	601a      	str	r2, [r3, #0]
 8000c86:	809a      	strh	r2, [r3, #4]
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	331c      	adds	r3, #28
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	601a      	str	r2, [r3, #0]
 8000c90:	605a      	str	r2, [r3, #4]
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	3324      	adds	r3, #36	; 0x24
 8000c96:	2200      	movs	r2, #0
 8000c98:	601a      	str	r2, [r3, #0]
 8000c9a:	605a      	str	r2, [r3, #4]
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	859a      	strh	r2, [r3, #44]	; 0x2c
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	85da      	strh	r2, [r3, #46]	; 0x2e
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	2200      	movs	r2, #0
 8000cac:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	2200      	movs	r2, #0
 8000cbc:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	2200      	movs	r2, #0
 8000ccc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	3336      	adds	r3, #54	; 0x36
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	601a      	str	r2, [r3, #0]
 8000cd8:	605a      	str	r2, [r3, #4]
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	2210      	movs	r2, #16
 8000cde:	87da      	strh	r2, [r3, #62]	; 0x3e
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	3344      	adds	r3, #68	; 0x44
 8000cec:	68f9      	ldr	r1, [r7, #12]
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f7ff ff50 	bl	8000b94 <_ZN4ADC_13ADC_interruptC1ERS_>
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	334c      	adds	r3, #76	; 0x4c
 8000cf8:	68f9      	ldr	r1, [r7, #12]
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f7ff ff76 	bl	8000bec <_ZN4ADC_17ADC_INJ_interruptC1ERS_>
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	2200      	movs	r2, #0
 8000d04:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
	{
		subscribed = false;
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	711a      	strb	r2, [r3, #4]
		if (time_refresh > 0)
 8000d0e:	8b3b      	ldrh	r3, [r7, #24]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d003      	beq.n	8000d1c <_ZN4ADC_C1ER9InterruptS1_ht+0xd8>
		  subscribe();
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	4618      	mov	r0, r3
 8000d18:	f7ff fd02 	bl	8000720 <_ZN14TickSubscriber9subscribeEv>
	}
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	4618      	mov	r0, r3
 8000d20:	3710      	adds	r7, #16
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	08009cf0 	.word	0x08009cf0

08000d2c <_ZN4ADC_14measure_offsetEv>:

	int16_t offset_I{0};

	void measure_offset() {
 8000d2c:	b480      	push	{r7}
 8000d2e:	b083      	sub	sp, #12
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
		work = false;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	2200      	movs	r2, #0
 8000d38:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	}
 8000d3c:	bf00      	nop
 8000d3e:	370c      	adds	r7, #12
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bc80      	pop	{r7}
 8000d44:	4770      	bx	lr

08000d46 <_ZN4ADC_13measure_valueEv>:

	void measure_value() {
 8000d46:	b480      	push	{r7}
 8000d48:	b083      	sub	sp, #12
 8000d4a:	af00      	add	r7, sp, #0
 8000d4c:	6078      	str	r0, [r7, #4]
		work = true;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	2201      	movs	r2, #1
 8000d52:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	}
 8000d56:	bf00      	nop
 8000d58:	370c      	adds	r7, #12
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bc80      	pop	{r7}
 8000d5e:	4770      	bx	lr

08000d60 <_ZN4ADC_ixEh>:

	uint16_t operator[](uint8_t i) {
 8000d60:	b480      	push	{r7}
 8000d62:	b083      	sub	sp, #12
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
 8000d68:	460b      	mov	r3, r1
 8000d6a:	70fb      	strb	r3, [r7, #3]
		return buffer[i];
 8000d6c:	78fb      	ldrb	r3, [r7, #3]
 8000d6e:	687a      	ldr	r2, [r7, #4]
 8000d70:	3308      	adds	r3, #8
 8000d72:	005b      	lsls	r3, r3, #1
 8000d74:	4413      	add	r3, r2
 8000d76:	88db      	ldrh	r3, [r3, #6]
	}
 8000d78:	4618      	mov	r0, r3
 8000d7a:	370c      	adds	r7, #12
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bc80      	pop	{r7}
 8000d80:	4770      	bx	lr

08000d82 <_ZN4ADC_13current_valueEv>:

	uint16_t current_value() {
 8000d82:	b480      	push	{r7}
 8000d84:	b083      	sub	sp, #12
 8000d86:	af00      	add	r7, sp, #0
 8000d88:	6078      	str	r0, [r7, #4]
		if (work)
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d002      	beq.n	8000d9a <_ZN4ADC_13current_valueEv+0x18>
		return current_value_;
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8000d98:	e000      	b.n	8000d9c <_ZN4ADC_13current_valueEv+0x1a>
		else return 0;
 8000d9a:	2300      	movs	r3, #0
	}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	370c      	adds	r7, #12
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bc80      	pop	{r7}
 8000da4:	4770      	bx	lr
	...

08000da8 <_ZN4ADC_6notifyEv>:
	bool is_error(){return error;}
	void reset_error(){error = false;}
	bool is_over_s(){return over_cur;}
	void reset_over_s(){over_cur = false;}

	void notify(){
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
		if (time++ >= time_refresh) {
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	8a9b      	ldrh	r3, [r3, #20]
 8000db4:	1c5a      	adds	r2, r3, #1
 8000db6:	b291      	uxth	r1, r2
 8000db8:	687a      	ldr	r2, [r7, #4]
 8000dba:	8291      	strh	r1, [r2, #20]
 8000dbc:	687a      	ldr	r2, [r7, #4]
 8000dbe:	8a52      	ldrh	r2, [r2, #18]
 8000dc0:	4293      	cmp	r3, r2
 8000dc2:	bf2c      	ite	cs
 8000dc4:	2301      	movcs	r3, #1
 8000dc6:	2300      	movcc	r3, #0
 8000dc8:	b2db      	uxtb	r3, r3
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d00b      	beq.n	8000de6 <_ZN4ADC_6notifyEv+0x3e>
		   time = 0;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	829a      	strh	r2, [r3, #20]
		   HAL_ADC_Start_DMA(&hadc1, (uint32_t*)buffer, qty_channel);
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	f103 0116 	add.w	r1, r3, #22
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	7c1b      	ldrb	r3, [r3, #16]
 8000dde:	461a      	mov	r2, r3
 8000de0:	480d      	ldr	r0, [pc, #52]	; (8000e18 <_ZN4ADC_6notifyEv+0x70>)
 8000de2:	f003 fdbf 	bl	8004964 <HAL_ADC_Start_DMA>
		}
		if( not time % 10 and not work)
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	8a9b      	ldrh	r3, [r3, #20]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	bf0c      	ite	eq
 8000dee:	2301      	moveq	r3, #1
 8000df0:	2300      	movne	r3, #0
 8000df2:	b2db      	uxtb	r3, r3
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d00a      	beq.n	8000e0e <_ZN4ADC_6notifyEv+0x66>
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8000dfe:	f083 0301 	eor.w	r3, r3, #1
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d002      	beq.n	8000e0e <_ZN4ADC_6notifyEv+0x66>
			HAL_ADCEx_InjectedStart_IT(&hadc2);
 8000e08:	4804      	ldr	r0, [pc, #16]	; (8000e1c <_ZN4ADC_6notifyEv+0x74>)
 8000e0a:	f004 f9a1 	bl	8005150 <HAL_ADCEx_InjectedStart_IT>
	}
 8000e0e:	bf00      	nop
 8000e10:	3708      	adds	r7, #8
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	20000104 	.word	0x20000104
 8000e1c:	20000134 	.word	0x20000134

08000e20 <HAL_ADC_ConvCpltCallback>:
};

Interrupt adc_callback;
Interrupt adc_injected_callback;

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef * hadc){
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1) //check if the interrupt comes from ACD1
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	4a04      	ldr	r2, [pc, #16]	; (8000e40 <HAL_ADC_ConvCpltCallback+0x20>)
 8000e2e:	4293      	cmp	r3, r2
 8000e30:	d102      	bne.n	8000e38 <HAL_ADC_ConvCpltCallback+0x18>
	{
		adc_callback.interrupt();
 8000e32:	4804      	ldr	r0, [pc, #16]	; (8000e44 <HAL_ADC_ConvCpltCallback+0x24>)
 8000e34:	f7ff fdda 	bl	80009ec <_ZN9Interrupt9interruptEv>
	}
}
 8000e38:	bf00      	nop
 8000e3a:	3708      	adds	r7, #8
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	40012400 	.word	0x40012400
 8000e44:	20000330 	.word	0x20000330

08000e48 <HAL_ADCEx_InjectedConvCpltCallback>:

void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc){
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC2) //check if the interrupt comes from ACD2
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a04      	ldr	r2, [pc, #16]	; (8000e68 <HAL_ADCEx_InjectedConvCpltCallback+0x20>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d102      	bne.n	8000e60 <HAL_ADCEx_InjectedConvCpltCallback+0x18>
	{
		adc_injected_callback.interrupt();
 8000e5a:	4804      	ldr	r0, [pc, #16]	; (8000e6c <HAL_ADCEx_InjectedConvCpltCallback+0x24>)
 8000e5c:	f7ff fdc6 	bl	80009ec <_ZN9Interrupt9interruptEv>
	}
}
 8000e60:	bf00      	nop
 8000e62:	3708      	adds	r7, #8
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	40012800 	.word	0x40012800
 8000e6c:	20000334 	.word	0x20000334

08000e70 <HAL_UART_TxCpltCallback>:

Interrupt interrupt_dma;
Interrupt interrupt_uart;


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4a04      	ldr	r2, [pc, #16]	; (8000e90 <HAL_UART_TxCpltCallback+0x20>)
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d102      	bne.n	8000e88 <HAL_UART_TxCpltCallback+0x18>
		interrupt_dma.interrupt();
 8000e82:	4804      	ldr	r0, [pc, #16]	; (8000e94 <HAL_UART_TxCpltCallback+0x24>)
 8000e84:	f7ff fdb2 	bl	80009ec <_ZN9Interrupt9interruptEv>
	}
}
 8000e88:	bf00      	nop
 8000e8a:	3708      	adds	r7, #8
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	40004800 	.word	0x40004800
 8000e94:	20000338 	.word	0x20000338

08000e98 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
 8000ea0:	460b      	mov	r3, r1
 8000ea2:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART3) {
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	4a04      	ldr	r2, [pc, #16]	; (8000ebc <HAL_UARTEx_RxEventCallback+0x24>)
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d102      	bne.n	8000eb4 <HAL_UARTEx_RxEventCallback+0x1c>
		interrupt_uart.interrupt();
 8000eae:	4804      	ldr	r0, [pc, #16]	; (8000ec0 <HAL_UARTEx_RxEventCallback+0x28>)
 8000eb0:	f7ff fd9c 	bl	80009ec <_ZN9Interrupt9interruptEv>
	}
}
 8000eb4:	bf00      	nop
 8000eb6:	3708      	adds	r7, #8
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	40004800 	.word	0x40004800
 8000ec0:	2000033c 	.word	0x2000033c

08000ec4 <_ZN9Convertor14TIM3_interruptC1ERS_>:

	using Parent = Convertor;

	struct TIM3_interrupt: Interrupting {
		Parent &parent;
		TIM3_interrupt(Parent &parent) :
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
 8000ecc:	6039      	str	r1, [r7, #0]
				parent(parent) {
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff fe4f 	bl	8000b74 <_ZN12InterruptingC1Ev>
 8000ed6:	4a09      	ldr	r2, [pc, #36]	; (8000efc <_ZN9Convertor14TIM3_interruptC1ERS_+0x38>)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	601a      	str	r2, [r3, #0]
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	683a      	ldr	r2, [r7, #0]
 8000ee0:	605a      	str	r2, [r3, #4]
			parent.period_callback.subscribe(this);
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	68db      	ldr	r3, [r3, #12]
 8000ee6:	687a      	ldr	r2, [r7, #4]
 8000ee8:	4611      	mov	r1, r2
 8000eea:	4618      	mov	r0, r3
 8000eec:	f7ff fd71 	bl	80009d2 <_ZN9Interrupt9subscribeEP12Interrupting>
		}
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	08009ce4 	.word	0x08009ce4

08000f00 <_ZN9Convertor14TIM3_interrupt9interruptEv>:
		void interrupt() override {
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
			parent.period_interrupt();
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f000 f85d 	bl	8000fcc <_ZN9Convertor16period_interruptEv>
		}
 8000f12:	bf00      	nop
 8000f14:	3708      	adds	r7, #8
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
	...

08000f1c <_ZN9Convertor24adc_comparator_interruptC1ERS_>:
	} tim3_interrupt { *this };

	struct adc_comparator_interrupt: Interrupting {
		Parent &parent;
		adc_comparator_interrupt(Parent &parent) :
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
 8000f24:	6039      	str	r1, [r7, #0]
				parent(parent) {
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f7ff fe23 	bl	8000b74 <_ZN12InterruptingC1Ev>
 8000f2e:	4a09      	ldr	r2, [pc, #36]	; (8000f54 <_ZN9Convertor24adc_comparator_interruptC1ERS_+0x38>)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	601a      	str	r2, [r3, #0]
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	683a      	ldr	r2, [r7, #0]
 8000f38:	605a      	str	r2, [r3, #4]
			parent.adc_comparator_callback.subscribe(this);
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	691b      	ldr	r3, [r3, #16]
 8000f3e:	687a      	ldr	r2, [r7, #4]
 8000f40:	4611      	mov	r1, r2
 8000f42:	4618      	mov	r0, r3
 8000f44:	f7ff fd45 	bl	80009d2 <_ZN9Interrupt9subscribeEP12Interrupting>
		}
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	3708      	adds	r7, #8
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	08009cd8 	.word	0x08009cd8

08000f58 <_ZN9Convertor24adc_comparator_interrupt9interruptEv>:
		void interrupt() override {
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
			parent.comparator_interrupt();
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	4618      	mov	r0, r3
 8000f66:	f000 f83f 	bl	8000fe8 <_ZN9Convertor20comparator_interruptEv>
		}
 8000f6a:	bf00      	nop
 8000f6c:	3708      	adds	r7, #8
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
	...

08000f74 <_ZN9Convertor17Holla_1_interruptC1ERS_>:
	} adc_comparator_ { *this };

	struct Holla_1_interrupt: Interrupting {
		Parent &parent;
		Holla_1_interrupt(Parent &parent) :
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
 8000f7c:	6039      	str	r1, [r7, #0]
				parent(parent) {
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	4618      	mov	r0, r3
 8000f82:	f7ff fdf7 	bl	8000b74 <_ZN12InterruptingC1Ev>
 8000f86:	4a09      	ldr	r2, [pc, #36]	; (8000fac <_ZN9Convertor17Holla_1_interruptC1ERS_+0x38>)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	601a      	str	r2, [r3, #0]
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	683a      	ldr	r2, [r7, #0]
 8000f90:	605a      	str	r2, [r3, #4]
			parent.ext_holla_1_callback.subscribe(this);
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	695b      	ldr	r3, [r3, #20]
 8000f96:	687a      	ldr	r2, [r7, #4]
 8000f98:	4611      	mov	r1, r2
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f7ff fd19 	bl	80009d2 <_ZN9Interrupt9subscribeEP12Interrupting>
		}
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3708      	adds	r7, #8
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	08009ccc 	.word	0x08009ccc

08000fb0 <_ZN9Convertor17Holla_1_interrupt9interruptEv>:
		void interrupt() override {
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
			parent.holla_1_callback();
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f000 f81d 	bl	8000ffc <_ZN9Convertor16holla_1_callbackEv>
		}
 8000fc2:	bf00      	nop
 8000fc4:	3708      	adds	r7, #8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
	...

08000fcc <_ZN9Convertor16period_interruptEv>:
	} holla_1_interrupt_ { *this };

	void period_interrupt(){
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]

		HAL_ADCEx_InjectedStart_IT(&hadc2);
 8000fd4:	4803      	ldr	r0, [pc, #12]	; (8000fe4 <_ZN9Convertor16period_interruptEv+0x18>)
 8000fd6:	f004 f8bb 	bl	8005150 <HAL_ADCEx_InjectedStart_IT>
	}
 8000fda:	bf00      	nop
 8000fdc:	3708      	adds	r7, #8
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	20000134 	.word	0x20000134

08000fe8 <_ZN9Convertor20comparator_interruptEv>:

	void comparator_interrupt() {
 8000fe8:	b480      	push	{r7}
 8000fea:	b083      	sub	sp, #12
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]

	}
 8000ff0:	bf00      	nop
 8000ff2:	370c      	adds	r7, #12
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bc80      	pop	{r7}
 8000ff8:	4770      	bx	lr
	...

08000ffc <_ZN9Convertor16holla_1_callbackEv>:

	void holla_1_callback(){
 8000ffc:	b590      	push	{r4, r7, lr}
 8000ffe:	b083      	sub	sp, #12
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]

		holla_1 = HAL_GPIO_ReadPin(GPIOC, holla_1_Pin);
 8001004:	2120      	movs	r1, #32
 8001006:	48a2      	ldr	r0, [pc, #648]	; (8001290 <_ZN9Convertor16holla_1_callbackEv+0x294>)
 8001008:	f006 f8ba 	bl	8007180 <HAL_GPIO_ReadPin>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	bf14      	ite	ne
 8001012:	2301      	movne	r3, #1
 8001014:	2300      	moveq	r3, #0
 8001016:	b2da      	uxtb	r2, r3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
		holla_2 = HAL_GPIO_ReadPin(GPIOB, holla_2_Pin);
 800101e:	2101      	movs	r1, #1
 8001020:	489c      	ldr	r0, [pc, #624]	; (8001294 <_ZN9Convertor16holla_1_callbackEv+0x298>)
 8001022:	f006 f8ad 	bl	8007180 <HAL_GPIO_ReadPin>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	bf14      	ite	ne
 800102c:	2301      	movne	r3, #1
 800102e:	2300      	moveq	r3, #0
 8001030:	b2da      	uxtb	r2, r3
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
		holla_3 = HAL_GPIO_ReadPin(GPIOB, holla_3_Pin);
 8001038:	2102      	movs	r1, #2
 800103a:	4896      	ldr	r0, [pc, #600]	; (8001294 <_ZN9Convertor16holla_1_callbackEv+0x298>)
 800103c:	f006 f8a0 	bl	8007180 <HAL_GPIO_ReadPin>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	bf14      	ite	ne
 8001046:	2301      	movne	r3, #1
 8001048:	2300      	moveq	r3, #0
 800104a:	b2da      	uxtb	r2, r3
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

		hallpos = ((HAL_GPIO_ReadPin(GPIOC, holla_1_Pin) << 2) | (HAL_GPIO_ReadPin(GPIOB, holla_2_Pin) << 1) | HAL_GPIO_ReadPin(GPIOB, holla_3_Pin));
 8001052:	2120      	movs	r1, #32
 8001054:	488e      	ldr	r0, [pc, #568]	; (8001290 <_ZN9Convertor16holla_1_callbackEv+0x294>)
 8001056:	f006 f893 	bl	8007180 <HAL_GPIO_ReadPin>
 800105a:	4603      	mov	r3, r0
 800105c:	009b      	lsls	r3, r3, #2
 800105e:	b25c      	sxtb	r4, r3
 8001060:	2101      	movs	r1, #1
 8001062:	488c      	ldr	r0, [pc, #560]	; (8001294 <_ZN9Convertor16holla_1_callbackEv+0x298>)
 8001064:	f006 f88c 	bl	8007180 <HAL_GPIO_ReadPin>
 8001068:	4603      	mov	r3, r0
 800106a:	005b      	lsls	r3, r3, #1
 800106c:	b25b      	sxtb	r3, r3
 800106e:	4323      	orrs	r3, r4
 8001070:	b25c      	sxtb	r4, r3
 8001072:	2102      	movs	r1, #2
 8001074:	4887      	ldr	r0, [pc, #540]	; (8001294 <_ZN9Convertor16holla_1_callbackEv+0x298>)
 8001076:	f006 f883 	bl	8007180 <HAL_GPIO_ReadPin>
 800107a:	4603      	mov	r3, r0
 800107c:	b25b      	sxtb	r3, r3
 800107e:	4323      	orrs	r3, r4
 8001080:	b25b      	sxtb	r3, r3
 8001082:	b2da      	uxtb	r2, r3
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

		switch (hallpos) {
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001090:	3b01      	subs	r3, #1
 8001092:	2b05      	cmp	r3, #5
 8001094:	f200 81a3 	bhi.w	80013de <_ZN9Convertor16holla_1_callbackEv+0x3e2>
 8001098:	a201      	add	r2, pc, #4	; (adr r2, 80010a0 <_ZN9Convertor16holla_1_callbackEv+0xa4>)
 800109a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800109e:	bf00      	nop
 80010a0:	08001245 	.word	0x08001245
 80010a4:	0800113d 	.word	0x0800113d
 80010a8:	080011c1 	.word	0x080011c1
 80010ac:	0800135b 	.word	0x0800135b
 80010b0:	080012d7 	.word	0x080012d7
 80010b4:	080010b9 	.word	0x080010b9
		case 6:
			if (not reverse) {
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80010be:	f083 0301 	eor.w	r3, r3, #1
 80010c2:	b2db      	uxtb	r3, r3
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d01c      	beq.n	8001102 <_ZN9Convertor16holla_1_callbackEv+0x106>
				TIM1->CCR1 = 0;
 80010c8:	4b73      	ldr	r3, [pc, #460]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	635a      	str	r2, [r3, #52]	; 0x34
				TIM1->CCR2 = duty_cycle;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 80010d2:	4b71      	ldr	r3, [pc, #452]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 80010d4:	639a      	str	r2, [r3, #56]	; 0x38
				TIM1->CCR3 = 0;
 80010d6:	4b70      	ldr	r3, [pc, #448]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 80010d8:	2200      	movs	r2, #0
 80010da:	63da      	str	r2, [r3, #60]	; 0x3c
				phase_a_low = false;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010e0:	2100      	movs	r1, #0
 80010e2:	4618      	mov	r0, r3
 80010e4:	f7ff fc54 	bl	8000990 <_ZN3PinaSEb>
				phase_b_low = false;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010ec:	2100      	movs	r1, #0
 80010ee:	4618      	mov	r0, r3
 80010f0:	f7ff fc4e 	bl	8000990 <_ZN3PinaSEb>
				phase_c_low = true;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010f8:	2101      	movs	r1, #1
 80010fa:	4618      	mov	r0, r3
 80010fc:	f7ff fc48 	bl	8000990 <_ZN3PinaSEb>
				phase_c_low = false;
				TIM1->CCR1 = 0;
				TIM1->CCR2 = 0;
				TIM1->CCR3 = duty_cycle;
			}
			break;
 8001100:	e16d      	b.n	80013de <_ZN9Convertor16holla_1_callbackEv+0x3e2>
				phase_a_low = false;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001106:	2100      	movs	r1, #0
 8001108:	4618      	mov	r0, r3
 800110a:	f7ff fc41 	bl	8000990 <_ZN3PinaSEb>
				phase_b_low = true;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001112:	2101      	movs	r1, #1
 8001114:	4618      	mov	r0, r3
 8001116:	f7ff fc3b 	bl	8000990 <_ZN3PinaSEb>
				phase_c_low = false;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800111e:	2100      	movs	r1, #0
 8001120:	4618      	mov	r0, r3
 8001122:	f7ff fc35 	bl	8000990 <_ZN3PinaSEb>
				TIM1->CCR1 = 0;
 8001126:	4b5c      	ldr	r3, [pc, #368]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 8001128:	2200      	movs	r2, #0
 800112a:	635a      	str	r2, [r3, #52]	; 0x34
				TIM1->CCR2 = 0;
 800112c:	4b5a      	ldr	r3, [pc, #360]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 800112e:	2200      	movs	r2, #0
 8001130:	639a      	str	r2, [r3, #56]	; 0x38
				TIM1->CCR3 = duty_cycle;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 8001136:	4b58      	ldr	r3, [pc, #352]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 8001138:	63da      	str	r2, [r3, #60]	; 0x3c
			break;
 800113a:	e150      	b.n	80013de <_ZN9Convertor16holla_1_callbackEv+0x3e2>
		case 2:
			if (not reverse) {
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001142:	f083 0301 	eor.w	r3, r3, #1
 8001146:	b2db      	uxtb	r3, r3
 8001148:	2b00      	cmp	r3, #0
 800114a:	d01c      	beq.n	8001186 <_ZN9Convertor16holla_1_callbackEv+0x18a>
				phase_a_low = true;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001150:	2101      	movs	r1, #1
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff fc1c 	bl	8000990 <_ZN3PinaSEb>
				phase_b_low = false;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800115c:	2100      	movs	r1, #0
 800115e:	4618      	mov	r0, r3
 8001160:	f7ff fc16 	bl	8000990 <_ZN3PinaSEb>
				phase_c_low = false;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001168:	2100      	movs	r1, #0
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff fc10 	bl	8000990 <_ZN3PinaSEb>
				TIM1->CCR1 = 0;
 8001170:	4b49      	ldr	r3, [pc, #292]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 8001172:	2200      	movs	r2, #0
 8001174:	635a      	str	r2, [r3, #52]	; 0x34
				TIM1->CCR2 = duty_cycle;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 800117a:	4b47      	ldr	r3, [pc, #284]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 800117c:	639a      	str	r2, [r3, #56]	; 0x38
				TIM1->CCR3 = 0;
 800117e:	4b46      	ldr	r3, [pc, #280]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 8001180:	2200      	movs	r2, #0
 8001182:	63da      	str	r2, [r3, #60]	; 0x3c
				TIM1->CCR3 = 0;
				phase_a_low = false;
				phase_b_low = true;
				phase_c_low = false;
			}
			break;
 8001184:	e12b      	b.n	80013de <_ZN9Convertor16holla_1_callbackEv+0x3e2>
				TIM1->CCR1 = duty_cycle;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 800118a:	4b43      	ldr	r3, [pc, #268]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 800118c:	635a      	str	r2, [r3, #52]	; 0x34
				TIM1->CCR2 = 0;
 800118e:	4b42      	ldr	r3, [pc, #264]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 8001190:	2200      	movs	r2, #0
 8001192:	639a      	str	r2, [r3, #56]	; 0x38
				TIM1->CCR3 = 0;
 8001194:	4b40      	ldr	r3, [pc, #256]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 8001196:	2200      	movs	r2, #0
 8001198:	63da      	str	r2, [r3, #60]	; 0x3c
				phase_a_low = false;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800119e:	2100      	movs	r1, #0
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff fbf5 	bl	8000990 <_ZN3PinaSEb>
				phase_b_low = true;
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011aa:	2101      	movs	r1, #1
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff fbef 	bl	8000990 <_ZN3PinaSEb>
				phase_c_low = false;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011b6:	2100      	movs	r1, #0
 80011b8:	4618      	mov	r0, r3
 80011ba:	f7ff fbe9 	bl	8000990 <_ZN3PinaSEb>
			break;
 80011be:	e10e      	b.n	80013de <_ZN9Convertor16holla_1_callbackEv+0x3e2>
		case 3:
			if (not reverse) {
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80011c6:	f083 0301 	eor.w	r3, r3, #1
 80011ca:	b2db      	uxtb	r3, r3
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d01c      	beq.n	800120a <_ZN9Convertor16holla_1_callbackEv+0x20e>
				phase_a_low = true;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011d4:	2101      	movs	r1, #1
 80011d6:	4618      	mov	r0, r3
 80011d8:	f7ff fbda 	bl	8000990 <_ZN3PinaSEb>
				phase_c_low = false;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011e0:	2100      	movs	r1, #0
 80011e2:	4618      	mov	r0, r3
 80011e4:	f7ff fbd4 	bl	8000990 <_ZN3PinaSEb>
				phase_b_low = false;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011ec:	2100      	movs	r1, #0
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7ff fbce 	bl	8000990 <_ZN3PinaSEb>
				TIM1->CCR2 = 0;
 80011f4:	4b28      	ldr	r3, [pc, #160]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	639a      	str	r2, [r3, #56]	; 0x38
				TIM1->CCR3 = duty_cycle;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 80011fe:	4b26      	ldr	r3, [pc, #152]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 8001200:	63da      	str	r2, [r3, #60]	; 0x3c
				TIM1->CCR1 = 0;
 8001202:	4b25      	ldr	r3, [pc, #148]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 8001204:	2200      	movs	r2, #0
 8001206:	635a      	str	r2, [r3, #52]	; 0x34
				TIM1->CCR3 = 0;
				phase_a_low = false;
				phase_b_low = false;
				phase_c_low = true;
			}
			break;
 8001208:	e0e9      	b.n	80013de <_ZN9Convertor16holla_1_callbackEv+0x3e2>
				TIM1->CCR1 = duty_cycle;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 800120e:	4b22      	ldr	r3, [pc, #136]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 8001210:	635a      	str	r2, [r3, #52]	; 0x34
				TIM1->CCR2 = 0;
 8001212:	4b21      	ldr	r3, [pc, #132]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 8001214:	2200      	movs	r2, #0
 8001216:	639a      	str	r2, [r3, #56]	; 0x38
				TIM1->CCR3 = 0;
 8001218:	4b1f      	ldr	r3, [pc, #124]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 800121a:	2200      	movs	r2, #0
 800121c:	63da      	str	r2, [r3, #60]	; 0x3c
				phase_a_low = false;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001222:	2100      	movs	r1, #0
 8001224:	4618      	mov	r0, r3
 8001226:	f7ff fbb3 	bl	8000990 <_ZN3PinaSEb>
				phase_b_low = false;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800122e:	2100      	movs	r1, #0
 8001230:	4618      	mov	r0, r3
 8001232:	f7ff fbad 	bl	8000990 <_ZN3PinaSEb>
				phase_c_low = true;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800123a:	2101      	movs	r1, #1
 800123c:	4618      	mov	r0, r3
 800123e:	f7ff fba7 	bl	8000990 <_ZN3PinaSEb>
			break;
 8001242:	e0cc      	b.n	80013de <_ZN9Convertor16holla_1_callbackEv+0x3e2>
		case 1:
			if (not reverse) {
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800124a:	f083 0301 	eor.w	r3, r3, #1
 800124e:	b2db      	uxtb	r3, r3
 8001250:	2b00      	cmp	r3, #0
 8001252:	d023      	beq.n	800129c <_ZN9Convertor16holla_1_callbackEv+0x2a0>
				phase_a_low = false;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001258:	2100      	movs	r1, #0
 800125a:	4618      	mov	r0, r3
 800125c:	f7ff fb98 	bl	8000990 <_ZN3PinaSEb>
				phase_b_low = true;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001264:	2101      	movs	r1, #1
 8001266:	4618      	mov	r0, r3
 8001268:	f7ff fb92 	bl	8000990 <_ZN3PinaSEb>
				phase_c_low = false;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001270:	2100      	movs	r1, #0
 8001272:	4618      	mov	r0, r3
 8001274:	f7ff fb8c 	bl	8000990 <_ZN3PinaSEb>
				TIM1->CCR1 = 0;
 8001278:	4b07      	ldr	r3, [pc, #28]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 800127a:	2200      	movs	r2, #0
 800127c:	635a      	str	r2, [r3, #52]	; 0x34
				TIM1->CCR2 = 0;
 800127e:	4b06      	ldr	r3, [pc, #24]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 8001280:	2200      	movs	r2, #0
 8001282:	639a      	str	r2, [r3, #56]	; 0x38
				TIM1->CCR3 = duty_cycle;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 8001288:	4b03      	ldr	r3, [pc, #12]	; (8001298 <_ZN9Convertor16holla_1_callbackEv+0x29c>)
 800128a:	63da      	str	r2, [r3, #60]	; 0x3c
				TIM1->CCR3 = 0;
				phase_a_low = false;
				phase_b_low = false;
				phase_c_low = true;
			}
			break;
 800128c:	e0a7      	b.n	80013de <_ZN9Convertor16holla_1_callbackEv+0x3e2>
 800128e:	bf00      	nop
 8001290:	40011000 	.word	0x40011000
 8001294:	40010c00 	.word	0x40010c00
 8001298:	40012c00 	.word	0x40012c00
				TIM1->CCR1 = 0;
 800129c:	4b7b      	ldr	r3, [pc, #492]	; (800148c <_ZN9Convertor16holla_1_callbackEv+0x490>)
 800129e:	2200      	movs	r2, #0
 80012a0:	635a      	str	r2, [r3, #52]	; 0x34
				TIM1->CCR2 = duty_cycle;
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 80012a6:	4b79      	ldr	r3, [pc, #484]	; (800148c <_ZN9Convertor16holla_1_callbackEv+0x490>)
 80012a8:	639a      	str	r2, [r3, #56]	; 0x38
				TIM1->CCR3 = 0;
 80012aa:	4b78      	ldr	r3, [pc, #480]	; (800148c <_ZN9Convertor16holla_1_callbackEv+0x490>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	63da      	str	r2, [r3, #60]	; 0x3c
				phase_a_low = false;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012b4:	2100      	movs	r1, #0
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff fb6a 	bl	8000990 <_ZN3PinaSEb>
				phase_b_low = false;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012c0:	2100      	movs	r1, #0
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7ff fb64 	bl	8000990 <_ZN3PinaSEb>
				phase_c_low = true;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012cc:	2101      	movs	r1, #1
 80012ce:	4618      	mov	r0, r3
 80012d0:	f7ff fb5e 	bl	8000990 <_ZN3PinaSEb>
			break;
 80012d4:	e083      	b.n	80013de <_ZN9Convertor16holla_1_callbackEv+0x3e2>
		case 5:
			if (not reverse) {
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80012dc:	f083 0301 	eor.w	r3, r3, #1
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d01c      	beq.n	8001320 <_ZN9Convertor16holla_1_callbackEv+0x324>
				TIM1->CCR1 = duty_cycle;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 80012ea:	4b68      	ldr	r3, [pc, #416]	; (800148c <_ZN9Convertor16holla_1_callbackEv+0x490>)
 80012ec:	635a      	str	r2, [r3, #52]	; 0x34
				TIM1->CCR2 = 0;
 80012ee:	4b67      	ldr	r3, [pc, #412]	; (800148c <_ZN9Convertor16holla_1_callbackEv+0x490>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	639a      	str	r2, [r3, #56]	; 0x38
				TIM1->CCR3 = 0;
 80012f4:	4b65      	ldr	r3, [pc, #404]	; (800148c <_ZN9Convertor16holla_1_callbackEv+0x490>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	63da      	str	r2, [r3, #60]	; 0x3c
				phase_a_low = false;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012fe:	2100      	movs	r1, #0
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff fb45 	bl	8000990 <_ZN3PinaSEb>
				phase_b_low = true;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800130a:	2101      	movs	r1, #1
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff fb3f 	bl	8000990 <_ZN3PinaSEb>
				phase_c_low = false;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001316:	2100      	movs	r1, #0
 8001318:	4618      	mov	r0, r3
 800131a:	f7ff fb39 	bl	8000990 <_ZN3PinaSEb>
				phase_c_low = false;
				TIM1->CCR1 = 0;
				TIM1->CCR2 = duty_cycle;
				TIM1->CCR3 = 0;
			}
			break;
 800131e:	e05e      	b.n	80013de <_ZN9Convertor16holla_1_callbackEv+0x3e2>
				phase_a_low = true;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001324:	2101      	movs	r1, #1
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff fb32 	bl	8000990 <_ZN3PinaSEb>
				phase_b_low = false;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001330:	2100      	movs	r1, #0
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff fb2c 	bl	8000990 <_ZN3PinaSEb>
				phase_c_low = false;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800133c:	2100      	movs	r1, #0
 800133e:	4618      	mov	r0, r3
 8001340:	f7ff fb26 	bl	8000990 <_ZN3PinaSEb>
				TIM1->CCR1 = 0;
 8001344:	4b51      	ldr	r3, [pc, #324]	; (800148c <_ZN9Convertor16holla_1_callbackEv+0x490>)
 8001346:	2200      	movs	r2, #0
 8001348:	635a      	str	r2, [r3, #52]	; 0x34
				TIM1->CCR2 = duty_cycle;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 800134e:	4b4f      	ldr	r3, [pc, #316]	; (800148c <_ZN9Convertor16holla_1_callbackEv+0x490>)
 8001350:	639a      	str	r2, [r3, #56]	; 0x38
				TIM1->CCR3 = 0;
 8001352:	4b4e      	ldr	r3, [pc, #312]	; (800148c <_ZN9Convertor16holla_1_callbackEv+0x490>)
 8001354:	2200      	movs	r2, #0
 8001356:	63da      	str	r2, [r3, #60]	; 0x3c
			break;
 8001358:	e041      	b.n	80013de <_ZN9Convertor16holla_1_callbackEv+0x3e2>
		case 4:
			if (not reverse) {
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001360:	f083 0301 	eor.w	r3, r3, #1
 8001364:	b2db      	uxtb	r3, r3
 8001366:	2b00      	cmp	r3, #0
 8001368:	d01c      	beq.n	80013a4 <_ZN9Convertor16holla_1_callbackEv+0x3a8>
				phase_a_low = false;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800136e:	2100      	movs	r1, #0
 8001370:	4618      	mov	r0, r3
 8001372:	f7ff fb0d 	bl	8000990 <_ZN3PinaSEb>
				phase_b_low = false;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800137a:	2100      	movs	r1, #0
 800137c:	4618      	mov	r0, r3
 800137e:	f7ff fb07 	bl	8000990 <_ZN3PinaSEb>
				phase_c_low = true;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001386:	2101      	movs	r1, #1
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff fb01 	bl	8000990 <_ZN3PinaSEb>
				TIM1->CCR1 = duty_cycle;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 8001392:	4b3e      	ldr	r3, [pc, #248]	; (800148c <_ZN9Convertor16holla_1_callbackEv+0x490>)
 8001394:	635a      	str	r2, [r3, #52]	; 0x34
				TIM1->CCR2 = 0;
 8001396:	4b3d      	ldr	r3, [pc, #244]	; (800148c <_ZN9Convertor16holla_1_callbackEv+0x490>)
 8001398:	2200      	movs	r2, #0
 800139a:	639a      	str	r2, [r3, #56]	; 0x38
				TIM1->CCR3 = 0;
 800139c:	4b3b      	ldr	r3, [pc, #236]	; (800148c <_ZN9Convertor16holla_1_callbackEv+0x490>)
 800139e:	2200      	movs	r2, #0
 80013a0:	63da      	str	r2, [r3, #60]	; 0x3c
				phase_c_low = false;
				TIM1->CCR1 = 0;
				TIM1->CCR2 = 0;
				TIM1->CCR3 = duty_cycle;
			}
			break;
 80013a2:	e01b      	b.n	80013dc <_ZN9Convertor16holla_1_callbackEv+0x3e0>
				phase_a_low = true;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013a8:	2101      	movs	r1, #1
 80013aa:	4618      	mov	r0, r3
 80013ac:	f7ff faf0 	bl	8000990 <_ZN3PinaSEb>
				phase_b_low = false;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013b4:	2100      	movs	r1, #0
 80013b6:	4618      	mov	r0, r3
 80013b8:	f7ff faea 	bl	8000990 <_ZN3PinaSEb>
				phase_c_low = false;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013c0:	2100      	movs	r1, #0
 80013c2:	4618      	mov	r0, r3
 80013c4:	f7ff fae4 	bl	8000990 <_ZN3PinaSEb>
				TIM1->CCR1 = 0;
 80013c8:	4b30      	ldr	r3, [pc, #192]	; (800148c <_ZN9Convertor16holla_1_callbackEv+0x490>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	635a      	str	r2, [r3, #52]	; 0x34
				TIM1->CCR2 = 0;
 80013ce:	4b2f      	ldr	r3, [pc, #188]	; (800148c <_ZN9Convertor16holla_1_callbackEv+0x490>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	639a      	str	r2, [r3, #56]	; 0x38
				TIM1->CCR3 = duty_cycle;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 80013d8:	4b2c      	ldr	r3, [pc, #176]	; (800148c <_ZN9Convertor16holla_1_callbackEv+0x490>)
 80013da:	63da      	str	r2, [r3, #60]	; 0x3c
			break;
 80013dc:	bf00      	nop
//			step--;
//		else
//			step++;


		if (pin == 1 or pin == 2) {
 80013de:	4b2c      	ldr	r3, [pc, #176]	; (8001490 <_ZN9Convertor16holla_1_callbackEv+0x494>)
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	2b01      	cmp	r3, #1
 80013e4:	d003      	beq.n	80013ee <_ZN9Convertor16holla_1_callbackEv+0x3f2>
 80013e6:	4b2a      	ldr	r3, [pc, #168]	; (8001490 <_ZN9Convertor16holla_1_callbackEv+0x494>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	2b02      	cmp	r3, #2
 80013ec:	d149      	bne.n	8001482 <_ZN9Convertor16holla_1_callbackEv+0x486>
			if (pin == 1 or pin == 2) {
 80013ee:	4b28      	ldr	r3, [pc, #160]	; (8001490 <_ZN9Convertor16holla_1_callbackEv+0x494>)
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	2b01      	cmp	r3, #1
 80013f4:	d003      	beq.n	80013fe <_ZN9Convertor16holla_1_callbackEv+0x402>
 80013f6:	4b26      	ldr	r3, [pc, #152]	; (8001490 <_ZN9Convertor16holla_1_callbackEv+0x494>)
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	2b02      	cmp	r3, #2
 80013fc:	d141      	bne.n	8001482 <_ZN9Convertor16holla_1_callbackEv+0x486>
				if (holla_1 != last_1) {
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	f893 203e 	ldrb.w	r2, [r3, #62]	; 0x3e
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800140a:	429a      	cmp	r2, r3
 800140c:	d012      	beq.n	8001434 <_ZN9Convertor16holla_1_callbackEv+0x438>
					if (holla_1 == holla_2)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	f893 203e 	ldrb.w	r2, [r3, #62]	; 0x3e
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800141a:	429a      	cmp	r2, r3
 800141c:	d105      	bne.n	800142a <_ZN9Convertor16holla_1_callbackEv+0x42e>
						step++;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001422:	1c5a      	adds	r2, r3, #1
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	635a      	str	r2, [r3, #52]	; 0x34
 8001428:	e004      	b.n	8001434 <_ZN9Convertor16holla_1_callbackEv+0x438>
					else
						step--;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800142e:	1e5a      	subs	r2, r3, #1
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	635a      	str	r2, [r3, #52]	; 0x34
				}

				if (holla_2 != last_2) {
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	f893 203f 	ldrb.w	r2, [r3, #63]	; 0x3f
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001440:	429a      	cmp	r2, r3
 8001442:	d012      	beq.n	800146a <_ZN9Convertor16holla_1_callbackEv+0x46e>
					if (holla_1 != holla_2)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	f893 203e 	ldrb.w	r2, [r3, #62]	; 0x3e
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001450:	429a      	cmp	r2, r3
 8001452:	d005      	beq.n	8001460 <_ZN9Convertor16holla_1_callbackEv+0x464>
						step++;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001458:	1c5a      	adds	r2, r3, #1
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	635a      	str	r2, [r3, #52]	; 0x34
 800145e:	e004      	b.n	800146a <_ZN9Convertor16holla_1_callbackEv+0x46e>
					else
						step--;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001464:	1e5a      	subs	r2, r3, #1
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	635a      	str	r2, [r3, #52]	; 0x34
				}

				last_1 = holla_1;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	f893 203e 	ldrb.w	r2, [r3, #62]	; 0x3e
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
				last_2 = holla_2;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	f893 203f 	ldrb.w	r2, [r3, #63]	; 0x3f
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
//		}
//
//		if(not enable or not HAL_GPIO_ReadPin(GPIOB, holla_3_Pin)){
//			time_3 = 0;
//		}
	}
 8001482:	bf00      	nop
 8001484:	370c      	adds	r7, #12
 8001486:	46bd      	mov	sp, r7
 8001488:	bd90      	pop	{r4, r7, pc}
 800148a:	bf00      	nop
 800148c:	40012c00 	.word	0x40012c00
 8001490:	20000340 	.word	0x20000340

08001494 <_ZN9ConvertorC1ER4ADC_R9InterruptS3_S3_R3PinS5_S5_S5_S5_S5_>:

public:

	Convertor(ADC_& adc, Interrupt& period_callback, Interrupt& adc_comparator_callback
 8001494:	b590      	push	{r4, r7, lr}
 8001496:	b085      	sub	sp, #20
 8001498:	af00      	add	r7, sp, #0
 800149a:	60f8      	str	r0, [r7, #12]
 800149c:	60b9      	str	r1, [r7, #8]
 800149e:	607a      	str	r2, [r7, #4]
 80014a0:	603b      	str	r3, [r7, #0]
			, Pin& phase_a_low, Pin& phase_b_low, Pin& phase_c_low)
	: adc{adc}, period_callback{period_callback}, adc_comparator_callback{adc_comparator_callback}
	, ext_holla_1_callback{ext_holla_1_callback}
	, led_red{led_red}
	, en_holla{en_holla}, error_holla{error_holla}
	, phase_a_low{phase_a_low}, phase_b_low{phase_b_low}, phase_c_low{phase_c_low}
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	4618      	mov	r0, r3
 80014a6:	f7ff f97b 	bl	80007a0 <_ZN14TickSubscriberC1Ev>
 80014aa:	4a4a      	ldr	r2, [pc, #296]	; (80015d4 <_ZN9ConvertorC1ER4ADC_R9InterruptS3_S3_R3PinS5_S5_S5_S5_S5_+0x140>)
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	68ba      	ldr	r2, [r7, #8]
 80014b4:	609a      	str	r2, [r3, #8]
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	687a      	ldr	r2, [r7, #4]
 80014ba:	60da      	str	r2, [r3, #12]
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	683a      	ldr	r2, [r7, #0]
 80014c0:	611a      	str	r2, [r3, #16]
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	6a3a      	ldr	r2, [r7, #32]
 80014c6:	615a      	str	r2, [r3, #20]
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80014cc:	619a      	str	r2, [r3, #24]
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80014d2:	61da      	str	r2, [r3, #28]
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80014d8:	621a      	str	r2, [r3, #32]
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80014de:	625a      	str	r2, [r3, #36]	; 0x24
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80014e4:	629a      	str	r2, [r3, #40]	; 0x28
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80014ea:	62da      	str	r2, [r3, #44]	; 0x2c
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	2201      	movs	r2, #1
 80014f0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	2200      	movs	r2, #0
 80014f8:	635a      	str	r2, [r3, #52]	; 0x34
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	2200      	movs	r2, #0
 80014fe:	871a      	strh	r2, [r3, #56]	; 0x38
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	2200      	movs	r2, #0
 8001504:	875a      	strh	r2, [r3, #58]	; 0x3a
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	2200      	movs	r2, #0
 800150a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	2200      	movs	r2, #0
 8001512:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	2200      	movs	r2, #0
 800151a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	2200      	movs	r2, #0
 8001522:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	2200      	movs	r2, #0
 800152a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	2200      	movs	r2, #0
 8001532:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	2200      	movs	r2, #0
 800153a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	3344      	adds	r3, #68	; 0x44
 8001542:	68f9      	ldr	r1, [r7, #12]
 8001544:	4618      	mov	r0, r3
 8001546:	f7ff fcbd 	bl	8000ec4 <_ZN9Convertor14TIM3_interruptC1ERS_>
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	334c      	adds	r3, #76	; 0x4c
 800154e:	68f9      	ldr	r1, [r7, #12]
 8001550:	4618      	mov	r0, r3
 8001552:	f7ff fce3 	bl	8000f1c <_ZN9Convertor24adc_comparator_interruptC1ERS_>
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	3354      	adds	r3, #84	; 0x54
 800155a:	68f9      	ldr	r1, [r7, #12]
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff fd09 	bl	8000f74 <_ZN9Convertor17Holla_1_interruptC1ERS_>
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	2200      	movs	r2, #0
 8001566:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	2200      	movs	r2, #0
 800156e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	2200      	movs	r2, #0
 8001576:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	2200      	movs	r2, #0
 800157e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
	{
		hallpos = ((HAL_GPIO_ReadPin(GPIOC, holla_1_Pin) << 2) | (HAL_GPIO_ReadPin(GPIOB, holla_2_Pin) << 1) | HAL_GPIO_ReadPin(GPIOB, holla_3_Pin));
 8001582:	2120      	movs	r1, #32
 8001584:	4814      	ldr	r0, [pc, #80]	; (80015d8 <_ZN9ConvertorC1ER4ADC_R9InterruptS3_S3_R3PinS5_S5_S5_S5_S5_+0x144>)
 8001586:	f005 fdfb 	bl	8007180 <HAL_GPIO_ReadPin>
 800158a:	4603      	mov	r3, r0
 800158c:	009b      	lsls	r3, r3, #2
 800158e:	b25c      	sxtb	r4, r3
 8001590:	2101      	movs	r1, #1
 8001592:	4812      	ldr	r0, [pc, #72]	; (80015dc <_ZN9ConvertorC1ER4ADC_R9InterruptS3_S3_R3PinS5_S5_S5_S5_S5_+0x148>)
 8001594:	f005 fdf4 	bl	8007180 <HAL_GPIO_ReadPin>
 8001598:	4603      	mov	r3, r0
 800159a:	005b      	lsls	r3, r3, #1
 800159c:	b25b      	sxtb	r3, r3
 800159e:	4323      	orrs	r3, r4
 80015a0:	b25c      	sxtb	r4, r3
 80015a2:	2102      	movs	r1, #2
 80015a4:	480d      	ldr	r0, [pc, #52]	; (80015dc <_ZN9ConvertorC1ER4ADC_R9InterruptS3_S3_R3PinS5_S5_S5_S5_S5_+0x148>)
 80015a6:	f005 fdeb 	bl	8007180 <HAL_GPIO_ReadPin>
 80015aa:	4603      	mov	r3, r0
 80015ac:	b25b      	sxtb	r3, r3
 80015ae:	4323      	orrs	r3, r4
 80015b0:	b25b      	sxtb	r3, r3
 80015b2:	b2da      	uxtb	r2, r3
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		en_holla = true;
 80015ba:	2101      	movs	r1, #1
 80015bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80015be:	f7ff f9e7 	bl	8000990 <_ZN3PinaSEb>
//		stop();
		subscribed = false;
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	2200      	movs	r2, #0
 80015c6:	711a      	strb	r2, [r3, #4]
	}
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	4618      	mov	r0, r3
 80015cc:	3714      	adds	r7, #20
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd90      	pop	{r4, r7, pc}
 80015d2:	bf00      	nop
 80015d4:	08009cc0 	.word	0x08009cc0
 80015d8:	40011000 	.word	0x40011000
 80015dc:	40010c00 	.word	0x40010c00

080015e0 <_ZN9Convertor7forwardEv>:
	uint16_t time{0};
	uint16_t speed{0};
	int16_t prev_step{0};
	int16_t prev_step_drive{0};

	void forward() {
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
//		en_holla = true;
		pusk();
 80015e8:	6878      	ldr	r0, [r7, #4]
 80015ea:	f000 f8ff 	bl	80017ec <_ZN9Convertor4puskEv>
		holla_1_callback();
 80015ee:	6878      	ldr	r0, [r7, #4]
 80015f0:	f7ff fd04 	bl	8000ffc <_ZN9Convertor16holla_1_callbackEv>
		reverse = false;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2200      	movs	r2, #0
 80015f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

	}
 80015fc:	bf00      	nop
 80015fe:	3708      	adds	r7, #8
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}

08001604 <_ZN9Convertor4backEv>:

	void forward_step(){

	}

	void back() {
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
//		en_holla = true;
		pusk();
 800160c:	6878      	ldr	r0, [r7, #4]
 800160e:	f000 f8ed 	bl	80017ec <_ZN9Convertor4puskEv>
		holla_1_callback();
 8001612:	6878      	ldr	r0, [r7, #4]
 8001614:	f7ff fcf2 	bl	8000ffc <_ZN9Convertor16holla_1_callbackEv>
		reverse = true;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2201      	movs	r2, #1
 800161c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	}
 8001620:	bf00      	nop
 8001622:	3708      	adds	r7, #8
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}

08001628 <_ZN9Convertor5powerEt>:

	void back_step(){

	}

	void power(uint16_t percent) {
 8001628:	b480      	push	{r7}
 800162a:	b083      	sub	sp, #12
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	460b      	mov	r3, r1
 8001632:	807b      	strh	r3, [r7, #2]
		duty_cycle = 7200/100 * percent - 1;
 8001634:	887b      	ldrh	r3, [r7, #2]
 8001636:	461a      	mov	r2, r3
 8001638:	00d2      	lsls	r2, r2, #3
 800163a:	4413      	add	r3, r2
 800163c:	00db      	lsls	r3, r3, #3
 800163e:	b29b      	uxth	r3, r3
 8001640:	3b01      	subs	r3, #1
 8001642:	b29a      	uxth	r2, r3
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	875a      	strh	r2, [r3, #58]	; 0x3a
		if (duty_cycle > 7199) duty_cycle = 7199;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800164c:	f5b3 5fe1 	cmp.w	r3, #7200	; 0x1c20
 8001650:	d303      	bcc.n	800165a <_ZN9Convertor5powerEt+0x32>
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001658:	875a      	strh	r2, [r3, #58]	; 0x3a
	}
 800165a:	bf00      	nop
 800165c:	370c      	adds	r7, #12
 800165e:	46bd      	mov	sp, r7
 8001660:	bc80      	pop	{r7}
 8001662:	4770      	bx	lr

08001664 <_ZN9Convertor5stepsEv>:

	int16_t steps(){
 8001664:	b480      	push	{r7}
 8001666:	b083      	sub	sp, #12
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
		return step;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001670:	b21b      	sxth	r3, r3
	}
 8001672:	4618      	mov	r0, r3
 8001674:	370c      	adds	r7, #12
 8001676:	46bd      	mov	sp, r7
 8001678:	bc80      	pop	{r7}
 800167a:	4770      	bx	lr

0800167c <_ZN9Convertor11reset_stepsEv>:

	void reset_steps(){
 800167c:	b480      	push	{r7}
 800167e:	b083      	sub	sp, #12
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
		step = 0;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2200      	movs	r2, #0
 8001688:	635a      	str	r2, [r3, #52]	; 0x34
	}
 800168a:	bf00      	nop
 800168c:	370c      	adds	r7, #12
 800168e:	46bd      	mov	sp, r7
 8001690:	bc80      	pop	{r7}
 8001692:	4770      	bx	lr

08001694 <_ZN9Convertor3fixEv>:

	void set_max_steps(int16_t s) {
		max_steps = s;
	}

	void fix(){
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
		phase_a_low = true;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016a0:	2101      	movs	r1, #1
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7ff f974 	bl	8000990 <_ZN3PinaSEb>
		phase_b_low = true;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016ac:	2101      	movs	r1, #1
 80016ae:	4618      	mov	r0, r3
 80016b0:	f7ff f96e 	bl	8000990 <_ZN3PinaSEb>
		phase_c_low = true;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016b8:	2101      	movs	r1, #1
 80016ba:	4618      	mov	r0, r3
 80016bc:	f7ff f968 	bl	8000990 <_ZN3PinaSEb>
	}
 80016c0:	bf00      	nop
 80016c2:	3708      	adds	r7, #8
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}

080016c8 <_ZN9Convertor11current_fixEv>:

	void current_fix(){
 80016c8:	b480      	push	{r7}
 80016ca:	b083      	sub	sp, #12
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
		if(TIM1->CCR1 > TIM1->CCR2 and TIM1->CCR1 > TIM1->CCR3) {
 80016d0:	4b2b      	ldr	r3, [pc, #172]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 80016d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80016d4:	4b2a      	ldr	r3, [pc, #168]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 80016d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016d8:	429a      	cmp	r2, r3
 80016da:	d907      	bls.n	80016ec <_ZN9Convertor11current_fixEv+0x24>
 80016dc:	4b28      	ldr	r3, [pc, #160]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 80016de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80016e0:	4b27      	ldr	r3, [pc, #156]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 80016e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016e4:	429a      	cmp	r2, r3
 80016e6:	d901      	bls.n	80016ec <_ZN9Convertor11current_fixEv+0x24>
 80016e8:	2301      	movs	r3, #1
 80016ea:	e000      	b.n	80016ee <_ZN9Convertor11current_fixEv+0x26>
 80016ec:	2300      	movs	r3, #0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d00a      	beq.n	8001708 <_ZN9Convertor11current_fixEv+0x40>
			TIM1->CCR1 = 800;
 80016f2:	4b23      	ldr	r3, [pc, #140]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 80016f4:	f44f 7248 	mov.w	r2, #800	; 0x320
 80016f8:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR2 = 0;
 80016fa:	4b21      	ldr	r3, [pc, #132]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	639a      	str	r2, [r3, #56]	; 0x38
			TIM1->CCR3 = 0;
 8001700:	4b1f      	ldr	r3, [pc, #124]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 8001702:	2200      	movs	r2, #0
 8001704:	63da      	str	r2, [r3, #60]	; 0x3c
			TIM1->CCR1 = 0;
			TIM1->CCR2 = 0;
			TIM1->CCR3 = 800;
		}

	}
 8001706:	e036      	b.n	8001776 <_ZN9Convertor11current_fixEv+0xae>
		} else if(TIM1->CCR2 > TIM1->CCR1 and TIM1->CCR2 > TIM1->CCR3) {
 8001708:	4b1d      	ldr	r3, [pc, #116]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 800170a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800170c:	4b1c      	ldr	r3, [pc, #112]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 800170e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001710:	429a      	cmp	r2, r3
 8001712:	d907      	bls.n	8001724 <_ZN9Convertor11current_fixEv+0x5c>
 8001714:	4b1a      	ldr	r3, [pc, #104]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 8001716:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001718:	4b19      	ldr	r3, [pc, #100]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 800171a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800171c:	429a      	cmp	r2, r3
 800171e:	d901      	bls.n	8001724 <_ZN9Convertor11current_fixEv+0x5c>
 8001720:	2301      	movs	r3, #1
 8001722:	e000      	b.n	8001726 <_ZN9Convertor11current_fixEv+0x5e>
 8001724:	2300      	movs	r3, #0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d00a      	beq.n	8001740 <_ZN9Convertor11current_fixEv+0x78>
			TIM1->CCR1 = 0;
 800172a:	4b15      	ldr	r3, [pc, #84]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 800172c:	2200      	movs	r2, #0
 800172e:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR2 = 800;
 8001730:	4b13      	ldr	r3, [pc, #76]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 8001732:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001736:	639a      	str	r2, [r3, #56]	; 0x38
			TIM1->CCR3 = 0;
 8001738:	4b11      	ldr	r3, [pc, #68]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 800173a:	2200      	movs	r2, #0
 800173c:	63da      	str	r2, [r3, #60]	; 0x3c
	}
 800173e:	e01a      	b.n	8001776 <_ZN9Convertor11current_fixEv+0xae>
		} else if(TIM1->CCR3 > TIM1->CCR1 and TIM1->CCR3 > TIM1->CCR2) {
 8001740:	4b0f      	ldr	r3, [pc, #60]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 8001742:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001744:	4b0e      	ldr	r3, [pc, #56]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 8001746:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001748:	429a      	cmp	r2, r3
 800174a:	d907      	bls.n	800175c <_ZN9Convertor11current_fixEv+0x94>
 800174c:	4b0c      	ldr	r3, [pc, #48]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 800174e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001750:	4b0b      	ldr	r3, [pc, #44]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 8001752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001754:	429a      	cmp	r2, r3
 8001756:	d901      	bls.n	800175c <_ZN9Convertor11current_fixEv+0x94>
 8001758:	2301      	movs	r3, #1
 800175a:	e000      	b.n	800175e <_ZN9Convertor11current_fixEv+0x96>
 800175c:	2300      	movs	r3, #0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d009      	beq.n	8001776 <_ZN9Convertor11current_fixEv+0xae>
			TIM1->CCR1 = 0;
 8001762:	4b07      	ldr	r3, [pc, #28]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 8001764:	2200      	movs	r2, #0
 8001766:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR2 = 0;
 8001768:	4b05      	ldr	r3, [pc, #20]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 800176a:	2200      	movs	r2, #0
 800176c:	639a      	str	r2, [r3, #56]	; 0x38
			TIM1->CCR3 = 800;
 800176e:	4b04      	ldr	r3, [pc, #16]	; (8001780 <_ZN9Convertor11current_fixEv+0xb8>)
 8001770:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001774:	63da      	str	r2, [r3, #60]	; 0x3c
	}
 8001776:	bf00      	nop
 8001778:	370c      	adds	r7, #12
 800177a:	46bd      	mov	sp, r7
 800177c:	bc80      	pop	{r7}
 800177e:	4770      	bx	lr
 8001780:	40012c00 	.word	0x40012c00

08001784 <_ZN9Convertor12current_stopEv>:

	void current_stop(){
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
		TIM1->CCR1 = 0;
 800178c:	4b15      	ldr	r3, [pc, #84]	; (80017e4 <_ZN9Convertor12current_stopEv+0x60>)
 800178e:	2200      	movs	r2, #0
 8001790:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = 0;
 8001792:	4b14      	ldr	r3, [pc, #80]	; (80017e4 <_ZN9Convertor12current_stopEv+0x60>)
 8001794:	2200      	movs	r2, #0
 8001796:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3 = 0;
 8001798:	4b12      	ldr	r3, [pc, #72]	; (80017e4 <_ZN9Convertor12current_stopEv+0x60>)
 800179a:	2200      	movs	r2, #0
 800179c:	63da      	str	r2, [r3, #60]	; 0x3c
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 800179e:	2100      	movs	r1, #0
 80017a0:	4811      	ldr	r0, [pc, #68]	; (80017e8 <_ZN9Convertor12current_stopEv+0x64>)
 80017a2:	f006 fbe1 	bl	8007f68 <HAL_TIM_PWM_Stop>
		phase_a_low = false;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017aa:	2100      	movs	r1, #0
 80017ac:	4618      	mov	r0, r3
 80017ae:	f7ff f8ef 	bl	8000990 <_ZN3PinaSEb>
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 80017b2:	2104      	movs	r1, #4
 80017b4:	480c      	ldr	r0, [pc, #48]	; (80017e8 <_ZN9Convertor12current_stopEv+0x64>)
 80017b6:	f006 fbd7 	bl	8007f68 <HAL_TIM_PWM_Stop>
		phase_b_low = false;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017be:	2100      	movs	r1, #0
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7ff f8e5 	bl	8000990 <_ZN3PinaSEb>
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 80017c6:	2108      	movs	r1, #8
 80017c8:	4807      	ldr	r0, [pc, #28]	; (80017e8 <_ZN9Convertor12current_stopEv+0x64>)
 80017ca:	f006 fbcd 	bl	8007f68 <HAL_TIM_PWM_Stop>
		phase_c_low = false;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017d2:	2100      	movs	r1, #0
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7ff f8db 	bl	8000990 <_ZN3PinaSEb>
	}
 80017da:	bf00      	nop
 80017dc:	3708      	adds	r7, #8
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	40012c00 	.word	0x40012c00
 80017e8:	200001d0 	.word	0x200001d0

080017ec <_ZN9Convertor4puskEv>:
	bool check_holla(){
		return bool(error_holla);
	}


	void pusk() {
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]

		subscribe();
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	4618      	mov	r0, r3
 80017f8:	f7fe ff92 	bl	8000720 <_ZN14TickSubscriber9subscribeEv>

		phase_a_low = false;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001800:	2100      	movs	r1, #0
 8001802:	4618      	mov	r0, r3
 8001804:	f7ff f8c4 	bl	8000990 <_ZN3PinaSEb>
		phase_b_low = false;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800180c:	2100      	movs	r1, #0
 800180e:	4618      	mov	r0, r3
 8001810:	f7ff f8be 	bl	8000990 <_ZN3PinaSEb>
		phase_c_low = false;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001818:	2100      	movs	r1, #0
 800181a:	4618      	mov	r0, r3
 800181c:	f7ff f8b8 	bl	8000990 <_ZN3PinaSEb>

		TIM1->CCR1 = 0;
 8001820:	4b1b      	ldr	r3, [pc, #108]	; (8001890 <_ZN9Convertor4puskEv+0xa4>)
 8001822:	2200      	movs	r2, #0
 8001824:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = 0;
 8001826:	4b1a      	ldr	r3, [pc, #104]	; (8001890 <_ZN9Convertor4puskEv+0xa4>)
 8001828:	2200      	movs	r2, #0
 800182a:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3 = 0;
 800182c:	4b18      	ldr	r3, [pc, #96]	; (8001890 <_ZN9Convertor4puskEv+0xa4>)
 800182e:	2200      	movs	r2, #0
 8001830:	63da      	str	r2, [r3, #60]	; 0x3c

		TIM3->ARR = 99;
 8001832:	4b18      	ldr	r3, [pc, #96]	; (8001894 <_ZN9Convertor4puskEv+0xa8>)
 8001834:	2263      	movs	r2, #99	; 0x63
 8001836:	62da      	str	r2, [r3, #44]	; 0x2c

		HAL_TIM_Base_Start_IT(&htim3);
 8001838:	4817      	ldr	r0, [pc, #92]	; (8001898 <_ZN9Convertor4puskEv+0xac>)
 800183a:	f006 f9af 	bl	8007b9c <HAL_TIM_Base_Start_IT>

		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800183e:	2100      	movs	r1, #0
 8001840:	4816      	ldr	r0, [pc, #88]	; (800189c <_ZN9Convertor4puskEv+0xb0>)
 8001842:	f006 fad7 	bl	8007df4 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001846:	2104      	movs	r1, #4
 8001848:	4814      	ldr	r0, [pc, #80]	; (800189c <_ZN9Convertor4puskEv+0xb0>)
 800184a:	f006 fad3 	bl	8007df4 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800184e:	2108      	movs	r1, #8
 8001850:	4812      	ldr	r0, [pc, #72]	; (800189c <_ZN9Convertor4puskEv+0xb0>)
 8001852:	f006 facf 	bl	8007df4 <HAL_TIM_PWM_Start>

		adc.measure_value();
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	689b      	ldr	r3, [r3, #8]
 800185a:	4618      	mov	r0, r3
 800185c:	f7ff fa73 	bl	8000d46 <_ZN4ADC_13measure_valueEv>

//		timer.start(1000);

		enable = true;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2201      	movs	r2, #1
 8001864:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
		prev_step = step;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800186c:	b21a      	sxth	r2, r3
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
		speed = 10;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	220a      	movs	r2, #10
 8001878:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
		prev_step_drive = step;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001880:	b21a      	sxth	r2, r3
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

//		service.outData.error.current = false;

	}
 8001888:	bf00      	nop
 800188a:	3708      	adds	r7, #8
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	40012c00 	.word	0x40012c00
 8001894:	40000400 	.word	0x40000400
 8001898:	20000218 	.word	0x20000218
 800189c:	200001d0 	.word	0x200001d0

080018a0 <_ZN9Convertor4stopEv>:

	void stop() {
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]

		if(subscribed)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	791b      	ldrb	r3, [r3, #4]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d003      	beq.n	80018b8 <_ZN9Convertor4stopEv+0x18>
			unsubscribe();
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	4618      	mov	r0, r3
 80018b4:	f7fe ff4e 	bl	8000754 <_ZN14TickSubscriber11unsubscribeEv>

		TIM1->CCR1 = 0;
 80018b8:	4b20      	ldr	r3, [pc, #128]	; (800193c <_ZN9Convertor4stopEv+0x9c>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = 0;
 80018be:	4b1f      	ldr	r3, [pc, #124]	; (800193c <_ZN9Convertor4stopEv+0x9c>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3 = 0;
 80018c4:	4b1d      	ldr	r3, [pc, #116]	; (800193c <_ZN9Convertor4stopEv+0x9c>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	63da      	str	r2, [r3, #60]	; 0x3c
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80018ca:	2100      	movs	r1, #0
 80018cc:	481c      	ldr	r0, [pc, #112]	; (8001940 <_ZN9Convertor4stopEv+0xa0>)
 80018ce:	f006 fb4b 	bl	8007f68 <HAL_TIM_PWM_Stop>
		phase_a_low = false;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d6:	2100      	movs	r1, #0
 80018d8:	4618      	mov	r0, r3
 80018da:	f7ff f859 	bl	8000990 <_ZN3PinaSEb>
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 80018de:	2104      	movs	r1, #4
 80018e0:	4817      	ldr	r0, [pc, #92]	; (8001940 <_ZN9Convertor4stopEv+0xa0>)
 80018e2:	f006 fb41 	bl	8007f68 <HAL_TIM_PWM_Stop>
		phase_b_low = false;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018ea:	2100      	movs	r1, #0
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7ff f84f 	bl	8000990 <_ZN3PinaSEb>
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 80018f2:	2108      	movs	r1, #8
 80018f4:	4812      	ldr	r0, [pc, #72]	; (8001940 <_ZN9Convertor4stopEv+0xa0>)
 80018f6:	f006 fb37 	bl	8007f68 <HAL_TIM_PWM_Stop>
		phase_c_low = false;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018fe:	2100      	movs	r1, #0
 8001900:	4618      	mov	r0, r3
 8001902:	f7ff f845 	bl	8000990 <_ZN3PinaSEb>

		HAL_TIM_Base_Stop_IT(&htim3);
 8001906:	480f      	ldr	r0, [pc, #60]	; (8001944 <_ZN9Convertor4stopEv+0xa4>)
 8001908:	f006 f9a8 	bl	8007c5c <HAL_TIM_Base_Stop_IT>

//		en_holla = false;

		adc.measure_offset();
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	4618      	mov	r0, r3
 8001912:	f7ff fa0b 	bl	8000d2c <_ZN4ADC_14measure_offsetEv>

		enable = false;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2200      	movs	r2, #0
 800191a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

//		time_1 = 0;
//		time_2 = 0;
//		time_3 = 0;

		speed = 0;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2200      	movs	r2, #0
 8001922:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
		prev_step_drive = step;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800192a:	b21a      	sxth	r2, r3
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

	}
 8001932:	bf00      	nop
 8001934:	3708      	adds	r7, #8
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	40012c00 	.word	0x40012c00
 8001940:	200001d0 	.word	0x200001d0
 8001944:	20000218 	.word	0x20000218

08001948 <_ZN9Convertor7is_workEv>:

	void alarm() {

	}

	bool is_work(){
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
		return enable;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
	}
 8001956:	4618      	mov	r0, r3
 8001958:	370c      	adds	r7, #12
 800195a:	46bd      	mov	sp, r7
 800195c:	bc80      	pop	{r7}
 800195e:	4770      	bx	lr

08001960 <_ZN9Convertor8is_startEv>:

	bool is_start(){
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
		return abs(abs(step) - abs(prev_step_drive)) >= 50;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800196c:	2b00      	cmp	r3, #0
 800196e:	bfb8      	it	lt
 8001970:	425b      	neglt	r3, r3
 8001972:	687a      	ldr	r2, [r7, #4]
 8001974:	f9b2 2062 	ldrsh.w	r2, [r2, #98]	; 0x62
 8001978:	2a00      	cmp	r2, #0
 800197a:	bfb8      	it	lt
 800197c:	4252      	neglt	r2, r2
 800197e:	b292      	uxth	r2, r2
 8001980:	1a9b      	subs	r3, r3, r2
 8001982:	2b00      	cmp	r3, #0
 8001984:	bfb8      	it	lt
 8001986:	425b      	neglt	r3, r3
 8001988:	2b31      	cmp	r3, #49	; 0x31
 800198a:	bfcc      	ite	gt
 800198c:	2301      	movgt	r3, #1
 800198e:	2300      	movle	r3, #0
 8001990:	b2db      	uxtb	r3, r3
	}
 8001992:	4618      	mov	r0, r3
 8001994:	370c      	adds	r7, #12
 8001996:	46bd      	mov	sp, r7
 8001998:	bc80      	pop	{r7}
 800199a:	4770      	bx	lr

0800199c <_ZN9Convertor10equal_stepEv>:

	void equal_step(){
 800199c:	b480      	push	{r7}
 800199e:	b083      	sub	sp, #12
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
		prev_step_drive = step;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019a8:	b21a      	sxth	r2, r3
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
	}
 80019b0:	bf00      	nop
 80019b2:	370c      	adds	r7, #12
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bc80      	pop	{r7}
 80019b8:	4770      	bx	lr

080019ba <_ZN9Convertor6notifyEv>:

	void notify() {
 80019ba:	b480      	push	{r7}
 80019bc:	b083      	sub	sp, #12
 80019be:	af00      	add	r7, sp, #0
 80019c0:	6078      	str	r0, [r7, #4]
//		if (enable and HAL_GPIO_ReadPin(GPIOB, holla_3_Pin)) {
//			time_3++;
//		} else if (not enable or not HAL_GPIO_ReadPin(GPIOB, holla_3_Pin)) {
//			time_3 = 0;
//		}
		if(time++ >= 100) {
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80019c8:	1c5a      	adds	r2, r3, #1
 80019ca:	b291      	uxth	r1, r2
 80019cc:	687a      	ldr	r2, [r7, #4]
 80019ce:	f8a2 105c 	strh.w	r1, [r2, #92]	; 0x5c
 80019d2:	2b63      	cmp	r3, #99	; 0x63
 80019d4:	bf8c      	ite	hi
 80019d6:	2301      	movhi	r3, #1
 80019d8:	2300      	movls	r3, #0
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d016      	beq.n	8001a0e <_ZN9Convertor6notifyEv+0x54>
			time = 0;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2200      	movs	r2, #0
 80019e4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
			speed = abs(step - prev_step);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019ec:	687a      	ldr	r2, [r7, #4]
 80019ee:	f9b2 2060 	ldrsh.w	r2, [r2, #96]	; 0x60
 80019f2:	1a9b      	subs	r3, r3, r2
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	bfb8      	it	lt
 80019f8:	425b      	neglt	r3, r3
 80019fa:	b29a      	uxth	r2, r3
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
			prev_step = step;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a06:	b21a      	sxth	r2, r3
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
		}
	}
 8001a0e:	bf00      	nop
 8001a10:	370c      	adds	r7, #12
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bc80      	pop	{r7}
 8001a16:	4770      	bx	lr

08001a18 <HAL_TIM_PeriodElapsedCallback>:

Interrupt period_callback;
Interrupt adc_comparator_callback;
Interrupt ext_holla_1_callback;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim){
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3) //check if the interrupt comes from ACD2
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a04      	ldr	r2, [pc, #16]	; (8001a38 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d102      	bne.n	8001a30 <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		period_callback.interrupt();
 8001a2a:	4804      	ldr	r0, [pc, #16]	; (8001a3c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001a2c:	f7fe ffde 	bl	80009ec <_ZN9Interrupt9interruptEv>
	}
}
 8001a30:	bf00      	nop
 8001a32:	3708      	adds	r7, #8
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	40000400 	.word	0x40000400
 8001a3c:	20000344 	.word	0x20000344

08001a40 <HAL_ADC_LevelOutOfWindowCallback>:

void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc){
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC2) //check if the interrupt comes from ACD2
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a04      	ldr	r2, [pc, #16]	; (8001a60 <HAL_ADC_LevelOutOfWindowCallback+0x20>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d102      	bne.n	8001a58 <HAL_ADC_LevelOutOfWindowCallback+0x18>
	{
		adc_comparator_callback.interrupt();
 8001a52:	4804      	ldr	r0, [pc, #16]	; (8001a64 <HAL_ADC_LevelOutOfWindowCallback+0x24>)
 8001a54:	f7fe ffca 	bl	80009ec <_ZN9Interrupt9interruptEv>
	}
}
 8001a58:	bf00      	nop
 8001a5a:	3708      	adds	r7, #8
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	40012800 	.word	0x40012800
 8001a64:	20000348 	.word	0x20000348

08001a68 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t Holla){
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	4603      	mov	r3, r0
 8001a70:	80fb      	strh	r3, [r7, #6]


	if(Holla == holla_1_Pin or Holla == holla_2_Pin or Holla == holla_3_Pin) {
 8001a72:	88fb      	ldrh	r3, [r7, #6]
 8001a74:	2b20      	cmp	r3, #32
 8001a76:	d005      	beq.n	8001a84 <HAL_GPIO_EXTI_Callback+0x1c>
 8001a78:	88fb      	ldrh	r3, [r7, #6]
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	d002      	beq.n	8001a84 <HAL_GPIO_EXTI_Callback+0x1c>
 8001a7e:	88fb      	ldrh	r3, [r7, #6]
 8001a80:	2b02      	cmp	r3, #2
 8001a82:	d117      	bne.n	8001ab4 <HAL_GPIO_EXTI_Callback+0x4c>
			pin = 0;
 8001a84:	4b0d      	ldr	r3, [pc, #52]	; (8001abc <HAL_GPIO_EXTI_Callback+0x54>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	701a      	strb	r2, [r3, #0]

			if(Holla == holla_1_Pin) pin = 1;
 8001a8a:	88fb      	ldrh	r3, [r7, #6]
 8001a8c:	2b20      	cmp	r3, #32
 8001a8e:	d102      	bne.n	8001a96 <HAL_GPIO_EXTI_Callback+0x2e>
 8001a90:	4b0a      	ldr	r3, [pc, #40]	; (8001abc <HAL_GPIO_EXTI_Callback+0x54>)
 8001a92:	2201      	movs	r2, #1
 8001a94:	701a      	strb	r2, [r3, #0]
			if(Holla == holla_2_Pin) pin = 2;
 8001a96:	88fb      	ldrh	r3, [r7, #6]
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d102      	bne.n	8001aa2 <HAL_GPIO_EXTI_Callback+0x3a>
 8001a9c:	4b07      	ldr	r3, [pc, #28]	; (8001abc <HAL_GPIO_EXTI_Callback+0x54>)
 8001a9e:	2202      	movs	r2, #2
 8001aa0:	701a      	strb	r2, [r3, #0]
			if(Holla == holla_3_Pin) pin = 3;
 8001aa2:	88fb      	ldrh	r3, [r7, #6]
 8001aa4:	2b02      	cmp	r3, #2
 8001aa6:	d102      	bne.n	8001aae <HAL_GPIO_EXTI_Callback+0x46>
 8001aa8:	4b04      	ldr	r3, [pc, #16]	; (8001abc <HAL_GPIO_EXTI_Callback+0x54>)
 8001aaa:	2203      	movs	r2, #3
 8001aac:	701a      	strb	r2, [r3, #0]
		ext_holla_1_callback.interrupt();
 8001aae:	4804      	ldr	r0, [pc, #16]	; (8001ac0 <HAL_GPIO_EXTI_Callback+0x58>)
 8001ab0:	f7fe ff9c 	bl	80009ec <_ZN9Interrupt9interruptEv>
	}
}
 8001ab4:	bf00      	nop
 8001ab6:	3708      	adds	r7, #8
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	20000340 	.word	0x20000340
 8001ac0:	2000034c 	.word	0x2000034c

08001ac4 <HAL_CAN_RxFifo0MsgPendingCallback>:

//Interrupt interrupt_can_tx;
Interrupt interrupt_can_rx;

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  interrupt_can_rx.interrupt();
 8001acc:	4803      	ldr	r0, [pc, #12]	; (8001adc <HAL_CAN_RxFifo0MsgPendingCallback+0x18>)
 8001ace:	f7fe ff8d 	bl	80009ec <_ZN9Interrupt9interruptEv>
}
 8001ad2:	bf00      	nop
 8001ad4:	3708      	adds	r7, #8
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	20000350 	.word	0x20000350

08001ae0 <_ZN6DriverC1ER3CANI5In_id6Out_idER7ServiceI7In_data8Out_dataER9ConvertorR3PinSD_SD_SD_SD_SD_SD_SD_SD_>:
	uint16_t time{0};
	uint16_t time_save{0};

public:

	Driver( CAN<In_id, Out_id>& can, Service<In_data, Out_data>& service, Convertor& convertor
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b084      	sub	sp, #16
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	60f8      	str	r0, [r7, #12]
 8001ae8:	60b9      	str	r1, [r7, #8]
 8001aea:	607a      	str	r2, [r7, #4]
 8001aec:	603b      	str	r3, [r7, #0]
		  , Pin& led_red, Pin& led_green, Pin& open_in, Pin& close_in
		  , Pin& open_out, Pin& close_out, Pin& open_fb, Pin& close_fb, Pin& end)
		  : can{can}, service{service}, convertor{convertor}
	      , led_red{led_red}, led_green{led_green}, open_in{open_in}, close_in{close_in}
	      , open_out{open_out}, close_out{close_out}, open_fb{open_fb}, close_fb{close_fb}, end{end}
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7fe fe55 	bl	80007a0 <_ZN14TickSubscriberC1Ev>
 8001af6:	4a4a      	ldr	r2, [pc, #296]	; (8001c20 <_ZN6DriverC1ER3CANI5In_id6Out_idER7ServiceI7In_data8Out_dataER9ConvertorR3PinSD_SD_SD_SD_SD_SD_SD_SD_+0x140>)
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	601a      	str	r2, [r3, #0]
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	2200      	movs	r2, #0
 8001b00:	715a      	strb	r2, [r3, #5]
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	2203      	movs	r2, #3
 8001b06:	719a      	strb	r2, [r3, #6]
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	68ba      	ldr	r2, [r7, #8]
 8001b0c:	609a      	str	r2, [r3, #8]
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	687a      	ldr	r2, [r7, #4]
 8001b12:	60da      	str	r2, [r3, #12]
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	683a      	ldr	r2, [r7, #0]
 8001b18:	611a      	str	r2, [r3, #16]
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	69ba      	ldr	r2, [r7, #24]
 8001b1e:	615a      	str	r2, [r3, #20]
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	69fa      	ldr	r2, [r7, #28]
 8001b24:	619a      	str	r2, [r3, #24]
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	6a3a      	ldr	r2, [r7, #32]
 8001b2a:	61da      	str	r2, [r3, #28]
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b30:	621a      	str	r2, [r3, #32]
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001b36:	625a      	str	r2, [r3, #36]	; 0x24
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001b3c:	629a      	str	r2, [r3, #40]	; 0x28
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001b42:	62da      	str	r2, [r3, #44]	; 0x2c
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001b48:	631a      	str	r2, [r3, #48]	; 0x30
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001b4e:	635a      	str	r2, [r3, #52]	; 0x34
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	2200      	movs	r2, #0
 8001b54:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	2200      	movs	r2, #0
 8001b64:	875a      	strh	r2, [r3, #58]	; 0x3a
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	2200      	movs	r2, #0
 8001b6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	2200      	movs	r2, #0
 8001b72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	2200      	movs	r2, #0
 8001b7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	2200      	movs	r2, #0
 8001b82:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	2200      	movs	r2, #0
 8001b8a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	2201      	movs	r2, #1
 8001b92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	2200      	movs	r2, #0
 8001b9a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	2296      	movs	r2, #150	; 0x96
 8001ba2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	22c3      	movs	r2, #195	; 0xc3
 8001baa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	223c      	movs	r2, #60	; 0x3c
 8001bb2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	3348      	adds	r3, #72	; 0x48
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f7fe fe02 	bl	80007c4 <_ZN5TimerC1Ev>
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	3358      	adds	r3, #88	; 0x58
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7fe fdfd 	bl	80007c4 <_ZN5TimerC1Ev>
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	2200      	movs	r2, #0
 8001bce:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	2200      	movs	r2, #0
 8001bde:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	2200      	movs	r2, #0
 8001be6:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
	{
		init.start(3'000);
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	3348      	adds	r3, #72	; 0x48
 8001bee:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f7fe fe2a 	bl	800084c <_ZN5Timer5startEm>
		open_out = true;
 8001bf8:	2101      	movs	r1, #1
 8001bfa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001bfc:	f7fe fec8 	bl	8000990 <_ZN3PinaSEb>
		close_out = true;
 8001c00:	2101      	movs	r1, #1
 8001c02:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001c04:	f7fe fec4 	bl	8000990 <_ZN3PinaSEb>
		subscribed = false;
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	711a      	strb	r2, [r3, #4]
		subscribe();
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7fe fd85 	bl	8000720 <_ZN14TickSubscriber9subscribeEv>
	}
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	4618      	mov	r0, r3
 8001c1a:	3710      	adds	r7, #16
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	08009cb4 	.word	0x08009cb4

08001c24 <_ZN6Driver10is_initialEv>:

	bool is_initial() {
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b082      	sub	sp, #8
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]

		if (init.isCount()) {
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	3348      	adds	r3, #72	; 0x48
 8001c30:	4618      	mov	r0, r3
 8001c32:	f7fe fe59 	bl	80008e8 <_ZN5Timer7isCountEv>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d079      	beq.n	8001d30 <_ZN6Driver10is_initialEv+0x10c>
			if(open_in and close_in and can.inID.initial == 0xFF) {
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	69db      	ldr	r3, [r3, #28]
 8001c40:	4618      	mov	r0, r3
 8001c42:	f7fe feba 	bl	80009ba <_ZN3PincvbEv>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d00f      	beq.n	8001c6c <_ZN6Driver10is_initialEv+0x48>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6a1b      	ldr	r3, [r3, #32]
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7fe feb2 	bl	80009ba <_ZN3PincvbEv>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d007      	beq.n	8001c6c <_ZN6Driver10is_initialEv+0x48>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	f893 30a9 	ldrb.w	r3, [r3, #169]	; 0xa9
 8001c64:	2bff      	cmp	r3, #255	; 0xff
 8001c66:	d101      	bne.n	8001c6c <_ZN6Driver10is_initialEv+0x48>
 8001c68:	2301      	movs	r3, #1
 8001c6a:	e000      	b.n	8001c6e <_ZN6Driver10is_initialEv+0x4a>
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d00d      	beq.n	8001c8e <_ZN6Driver10is_initialEv+0x6a>
				door = driver;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2200      	movs	r2, #0
 8001c76:	719a      	strb	r2, [r3, #6]
				qty_step = 195;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	22c3      	movs	r2, #195	; 0xc3
 8001c7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
				can.change_ID(0xAA);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	689b      	ldr	r3, [r3, #8]
 8001c84:	21aa      	movs	r1, #170	; 0xaa
 8001c86:	4618      	mov	r0, r3
 8001c88:	f001 fce9 	bl	800365e <_ZN3CANI5In_id6Out_idE9change_IDEm>
 8001c8c:	e050      	b.n	8001d30 <_ZN6Driver10is_initialEv+0x10c>
			} else if (not open_in and not close_in and can.inID.initial == 0xFF) {
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	69db      	ldr	r3, [r3, #28]
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7fe fe91 	bl	80009ba <_ZN3PincvbEv>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	f083 0301 	eor.w	r3, r3, #1
 8001c9e:	b2db      	uxtb	r3, r3
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d012      	beq.n	8001cca <_ZN6Driver10is_initialEv+0xa6>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6a1b      	ldr	r3, [r3, #32]
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7fe fe86 	bl	80009ba <_ZN3PincvbEv>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	f083 0301 	eor.w	r3, r3, #1
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d007      	beq.n	8001cca <_ZN6Driver10is_initialEv+0xa6>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	f893 30a9 	ldrb.w	r3, [r3, #169]	; 0xa9
 8001cc2:	2bff      	cmp	r3, #255	; 0xff
 8001cc4:	d101      	bne.n	8001cca <_ZN6Driver10is_initialEv+0xa6>
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e000      	b.n	8001ccc <_ZN6Driver10is_initialEv+0xa8>
 8001cca:	2300      	movs	r3, #0
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d007      	beq.n	8001ce0 <_ZN6Driver10is_initialEv+0xbc>
				door = single_pass;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	719a      	strb	r2, [r3, #6]
				qty_step = 205;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	22cd      	movs	r2, #205	; 0xcd
 8001cda:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8001cde:	e027      	b.n	8001d30 <_ZN6Driver10is_initialEv+0x10c>
			} else if (not open_in and not close_in and can.inID.initial != 0xFF) {
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	69db      	ldr	r3, [r3, #28]
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f7fe fe68 	bl	80009ba <_ZN3PincvbEv>
 8001cea:	4603      	mov	r3, r0
 8001cec:	f083 0301 	eor.w	r3, r3, #1
 8001cf0:	b2db      	uxtb	r3, r3
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d012      	beq.n	8001d1c <_ZN6Driver10is_initialEv+0xf8>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6a1b      	ldr	r3, [r3, #32]
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f7fe fe5d 	bl	80009ba <_ZN3PincvbEv>
 8001d00:	4603      	mov	r3, r0
 8001d02:	f083 0301 	eor.w	r3, r3, #1
 8001d06:	b2db      	uxtb	r3, r3
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d007      	beq.n	8001d1c <_ZN6Driver10is_initialEv+0xf8>
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	f893 30a9 	ldrb.w	r3, [r3, #169]	; 0xa9
 8001d14:	2bff      	cmp	r3, #255	; 0xff
 8001d16:	d001      	beq.n	8001d1c <_ZN6Driver10is_initialEv+0xf8>
 8001d18:	2301      	movs	r3, #1
 8001d1a:	e000      	b.n	8001d1e <_ZN6Driver10is_initialEv+0xfa>
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d006      	beq.n	8001d30 <_ZN6Driver10is_initialEv+0x10c>
				door = double_pass;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2202      	movs	r2, #2
 8001d26:	719a      	strb	r2, [r3, #6]
				qty_step = 195;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	22c3      	movs	r2, #195	; 0xc3
 8001d2c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
		}

		if(init.done()) {
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	3348      	adds	r3, #72	; 0x48
 8001d34:	4618      	mov	r0, r3
 8001d36:	f7fe fdc5 	bl	80008c4 <_ZN5Timer4doneEv>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d01a      	beq.n	8001d76 <_ZN6Driver10is_initialEv+0x152>
			init.stop();
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	3348      	adds	r3, #72	; 0x48
 8001d44:	4618      	mov	r0, r3
 8001d46:	f7fe fdae 	bl	80008a6 <_ZN5Timer4stopEv>
			open_out = false;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d4e:	2100      	movs	r1, #0
 8001d50:	4618      	mov	r0, r3
 8001d52:	f7fe fe1d 	bl	8000990 <_ZN3PinaSEb>
			close_out = false;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d5a:	2100      	movs	r1, #0
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f7fe fe17 	bl	8000990 <_ZN3PinaSEb>
			init_door = door != not_door;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	799b      	ldrb	r3, [r3, #6]
 8001d66:	2b03      	cmp	r3, #3
 8001d68:	bf14      	ite	ne
 8001d6a:	2301      	movne	r3, #1
 8001d6c:	2300      	moveq	r3, #0
 8001d6e:	b2da      	uxtb	r2, r3
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
		}

		return init_door;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39

	}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3708      	adds	r7, #8
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}

08001d84 <_ZN6Driver6notifyEv>:

	void notify() {
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
		if(state == opening or state == closing) {
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	795b      	ldrb	r3, [r3, #5]
 8001d90:	2b01      	cmp	r3, #1
 8001d92:	d003      	beq.n	8001d9c <_ZN6Driver6notifyEv+0x18>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	795b      	ldrb	r3, [r3, #5]
 8001d98:	2b02      	cmp	r3, #2
 8001d9a:	d139      	bne.n	8001e10 <_ZN6Driver6notifyEv+0x8c>
			if(time++ >= 4) {
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8001da2:	1c5a      	adds	r2, r3, #1
 8001da4:	b291      	uxth	r1, r2
 8001da6:	687a      	ldr	r2, [r7, #4]
 8001da8:	f8a2 106c 	strh.w	r1, [r2, #108]	; 0x6c
 8001dac:	2b03      	cmp	r3, #3
 8001dae:	bf8c      	ite	hi
 8001db0:	2301      	movhi	r3, #1
 8001db2:	2300      	movls	r3, #0
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d02a      	beq.n	8001e10 <_ZN6Driver6notifyEv+0x8c>
				time = 0;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
				power++;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8001dc8:	3301      	adds	r3, #1
 8001dca:	b29a      	uxth	r2, r3
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
				power++;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8001dd8:	3301      	adds	r3, #1
 8001dda:	b29a      	uxth	r2, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
				if(power >= max_power) power = max_power;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	f8b3 2068 	ldrh.w	r2, [r3, #104]	; 0x68
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8001dee:	429a      	cmp	r2, r3
 8001df0:	d305      	bcc.n	8001dfe <_ZN6Driver6notifyEv+0x7a>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
				convertor.power(power);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	691a      	ldr	r2, [r3, #16]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8001e08:	4619      	mov	r1, r3
 8001e0a:	4610      	mov	r0, r2
 8001e0c:	f7ff fc0c 	bl	8001628 <_ZN9Convertor5powerEt>
			}
		}
		if(door == driver) {
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	799b      	ldrb	r3, [r3, #6]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d121      	bne.n	8001e5c <_ZN6Driver6notifyEv+0xd8>
			if(time_save++ >= 10'000) {
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	f8b3 306e 	ldrh.w	r3, [r3, #110]	; 0x6e
 8001e1e:	1c5a      	adds	r2, r3, #1
 8001e20:	b291      	uxth	r1, r2
 8001e22:	687a      	ldr	r2, [r7, #4]
 8001e24:	f8a2 106e 	strh.w	r1, [r2, #110]	; 0x6e
 8001e28:	f242 720f 	movw	r2, #9999	; 0x270f
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	bf8c      	ite	hi
 8001e30:	2301      	movhi	r3, #1
 8001e32:	2300      	movls	r3, #0
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d010      	beq.n	8001e5c <_ZN6Driver6notifyEv+0xd8>
				time_save = 0;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
				if(state == closing or state == opening) {
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	795b      	ldrb	r3, [r3, #5]
 8001e46:	2b02      	cmp	r3, #2
 8001e48:	d003      	beq.n	8001e52 <_ZN6Driver6notifyEv+0xce>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	795b      	ldrb	r3, [r3, #5]
 8001e4e:	2b01      	cmp	r3, #1
 8001e50:	d104      	bne.n	8001e5c <_ZN6Driver6notifyEv+0xd8>
					convertor.stop();
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	691b      	ldr	r3, [r3, #16]
 8001e56:	4618      	mov	r0, r3
 8001e58:	f7ff fd22 	bl	80018a0 <_ZN9Convertor4stopEv>
//					state = wait;
				}
			}
		}
	}
 8001e5c:	bf00      	nop
 8001e5e:	3708      	adds	r7, #8
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}

08001e64 <_ZN6DriverclEv>:

	void operator() () {
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]

		if(end) first_time = false;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e70:	4618      	mov	r0, r3
 8001e72:	f7fe fda2 	bl	80009ba <_ZN3PincvbEv>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d003      	beq.n	8001e84 <_ZN6DriverclEv+0x20>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2200      	movs	r2, #0
 8001e80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

		service();
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f001 fbf7 	bl	800367c <_ZN7ServiceI7In_data8Out_dataEclEv>
//		/*or not convertor.check_holla()*/) {
//			enable = false;
//			state = wait;
//			convertor.stop();
//		} else {
			enable = true;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2201      	movs	r2, #1
 8001e92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
//		}

		led_red = not enable;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	695a      	ldr	r2, [r3, #20]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ea0:	f083 0301 	eor.w	r3, r3, #1
 8001ea4:	b2db      	uxtb	r3, r3
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	4610      	mov	r0, r2
 8001eaa:	f7fe fd71 	bl	8000990 <_ZN3PinaSEb>
//		}

//		if(convertor.speed > 3) {
//			clamp_open = false;
//		}
		if (is_initial()) {
 8001eae:	6878      	ldr	r0, [r7, #4]
 8001eb0:	f7ff feb8 	bl	8001c24 <_ZN6Driver10is_initialEv>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	f000 863a 	beq.w	8002b30 <_ZN6DriverclEv+0xccc>

		if( service.outData.current > 500 and convertor.is_work() and not need_open
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
		or ( /*abs(convertor.steps()) > 30 and abs(convertor.steps()) < 180*/
 8001ec2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001ec6:	d90f      	bls.n	8001ee8 <_ZN6DriverclEv+0x84>
		if( service.outData.current > 500 and convertor.is_work() and not need_open
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	691b      	ldr	r3, [r3, #16]
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f7ff fd3b 	bl	8001948 <_ZN9Convertor7is_workEv>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d007      	beq.n	8001ee8 <_ZN6DriverclEv+0x84>
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001ede:	f083 0301 	eor.w	r3, r3, #1
 8001ee2:	b2db      	uxtb	r3, r3
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d125      	bne.n	8001f34 <_ZN6DriverclEv+0xd0>
				convertor.is_start()  and convertor.speed < 3 and not clamp_open and convertor.is_work()) and not need_open
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	691b      	ldr	r3, [r3, #16]
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7ff fd37 	bl	8001960 <_ZN9Convertor8is_startEv>
 8001ef2:	4603      	mov	r3, r0
		or ( /*abs(convertor.steps()) > 30 and abs(convertor.steps()) < 180*/
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d01f      	beq.n	8001f38 <_ZN6DriverclEv+0xd4>
				convertor.is_start()  and convertor.speed < 3 and not clamp_open and convertor.is_work()) and not need_open
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	691b      	ldr	r3, [r3, #16]
 8001efc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8001f00:	2b02      	cmp	r3, #2
 8001f02:	d819      	bhi.n	8001f38 <_ZN6DriverclEv+0xd4>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001f0a:	f083 0301 	eor.w	r3, r3, #1
 8001f0e:	b2db      	uxtb	r3, r3
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d011      	beq.n	8001f38 <_ZN6DriverclEv+0xd4>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	691b      	ldr	r3, [r3, #16]
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f7ff fd15 	bl	8001948 <_ZN9Convertor7is_workEv>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d009      	beq.n	8001f38 <_ZN6DriverclEv+0xd4>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001f2a:	f083 0301 	eor.w	r3, r3, #1
 8001f2e:	b2db      	uxtb	r3, r3
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d001      	beq.n	8001f38 <_ZN6DriverclEv+0xd4>
		or ( /*abs(convertor.steps()) > 30 and abs(convertor.steps()) < 180*/
 8001f34:	2301      	movs	r3, #1
 8001f36:	e000      	b.n	8001f3a <_ZN6DriverclEv+0xd6>
 8001f38:	2300      	movs	r3, #0
		if( service.outData.current > 500 and convertor.is_work() and not need_open
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d003      	beq.n	8001f46 <_ZN6DriverclEv+0xe2>
		 ) {
			clamp = true;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2201      	movs	r2, #1
 8001f42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
//			convertor.stop();
		}



		if(clamp) {
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d01f      	beq.n	8001f90 <_ZN6DriverclEv+0x12c>

//			going.stop();

			if(state == closing) {
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	795b      	ldrb	r3, [r3, #5]
 8001f54:	2b02      	cmp	r3, #2
 8001f56:	d104      	bne.n	8001f62 <_ZN6DriverclEv+0xfe>
//				convertor.stop();
//				state = alarm;
//				clamp_close = true;
				clamp = false;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8001f60:	e016      	b.n	8001f90 <_ZN6DriverclEv+0x12c>
//				delay.start(300);
			} else if(state == opening) {
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	795b      	ldrb	r3, [r3, #5]
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d112      	bne.n	8001f90 <_ZN6DriverclEv+0x12c>
				convertor.stop();
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	691b      	ldr	r3, [r3, #16]
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f7ff fc96 	bl	80018a0 <_ZN9Convertor4stopEv>
				state = alarm;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2205      	movs	r2, #5
 8001f78:	715a      	strb	r2, [r3, #5]
				clamp_open = true;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
//				clamp = false;
				delay.start(300);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	3358      	adds	r3, #88	; 0x58
 8001f86:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f7fe fc5e 	bl	800084c <_ZN5Timer5startEm>
//				convertor.stop();
//				state = wait;
//			}
		}

		switch(door) {
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	799b      	ldrb	r3, [r3, #6]
 8001f94:	2b03      	cmp	r3, #3
 8001f96:	d867      	bhi.n	8002068 <_ZN6DriverclEv+0x204>
 8001f98:	a201      	add	r2, pc, #4	; (adr r2, 8001fa0 <_ZN6DriverclEv+0x13c>)
 8001f9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f9e:	bf00      	nop
 8001fa0:	08001fb1 	.word	0x08001fb1
 8001fa4:	08001fd7 	.word	0x08001fd7
 8001fa8:	08001ffd 	.word	0x08001ffd
 8001fac:	0800203d 	.word	0x0800203d
		case driver:
			can.outID.state.open_driver = not bool(end);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f7fe fd00 	bl	80009ba <_ZN3PincvbEv>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	689a      	ldr	r2, [r3, #8]
 8001fc2:	f081 0301 	eor.w	r3, r1, #1
 8001fc6:	b2d9      	uxtb	r1, r3
 8001fc8:	f892 30aa 	ldrb.w	r3, [r2, #170]	; 0xaa
 8001fcc:	f361 1304 	bfi	r3, r1, #4, #1
 8001fd0:	f882 30aa 	strb.w	r3, [r2, #170]	; 0xaa
			break;
 8001fd4:	e048      	b.n	8002068 <_ZN6DriverclEv+0x204>
		case single_pass:
			can.outID.state.open_passenger = not bool(end);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f7fe fced 	bl	80009ba <_ZN3PincvbEv>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	689a      	ldr	r2, [r3, #8]
 8001fe8:	f081 0301 	eor.w	r3, r1, #1
 8001fec:	b2d9      	uxtb	r1, r3
 8001fee:	f892 30aa 	ldrb.w	r3, [r2, #170]	; 0xaa
 8001ff2:	f361 03c3 	bfi	r3, r1, #3, #1
 8001ff6:	f882 30aa 	strb.w	r3, [r2, #170]	; 0xaa
			break;
 8001ffa:	e035      	b.n	8002068 <_ZN6DriverclEv+0x204>
		case double_pass:
			can.outID.state.open_driver = can.outID.state.open_passenger = not bool(end);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002000:	4618      	mov	r0, r3
 8002002:	f7fe fcda 	bl	80009ba <_ZN3PincvbEv>
 8002006:	4603      	mov	r3, r0
 8002008:	461a      	mov	r2, r3
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	f082 0201 	eor.w	r2, r2, #1
 8002012:	b2d1      	uxtb	r1, r2
 8002014:	f893 20aa 	ldrb.w	r2, [r3, #170]	; 0xaa
 8002018:	f361 02c3 	bfi	r2, r1, #3, #1
 800201c:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
 8002020:	687a      	ldr	r2, [r7, #4]
 8002022:	6892      	ldr	r2, [r2, #8]
 8002024:	f893 30aa 	ldrb.w	r3, [r3, #170]	; 0xaa
 8002028:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800202c:	b2d9      	uxtb	r1, r3
 800202e:	f892 30aa 	ldrb.w	r3, [r2, #170]	; 0xaa
 8002032:	f361 1304 	bfi	r3, r1, #4, #1
 8002036:	f882 30aa 	strb.w	r3, [r2, #170]	; 0xaa
			break;
 800203a:	e015      	b.n	8002068 <_ZN6DriverclEv+0x204>
		case not_door:
			can.outID.state.open_driver =
			can.outID.state.open_passenger = true;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	689b      	ldr	r3, [r3, #8]
 8002040:	f893 20aa 	ldrb.w	r2, [r3, #170]	; 0xaa
 8002044:	f042 0208 	orr.w	r2, r2, #8
 8002048:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
			can.outID.state.open_driver =
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	6892      	ldr	r2, [r2, #8]
			can.outID.state.open_passenger = true;
 8002050:	f893 30aa 	ldrb.w	r3, [r3, #170]	; 0xaa
 8002054:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002058:	b2d9      	uxtb	r1, r3
			can.outID.state.open_driver =
 800205a:	f892 30aa 	ldrb.w	r3, [r2, #170]	; 0xaa
 800205e:	f361 1304 	bfi	r3, r1, #4, #1
 8002062:	f882 30aa 	strb.w	r3, [r2, #170]	; 0xaa
			break;
 8002066:	bf00      	nop
		}

		switch(state) {
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	795b      	ldrb	r3, [r3, #5]
 800206c:	2b05      	cmp	r3, #5
 800206e:	f200 855f 	bhi.w	8002b30 <_ZN6DriverclEv+0xccc>
 8002072:	a201      	add	r2, pc, #4	; (adr r2, 8002078 <_ZN6DriverclEv+0x214>)
 8002074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002078:	08002091 	.word	0x08002091
 800207c:	080025f3 	.word	0x080025f3
 8002080:	0800275d 	.word	0x0800275d
 8002084:	08002987 	.word	0x08002987
 8002088:	080029fb 	.word	0x080029fb
 800208c:	08002a41 	.word	0x08002a41
			case wait:
				if(end) {convertor.reset_steps(); convertor.fix();}
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002094:	4618      	mov	r0, r3
 8002096:	f7fe fc90 	bl	80009ba <_ZN3PincvbEv>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d009      	beq.n	80020b4 <_ZN6DriverclEv+0x250>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	691b      	ldr	r3, [r3, #16]
 80020a4:	4618      	mov	r0, r3
 80020a6:	f7ff fae9 	bl	800167c <_ZN9Convertor11reset_stepsEv>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	691b      	ldr	r3, [r3, #16]
 80020ae:	4618      	mov	r0, r3
 80020b0:	f7ff faf0 	bl	8001694 <_ZN9Convertor3fixEv>
				if((abs(convertor.steps()) >= (185) or fix)) {
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	691b      	ldr	r3, [r3, #16]
 80020b8:	4618      	mov	r0, r3
 80020ba:	f7ff fad3 	bl	8001664 <_ZN9Convertor5stepsEv>
 80020be:	4603      	mov	r3, r0
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	bfb8      	it	lt
 80020c4:	425b      	neglt	r3, r3
 80020c6:	b29b      	uxth	r3, r3
 80020c8:	2bb8      	cmp	r3, #184	; 0xb8
 80020ca:	d804      	bhi.n	80020d6 <_ZN6DriverclEv+0x272>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <_ZN6DriverclEv+0x276>
 80020d6:	2301      	movs	r3, #1
 80020d8:	e000      	b.n	80020dc <_ZN6DriverclEv+0x278>
 80020da:	2300      	movs	r3, #0
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d01d      	beq.n	800211c <_ZN6DriverclEv+0x2b8>
					switch (door) {
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	799b      	ldrb	r3, [r3, #6]
 80020e4:	2b02      	cmp	r3, #2
 80020e6:	d012      	beq.n	800210e <_ZN6DriverclEv+0x2aa>
 80020e8:	2b02      	cmp	r3, #2
 80020ea:	dc1c      	bgt.n	8002126 <_ZN6DriverclEv+0x2c2>
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d002      	beq.n	80020f6 <_ZN6DriverclEv+0x292>
 80020f0:	2b01      	cmp	r3, #1
 80020f2:	d006      	beq.n	8002102 <_ZN6DriverclEv+0x29e>
 80020f4:	e017      	b.n	8002126 <_ZN6DriverclEv+0x2c2>
						case driver:
							convertor.current_fix();
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	691b      	ldr	r3, [r3, #16]
 80020fa:	4618      	mov	r0, r3
 80020fc:	f7ff fae4 	bl	80016c8 <_ZN9Convertor11current_fixEv>
						break;
 8002100:	e011      	b.n	8002126 <_ZN6DriverclEv+0x2c2>
						case single_pass:
							convertor.current_fix();
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	691b      	ldr	r3, [r3, #16]
 8002106:	4618      	mov	r0, r3
 8002108:	f7ff fade 	bl	80016c8 <_ZN9Convertor11current_fixEv>
						break;
 800210c:	e00b      	b.n	8002126 <_ZN6DriverclEv+0x2c2>
						case double_pass:
							convertor.power(35);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	691b      	ldr	r3, [r3, #16]
 8002112:	2123      	movs	r1, #35	; 0x23
 8002114:	4618      	mov	r0, r3
 8002116:	f7ff fa87 	bl	8001628 <_ZN9Convertor5powerEt>
						break;
 800211a:	e004      	b.n	8002126 <_ZN6DriverclEv+0x2c2>
					}
				} else {
					convertor.current_stop();
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	691b      	ldr	r3, [r3, #16]
 8002120:	4618      	mov	r0, r3
 8002122:	f7ff fb2f 	bl	8001784 <_ZN9Convertor12current_stopEv>
				}
				convertor.equal_step();
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	691b      	ldr	r3, [r3, #16]
 800212a:	4618      	mov	r0, r3
 800212c:	f7ff fc36 	bl	800199c <_ZN9Convertor10equal_stepEv>
				if(enable) {
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002136:	2b00      	cmp	r3, #0
 8002138:	f000 84ef 	beq.w	8002b1a <_ZN6DriverclEv+0xcb6>
					if(( (open_in or (can.inID.control.open_passenger and (door == single_pass or door == double_pass) and not can.inID.control.close_passenger)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	69db      	ldr	r3, [r3, #28]
 8002140:	4618      	mov	r0, r3
 8002142:	f7fe fc3a 	bl	80009ba <_ZN3PincvbEv>
 8002146:	4603      	mov	r3, r0
					              or (can.inID.control.open_driver and door == driver) and not can.inID.control.close_driver)
							and not begin and not clamp and not clamp_open and not first_time)/* or clamp_open or not clamp*/) {
 8002148:	2b00      	cmp	r3, #0
 800214a:	d135      	bne.n	80021b8 <_ZN6DriverclEv+0x354>
					if(( (open_in or (can.inID.control.open_passenger and (door == single_pass or door == double_pass) and not can.inID.control.close_passenger)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 8002154:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002158:	b2db      	uxtb	r3, r3
 800215a:	2b00      	cmp	r3, #0
 800215c:	d013      	beq.n	8002186 <_ZN6DriverclEv+0x322>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	799b      	ldrb	r3, [r3, #6]
 8002162:	2b01      	cmp	r3, #1
 8002164:	d003      	beq.n	800216e <_ZN6DriverclEv+0x30a>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	799b      	ldrb	r3, [r3, #6]
 800216a:	2b02      	cmp	r3, #2
 800216c:	d10b      	bne.n	8002186 <_ZN6DriverclEv+0x322>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 8002176:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800217a:	b2db      	uxtb	r3, r3
 800217c:	f083 0301 	eor.w	r3, r3, #1
 8002180:	b2db      	uxtb	r3, r3
 8002182:	2b00      	cmp	r3, #0
 8002184:	d118      	bne.n	80021b8 <_ZN6DriverclEv+0x354>
					              or (can.inID.control.open_driver and door == driver) and not can.inID.control.close_driver)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	f893 30a3 	ldrb.w	r3, [r3, #163]	; 0xa3
 800218e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002192:	b2db      	uxtb	r3, r3
 8002194:	2b00      	cmp	r3, #0
 8002196:	d031      	beq.n	80021fc <_ZN6DriverclEv+0x398>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	799b      	ldrb	r3, [r3, #6]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d12d      	bne.n	80021fc <_ZN6DriverclEv+0x398>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	f893 30a3 	ldrb.w	r3, [r3, #163]	; 0xa3
 80021a8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	f083 0301 	eor.w	r3, r3, #1
 80021b2:	b2db      	uxtb	r3, r3
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d021      	beq.n	80021fc <_ZN6DriverclEv+0x398>
							and not begin and not clamp and not clamp_open and not first_time)/* or clamp_open or not clamp*/) {
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80021be:	f083 0301 	eor.w	r3, r3, #1
 80021c2:	b2db      	uxtb	r3, r3
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d019      	beq.n	80021fc <_ZN6DriverclEv+0x398>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021ce:	f083 0301 	eor.w	r3, r3, #1
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d011      	beq.n	80021fc <_ZN6DriverclEv+0x398>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80021de:	f083 0301 	eor.w	r3, r3, #1
 80021e2:	b2db      	uxtb	r3, r3
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d009      	beq.n	80021fc <_ZN6DriverclEv+0x398>
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80021ee:	f083 0301 	eor.w	r3, r3, #1
 80021f2:	b2db      	uxtb	r3, r3
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d001      	beq.n	80021fc <_ZN6DriverclEv+0x398>
 80021f8:	2301      	movs	r3, #1
 80021fa:	e000      	b.n	80021fe <_ZN6DriverclEv+0x39a>
 80021fc:	2300      	movs	r3, #0
					if(( (open_in or (can.inID.control.open_passenger and (door == single_pass or door == double_pass) and not can.inID.control.close_passenger)
 80021fe:	2b00      	cmp	r3, #0
 8002200:	f000 808f 	beq.w	8002322 <_ZN6DriverclEv+0x4be>
						clamp_close = false;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2200      	movs	r2, #0
 8002208:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
						convertor.stop();
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	691b      	ldr	r3, [r3, #16]
 8002210:	4618      	mov	r0, r3
 8002212:	f7ff fb45 	bl	80018a0 <_ZN9Convertor4stopEv>
						convertor.current_stop();
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	691b      	ldr	r3, [r3, #16]
 800221a:	4618      	mov	r0, r3
 800221c:	f7ff fab2 	bl	8001784 <_ZN9Convertor12current_stopEv>
						power = 0;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2200      	movs	r2, #0
 8002224:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
						max_power = 90;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	225a      	movs	r2, #90	; 0x5a
 800222c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
						convertor.power(power);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	691a      	ldr	r2, [r3, #16]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800223a:	4619      	mov	r1, r3
 800223c:	4610      	mov	r0, r2
 800223e:	f7ff f9f3 	bl	8001628 <_ZN9Convertor5powerEt>
						switch (door) {
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	799b      	ldrb	r3, [r3, #6]
 8002246:	2b03      	cmp	r3, #3
 8002248:	d863      	bhi.n	8002312 <_ZN6DriverclEv+0x4ae>
 800224a:	a201      	add	r2, pc, #4	; (adr r2, 8002250 <_ZN6DriverclEv+0x3ec>)
 800224c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002250:	08002261 	.word	0x08002261
 8002254:	08002299 	.word	0x08002299
 8002258:	080022d1 	.word	0x080022d1
 800225c:	08002313 	.word	0x08002313
						case driver:
							if(open_in or can.inID.control.open_driver)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	69db      	ldr	r3, [r3, #28]
 8002264:	4618      	mov	r0, r3
 8002266:	f7fe fba8 	bl	80009ba <_ZN3PincvbEv>
 800226a:	4603      	mov	r3, r0
 800226c:	2b00      	cmp	r3, #0
 800226e:	d108      	bne.n	8002282 <_ZN6DriverclEv+0x41e>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	689b      	ldr	r3, [r3, #8]
 8002274:	f893 30a3 	ldrb.w	r3, [r3, #163]	; 0xa3
 8002278:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800227c:	b2db      	uxtb	r3, r3
 800227e:	2b00      	cmp	r3, #0
 8002280:	d001      	beq.n	8002286 <_ZN6DriverclEv+0x422>
 8002282:	2301      	movs	r3, #1
 8002284:	e000      	b.n	8002288 <_ZN6DriverclEv+0x424>
 8002286:	2300      	movs	r3, #0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d03d      	beq.n	8002308 <_ZN6DriverclEv+0x4a4>
								convertor.back();
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	691b      	ldr	r3, [r3, #16]
 8002290:	4618      	mov	r0, r3
 8002292:	f7ff f9b7 	bl	8001604 <_ZN9Convertor4backEv>
							break;
 8002296:	e037      	b.n	8002308 <_ZN6DriverclEv+0x4a4>
						case single_pass:
							if(open_in or can.inID.control.open_passenger)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	69db      	ldr	r3, [r3, #28]
 800229c:	4618      	mov	r0, r3
 800229e:	f7fe fb8c 	bl	80009ba <_ZN3PincvbEv>
 80022a2:	4603      	mov	r3, r0
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d108      	bne.n	80022ba <_ZN6DriverclEv+0x456>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 80022b0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80022b4:	b2db      	uxtb	r3, r3
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d001      	beq.n	80022be <_ZN6DriverclEv+0x45a>
 80022ba:	2301      	movs	r3, #1
 80022bc:	e000      	b.n	80022c0 <_ZN6DriverclEv+0x45c>
 80022be:	2300      	movs	r3, #0
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d023      	beq.n	800230c <_ZN6DriverclEv+0x4a8>
								convertor.forward();
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	691b      	ldr	r3, [r3, #16]
 80022c8:	4618      	mov	r0, r3
 80022ca:	f7ff f989 	bl	80015e0 <_ZN9Convertor7forwardEv>
							break;
 80022ce:	e01d      	b.n	800230c <_ZN6DriverclEv+0x4a8>
						case double_pass:
							if(open_in or can.inID.control.open_passenger)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	69db      	ldr	r3, [r3, #28]
 80022d4:	4618      	mov	r0, r3
 80022d6:	f7fe fb70 	bl	80009ba <_ZN3PincvbEv>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d108      	bne.n	80022f2 <_ZN6DriverclEv+0x48e>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 80022e8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d001      	beq.n	80022f6 <_ZN6DriverclEv+0x492>
 80022f2:	2301      	movs	r3, #1
 80022f4:	e000      	b.n	80022f8 <_ZN6DriverclEv+0x494>
 80022f6:	2300      	movs	r3, #0
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d009      	beq.n	8002310 <_ZN6DriverclEv+0x4ac>
								convertor.forward();
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	691b      	ldr	r3, [r3, #16]
 8002300:	4618      	mov	r0, r3
 8002302:	f7ff f96d 	bl	80015e0 <_ZN9Convertor7forwardEv>
							break;
 8002306:	e003      	b.n	8002310 <_ZN6DriverclEv+0x4ac>
							break;
 8002308:	bf00      	nop
 800230a:	e002      	b.n	8002312 <_ZN6DriverclEv+0x4ae>
							break;
 800230c:	bf00      	nop
 800230e:	e000      	b.n	8002312 <_ZN6DriverclEv+0x4ae>
							break;
 8002310:	bf00      	nop
						case not_door:
							break;
						}
						state = opening; fix = false;/*going.start(5);*/ // back для водителя forward для пассажира // 60 passenger 90 driver
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2201      	movs	r2, #1
 8002316:	715a      	strb	r2, [r3, #5]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2200      	movs	r2, #0
 800231c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002320:	e151      	b.n	80025c6 <_ZN6DriverclEv+0x762>
					} else if( ( close_in or (can.inID.control.close_passenger  and (door == single_pass or door == double_pass) and not can.inID.control.open_passenger)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6a1b      	ldr	r3, [r3, #32]
 8002326:	4618      	mov	r0, r3
 8002328:	f7fe fb47 	bl	80009ba <_ZN3PincvbEv>
 800232c:	4603      	mov	r3, r0
							              or (can.inID.control.close_driver and door == driver) and not can.inID.control.open_driver) and not end and not clamp and not clamp_close ) {
 800232e:	2b00      	cmp	r3, #0
 8002330:	d135      	bne.n	800239e <_ZN6DriverclEv+0x53a>
					} else if( ( close_in or (can.inID.control.close_passenger  and (door == single_pass or door == double_pass) and not can.inID.control.open_passenger)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 800233a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800233e:	b2db      	uxtb	r3, r3
 8002340:	2b00      	cmp	r3, #0
 8002342:	d013      	beq.n	800236c <_ZN6DriverclEv+0x508>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	799b      	ldrb	r3, [r3, #6]
 8002348:	2b01      	cmp	r3, #1
 800234a:	d003      	beq.n	8002354 <_ZN6DriverclEv+0x4f0>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	799b      	ldrb	r3, [r3, #6]
 8002350:	2b02      	cmp	r3, #2
 8002352:	d10b      	bne.n	800236c <_ZN6DriverclEv+0x508>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 800235c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002360:	b2db      	uxtb	r3, r3
 8002362:	f083 0301 	eor.w	r3, r3, #1
 8002366:	b2db      	uxtb	r3, r3
 8002368:	2b00      	cmp	r3, #0
 800236a:	d118      	bne.n	800239e <_ZN6DriverclEv+0x53a>
							              or (can.inID.control.close_driver and door == driver) and not can.inID.control.open_driver) and not end and not clamp and not clamp_close ) {
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	f893 30a3 	ldrb.w	r3, [r3, #163]	; 0xa3
 8002374:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002378:	b2db      	uxtb	r3, r3
 800237a:	2b00      	cmp	r3, #0
 800237c:	d02c      	beq.n	80023d8 <_ZN6DriverclEv+0x574>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	799b      	ldrb	r3, [r3, #6]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d128      	bne.n	80023d8 <_ZN6DriverclEv+0x574>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	f893 30a3 	ldrb.w	r3, [r3, #163]	; 0xa3
 800238e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002392:	b2db      	uxtb	r3, r3
 8002394:	f083 0301 	eor.w	r3, r3, #1
 8002398:	b2db      	uxtb	r3, r3
 800239a:	2b00      	cmp	r3, #0
 800239c:	d01c      	beq.n	80023d8 <_ZN6DriverclEv+0x574>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023a2:	4618      	mov	r0, r3
 80023a4:	f7fe fb09 	bl	80009ba <_ZN3PincvbEv>
 80023a8:	4603      	mov	r3, r0
 80023aa:	f083 0301 	eor.w	r3, r3, #1
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d011      	beq.n	80023d8 <_ZN6DriverclEv+0x574>
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023ba:	f083 0301 	eor.w	r3, r3, #1
 80023be:	b2db      	uxtb	r3, r3
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d009      	beq.n	80023d8 <_ZN6DriverclEv+0x574>
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80023ca:	f083 0301 	eor.w	r3, r3, #1
 80023ce:	b2db      	uxtb	r3, r3
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d001      	beq.n	80023d8 <_ZN6DriverclEv+0x574>
 80023d4:	2301      	movs	r3, #1
 80023d6:	e000      	b.n	80023da <_ZN6DriverclEv+0x576>
 80023d8:	2300      	movs	r3, #0
					} else if( ( close_in or (can.inID.control.close_passenger  and (door == single_pass or door == double_pass) and not can.inID.control.open_passenger)
 80023da:	2b00      	cmp	r3, #0
 80023dc:	f000 808f 	beq.w	80024fe <_ZN6DriverclEv+0x69a>
						fix = false;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2200      	movs	r2, #0
 80023e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
						clamp_open = false;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2200      	movs	r2, #0
 80023ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
						need_open = false;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2200      	movs	r2, #0
 80023f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
						convertor.stop();
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	691b      	ldr	r3, [r3, #16]
 80023fc:	4618      	mov	r0, r3
 80023fe:	f7ff fa4f 	bl	80018a0 <_ZN9Convertor4stopEv>
						power = 0;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2200      	movs	r2, #0
 8002406:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
						max_power = 70; //was 50
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2246      	movs	r2, #70	; 0x46
 800240e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
						convertor.power(power);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	691a      	ldr	r2, [r3, #16]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800241c:	4619      	mov	r1, r3
 800241e:	4610      	mov	r0, r2
 8002420:	f7ff f902 	bl	8001628 <_ZN9Convertor5powerEt>
						switch (door) {
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	799b      	ldrb	r3, [r3, #6]
 8002428:	2b03      	cmp	r3, #3
 800242a:	d864      	bhi.n	80024f6 <_ZN6DriverclEv+0x692>
 800242c:	a201      	add	r2, pc, #4	; (adr r2, 8002434 <_ZN6DriverclEv+0x5d0>)
 800242e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002432:	bf00      	nop
 8002434:	08002445 	.word	0x08002445
 8002438:	0800247d 	.word	0x0800247d
 800243c:	080024b5 	.word	0x080024b5
 8002440:	080024f7 	.word	0x080024f7
						case driver:
							if(close_in or can.inID.control.close_driver)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6a1b      	ldr	r3, [r3, #32]
 8002448:	4618      	mov	r0, r3
 800244a:	f7fe fab6 	bl	80009ba <_ZN3PincvbEv>
 800244e:	4603      	mov	r3, r0
 8002450:	2b00      	cmp	r3, #0
 8002452:	d108      	bne.n	8002466 <_ZN6DriverclEv+0x602>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	f893 30a3 	ldrb.w	r3, [r3, #163]	; 0xa3
 800245c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002460:	b2db      	uxtb	r3, r3
 8002462:	2b00      	cmp	r3, #0
 8002464:	d001      	beq.n	800246a <_ZN6DriverclEv+0x606>
 8002466:	2301      	movs	r3, #1
 8002468:	e000      	b.n	800246c <_ZN6DriverclEv+0x608>
 800246a:	2300      	movs	r3, #0
 800246c:	2b00      	cmp	r3, #0
 800246e:	d03d      	beq.n	80024ec <_ZN6DriverclEv+0x688>
								convertor.forward();
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	691b      	ldr	r3, [r3, #16]
 8002474:	4618      	mov	r0, r3
 8002476:	f7ff f8b3 	bl	80015e0 <_ZN9Convertor7forwardEv>
							break;
 800247a:	e037      	b.n	80024ec <_ZN6DriverclEv+0x688>
						case single_pass:
							if(close_in or can.inID.control.close_passenger)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6a1b      	ldr	r3, [r3, #32]
 8002480:	4618      	mov	r0, r3
 8002482:	f7fe fa9a 	bl	80009ba <_ZN3PincvbEv>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d108      	bne.n	800249e <_ZN6DriverclEv+0x63a>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 8002494:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002498:	b2db      	uxtb	r3, r3
 800249a:	2b00      	cmp	r3, #0
 800249c:	d001      	beq.n	80024a2 <_ZN6DriverclEv+0x63e>
 800249e:	2301      	movs	r3, #1
 80024a0:	e000      	b.n	80024a4 <_ZN6DriverclEv+0x640>
 80024a2:	2300      	movs	r3, #0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d023      	beq.n	80024f0 <_ZN6DriverclEv+0x68c>
								convertor.back();
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	691b      	ldr	r3, [r3, #16]
 80024ac:	4618      	mov	r0, r3
 80024ae:	f7ff f8a9 	bl	8001604 <_ZN9Convertor4backEv>
							break;
 80024b2:	e01d      	b.n	80024f0 <_ZN6DriverclEv+0x68c>
						case double_pass:
							if(close_in or can.inID.control.close_passenger)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6a1b      	ldr	r3, [r3, #32]
 80024b8:	4618      	mov	r0, r3
 80024ba:	f7fe fa7e 	bl	80009ba <_ZN3PincvbEv>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d108      	bne.n	80024d6 <_ZN6DriverclEv+0x672>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 80024cc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d001      	beq.n	80024da <_ZN6DriverclEv+0x676>
 80024d6:	2301      	movs	r3, #1
 80024d8:	e000      	b.n	80024dc <_ZN6DriverclEv+0x678>
 80024da:	2300      	movs	r3, #0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d009      	beq.n	80024f4 <_ZN6DriverclEv+0x690>
								convertor.back();
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	691b      	ldr	r3, [r3, #16]
 80024e4:	4618      	mov	r0, r3
 80024e6:	f7ff f88d 	bl	8001604 <_ZN9Convertor4backEv>
							break;
 80024ea:	e003      	b.n	80024f4 <_ZN6DriverclEv+0x690>
							break;
 80024ec:	bf00      	nop
 80024ee:	e002      	b.n	80024f6 <_ZN6DriverclEv+0x692>
							break;
 80024f0:	bf00      	nop
 80024f2:	e000      	b.n	80024f6 <_ZN6DriverclEv+0x692>
							break;
 80024f4:	bf00      	nop
						case not_door:
							break;
						}
						state = closing; // // forward для водителя  back для пассажира
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2202      	movs	r2, #2
 80024fa:	715a      	strb	r2, [r3, #5]
 80024fc:	e063      	b.n	80025c6 <_ZN6DriverclEv+0x762>
//						going.start(5);
					} else if ( (not open_in and not close_in and not can.inID.control.close_passenger and not can.inID.control.open_passenger) /*and (not can.inID.control.open and not can.inID.control.close)*/ ){
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	69db      	ldr	r3, [r3, #28]
 8002502:	4618      	mov	r0, r3
 8002504:	f7fe fa59 	bl	80009ba <_ZN3PincvbEv>
 8002508:	4603      	mov	r3, r0
 800250a:	f083 0301 	eor.w	r3, r3, #1
 800250e:	b2db      	uxtb	r3, r3
 8002510:	2b00      	cmp	r3, #0
 8002512:	d024      	beq.n	800255e <_ZN6DriverclEv+0x6fa>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6a1b      	ldr	r3, [r3, #32]
 8002518:	4618      	mov	r0, r3
 800251a:	f7fe fa4e 	bl	80009ba <_ZN3PincvbEv>
 800251e:	4603      	mov	r3, r0
 8002520:	f083 0301 	eor.w	r3, r3, #1
 8002524:	b2db      	uxtb	r3, r3
 8002526:	2b00      	cmp	r3, #0
 8002528:	d019      	beq.n	800255e <_ZN6DriverclEv+0x6fa>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 8002532:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002536:	b2db      	uxtb	r3, r3
 8002538:	f083 0301 	eor.w	r3, r3, #1
 800253c:	b2db      	uxtb	r3, r3
 800253e:	2b00      	cmp	r3, #0
 8002540:	d00d      	beq.n	800255e <_ZN6DriverclEv+0x6fa>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 800254a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800254e:	b2db      	uxtb	r3, r3
 8002550:	f083 0301 	eor.w	r3, r3, #1
 8002554:	b2db      	uxtb	r3, r3
 8002556:	2b00      	cmp	r3, #0
 8002558:	d001      	beq.n	800255e <_ZN6DriverclEv+0x6fa>
 800255a:	2301      	movs	r3, #1
 800255c:	e000      	b.n	8002560 <_ZN6DriverclEv+0x6fc>
 800255e:	2300      	movs	r3, #0
 8002560:	2b00      	cmp	r3, #0
 8002562:	d00c      	beq.n	800257e <_ZN6DriverclEv+0x71a>
						clamp = false;  clamp_open = false; clamp_close = false;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2200      	movs	r2, #0
 8002568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2200      	movs	r2, #0
 8002570:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2200      	movs	r2, #0
 8002578:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800257c:	e023      	b.n	80025c6 <_ZN6DriverclEv+0x762>
					} else if (clamp_open and clamp_close and abs(convertor.steps()) <= (185) ){
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002584:	2b00      	cmp	r3, #0
 8002586:	d012      	beq.n	80025ae <_ZN6DriverclEv+0x74a>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800258e:	2b00      	cmp	r3, #0
 8002590:	d00d      	beq.n	80025ae <_ZN6DriverclEv+0x74a>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	691b      	ldr	r3, [r3, #16]
 8002596:	4618      	mov	r0, r3
 8002598:	f7ff f864 	bl	8001664 <_ZN9Convertor5stepsEv>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	bfb8      	it	lt
 80025a2:	425b      	neglt	r3, r3
 80025a4:	b29b      	uxth	r3, r3
 80025a6:	2bb9      	cmp	r3, #185	; 0xb9
 80025a8:	d801      	bhi.n	80025ae <_ZN6DriverclEv+0x74a>
 80025aa:	2301      	movs	r3, #1
 80025ac:	e000      	b.n	80025b0 <_ZN6DriverclEv+0x74c>
 80025ae:	2300      	movs	r3, #0
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d008      	beq.n	80025c6 <_ZN6DriverclEv+0x762>
						 convertor.stop();
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	691b      	ldr	r3, [r3, #16]
 80025b8:	4618      	mov	r0, r3
 80025ba:	f7ff f971 	bl	80018a0 <_ZN9Convertor4stopEv>
						 power = 0;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2200      	movs	r2, #0
 80025c2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
					}
					if (end) {clamp_open = false; begin = false; power = 0;}
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025ca:	4618      	mov	r0, r3
 80025cc:	f7fe f9f5 	bl	80009ba <_ZN3PincvbEv>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	f000 82a1 	beq.w	8002b1a <_ZN6DriverclEv+0xcb6>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2200      	movs	r2, #0
 80025dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2200      	movs	r2, #0
 80025e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2200      	movs	r2, #0
 80025ec:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
				}

			break;
 80025f0:	e293      	b.n	8002b1a <_ZN6DriverclEv+0xcb6>
			case opening:

				if(abs(convertor.steps()) >= (120)) { // for passenger
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	691b      	ldr	r3, [r3, #16]
 80025f6:	4618      	mov	r0, r3
 80025f8:	f7ff f834 	bl	8001664 <_ZN9Convertor5stepsEv>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b00      	cmp	r3, #0
 8002600:	bfb8      	it	lt
 8002602:	425b      	neglt	r3, r3
 8002604:	b29b      	uxth	r3, r3
 8002606:	2b77      	cmp	r3, #119	; 0x77
 8002608:	bf8c      	ite	hi
 800260a:	2301      	movhi	r3, #1
 800260c:	2300      	movls	r3, #0
 800260e:	b2db      	uxtb	r3, r3
 8002610:	2b00      	cmp	r3, #0
 8002612:	d003      	beq.n	800261c <_ZN6DriverclEv+0x7b8>
					max_power = 60;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	223c      	movs	r2, #60	; 0x3c
 8002618:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

//				if (abs(convertor.steps()) >= (160)) { // for passenger
//					convertor.power(10); // 35 passenger 65 driver // was60
//				}
//
				if(door == driver) {
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	799b      	ldrb	r3, [r3, #6]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d14b      	bne.n	80026bc <_ZN6DriverclEv+0x858>
					if ((not open_in and not can.inID.control.open_driver) or abs(convertor.steps()) >= (qty_step)) {
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	69db      	ldr	r3, [r3, #28]
 8002628:	4618      	mov	r0, r3
 800262a:	f7fe f9c6 	bl	80009ba <_ZN3PincvbEv>
 800262e:	4603      	mov	r3, r0
 8002630:	f083 0301 	eor.w	r3, r3, #1
 8002634:	b2db      	uxtb	r3, r3
 8002636:	2b00      	cmp	r3, #0
 8002638:	d00b      	beq.n	8002652 <_ZN6DriverclEv+0x7ee>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	f893 30a3 	ldrb.w	r3, [r3, #163]	; 0xa3
 8002642:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002646:	b2db      	uxtb	r3, r3
 8002648:	f083 0301 	eor.w	r3, r3, #1
 800264c:	b2db      	uxtb	r3, r3
 800264e:	2b00      	cmp	r3, #0
 8002650:	d10f      	bne.n	8002672 <_ZN6DriverclEv+0x80e>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	691b      	ldr	r3, [r3, #16]
 8002656:	4618      	mov	r0, r3
 8002658:	f7ff f804 	bl	8001664 <_ZN9Convertor5stepsEv>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	bfb8      	it	lt
 8002662:	425b      	neglt	r3, r3
 8002664:	b29a      	uxth	r2, r3
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800266c:	b29b      	uxth	r3, r3
 800266e:	429a      	cmp	r2, r3
 8002670:	d301      	bcc.n	8002676 <_ZN6DriverclEv+0x812>
 8002672:	2301      	movs	r3, #1
 8002674:	e000      	b.n	8002678 <_ZN6DriverclEv+0x814>
 8002676:	2300      	movs	r3, #0
 8002678:	2b00      	cmp	r3, #0
 800267a:	f000 8250 	beq.w	8002b1e <_ZN6DriverclEv+0xcba>
						state = wait;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2200      	movs	r2, #0
 8002682:	715a      	strb	r2, [r3, #5]
//					clamp = false; clamp_open = false;
//					convertor.stop();
						convertor.current_fix();
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	691b      	ldr	r3, [r3, #16]
 8002688:	4618      	mov	r0, r3
 800268a:	f7ff f81d 	bl	80016c8 <_ZN9Convertor11current_fixEv>
//					convertor.power(20);
						if (abs(convertor.steps()) >= (180)) {
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	691b      	ldr	r3, [r3, #16]
 8002692:	4618      	mov	r0, r3
 8002694:	f7fe ffe6 	bl	8001664 <_ZN9Convertor5stepsEv>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	bfb8      	it	lt
 800269e:	425b      	neglt	r3, r3
 80026a0:	b29b      	uxth	r3, r3
 80026a2:	2bb3      	cmp	r3, #179	; 0xb3
 80026a4:	bf8c      	ite	hi
 80026a6:	2301      	movhi	r3, #1
 80026a8:	2300      	movls	r3, #0
 80026aa:	b2db      	uxtb	r3, r3
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	f000 8236 	beq.w	8002b1e <_ZN6DriverclEv+0xcba>
							begin = true;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2201      	movs	r2, #1
 80026b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
						}

					}
				}

			break;
 80026ba:	e230      	b.n	8002b1e <_ZN6DriverclEv+0xcba>
				} else if (door == single_pass or door == double_pass) {
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	799b      	ldrb	r3, [r3, #6]
 80026c0:	2b01      	cmp	r3, #1
 80026c2:	d004      	beq.n	80026ce <_ZN6DriverclEv+0x86a>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	799b      	ldrb	r3, [r3, #6]
 80026c8:	2b02      	cmp	r3, #2
 80026ca:	f040 8228 	bne.w	8002b1e <_ZN6DriverclEv+0xcba>
					if ((not open_in and not can.inID.control.open_passenger) or abs(convertor.steps()) >= (qty_step)) {
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	69db      	ldr	r3, [r3, #28]
 80026d2:	4618      	mov	r0, r3
 80026d4:	f7fe f971 	bl	80009ba <_ZN3PincvbEv>
 80026d8:	4603      	mov	r3, r0
 80026da:	f083 0301 	eor.w	r3, r3, #1
 80026de:	b2db      	uxtb	r3, r3
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d00b      	beq.n	80026fc <_ZN6DriverclEv+0x898>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 80026ec:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	f083 0301 	eor.w	r3, r3, #1
 80026f6:	b2db      	uxtb	r3, r3
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d10f      	bne.n	800271c <_ZN6DriverclEv+0x8b8>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	691b      	ldr	r3, [r3, #16]
 8002700:	4618      	mov	r0, r3
 8002702:	f7fe ffaf 	bl	8001664 <_ZN9Convertor5stepsEv>
 8002706:	4603      	mov	r3, r0
 8002708:	2b00      	cmp	r3, #0
 800270a:	bfb8      	it	lt
 800270c:	425b      	neglt	r3, r3
 800270e:	b29a      	uxth	r2, r3
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8002716:	b29b      	uxth	r3, r3
 8002718:	429a      	cmp	r2, r3
 800271a:	d301      	bcc.n	8002720 <_ZN6DriverclEv+0x8bc>
 800271c:	2301      	movs	r3, #1
 800271e:	e000      	b.n	8002722 <_ZN6DriverclEv+0x8be>
 8002720:	2300      	movs	r3, #0
 8002722:	2b00      	cmp	r3, #0
 8002724:	f000 81fb 	beq.w	8002b1e <_ZN6DriverclEv+0xcba>
						state = wait;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2200      	movs	r2, #0
 800272c:	715a      	strb	r2, [r3, #5]
						if (abs(convertor.steps()) >= (180)) {
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	691b      	ldr	r3, [r3, #16]
 8002732:	4618      	mov	r0, r3
 8002734:	f7fe ff96 	bl	8001664 <_ZN9Convertor5stepsEv>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	bfb8      	it	lt
 800273e:	425b      	neglt	r3, r3
 8002740:	b29b      	uxth	r3, r3
 8002742:	2bb3      	cmp	r3, #179	; 0xb3
 8002744:	bf8c      	ite	hi
 8002746:	2301      	movhi	r3, #1
 8002748:	2300      	movls	r3, #0
 800274a:	b2db      	uxtb	r3, r3
 800274c:	2b00      	cmp	r3, #0
 800274e:	f000 81e6 	beq.w	8002b1e <_ZN6DriverclEv+0xcba>
							begin = true;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2201      	movs	r2, #1
 8002756:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
			break;
 800275a:	e1e0      	b.n	8002b1e <_ZN6DriverclEv+0xcba>
			case closing:

				if (abs(convertor.steps()) <= (150)) {
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	691b      	ldr	r3, [r3, #16]
 8002760:	4618      	mov	r0, r3
 8002762:	f7fe ff7f 	bl	8001664 <_ZN9Convertor5stepsEv>
 8002766:	4603      	mov	r3, r0
 8002768:	2b00      	cmp	r3, #0
 800276a:	bfb8      	it	lt
 800276c:	425b      	neglt	r3, r3
 800276e:	b29b      	uxth	r3, r3
 8002770:	2b96      	cmp	r3, #150	; 0x96
 8002772:	bf94      	ite	ls
 8002774:	2301      	movls	r3, #1
 8002776:	2300      	movhi	r3, #0
 8002778:	b2db      	uxtb	r3, r3
 800277a:	2b00      	cmp	r3, #0
 800277c:	d003      	beq.n	8002786 <_ZN6DriverclEv+0x922>
					max_power = 70;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2246      	movs	r2, #70	; 0x46
 8002782:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
//					convertor.power(70); // 95 passenger // 70 driver // 60
				}

				if(door == driver) {
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	799b      	ldrb	r3, [r3, #6]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d17f      	bne.n	800288e <_ZN6DriverclEv+0xa2a>
					if(can.inID.control.open_driver) {
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	f893 30a3 	ldrb.w	r3, [r3, #163]	; 0xa3
 8002796:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800279a:	b2db      	uxtb	r3, r3
 800279c:	2b00      	cmp	r3, #0
 800279e:	d026      	beq.n	80027ee <_ZN6DriverclEv+0x98a>
						convertor.stop();
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	691b      	ldr	r3, [r3, #16]
 80027a4:	4618      	mov	r0, r3
 80027a6:	f7ff f87b 	bl	80018a0 <_ZN9Convertor4stopEv>
						max_power = 90;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	225a      	movs	r2, #90	; 0x5a
 80027ae:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
						power = 0;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2200      	movs	r2, #0
 80027b6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
						convertor.power(power);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	691a      	ldr	r2, [r3, #16]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80027c4:	4619      	mov	r1, r3
 80027c6:	4610      	mov	r0, r2
 80027c8:	f7fe ff2e 	bl	8001628 <_ZN9Convertor5powerEt>
						convertor.back();
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	691b      	ldr	r3, [r3, #16]
 80027d0:	4618      	mov	r0, r3
 80027d2:	f7fe ff17 	bl	8001604 <_ZN9Convertor4backEv>
						state = opening;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2201      	movs	r2, #1
 80027da:	715a      	strb	r2, [r3, #5]
						begin = false;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2200      	movs	r2, #0
 80027e0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
						need_open = true;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2201      	movs	r2, #1
 80027e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
						if(end) convertor.reset_steps();
						begin = false;
					}
				}

			break;
 80027ec:	e199      	b.n	8002b22 <_ZN6DriverclEv+0xcbe>
					if( (not close_in and not can.inID.control.close_driver) or end) {
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6a1b      	ldr	r3, [r3, #32]
 80027f2:	4618      	mov	r0, r3
 80027f4:	f7fe f8e1 	bl	80009ba <_ZN3PincvbEv>
 80027f8:	4603      	mov	r3, r0
 80027fa:	f083 0301 	eor.w	r3, r3, #1
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	2b00      	cmp	r3, #0
 8002802:	d00b      	beq.n	800281c <_ZN6DriverclEv+0x9b8>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	f893 30a3 	ldrb.w	r3, [r3, #163]	; 0xa3
 800280c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002810:	b2db      	uxtb	r3, r3
 8002812:	f083 0301 	eor.w	r3, r3, #1
 8002816:	b2db      	uxtb	r3, r3
 8002818:	2b00      	cmp	r3, #0
 800281a:	d107      	bne.n	800282c <_ZN6DriverclEv+0x9c8>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002820:	4618      	mov	r0, r3
 8002822:	f7fe f8ca 	bl	80009ba <_ZN3PincvbEv>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d001      	beq.n	8002830 <_ZN6DriverclEv+0x9cc>
 800282c:	2301      	movs	r3, #1
 800282e:	e000      	b.n	8002832 <_ZN6DriverclEv+0x9ce>
 8002830:	2300      	movs	r3, #0
 8002832:	2b00      	cmp	r3, #0
 8002834:	f000 8175 	beq.w	8002b22 <_ZN6DriverclEv+0xcbe>
						state = wait;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2200      	movs	r2, #0
 800283c:	715a      	strb	r2, [r3, #5]
						convertor.stop();
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	691b      	ldr	r3, [r3, #16]
 8002842:	4618      	mov	r0, r3
 8002844:	f7ff f82c 	bl	80018a0 <_ZN9Convertor4stopEv>
						max_power = 90;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	225a      	movs	r2, #90	; 0x5a
 800284c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
						power = 0;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2200      	movs	r2, #0
 8002854:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
						convertor.power(power);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	691a      	ldr	r2, [r3, #16]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8002862:	4619      	mov	r1, r3
 8002864:	4610      	mov	r0, r2
 8002866:	f7fe fedf 	bl	8001628 <_ZN9Convertor5powerEt>
						if(end) convertor.reset_steps();
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800286e:	4618      	mov	r0, r3
 8002870:	f7fe f8a3 	bl	80009ba <_ZN3PincvbEv>
 8002874:	4603      	mov	r3, r0
 8002876:	2b00      	cmp	r3, #0
 8002878:	d004      	beq.n	8002884 <_ZN6DriverclEv+0xa20>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	691b      	ldr	r3, [r3, #16]
 800287e:	4618      	mov	r0, r3
 8002880:	f7fe fefc 	bl	800167c <_ZN9Convertor11reset_stepsEv>
						begin = false;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2200      	movs	r2, #0
 8002888:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
			break;
 800288c:	e149      	b.n	8002b22 <_ZN6DriverclEv+0xcbe>
				} else if (door == single_pass or door == double_pass) {
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	799b      	ldrb	r3, [r3, #6]
 8002892:	2b01      	cmp	r3, #1
 8002894:	d004      	beq.n	80028a0 <_ZN6DriverclEv+0xa3c>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	799b      	ldrb	r3, [r3, #6]
 800289a:	2b02      	cmp	r3, #2
 800289c:	f040 8141 	bne.w	8002b22 <_ZN6DriverclEv+0xcbe>
					if(can.inID.control.open_passenger) {
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 80028a8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80028ac:	b2db      	uxtb	r3, r3
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d026      	beq.n	8002900 <_ZN6DriverclEv+0xa9c>
						convertor.stop();
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	691b      	ldr	r3, [r3, #16]
 80028b6:	4618      	mov	r0, r3
 80028b8:	f7fe fff2 	bl	80018a0 <_ZN9Convertor4stopEv>
						max_power = 90;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	225a      	movs	r2, #90	; 0x5a
 80028c0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
						power = 0;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2200      	movs	r2, #0
 80028c8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
						convertor.power(power);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	691a      	ldr	r2, [r3, #16]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80028d6:	4619      	mov	r1, r3
 80028d8:	4610      	mov	r0, r2
 80028da:	f7fe fea5 	bl	8001628 <_ZN9Convertor5powerEt>
						convertor.forward();
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	691b      	ldr	r3, [r3, #16]
 80028e2:	4618      	mov	r0, r3
 80028e4:	f7fe fe7c 	bl	80015e0 <_ZN9Convertor7forwardEv>
						state = opening;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2201      	movs	r2, #1
 80028ec:	715a      	strb	r2, [r3, #5]
						begin = false;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2200      	movs	r2, #0
 80028f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
						need_open = true;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2201      	movs	r2, #1
 80028fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
			break;
 80028fe:	e110      	b.n	8002b22 <_ZN6DriverclEv+0xcbe>
					} else if( (not close_in and not can.inID.control.close_passenger) or end) {
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6a1b      	ldr	r3, [r3, #32]
 8002904:	4618      	mov	r0, r3
 8002906:	f7fe f858 	bl	80009ba <_ZN3PincvbEv>
 800290a:	4603      	mov	r3, r0
 800290c:	f083 0301 	eor.w	r3, r3, #1
 8002910:	b2db      	uxtb	r3, r3
 8002912:	2b00      	cmp	r3, #0
 8002914:	d00b      	beq.n	800292e <_ZN6DriverclEv+0xaca>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	689b      	ldr	r3, [r3, #8]
 800291a:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 800291e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002922:	b2db      	uxtb	r3, r3
 8002924:	f083 0301 	eor.w	r3, r3, #1
 8002928:	b2db      	uxtb	r3, r3
 800292a:	2b00      	cmp	r3, #0
 800292c:	d107      	bne.n	800293e <_ZN6DriverclEv+0xada>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002932:	4618      	mov	r0, r3
 8002934:	f7fe f841 	bl	80009ba <_ZN3PincvbEv>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	d001      	beq.n	8002942 <_ZN6DriverclEv+0xade>
 800293e:	2301      	movs	r3, #1
 8002940:	e000      	b.n	8002944 <_ZN6DriverclEv+0xae0>
 8002942:	2300      	movs	r3, #0
 8002944:	2b00      	cmp	r3, #0
 8002946:	f000 80ec 	beq.w	8002b22 <_ZN6DriverclEv+0xcbe>
						state = wait;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	715a      	strb	r2, [r3, #5]
						convertor.stop();
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	691b      	ldr	r3, [r3, #16]
 8002954:	4618      	mov	r0, r3
 8002956:	f7fe ffa3 	bl	80018a0 <_ZN9Convertor4stopEv>
						power = 0;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2200      	movs	r2, #0
 800295e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
						if(end) convertor.reset_steps();
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002966:	4618      	mov	r0, r3
 8002968:	f7fe f827 	bl	80009ba <_ZN3PincvbEv>
 800296c:	4603      	mov	r3, r0
 800296e:	2b00      	cmp	r3, #0
 8002970:	d004      	beq.n	800297c <_ZN6DriverclEv+0xb18>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	691b      	ldr	r3, [r3, #16]
 8002976:	4618      	mov	r0, r3
 8002978:	f7fe fe80 	bl	800167c <_ZN9Convertor11reset_stepsEv>
						begin = false;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2200      	movs	r2, #0
 8002980:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
			break;
 8002984:	e0cd      	b.n	8002b22 <_ZN6DriverclEv+0xcbe>
			case clamp_opening:
				if( abs(convertor.steps()) >= (190) or service.outData.current > 150) {
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	691b      	ldr	r3, [r3, #16]
 800298a:	4618      	mov	r0, r3
 800298c:	f7fe fe6a 	bl	8001664 <_ZN9Convertor5stepsEv>
 8002990:	4603      	mov	r3, r0
 8002992:	2b00      	cmp	r3, #0
 8002994:	bfb8      	it	lt
 8002996:	425b      	neglt	r3, r3
 8002998:	b29b      	uxth	r3, r3
 800299a:	2bbd      	cmp	r3, #189	; 0xbd
 800299c:	d804      	bhi.n	80029a8 <_ZN6DriverclEv+0xb44>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	68db      	ldr	r3, [r3, #12]
 80029a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80029a4:	2b96      	cmp	r3, #150	; 0x96
 80029a6:	d901      	bls.n	80029ac <_ZN6DriverclEv+0xb48>
 80029a8:	2301      	movs	r3, #1
 80029aa:	e000      	b.n	80029ae <_ZN6DriverclEv+0xb4a>
 80029ac:	2300      	movs	r3, #0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	f000 80b9 	beq.w	8002b26 <_ZN6DriverclEv+0xcc2>
									state = wait;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2200      	movs	r2, #0
 80029b8:	715a      	strb	r2, [r3, #5]
				//					clamp = false; clamp_open = false;
				//					convertor.stop();
									fix = true;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2201      	movs	r2, #1
 80029be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
									convertor.current_fix();
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	691b      	ldr	r3, [r3, #16]
 80029c6:	4618      	mov	r0, r3
 80029c8:	f7fe fe7e 	bl	80016c8 <_ZN9Convertor11current_fixEv>
				//					convertor.power(20);
									if(abs(convertor.steps()) >= (180)) {
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	691b      	ldr	r3, [r3, #16]
 80029d0:	4618      	mov	r0, r3
 80029d2:	f7fe fe47 	bl	8001664 <_ZN9Convertor5stepsEv>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	bfb8      	it	lt
 80029dc:	425b      	neglt	r3, r3
 80029de:	b29b      	uxth	r3, r3
 80029e0:	2bb3      	cmp	r3, #179	; 0xb3
 80029e2:	bf8c      	ite	hi
 80029e4:	2301      	movhi	r3, #1
 80029e6:	2300      	movls	r3, #0
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	f000 809b 	beq.w	8002b26 <_ZN6DriverclEv+0xcc2>
										begin = true;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2201      	movs	r2, #1
 80029f4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
									}
				}
			break;
 80029f8:	e095      	b.n	8002b26 <_ZN6DriverclEv+0xcc2>
//					   convertor.power(50); convertor.forward();
//				   } else if (not open_in) {
//					   clamp = false;  clamp_open = false; clamp_close = false;
//				   }

				if(end) {
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029fe:	4618      	mov	r0, r3
 8002a00:	f7fd ffdb 	bl	80009ba <_ZN3PincvbEv>
 8002a04:	4603      	mov	r3, r0
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	f000 808f 	beq.w	8002b2a <_ZN6DriverclEv+0xcc6>
					state = wait;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	715a      	strb	r2, [r3, #5]
					convertor.stop();
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	691b      	ldr	r3, [r3, #16]
 8002a16:	4618      	mov	r0, r3
 8002a18:	f7fe ff42 	bl	80018a0 <_ZN9Convertor4stopEv>
					power = 0;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
					convertor.reset_steps();
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	691b      	ldr	r3, [r3, #16]
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f7fe fe27 	bl	800167c <_ZN9Convertor11reset_stepsEv>
					begin = false;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2200      	movs	r2, #0
 8002a32:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
					clamp_close = true;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2201      	movs	r2, #1
 8002a3a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
				}
			break;
 8002a3e:	e074      	b.n	8002b2a <_ZN6DriverclEv+0xcc6>
			case alarm:

				if (clamp_close and delay.done()) {
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d009      	beq.n	8002a5e <_ZN6DriverclEv+0xbfa>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	3358      	adds	r3, #88	; 0x58
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f7fd ff38 	bl	80008c4 <_ZN5Timer4doneEv>
 8002a54:	4603      	mov	r3, r0
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d001      	beq.n	8002a5e <_ZN6DriverclEv+0xbfa>
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e000      	b.n	8002a60 <_ZN6DriverclEv+0xbfc>
 8002a5e:	2300      	movs	r3, #0
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d032      	beq.n	8002aca <_ZN6DriverclEv+0xc66>
					delay.stop();
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	3358      	adds	r3, #88	; 0x58
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7fd ff1c 	bl	80008a6 <_ZN5Timer4stopEv>
					convertor.power(50);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	691b      	ldr	r3, [r3, #16]
 8002a72:	2132      	movs	r1, #50	; 0x32
 8002a74:	4618      	mov	r0, r3
 8002a76:	f7fe fdd7 	bl	8001628 <_ZN9Convertor5powerEt>
					switch (door) {
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	799b      	ldrb	r3, [r3, #6]
 8002a7e:	2b03      	cmp	r3, #3
 8002a80:	d81c      	bhi.n	8002abc <_ZN6DriverclEv+0xc58>
 8002a82:	a201      	add	r2, pc, #4	; (adr r2, 8002a88 <_ZN6DriverclEv+0xc24>)
 8002a84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a88:	08002a99 	.word	0x08002a99
 8002a8c:	08002aa5 	.word	0x08002aa5
 8002a90:	08002ab1 	.word	0x08002ab1
 8002a94:	08002abd 	.word	0x08002abd
					case driver:
						convertor.back();
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	691b      	ldr	r3, [r3, #16]
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f7fe fdb1 	bl	8001604 <_ZN9Convertor4backEv>
						break;
 8002aa2:	e00b      	b.n	8002abc <_ZN6DriverclEv+0xc58>
					case single_pass:
						convertor.forward();
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	691b      	ldr	r3, [r3, #16]
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f7fe fd99 	bl	80015e0 <_ZN9Convertor7forwardEv>
						break;
 8002aae:	e005      	b.n	8002abc <_ZN6DriverclEv+0xc58>
					case double_pass:
						convertor.forward();
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	691b      	ldr	r3, [r3, #16]
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f7fe fd93 	bl	80015e0 <_ZN9Convertor7forwardEv>
						break;
 8002aba:	bf00      	nop
					case not_door:
						break;
					}
					state = clamp_opening;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2203      	movs	r2, #3
 8002ac0:	715a      	strb	r2, [r3, #5]
					clamp = false; // back for driver
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
				}

				if (clamp_open and delay.done()) {
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d009      	beq.n	8002ae8 <_ZN6DriverclEv+0xc84>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	3358      	adds	r3, #88	; 0x58
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f7fd fef3 	bl	80008c4 <_ZN5Timer4doneEv>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d001      	beq.n	8002ae8 <_ZN6DriverclEv+0xc84>
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	e000      	b.n	8002aea <_ZN6DriverclEv+0xc86>
 8002ae8:	2300      	movs	r3, #0
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d01f      	beq.n	8002b2e <_ZN6DriverclEv+0xcca>
					power = 0;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
					convertor.stop();
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	691b      	ldr	r3, [r3, #16]
 8002afa:	4618      	mov	r0, r3
 8002afc:	f7fe fed0 	bl	80018a0 <_ZN9Convertor4stopEv>
					delay.stop();
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	3358      	adds	r3, #88	; 0x58
 8002b04:	4618      	mov	r0, r3
 8002b06:	f7fd fece 	bl	80008a6 <_ZN5Timer4stopEv>
//						convertor.back();
//						break;
//					case not_door:
//						break;
//					}
					state = wait;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	715a      	strb	r2, [r3, #5]
					clamp = false; // forward for driver
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
//					clamp_open = false;
				}

			break;
 8002b18:	e009      	b.n	8002b2e <_ZN6DriverclEv+0xcca>
			break;
 8002b1a:	bf00      	nop
 8002b1c:	e008      	b.n	8002b30 <_ZN6DriverclEv+0xccc>
			break;
 8002b1e:	bf00      	nop
 8002b20:	e006      	b.n	8002b30 <_ZN6DriverclEv+0xccc>
			break;
 8002b22:	bf00      	nop
 8002b24:	e004      	b.n	8002b30 <_ZN6DriverclEv+0xccc>
			break;
 8002b26:	bf00      	nop
 8002b28:	e002      	b.n	8002b30 <_ZN6DriverclEv+0xccc>
			break;
 8002b2a:	bf00      	nop
 8002b2c:	e000      	b.n	8002b30 <_ZN6DriverclEv+0xccc>
			break;
 8002b2e:	bf00      	nop

		} //switch(state)
	} // if (is_initial())
	} //void operator()
 8002b30:	bf00      	nop
 8002b32:	3708      	adds	r7, #8
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}

08002b38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002b38:	b590      	push	{r4, r7, lr}
 8002b3a:	f5ad 7d3d 	sub.w	sp, sp, #756	; 0x2f4
 8002b3e:	af0a      	add	r7, sp, #40	; 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002b40:	f001 fdd6 	bl	80046f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002b44:	f000 f8fe 	bl	8002d44 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002b48:	f000 fc0c 	bl	8003364 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8002b4c:	f000 fbdc 	bl	8003308 <_ZL11MX_DMA_Initv>
  MX_ADC1_Init();
 8002b50:	f000 f966 	bl	8002e20 <_ZL12MX_ADC1_Initv>
  MX_CAN_Init();
 8002b54:	f000 fa2c 	bl	8002fb0 <_ZL11MX_CAN_Initv>
  MX_TIM1_Init();
 8002b58:	f000 fa88 	bl	800306c <_ZL12MX_TIM1_Initv>

  MX_ADC2_Init();
 8002b5c:	f000 f9d0 	bl	8002f00 <_ZL12MX_ADC2_Initv>
  MX_TIM3_Init();
 8002b60:	f000 fb3e 	bl	80031e0 <_ZL12MX_TIM3_Initv>
  MX_USART3_UART_Init();
 8002b64:	f000 fba2 	bl	80032ac <_ZL19MX_USART3_UART_Initv>
  /* USER CODE BEGIN 2 */

  decltype(auto) led_red    = Pin{GPIOA, LED_RED_Pin     };
 8002b68:	f507 7330 	add.w	r3, r7, #704	; 0x2c0
 8002b6c:	2240      	movs	r2, #64	; 0x40
 8002b6e:	496a      	ldr	r1, [pc, #424]	; (8002d18 <main+0x1e0>)
 8002b70:	4618      	mov	r0, r3
 8002b72:	f7fd fec4 	bl	80008fe <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) led_green  = Pin{GPIOA, LED_GREEN_Pin   };
 8002b76:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002b7a:	2280      	movs	r2, #128	; 0x80
 8002b7c:	4966      	ldr	r1, [pc, #408]	; (8002d18 <main+0x1e0>)
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f7fd febd 	bl	80008fe <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) led_can    = Pin{GPIOC, LED_CAN_Pin     };
 8002b84:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 8002b88:	2210      	movs	r2, #16
 8002b8a:	4964      	ldr	r1, [pc, #400]	; (8002d1c <main+0x1e4>)
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f7fd feb6 	bl	80008fe <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) open_in    = Pin{GPIOC, open_in_Pin     };
 8002b92:	f507 732a 	add.w	r3, r7, #680	; 0x2a8
 8002b96:	2202      	movs	r2, #2
 8002b98:	4960      	ldr	r1, [pc, #384]	; (8002d1c <main+0x1e4>)
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f7fd feaf 	bl	80008fe <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) close_in   = Pin{GPIOC, close_in_Pin    };
 8002ba0:	f507 7328 	add.w	r3, r7, #672	; 0x2a0
 8002ba4:	2204      	movs	r2, #4
 8002ba6:	495d      	ldr	r1, [pc, #372]	; (8002d1c <main+0x1e4>)
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f7fd fea8 	bl	80008fe <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) open_out   = Pin{GPIOB, open_out_Pin    };
 8002bae:	f507 7326 	add.w	r3, r7, #664	; 0x298
 8002bb2:	2210      	movs	r2, #16
 8002bb4:	495a      	ldr	r1, [pc, #360]	; (8002d20 <main+0x1e8>)
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f7fd fea1 	bl	80008fe <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) close_out  = Pin{GPIOB, close_out_Pin   };
 8002bbc:	f507 7324 	add.w	r3, r7, #656	; 0x290
 8002bc0:	2280      	movs	r2, #128	; 0x80
 8002bc2:	4957      	ldr	r1, [pc, #348]	; (8002d20 <main+0x1e8>)
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f7fd fe9a 	bl	80008fe <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) open_fb    = Pin{GPIOB, fb_open_Pin     };
 8002bca:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8002bce:	2220      	movs	r2, #32
 8002bd0:	4953      	ldr	r1, [pc, #332]	; (8002d20 <main+0x1e8>)
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f7fd fe93 	bl	80008fe <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) close_fb   = Pin{GPIOB, fb_close_Pin    };
 8002bd8:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8002bdc:	2240      	movs	r2, #64	; 0x40
 8002bde:	4950      	ldr	r1, [pc, #320]	; (8002d20 <main+0x1e8>)
 8002be0:	4618      	mov	r0, r3
 8002be2:	f7fd fe8c 	bl	80008fe <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) end        = Pin{GPIOC, end_in_Pin      };
 8002be6:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8002bea:	2240      	movs	r2, #64	; 0x40
 8002bec:	494b      	ldr	r1, [pc, #300]	; (8002d1c <main+0x1e4>)
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f7fd fe85 	bl	80008fe <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) en_holla   = Pin{GPIOC, enable_holla_Pin};
 8002bf4:	f507 731c 	add.w	r3, r7, #624	; 0x270
 8002bf8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002bfc:	4947      	ldr	r1, [pc, #284]	; (8002d1c <main+0x1e4>)
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f7fd fe7d 	bl	80008fe <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) error_holla= Pin{GPIOC, error_holla_Pin };
 8002c04:	f507 731a 	add.w	r3, r7, #616	; 0x268
 8002c08:	2280      	movs	r2, #128	; 0x80
 8002c0a:	4944      	ldr	r1, [pc, #272]	; (8002d1c <main+0x1e4>)
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7fd fe76 	bl	80008fe <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) phase_a_low= Pin{GPIOB, CH1_LOW_Pin     };
 8002c12:	f507 7318 	add.w	r3, r7, #608	; 0x260
 8002c16:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c1a:	4941      	ldr	r1, [pc, #260]	; (8002d20 <main+0x1e8>)
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f7fd fe6e 	bl	80008fe <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) phase_b_low= Pin{GPIOB, CH2_LOW_Pin     };
 8002c22:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8002c26:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002c2a:	493d      	ldr	r1, [pc, #244]	; (8002d20 <main+0x1e8>)
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f7fd fe66 	bl	80008fe <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) phase_c_low= Pin{GPIOB, CH3_LOW_Pin     };
 8002c32:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8002c36:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002c3a:	4939      	ldr	r1, [pc, #228]	; (8002d20 <main+0x1e8>)
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f7fd fe5e 	bl	80008fe <_ZN3PinC1EP12GPIO_TypeDeft>

  decltype(auto) adc = ADC_ {adc_callback, adc_injected_callback, 3, 200};
 8002c42:	f507 70fc 	add.w	r0, r7, #504	; 0x1f8
 8002c46:	23c8      	movs	r3, #200	; 0xc8
 8002c48:	9300      	str	r3, [sp, #0]
 8002c4a:	2303      	movs	r3, #3
 8002c4c:	4a35      	ldr	r2, [pc, #212]	; (8002d24 <main+0x1ec>)
 8002c4e:	4936      	ldr	r1, [pc, #216]	; (8002d28 <main+0x1f0>)
 8002c50:	f7fd fff8 	bl	8000c44 <_ZN4ADC_C1ER9InterruptS1_ht>

  decltype(auto) uart = UART_<>{led_can};
 8002c54:	f507 722c 	add.w	r2, r7, #688	; 0x2b0
 8002c58:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8002c5c:	4611      	mov	r1, r2
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f000 fe74 	bl	800394c <_ZN5UART_ILj26EEC1ER3Pin>
  decltype(auto) can = CAN<In_id, Out_id>{led_can, interrupt_can_rx, 100};
 8002c64:	f507 712c 	add.w	r1, r7, #688	; 0x2b0
 8002c68:	f507 708e 	add.w	r0, r7, #284	; 0x11c
 8002c6c:	2364      	movs	r3, #100	; 0x64
 8002c6e:	4a2f      	ldr	r2, [pc, #188]	; (8002d2c <main+0x1f4>)
 8002c70:	f000 fe7e 	bl	8003970 <_ZN3CANI5In_id6Out_idEC1ER3PinR9Interruptt>

  decltype(auto) service = Service<In_data, Out_data>{adc, uart, interrupt_dma, interrupt_uart};
 8002c74:	f507 72ec 	add.w	r2, r7, #472	; 0x1d8
 8002c78:	f507 71fc 	add.w	r1, r7, #504	; 0x1f8
 8002c7c:	f107 00d8 	add.w	r0, r7, #216	; 0xd8
 8002c80:	4b2b      	ldr	r3, [pc, #172]	; (8002d30 <main+0x1f8>)
 8002c82:	9300      	str	r3, [sp, #0]
 8002c84:	4b2b      	ldr	r3, [pc, #172]	; (8002d34 <main+0x1fc>)
 8002c86:	f000 ff03 	bl	8003a90 <_ZN7ServiceI7In_data8Out_dataEC1ER4ADC_R5UART_ILj26EER9InterruptS9_>

  decltype(auto) convertor = Convertor{adc, period_callback, adc_comparator_callback, ext_holla_1_callback
	  	  	  	  	  	  	  	  	 , led_red
	  	  	  	  	  	  	  	  	 , en_holla, error_holla
									 , phase_a_low, phase_b_low, phase_c_low
  	  	  	  	  	  	  	  	  	  };
 8002c8a:	f507 71fc 	add.w	r1, r7, #504	; 0x1f8
 8002c8e:	f107 0074 	add.w	r0, r7, #116	; 0x74
 8002c92:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8002c96:	9306      	str	r3, [sp, #24]
 8002c98:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8002c9c:	9305      	str	r3, [sp, #20]
 8002c9e:	f507 7318 	add.w	r3, r7, #608	; 0x260
 8002ca2:	9304      	str	r3, [sp, #16]
 8002ca4:	f507 731a 	add.w	r3, r7, #616	; 0x268
 8002ca8:	9303      	str	r3, [sp, #12]
 8002caa:	f507 731c 	add.w	r3, r7, #624	; 0x270
 8002cae:	9302      	str	r3, [sp, #8]
 8002cb0:	f507 7330 	add.w	r3, r7, #704	; 0x2c0
 8002cb4:	9301      	str	r3, [sp, #4]
 8002cb6:	4b20      	ldr	r3, [pc, #128]	; (8002d38 <main+0x200>)
 8002cb8:	9300      	str	r3, [sp, #0]
 8002cba:	4b20      	ldr	r3, [pc, #128]	; (8002d3c <main+0x204>)
 8002cbc:	4a20      	ldr	r2, [pc, #128]	; (8002d40 <main+0x208>)
 8002cbe:	f7fe fbe9 	bl	8001494 <_ZN9ConvertorC1ER4ADC_R9InterruptS3_S3_R3PinS5_S5_S5_S5_S5_>


  decltype(auto) driver = Driver{can, service, convertor, led_red, led_green, open_in, close_in, open_out, close_out, open_fb, close_fb, end};
 8002cc2:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8002cc6:	f107 02d8 	add.w	r2, r7, #216	; 0xd8
 8002cca:	f507 718e 	add.w	r1, r7, #284	; 0x11c
 8002cce:	1d38      	adds	r0, r7, #4
 8002cd0:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8002cd4:	9308      	str	r3, [sp, #32]
 8002cd6:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8002cda:	9307      	str	r3, [sp, #28]
 8002cdc:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8002ce0:	9306      	str	r3, [sp, #24]
 8002ce2:	f507 7324 	add.w	r3, r7, #656	; 0x290
 8002ce6:	9305      	str	r3, [sp, #20]
 8002ce8:	f507 7326 	add.w	r3, r7, #664	; 0x298
 8002cec:	9304      	str	r3, [sp, #16]
 8002cee:	f507 7328 	add.w	r3, r7, #672	; 0x2a0
 8002cf2:	9303      	str	r3, [sp, #12]
 8002cf4:	f507 732a 	add.w	r3, r7, #680	; 0x2a8
 8002cf8:	9302      	str	r3, [sp, #8]
 8002cfa:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002cfe:	9301      	str	r3, [sp, #4]
 8002d00:	f507 7330 	add.w	r3, r7, #704	; 0x2c0
 8002d04:	9300      	str	r3, [sp, #0]
 8002d06:	4623      	mov	r3, r4
 8002d08:	f7fe feea 	bl	8001ae0 <_ZN6DriverC1ER3CANI5In_id6Out_idER7ServiceI7In_data8Out_dataER9ConvertorR3PinSD_SD_SD_SD_SD_SD_SD_SD_>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  driver();
 8002d0c:	1d3b      	adds	r3, r7, #4
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f7ff f8a8 	bl	8001e64 <_ZN6DriverclEv>
 8002d14:	e7fa      	b.n	8002d0c <main+0x1d4>
 8002d16:	bf00      	nop
 8002d18:	40010800 	.word	0x40010800
 8002d1c:	40011000 	.word	0x40011000
 8002d20:	40010c00 	.word	0x40010c00
 8002d24:	20000334 	.word	0x20000334
 8002d28:	20000330 	.word	0x20000330
 8002d2c:	20000350 	.word	0x20000350
 8002d30:	2000033c 	.word	0x2000033c
 8002d34:	20000338 	.word	0x20000338
 8002d38:	2000034c 	.word	0x2000034c
 8002d3c:	20000348 	.word	0x20000348
 8002d40:	20000344 	.word	0x20000344

08002d44 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b096      	sub	sp, #88	; 0x58
 8002d48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d4a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002d4e:	2228      	movs	r2, #40	; 0x28
 8002d50:	2100      	movs	r1, #0
 8002d52:	4618      	mov	r0, r3
 8002d54:	f006 ff3a 	bl	8009bcc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d58:	f107 031c 	add.w	r3, r7, #28
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	601a      	str	r2, [r3, #0]
 8002d60:	605a      	str	r2, [r3, #4]
 8002d62:	609a      	str	r2, [r3, #8]
 8002d64:	60da      	str	r2, [r3, #12]
 8002d66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d68:	1d3b      	adds	r3, r7, #4
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	601a      	str	r2, [r3, #0]
 8002d6e:	605a      	str	r2, [r3, #4]
 8002d70:	609a      	str	r2, [r3, #8]
 8002d72:	60da      	str	r2, [r3, #12]
 8002d74:	611a      	str	r2, [r3, #16]
 8002d76:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002d7c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002d80:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8002d82:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d86:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002d88:	2301      	movs	r3, #1
 8002d8a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002d8c:	2302      	movs	r3, #2
 8002d8e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002d90:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002d94:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002d96:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002d9a:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d9c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002da0:	4618      	mov	r0, r3
 8002da2:	f004 fa35 	bl	8007210 <HAL_RCC_OscConfig>
 8002da6:	4603      	mov	r3, r0
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	bf14      	ite	ne
 8002dac:	2301      	movne	r3, #1
 8002dae:	2300      	moveq	r3, #0
 8002db0:	b2db      	uxtb	r3, r3
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d001      	beq.n	8002dba <_Z18SystemClock_Configv+0x76>
  {
    Error_Handler();
 8002db6:	f000 fb97 	bl	80034e8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002dba:	230f      	movs	r3, #15
 8002dbc:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002dbe:	2302      	movs	r3, #2
 8002dc0:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002dc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002dca:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002dd0:	f107 031c 	add.w	r3, r7, #28
 8002dd4:	2102      	movs	r1, #2
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f004 fc9a 	bl	8007710 <HAL_RCC_ClockConfig>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	bf14      	ite	ne
 8002de2:	2301      	movne	r3, #1
 8002de4:	2300      	moveq	r3, #0
 8002de6:	b2db      	uxtb	r3, r3
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d001      	beq.n	8002df0 <_Z18SystemClock_Configv+0xac>
  {
    Error_Handler();
 8002dec:	f000 fb7c 	bl	80034e8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002df0:	2302      	movs	r3, #2
 8002df2:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002df4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002df8:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002dfa:	1d3b      	adds	r3, r7, #4
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f004 fe17 	bl	8007a30 <HAL_RCCEx_PeriphCLKConfig>
 8002e02:	4603      	mov	r3, r0
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	bf14      	ite	ne
 8002e08:	2301      	movne	r3, #1
 8002e0a:	2300      	moveq	r3, #0
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d001      	beq.n	8002e16 <_Z18SystemClock_Configv+0xd2>
  {
    Error_Handler();
 8002e12:	f000 fb69 	bl	80034e8 <Error_Handler>
  }
}
 8002e16:	bf00      	nop
 8002e18:	3758      	adds	r7, #88	; 0x58
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
	...

08002e20 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b084      	sub	sp, #16
 8002e24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002e26:	1d3b      	adds	r3, r7, #4
 8002e28:	2200      	movs	r2, #0
 8002e2a:	601a      	str	r2, [r3, #0]
 8002e2c:	605a      	str	r2, [r3, #4]
 8002e2e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8002e30:	4b31      	ldr	r3, [pc, #196]	; (8002ef8 <_ZL12MX_ADC1_Initv+0xd8>)
 8002e32:	4a32      	ldr	r2, [pc, #200]	; (8002efc <_ZL12MX_ADC1_Initv+0xdc>)
 8002e34:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002e36:	4b30      	ldr	r3, [pc, #192]	; (8002ef8 <_ZL12MX_ADC1_Initv+0xd8>)
 8002e38:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e3c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002e3e:	4b2e      	ldr	r3, [pc, #184]	; (8002ef8 <_ZL12MX_ADC1_Initv+0xd8>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002e44:	4b2c      	ldr	r3, [pc, #176]	; (8002ef8 <_ZL12MX_ADC1_Initv+0xd8>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002e4a:	4b2b      	ldr	r3, [pc, #172]	; (8002ef8 <_ZL12MX_ADC1_Initv+0xd8>)
 8002e4c:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8002e50:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002e52:	4b29      	ldr	r3, [pc, #164]	; (8002ef8 <_ZL12MX_ADC1_Initv+0xd8>)
 8002e54:	2200      	movs	r2, #0
 8002e56:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 3;
 8002e58:	4b27      	ldr	r3, [pc, #156]	; (8002ef8 <_ZL12MX_ADC1_Initv+0xd8>)
 8002e5a:	2203      	movs	r2, #3
 8002e5c:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002e5e:	4826      	ldr	r0, [pc, #152]	; (8002ef8 <_ZL12MX_ADC1_Initv+0xd8>)
 8002e60:	f001 fc96 	bl	8004790 <HAL_ADC_Init>
 8002e64:	4603      	mov	r3, r0
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	bf14      	ite	ne
 8002e6a:	2301      	movne	r3, #1
 8002e6c:	2300      	moveq	r3, #0
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d001      	beq.n	8002e78 <_ZL12MX_ADC1_Initv+0x58>
  {
    Error_Handler();
 8002e74:	f000 fb38 	bl	80034e8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8002e80:	2302      	movs	r3, #2
 8002e82:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002e84:	1d3b      	adds	r3, r7, #4
 8002e86:	4619      	mov	r1, r3
 8002e88:	481b      	ldr	r0, [pc, #108]	; (8002ef8 <_ZL12MX_ADC1_Initv+0xd8>)
 8002e8a:	f001 ff67 	bl	8004d5c <HAL_ADC_ConfigChannel>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	bf14      	ite	ne
 8002e94:	2301      	movne	r3, #1
 8002e96:	2300      	moveq	r3, #0
 8002e98:	b2db      	uxtb	r3, r3
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d001      	beq.n	8002ea2 <_ZL12MX_ADC1_Initv+0x82>
  {
    Error_Handler();
 8002e9e:	f000 fb23 	bl	80034e8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002ea6:	2302      	movs	r3, #2
 8002ea8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002eaa:	1d3b      	adds	r3, r7, #4
 8002eac:	4619      	mov	r1, r3
 8002eae:	4812      	ldr	r0, [pc, #72]	; (8002ef8 <_ZL12MX_ADC1_Initv+0xd8>)
 8002eb0:	f001 ff54 	bl	8004d5c <HAL_ADC_ConfigChannel>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	bf14      	ite	ne
 8002eba:	2301      	movne	r3, #1
 8002ebc:	2300      	moveq	r3, #0
 8002ebe:	b2db      	uxtb	r3, r3
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d001      	beq.n	8002ec8 <_ZL12MX_ADC1_Initv+0xa8>
  {
    Error_Handler();
 8002ec4:	f000 fb10 	bl	80034e8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002ec8:	2302      	movs	r3, #2
 8002eca:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002ecc:	2303      	movs	r3, #3
 8002ece:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ed0:	1d3b      	adds	r3, r7, #4
 8002ed2:	4619      	mov	r1, r3
 8002ed4:	4808      	ldr	r0, [pc, #32]	; (8002ef8 <_ZL12MX_ADC1_Initv+0xd8>)
 8002ed6:	f001 ff41 	bl	8004d5c <HAL_ADC_ConfigChannel>
 8002eda:	4603      	mov	r3, r0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	bf14      	ite	ne
 8002ee0:	2301      	movne	r3, #1
 8002ee2:	2300      	moveq	r3, #0
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d001      	beq.n	8002eee <_ZL12MX_ADC1_Initv+0xce>
  {
    Error_Handler();
 8002eea:	f000 fafd 	bl	80034e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002eee:	bf00      	nop
 8002ef0:	3710      	adds	r7, #16
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	20000104 	.word	0x20000104
 8002efc:	40012400 	.word	0x40012400

08002f00 <_ZL12MX_ADC2_Initv>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b088      	sub	sp, #32
 8002f04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8002f06:	1d3b      	adds	r3, r7, #4
 8002f08:	2200      	movs	r2, #0
 8002f0a:	601a      	str	r2, [r3, #0]
 8002f0c:	605a      	str	r2, [r3, #4]
 8002f0e:	609a      	str	r2, [r3, #8]
 8002f10:	60da      	str	r2, [r3, #12]
 8002f12:	611a      	str	r2, [r3, #16]
 8002f14:	615a      	str	r2, [r3, #20]
 8002f16:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 8002f18:	4b23      	ldr	r3, [pc, #140]	; (8002fa8 <_ZL12MX_ADC2_Initv+0xa8>)
 8002f1a:	4a24      	ldr	r2, [pc, #144]	; (8002fac <_ZL12MX_ADC2_Initv+0xac>)
 8002f1c:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002f1e:	4b22      	ldr	r3, [pc, #136]	; (8002fa8 <_ZL12MX_ADC2_Initv+0xa8>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8002f24:	4b20      	ldr	r3, [pc, #128]	; (8002fa8 <_ZL12MX_ADC2_Initv+0xa8>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002f2a:	4b1f      	ldr	r3, [pc, #124]	; (8002fa8 <_ZL12MX_ADC2_Initv+0xa8>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002f30:	4b1d      	ldr	r3, [pc, #116]	; (8002fa8 <_ZL12MX_ADC2_Initv+0xa8>)
 8002f32:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8002f36:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002f38:	4b1b      	ldr	r3, [pc, #108]	; (8002fa8 <_ZL12MX_ADC2_Initv+0xa8>)
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8002f3e:	4b1a      	ldr	r3, [pc, #104]	; (8002fa8 <_ZL12MX_ADC2_Initv+0xa8>)
 8002f40:	2201      	movs	r2, #1
 8002f42:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002f44:	4818      	ldr	r0, [pc, #96]	; (8002fa8 <_ZL12MX_ADC2_Initv+0xa8>)
 8002f46:	f001 fc23 	bl	8004790 <HAL_ADC_Init>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	bf14      	ite	ne
 8002f50:	2301      	movne	r3, #1
 8002f52:	2300      	moveq	r3, #0
 8002f54:	b2db      	uxtb	r3, r3
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d001      	beq.n	8002f5e <_ZL12MX_ADC2_Initv+0x5e>
  {
    Error_Handler();
 8002f5a:	f000 fac5 	bl	80034e8 <Error_Handler>
  }
  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_10;
 8002f5e:	230a      	movs	r3, #10
 8002f60:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8002f62:	2301      	movs	r3, #1
 8002f64:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedNbrOfConversion = 1;
 8002f66:	2301      	movs	r3, #1
 8002f68:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8002f6a:	2302      	movs	r3, #2
 8002f6c:	60fb      	str	r3, [r7, #12]
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8002f6e:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8002f72:	61fb      	str	r3, [r7, #28]
  sConfigInjected.AutoInjectedConv = DISABLE;
 8002f74:	2300      	movs	r3, #0
 8002f76:	767b      	strb	r3, [r7, #25]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	763b      	strb	r3, [r7, #24]
  sConfigInjected.InjectedOffset = 0;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	613b      	str	r3, [r7, #16]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8002f80:	1d3b      	adds	r3, r7, #4
 8002f82:	4619      	mov	r1, r3
 8002f84:	4808      	ldr	r0, [pc, #32]	; (8002fa8 <_ZL12MX_ADC2_Initv+0xa8>)
 8002f86:	f002 f9e9 	bl	800535c <HAL_ADCEx_InjectedConfigChannel>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	bf14      	ite	ne
 8002f90:	2301      	movne	r3, #1
 8002f92:	2300      	moveq	r3, #0
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d001      	beq.n	8002f9e <_ZL12MX_ADC2_Initv+0x9e>
  {
    Error_Handler();
 8002f9a:	f000 faa5 	bl	80034e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8002f9e:	bf00      	nop
 8002fa0:	3720      	adds	r7, #32
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
 8002fa6:	bf00      	nop
 8002fa8:	20000134 	.word	0x20000134
 8002fac:	40012800 	.word	0x40012800

08002fb0 <_ZL11MX_CAN_Initv>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b08a      	sub	sp, #40	; 0x28
 8002fb4:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8002fb6:	4b2b      	ldr	r3, [pc, #172]	; (8003064 <_ZL11MX_CAN_Initv+0xb4>)
 8002fb8:	4a2b      	ldr	r2, [pc, #172]	; (8003068 <_ZL11MX_CAN_Initv+0xb8>)
 8002fba:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 9;
 8002fbc:	4b29      	ldr	r3, [pc, #164]	; (8003064 <_ZL11MX_CAN_Initv+0xb4>)
 8002fbe:	2209      	movs	r2, #9
 8002fc0:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8002fc2:	4b28      	ldr	r3, [pc, #160]	; (8003064 <_ZL11MX_CAN_Initv+0xb4>)
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002fc8:	4b26      	ldr	r3, [pc, #152]	; (8003064 <_ZL11MX_CAN_Initv+0xb4>)
 8002fca:	2200      	movs	r2, #0
 8002fcc:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_12TQ;
 8002fce:	4b25      	ldr	r3, [pc, #148]	; (8003064 <_ZL11MX_CAN_Initv+0xb4>)
 8002fd0:	f44f 2230 	mov.w	r2, #720896	; 0xb0000
 8002fd4:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 8002fd6:	4b23      	ldr	r3, [pc, #140]	; (8003064 <_ZL11MX_CAN_Initv+0xb4>)
 8002fd8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002fdc:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8002fde:	4b21      	ldr	r3, [pc, #132]	; (8003064 <_ZL11MX_CAN_Initv+0xb4>)
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 8002fe4:	4b1f      	ldr	r3, [pc, #124]	; (8003064 <_ZL11MX_CAN_Initv+0xb4>)
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8002fea:	4b1e      	ldr	r3, [pc, #120]	; (8003064 <_ZL11MX_CAN_Initv+0xb4>)
 8002fec:	2200      	movs	r2, #0
 8002fee:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 8002ff0:	4b1c      	ldr	r3, [pc, #112]	; (8003064 <_ZL11MX_CAN_Initv+0xb4>)
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8002ff6:	4b1b      	ldr	r3, [pc, #108]	; (8003064 <_ZL11MX_CAN_Initv+0xb4>)
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = ENABLE;
 8002ffc:	4b19      	ldr	r3, [pc, #100]	; (8003064 <_ZL11MX_CAN_Initv+0xb4>)
 8002ffe:	2201      	movs	r2, #1
 8003000:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8003002:	4818      	ldr	r0, [pc, #96]	; (8003064 <_ZL11MX_CAN_Initv+0xb4>)
 8003004:	f002 fb56 	bl	80056b4 <HAL_CAN_Init>
 8003008:	4603      	mov	r3, r0
 800300a:	2b00      	cmp	r3, #0
 800300c:	bf14      	ite	ne
 800300e:	2301      	movne	r3, #1
 8003010:	2300      	moveq	r3, #0
 8003012:	b2db      	uxtb	r3, r3
 8003014:	2b00      	cmp	r3, #0
 8003016:	d001      	beq.n	800301c <_ZL11MX_CAN_Initv+0x6c>
  {
    Error_Handler();
 8003018:	f000 fa66 	bl	80034e8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  CAN_FilterTypeDef canfilterconfig;

    	canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 800301c:	2301      	movs	r3, #1
 800301e:	623b      	str	r3, [r7, #32]
    	canfilterconfig.FilterBank = 0;
 8003020:	2300      	movs	r3, #0
 8003022:	617b      	str	r3, [r7, #20]
    	canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8003024:	2300      	movs	r3, #0
 8003026:	613b      	str	r3, [r7, #16]
    	canfilterconfig.FilterIdHigh = 0;
 8003028:	2300      	movs	r3, #0
 800302a:	603b      	str	r3, [r7, #0]
    	canfilterconfig.FilterIdLow = 0;
 800302c:	2300      	movs	r3, #0
 800302e:	607b      	str	r3, [r7, #4]
    	canfilterconfig.FilterMaskIdHigh = 0;
 8003030:	2300      	movs	r3, #0
 8003032:	60bb      	str	r3, [r7, #8]
    	canfilterconfig.FilterMaskIdLow = 0;
 8003034:	2300      	movs	r3, #0
 8003036:	60fb      	str	r3, [r7, #12]
    	canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8003038:	2300      	movs	r3, #0
 800303a:	61bb      	str	r3, [r7, #24]
    	canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800303c:	2301      	movs	r3, #1
 800303e:	61fb      	str	r3, [r7, #28]
    	canfilterconfig.SlaveStartFilterBank = 14; // how many filters to assign to the CAN1 (master can)
 8003040:	230e      	movs	r3, #14
 8003042:	627b      	str	r3, [r7, #36]	; 0x24

    	HAL_CAN_ConfigFilter(&hcan, &canfilterconfig);
 8003044:	463b      	mov	r3, r7
 8003046:	4619      	mov	r1, r3
 8003048:	4806      	ldr	r0, [pc, #24]	; (8003064 <_ZL11MX_CAN_Initv+0xb4>)
 800304a:	f002 fc2e 	bl	80058aa <HAL_CAN_ConfigFilter>

    	HAL_CAN_Start(&hcan);
 800304e:	4805      	ldr	r0, [pc, #20]	; (8003064 <_ZL11MX_CAN_Initv+0xb4>)
 8003050:	f002 fcf4 	bl	8005a3c <HAL_CAN_Start>
    	HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8003054:	2102      	movs	r1, #2
 8003056:	4803      	ldr	r0, [pc, #12]	; (8003064 <_ZL11MX_CAN_Initv+0xb4>)
 8003058:	f002 ff24 	bl	8005ea4 <HAL_CAN_ActivateNotification>

  /* USER CODE END CAN_Init 2 */

}
 800305c:	bf00      	nop
 800305e:	3728      	adds	r7, #40	; 0x28
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}
 8003064:	200001a8 	.word	0x200001a8
 8003068:	40006400 	.word	0x40006400

0800306c <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b092      	sub	sp, #72	; 0x48
 8003070:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003072:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003076:	2200      	movs	r2, #0
 8003078:	601a      	str	r2, [r3, #0]
 800307a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800307c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003080:	2200      	movs	r2, #0
 8003082:	601a      	str	r2, [r3, #0]
 8003084:	605a      	str	r2, [r3, #4]
 8003086:	609a      	str	r2, [r3, #8]
 8003088:	60da      	str	r2, [r3, #12]
 800308a:	611a      	str	r2, [r3, #16]
 800308c:	615a      	str	r2, [r3, #20]
 800308e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003090:	1d3b      	adds	r3, r7, #4
 8003092:	2220      	movs	r2, #32
 8003094:	2100      	movs	r1, #0
 8003096:	4618      	mov	r0, r3
 8003098:	f006 fd98 	bl	8009bcc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800309c:	4b4e      	ldr	r3, [pc, #312]	; (80031d8 <_ZL12MX_TIM1_Initv+0x16c>)
 800309e:	4a4f      	ldr	r2, [pc, #316]	; (80031dc <_ZL12MX_TIM1_Initv+0x170>)
 80030a0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80030a2:	4b4d      	ldr	r3, [pc, #308]	; (80031d8 <_ZL12MX_TIM1_Initv+0x16c>)
 80030a4:	2200      	movs	r2, #0
 80030a6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030a8:	4b4b      	ldr	r3, [pc, #300]	; (80031d8 <_ZL12MX_TIM1_Initv+0x16c>)
 80030aa:	2200      	movs	r2, #0
 80030ac:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7199;
 80030ae:	4b4a      	ldr	r3, [pc, #296]	; (80031d8 <_ZL12MX_TIM1_Initv+0x16c>)
 80030b0:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80030b4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030b6:	4b48      	ldr	r3, [pc, #288]	; (80031d8 <_ZL12MX_TIM1_Initv+0x16c>)
 80030b8:	2200      	movs	r2, #0
 80030ba:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80030bc:	4b46      	ldr	r3, [pc, #280]	; (80031d8 <_ZL12MX_TIM1_Initv+0x16c>)
 80030be:	2200      	movs	r2, #0
 80030c0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030c2:	4b45      	ldr	r3, [pc, #276]	; (80031d8 <_ZL12MX_TIM1_Initv+0x16c>)
 80030c4:	2200      	movs	r2, #0
 80030c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80030c8:	4843      	ldr	r0, [pc, #268]	; (80031d8 <_ZL12MX_TIM1_Initv+0x16c>)
 80030ca:	f004 fe44 	bl	8007d56 <HAL_TIM_PWM_Init>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	bf14      	ite	ne
 80030d4:	2301      	movne	r3, #1
 80030d6:	2300      	moveq	r3, #0
 80030d8:	b2db      	uxtb	r3, r3
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d001      	beq.n	80030e2 <_ZL12MX_TIM1_Initv+0x76>
  {
    Error_Handler();
 80030de:	f000 fa03 	bl	80034e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030e2:	2300      	movs	r3, #0
 80030e4:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030e6:	2300      	movs	r3, #0
 80030e8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80030ea:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80030ee:	4619      	mov	r1, r3
 80030f0:	4839      	ldr	r0, [pc, #228]	; (80031d8 <_ZL12MX_TIM1_Initv+0x16c>)
 80030f2:	f005 fc3d 	bl	8008970 <HAL_TIMEx_MasterConfigSynchronization>
 80030f6:	4603      	mov	r3, r0
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	bf14      	ite	ne
 80030fc:	2301      	movne	r3, #1
 80030fe:	2300      	moveq	r3, #0
 8003100:	b2db      	uxtb	r3, r3
 8003102:	2b00      	cmp	r3, #0
 8003104:	d001      	beq.n	800310a <_ZL12MX_TIM1_Initv+0x9e>
  {
    Error_Handler();
 8003106:	f000 f9ef 	bl	80034e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800310a:	2360      	movs	r3, #96	; 0x60
 800310c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800310e:	2300      	movs	r3, #0
 8003110:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003112:	2300      	movs	r3, #0
 8003114:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003116:	2300      	movs	r3, #0
 8003118:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800311a:	2300      	movs	r3, #0
 800311c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800311e:	2300      	movs	r3, #0
 8003120:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003122:	2300      	movs	r3, #0
 8003124:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003126:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800312a:	2200      	movs	r2, #0
 800312c:	4619      	mov	r1, r3
 800312e:	482a      	ldr	r0, [pc, #168]	; (80031d8 <_ZL12MX_TIM1_Initv+0x16c>)
 8003130:	f005 f8ee 	bl	8008310 <HAL_TIM_PWM_ConfigChannel>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	bf14      	ite	ne
 800313a:	2301      	movne	r3, #1
 800313c:	2300      	moveq	r3, #0
 800313e:	b2db      	uxtb	r3, r3
 8003140:	2b00      	cmp	r3, #0
 8003142:	d001      	beq.n	8003148 <_ZL12MX_TIM1_Initv+0xdc>
  {
    Error_Handler();
 8003144:	f000 f9d0 	bl	80034e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003148:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800314c:	2204      	movs	r2, #4
 800314e:	4619      	mov	r1, r3
 8003150:	4821      	ldr	r0, [pc, #132]	; (80031d8 <_ZL12MX_TIM1_Initv+0x16c>)
 8003152:	f005 f8dd 	bl	8008310 <HAL_TIM_PWM_ConfigChannel>
 8003156:	4603      	mov	r3, r0
 8003158:	2b00      	cmp	r3, #0
 800315a:	bf14      	ite	ne
 800315c:	2301      	movne	r3, #1
 800315e:	2300      	moveq	r3, #0
 8003160:	b2db      	uxtb	r3, r3
 8003162:	2b00      	cmp	r3, #0
 8003164:	d001      	beq.n	800316a <_ZL12MX_TIM1_Initv+0xfe>
  {
    Error_Handler();
 8003166:	f000 f9bf 	bl	80034e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800316a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800316e:	2208      	movs	r2, #8
 8003170:	4619      	mov	r1, r3
 8003172:	4819      	ldr	r0, [pc, #100]	; (80031d8 <_ZL12MX_TIM1_Initv+0x16c>)
 8003174:	f005 f8cc 	bl	8008310 <HAL_TIM_PWM_ConfigChannel>
 8003178:	4603      	mov	r3, r0
 800317a:	2b00      	cmp	r3, #0
 800317c:	bf14      	ite	ne
 800317e:	2301      	movne	r3, #1
 8003180:	2300      	moveq	r3, #0
 8003182:	b2db      	uxtb	r3, r3
 8003184:	2b00      	cmp	r3, #0
 8003186:	d001      	beq.n	800318c <_ZL12MX_TIM1_Initv+0x120>
  {
    Error_Handler();
 8003188:	f000 f9ae 	bl	80034e8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800318c:	2300      	movs	r3, #0
 800318e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003190:	2300      	movs	r3, #0
 8003192:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003194:	2300      	movs	r3, #0
 8003196:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003198:	2300      	movs	r3, #0
 800319a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800319c:	2300      	movs	r3, #0
 800319e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80031a0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80031a4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80031a6:	2300      	movs	r3, #0
 80031a8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80031aa:	1d3b      	adds	r3, r7, #4
 80031ac:	4619      	mov	r1, r3
 80031ae:	480a      	ldr	r0, [pc, #40]	; (80031d8 <_ZL12MX_TIM1_Initv+0x16c>)
 80031b0:	f005 fc4a 	bl	8008a48 <HAL_TIMEx_ConfigBreakDeadTime>
 80031b4:	4603      	mov	r3, r0
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	bf14      	ite	ne
 80031ba:	2301      	movne	r3, #1
 80031bc:	2300      	moveq	r3, #0
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d001      	beq.n	80031c8 <_ZL12MX_TIM1_Initv+0x15c>
  {
    Error_Handler();
 80031c4:	f000 f990 	bl	80034e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80031c8:	4803      	ldr	r0, [pc, #12]	; (80031d8 <_ZL12MX_TIM1_Initv+0x16c>)
 80031ca:	f001 f8a9 	bl	8004320 <HAL_TIM_MspPostInit>

}
 80031ce:	bf00      	nop
 80031d0:	3748      	adds	r7, #72	; 0x48
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	200001d0 	.word	0x200001d0
 80031dc:	40012c00 	.word	0x40012c00

080031e0 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b08a      	sub	sp, #40	; 0x28
 80031e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031e6:	f107 0320 	add.w	r3, r7, #32
 80031ea:	2200      	movs	r2, #0
 80031ec:	601a      	str	r2, [r3, #0]
 80031ee:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80031f0:	1d3b      	adds	r3, r7, #4
 80031f2:	2200      	movs	r2, #0
 80031f4:	601a      	str	r2, [r3, #0]
 80031f6:	605a      	str	r2, [r3, #4]
 80031f8:	609a      	str	r2, [r3, #8]
 80031fa:	60da      	str	r2, [r3, #12]
 80031fc:	611a      	str	r2, [r3, #16]
 80031fe:	615a      	str	r2, [r3, #20]
 8003200:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003202:	4b28      	ldr	r3, [pc, #160]	; (80032a4 <_ZL12MX_TIM3_Initv+0xc4>)
 8003204:	4a28      	ldr	r2, [pc, #160]	; (80032a8 <_ZL12MX_TIM3_Initv+0xc8>)
 8003206:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7199;
 8003208:	4b26      	ldr	r3, [pc, #152]	; (80032a4 <_ZL12MX_TIM3_Initv+0xc4>)
 800320a:	f641 421f 	movw	r2, #7199	; 0x1c1f
 800320e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003210:	4b24      	ldr	r3, [pc, #144]	; (80032a4 <_ZL12MX_TIM3_Initv+0xc4>)
 8003212:	2200      	movs	r2, #0
 8003214:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 499;
 8003216:	4b23      	ldr	r3, [pc, #140]	; (80032a4 <_ZL12MX_TIM3_Initv+0xc4>)
 8003218:	f240 12f3 	movw	r2, #499	; 0x1f3
 800321c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800321e:	4b21      	ldr	r3, [pc, #132]	; (80032a4 <_ZL12MX_TIM3_Initv+0xc4>)
 8003220:	2200      	movs	r2, #0
 8003222:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003224:	4b1f      	ldr	r3, [pc, #124]	; (80032a4 <_ZL12MX_TIM3_Initv+0xc4>)
 8003226:	2280      	movs	r2, #128	; 0x80
 8003228:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 800322a:	481e      	ldr	r0, [pc, #120]	; (80032a4 <_ZL12MX_TIM3_Initv+0xc4>)
 800322c:	f004 fd44 	bl	8007cb8 <HAL_TIM_OC_Init>
 8003230:	4603      	mov	r3, r0
 8003232:	2b00      	cmp	r3, #0
 8003234:	bf14      	ite	ne
 8003236:	2301      	movne	r3, #1
 8003238:	2300      	moveq	r3, #0
 800323a:	b2db      	uxtb	r3, r3
 800323c:	2b00      	cmp	r3, #0
 800323e:	d001      	beq.n	8003244 <_ZL12MX_TIM3_Initv+0x64>
  {
    Error_Handler();
 8003240:	f000 f952 	bl	80034e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003244:	2300      	movs	r3, #0
 8003246:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003248:	2300      	movs	r3, #0
 800324a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800324c:	f107 0320 	add.w	r3, r7, #32
 8003250:	4619      	mov	r1, r3
 8003252:	4814      	ldr	r0, [pc, #80]	; (80032a4 <_ZL12MX_TIM3_Initv+0xc4>)
 8003254:	f005 fb8c 	bl	8008970 <HAL_TIMEx_MasterConfigSynchronization>
 8003258:	4603      	mov	r3, r0
 800325a:	2b00      	cmp	r3, #0
 800325c:	bf14      	ite	ne
 800325e:	2301      	movne	r3, #1
 8003260:	2300      	moveq	r3, #0
 8003262:	b2db      	uxtb	r3, r3
 8003264:	2b00      	cmp	r3, #0
 8003266:	d001      	beq.n	800326c <_ZL12MX_TIM3_Initv+0x8c>
  {
    Error_Handler();
 8003268:	f000 f93e 	bl	80034e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800326c:	2300      	movs	r3, #0
 800326e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003270:	2300      	movs	r3, #0
 8003272:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003274:	2300      	movs	r3, #0
 8003276:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003278:	2300      	movs	r3, #0
 800327a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800327c:	1d3b      	adds	r3, r7, #4
 800327e:	2200      	movs	r2, #0
 8003280:	4619      	mov	r1, r3
 8003282:	4808      	ldr	r0, [pc, #32]	; (80032a4 <_ZL12MX_TIM3_Initv+0xc4>)
 8003284:	f004 ffe8 	bl	8008258 <HAL_TIM_OC_ConfigChannel>
 8003288:	4603      	mov	r3, r0
 800328a:	2b00      	cmp	r3, #0
 800328c:	bf14      	ite	ne
 800328e:	2301      	movne	r3, #1
 8003290:	2300      	moveq	r3, #0
 8003292:	b2db      	uxtb	r3, r3
 8003294:	2b00      	cmp	r3, #0
 8003296:	d001      	beq.n	800329c <_ZL12MX_TIM3_Initv+0xbc>
  {
    Error_Handler();
 8003298:	f000 f926 	bl	80034e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800329c:	bf00      	nop
 800329e:	3728      	adds	r7, #40	; 0x28
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	20000218 	.word	0x20000218
 80032a8:	40000400 	.word	0x40000400

080032ac <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80032b0:	4b13      	ldr	r3, [pc, #76]	; (8003300 <_ZL19MX_USART3_UART_Initv+0x54>)
 80032b2:	4a14      	ldr	r2, [pc, #80]	; (8003304 <_ZL19MX_USART3_UART_Initv+0x58>)
 80032b4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80032b6:	4b12      	ldr	r3, [pc, #72]	; (8003300 <_ZL19MX_USART3_UART_Initv+0x54>)
 80032b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80032bc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80032be:	4b10      	ldr	r3, [pc, #64]	; (8003300 <_ZL19MX_USART3_UART_Initv+0x54>)
 80032c0:	2200      	movs	r2, #0
 80032c2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80032c4:	4b0e      	ldr	r3, [pc, #56]	; (8003300 <_ZL19MX_USART3_UART_Initv+0x54>)
 80032c6:	2200      	movs	r2, #0
 80032c8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80032ca:	4b0d      	ldr	r3, [pc, #52]	; (8003300 <_ZL19MX_USART3_UART_Initv+0x54>)
 80032cc:	2200      	movs	r2, #0
 80032ce:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80032d0:	4b0b      	ldr	r3, [pc, #44]	; (8003300 <_ZL19MX_USART3_UART_Initv+0x54>)
 80032d2:	220c      	movs	r2, #12
 80032d4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80032d6:	4b0a      	ldr	r3, [pc, #40]	; (8003300 <_ZL19MX_USART3_UART_Initv+0x54>)
 80032d8:	2200      	movs	r2, #0
 80032da:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80032dc:	4b08      	ldr	r3, [pc, #32]	; (8003300 <_ZL19MX_USART3_UART_Initv+0x54>)
 80032de:	2200      	movs	r2, #0
 80032e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80032e2:	4807      	ldr	r0, [pc, #28]	; (8003300 <_ZL19MX_USART3_UART_Initv+0x54>)
 80032e4:	f005 fc13 	bl	8008b0e <HAL_UART_Init>
 80032e8:	4603      	mov	r3, r0
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	bf14      	ite	ne
 80032ee:	2301      	movne	r3, #1
 80032f0:	2300      	moveq	r3, #0
 80032f2:	b2db      	uxtb	r3, r3
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d001      	beq.n	80032fc <_ZL19MX_USART3_UART_Initv+0x50>
  {
    Error_Handler();
 80032f8:	f000 f8f6 	bl	80034e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80032fc:	bf00      	nop
 80032fe:	bd80      	pop	{r7, pc}
 8003300:	20000260 	.word	0x20000260
 8003304:	40004800 	.word	0x40004800

08003308 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b082      	sub	sp, #8
 800330c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800330e:	4b14      	ldr	r3, [pc, #80]	; (8003360 <_ZL11MX_DMA_Initv+0x58>)
 8003310:	695b      	ldr	r3, [r3, #20]
 8003312:	4a13      	ldr	r2, [pc, #76]	; (8003360 <_ZL11MX_DMA_Initv+0x58>)
 8003314:	f043 0301 	orr.w	r3, r3, #1
 8003318:	6153      	str	r3, [r2, #20]
 800331a:	4b11      	ldr	r3, [pc, #68]	; (8003360 <_ZL11MX_DMA_Initv+0x58>)
 800331c:	695b      	ldr	r3, [r3, #20]
 800331e:	f003 0301 	and.w	r3, r3, #1
 8003322:	607b      	str	r3, [r7, #4]
 8003324:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003326:	2200      	movs	r2, #0
 8003328:	2100      	movs	r1, #0
 800332a:	200b      	movs	r0, #11
 800332c:	f003 f8d9 	bl	80064e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003330:	200b      	movs	r0, #11
 8003332:	f003 f8f2 	bl	800651a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003336:	2200      	movs	r2, #0
 8003338:	2100      	movs	r1, #0
 800333a:	200c      	movs	r0, #12
 800333c:	f003 f8d1 	bl	80064e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8003340:	200c      	movs	r0, #12
 8003342:	f003 f8ea 	bl	800651a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8003346:	2200      	movs	r2, #0
 8003348:	2100      	movs	r1, #0
 800334a:	200d      	movs	r0, #13
 800334c:	f003 f8c9 	bl	80064e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8003350:	200d      	movs	r0, #13
 8003352:	f003 f8e2 	bl	800651a <HAL_NVIC_EnableIRQ>

}
 8003356:	bf00      	nop
 8003358:	3708      	adds	r7, #8
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	40021000 	.word	0x40021000

08003364 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b088      	sub	sp, #32
 8003368:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800336a:	f107 0310 	add.w	r3, r7, #16
 800336e:	2200      	movs	r2, #0
 8003370:	601a      	str	r2, [r3, #0]
 8003372:	605a      	str	r2, [r3, #4]
 8003374:	609a      	str	r2, [r3, #8]
 8003376:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003378:	4b56      	ldr	r3, [pc, #344]	; (80034d4 <_ZL12MX_GPIO_Initv+0x170>)
 800337a:	699b      	ldr	r3, [r3, #24]
 800337c:	4a55      	ldr	r2, [pc, #340]	; (80034d4 <_ZL12MX_GPIO_Initv+0x170>)
 800337e:	f043 0320 	orr.w	r3, r3, #32
 8003382:	6193      	str	r3, [r2, #24]
 8003384:	4b53      	ldr	r3, [pc, #332]	; (80034d4 <_ZL12MX_GPIO_Initv+0x170>)
 8003386:	699b      	ldr	r3, [r3, #24]
 8003388:	f003 0320 	and.w	r3, r3, #32
 800338c:	60fb      	str	r3, [r7, #12]
 800338e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003390:	4b50      	ldr	r3, [pc, #320]	; (80034d4 <_ZL12MX_GPIO_Initv+0x170>)
 8003392:	699b      	ldr	r3, [r3, #24]
 8003394:	4a4f      	ldr	r2, [pc, #316]	; (80034d4 <_ZL12MX_GPIO_Initv+0x170>)
 8003396:	f043 0310 	orr.w	r3, r3, #16
 800339a:	6193      	str	r3, [r2, #24]
 800339c:	4b4d      	ldr	r3, [pc, #308]	; (80034d4 <_ZL12MX_GPIO_Initv+0x170>)
 800339e:	699b      	ldr	r3, [r3, #24]
 80033a0:	f003 0310 	and.w	r3, r3, #16
 80033a4:	60bb      	str	r3, [r7, #8]
 80033a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80033a8:	4b4a      	ldr	r3, [pc, #296]	; (80034d4 <_ZL12MX_GPIO_Initv+0x170>)
 80033aa:	699b      	ldr	r3, [r3, #24]
 80033ac:	4a49      	ldr	r2, [pc, #292]	; (80034d4 <_ZL12MX_GPIO_Initv+0x170>)
 80033ae:	f043 0304 	orr.w	r3, r3, #4
 80033b2:	6193      	str	r3, [r2, #24]
 80033b4:	4b47      	ldr	r3, [pc, #284]	; (80034d4 <_ZL12MX_GPIO_Initv+0x170>)
 80033b6:	699b      	ldr	r3, [r3, #24]
 80033b8:	f003 0304 	and.w	r3, r3, #4
 80033bc:	607b      	str	r3, [r7, #4]
 80033be:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80033c0:	4b44      	ldr	r3, [pc, #272]	; (80034d4 <_ZL12MX_GPIO_Initv+0x170>)
 80033c2:	699b      	ldr	r3, [r3, #24]
 80033c4:	4a43      	ldr	r2, [pc, #268]	; (80034d4 <_ZL12MX_GPIO_Initv+0x170>)
 80033c6:	f043 0308 	orr.w	r3, r3, #8
 80033ca:	6193      	str	r3, [r2, #24]
 80033cc:	4b41      	ldr	r3, [pc, #260]	; (80034d4 <_ZL12MX_GPIO_Initv+0x170>)
 80033ce:	699b      	ldr	r3, [r3, #24]
 80033d0:	f003 0308 	and.w	r3, r3, #8
 80033d4:	603b      	str	r3, [r7, #0]
 80033d6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);
 80033d8:	2200      	movs	r2, #0
 80033da:	21c0      	movs	r1, #192	; 0xc0
 80033dc:	483e      	ldr	r0, [pc, #248]	; (80034d8 <_ZL12MX_GPIO_Initv+0x174>)
 80033de:	f003 fee6 	bl	80071ae <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_CAN_Pin|enable_holla_Pin, GPIO_PIN_RESET);
 80033e2:	2200      	movs	r2, #0
 80033e4:	f44f 7188 	mov.w	r1, #272	; 0x110
 80033e8:	483c      	ldr	r0, [pc, #240]	; (80034dc <_ZL12MX_GPIO_Initv+0x178>)
 80033ea:	f003 fee0 	bl	80071ae <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CH1_LOW_Pin|CH2_LOW_Pin|CH3_LOW_Pin|open_out_Pin
 80033ee:	2200      	movs	r2, #0
 80033f0:	f24e 01f0 	movw	r1, #57584	; 0xe0f0
 80033f4:	483a      	ldr	r0, [pc, #232]	; (80034e0 <_ZL12MX_GPIO_Initv+0x17c>)
 80033f6:	f003 feda 	bl	80071ae <HAL_GPIO_WritePin>
                          |fb_open_Pin|fb_close_Pin|close_out_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : open_in_Pin close_in_Pin end_in_Pin error_holla_Pin */
  GPIO_InitStruct.Pin = open_in_Pin|close_in_Pin|end_in_Pin|error_holla_Pin;
 80033fa:	23c6      	movs	r3, #198	; 0xc6
 80033fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80033fe:	2300      	movs	r3, #0
 8003400:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003402:	2300      	movs	r3, #0
 8003404:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003406:	f107 0310 	add.w	r3, r7, #16
 800340a:	4619      	mov	r1, r3
 800340c:	4833      	ldr	r0, [pc, #204]	; (80034dc <_ZL12MX_GPIO_Initv+0x178>)
 800340e:	f003 fd23 	bl	8006e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin;
 8003412:	23c0      	movs	r3, #192	; 0xc0
 8003414:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003416:	2301      	movs	r3, #1
 8003418:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800341a:	2300      	movs	r3, #0
 800341c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800341e:	2302      	movs	r3, #2
 8003420:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003422:	f107 0310 	add.w	r3, r7, #16
 8003426:	4619      	mov	r1, r3
 8003428:	482b      	ldr	r0, [pc, #172]	; (80034d8 <_ZL12MX_GPIO_Initv+0x174>)
 800342a:	f003 fd15 	bl	8006e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_CAN_Pin enable_holla_Pin */
  GPIO_InitStruct.Pin = LED_CAN_Pin|enable_holla_Pin;
 800342e:	f44f 7388 	mov.w	r3, #272	; 0x110
 8003432:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003434:	2301      	movs	r3, #1
 8003436:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003438:	2300      	movs	r3, #0
 800343a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800343c:	2302      	movs	r3, #2
 800343e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003440:	f107 0310 	add.w	r3, r7, #16
 8003444:	4619      	mov	r1, r3
 8003446:	4825      	ldr	r0, [pc, #148]	; (80034dc <_ZL12MX_GPIO_Initv+0x178>)
 8003448:	f003 fd06 	bl	8006e58 <HAL_GPIO_Init>

  /*Configure GPIO pin : holla_1_Pin */
  GPIO_InitStruct.Pin = holla_1_Pin;
 800344c:	2320      	movs	r3, #32
 800344e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003450:	4b24      	ldr	r3, [pc, #144]	; (80034e4 <_ZL12MX_GPIO_Initv+0x180>)
 8003452:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003454:	2301      	movs	r3, #1
 8003456:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(holla_1_GPIO_Port, &GPIO_InitStruct);
 8003458:	f107 0310 	add.w	r3, r7, #16
 800345c:	4619      	mov	r1, r3
 800345e:	481f      	ldr	r0, [pc, #124]	; (80034dc <_ZL12MX_GPIO_Initv+0x178>)
 8003460:	f003 fcfa 	bl	8006e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : holla_2_Pin holla_3_Pin */
  GPIO_InitStruct.Pin = holla_2_Pin|holla_3_Pin;
 8003464:	2303      	movs	r3, #3
 8003466:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003468:	4b1e      	ldr	r3, [pc, #120]	; (80034e4 <_ZL12MX_GPIO_Initv+0x180>)
 800346a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800346c:	2301      	movs	r3, #1
 800346e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003470:	f107 0310 	add.w	r3, r7, #16
 8003474:	4619      	mov	r1, r3
 8003476:	481a      	ldr	r0, [pc, #104]	; (80034e0 <_ZL12MX_GPIO_Initv+0x17c>)
 8003478:	f003 fcee 	bl	8006e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : CH1_LOW_Pin CH2_LOW_Pin CH3_LOW_Pin open_out_Pin
                           fb_open_Pin fb_close_Pin close_out_Pin */
  GPIO_InitStruct.Pin = CH1_LOW_Pin|CH2_LOW_Pin|CH3_LOW_Pin|open_out_Pin
 800347c:	f24e 03f0 	movw	r3, #57584	; 0xe0f0
 8003480:	613b      	str	r3, [r7, #16]
                          |fb_open_Pin|fb_close_Pin|close_out_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003482:	2301      	movs	r3, #1
 8003484:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003486:	2300      	movs	r3, #0
 8003488:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800348a:	2302      	movs	r3, #2
 800348c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800348e:	f107 0310 	add.w	r3, r7, #16
 8003492:	4619      	mov	r1, r3
 8003494:	4812      	ldr	r0, [pc, #72]	; (80034e0 <_ZL12MX_GPIO_Initv+0x17c>)
 8003496:	f003 fcdf 	bl	8006e58 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800349a:	2200      	movs	r2, #0
 800349c:	2100      	movs	r1, #0
 800349e:	2006      	movs	r0, #6
 80034a0:	f003 f81f 	bl	80064e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80034a4:	2006      	movs	r0, #6
 80034a6:	f003 f838 	bl	800651a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80034aa:	2200      	movs	r2, #0
 80034ac:	2100      	movs	r1, #0
 80034ae:	2007      	movs	r0, #7
 80034b0:	f003 f817 	bl	80064e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80034b4:	2007      	movs	r0, #7
 80034b6:	f003 f830 	bl	800651a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80034ba:	2200      	movs	r2, #0
 80034bc:	2100      	movs	r1, #0
 80034be:	2017      	movs	r0, #23
 80034c0:	f003 f80f 	bl	80064e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80034c4:	2017      	movs	r0, #23
 80034c6:	f003 f828 	bl	800651a <HAL_NVIC_EnableIRQ>

}
 80034ca:	bf00      	nop
 80034cc:	3720      	adds	r7, #32
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bd80      	pop	{r7, pc}
 80034d2:	bf00      	nop
 80034d4:	40021000 	.word	0x40021000
 80034d8:	40010800 	.word	0x40010800
 80034dc:	40011000 	.word	0x40011000
 80034e0:	40010c00 	.word	0x40010c00
 80034e4:	10310000 	.word	0x10310000

080034e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80034e8:	b480      	push	{r7}
 80034ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80034ec:	b672      	cpsid	i
}
 80034ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80034f0:	e7fe      	b.n	80034f0 <Error_Handler+0x8>

080034f2 <_ZN13Static_vectorIP10SubscriberLh12EE9push_backES1_>:
public:
    Static_vector (){}
    void clear()  {end_i = 0;}
    uint8_t cend  () const {return end_i;}
    uint8_t size ()  {return end_i;}
    void push_back(T p)
 80034f2:	b480      	push	{r7}
 80034f4:	b083      	sub	sp, #12
 80034f6:	af00      	add	r7, sp, #0
 80034f8:	6078      	str	r0, [r7, #4]
 80034fa:	6039      	str	r1, [r7, #0]
    {
        if (end_i < size_)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003502:	2b0b      	cmp	r3, #11
 8003504:	d80c      	bhi.n	8003520 <_ZN13Static_vectorIP10SubscriberLh12EE9push_backES1_+0x2e>
            vector[end_i++] = p;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800350c:	1c5a      	adds	r2, r3, #1
 800350e:	b2d1      	uxtb	r1, r2
 8003510:	687a      	ldr	r2, [r7, #4]
 8003512:	f882 1030 	strb.w	r1, [r2, #48]	; 0x30
 8003516:	4619      	mov	r1, r3
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	683a      	ldr	r2, [r7, #0]
 800351c:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
    }
 8003520:	bf00      	nop
 8003522:	370c      	adds	r7, #12
 8003524:	46bd      	mov	sp, r7
 8003526:	bc80      	pop	{r7}
 8003528:	4770      	bx	lr

0800352a <_ZN13Static_vectorIP10SubscriberLh12EE6removeES1_>:
    void remove (T p)
 800352a:	b480      	push	{r7}
 800352c:	b085      	sub	sp, #20
 800352e:	af00      	add	r7, sp, #0
 8003530:	6078      	str	r0, [r7, #4]
 8003532:	6039      	str	r1, [r7, #0]
    {
      uint8_t index = 0;
 8003534:	2300      	movs	r3, #0
 8003536:	73fb      	strb	r3, [r7, #15]

      for (uint8_t i = 0; i < end_i; i++) {
 8003538:	2300      	movs	r3, #0
 800353a:	73bb      	strb	r3, [r7, #14]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003542:	7bba      	ldrb	r2, [r7, #14]
 8003544:	429a      	cmp	r2, r3
 8003546:	d20d      	bcs.n	8003564 <_ZN13Static_vectorIP10SubscriberLh12EE6removeES1_+0x3a>
        if (vector[i] == p) {
 8003548:	7bba      	ldrb	r2, [r7, #14]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003550:	683a      	ldr	r2, [r7, #0]
 8003552:	429a      	cmp	r2, r3
 8003554:	d102      	bne.n	800355c <_ZN13Static_vectorIP10SubscriberLh12EE6removeES1_+0x32>
          index = i;
 8003556:	7bbb      	ldrb	r3, [r7, #14]
 8003558:	73fb      	strb	r3, [r7, #15]
          break;
 800355a:	e003      	b.n	8003564 <_ZN13Static_vectorIP10SubscriberLh12EE6removeES1_+0x3a>
      for (uint8_t i = 0; i < end_i; i++) {
 800355c:	7bbb      	ldrb	r3, [r7, #14]
 800355e:	3301      	adds	r3, #1
 8003560:	73bb      	strb	r3, [r7, #14]
 8003562:	e7eb      	b.n	800353c <_ZN13Static_vectorIP10SubscriberLh12EE6removeES1_+0x12>
        }
      }

      for (uint8_t i = index; i < end_i; i++) {
 8003564:	7bfb      	ldrb	r3, [r7, #15]
 8003566:	737b      	strb	r3, [r7, #13]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800356e:	7b7a      	ldrb	r2, [r7, #13]
 8003570:	429a      	cmp	r2, r3
 8003572:	d20c      	bcs.n	800358e <_ZN13Static_vectorIP10SubscriberLh12EE6removeES1_+0x64>
          vector[i] = vector[i+1];
 8003574:	7b7b      	ldrb	r3, [r7, #13]
 8003576:	1c59      	adds	r1, r3, #1
 8003578:	7b7a      	ldrb	r2, [r7, #13]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      for (uint8_t i = index; i < end_i; i++) {
 8003586:	7b7b      	ldrb	r3, [r7, #13]
 8003588:	3301      	adds	r3, #1
 800358a:	737b      	strb	r3, [r7, #13]
 800358c:	e7ec      	b.n	8003568 <_ZN13Static_vectorIP10SubscriberLh12EE6removeES1_+0x3e>
      }

      end_i--;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003594:	3b01      	subs	r3, #1
 8003596:	b2da      	uxtb	r2, r3
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    }
 800359e:	bf00      	nop
 80035a0:	3714      	adds	r7, #20
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bc80      	pop	{r7}
 80035a6:	4770      	bx	lr

080035a8 <_ZNK13Static_vectorIP10SubscriberLh12EE4cendEv>:
    uint8_t cend  () const {return end_i;}
 80035a8:	b480      	push	{r7}
 80035aa:	b083      	sub	sp, #12
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80035b6:	4618      	mov	r0, r3
 80035b8:	370c      	adds	r7, #12
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bc80      	pop	{r7}
 80035be:	4770      	bx	lr

080035c0 <_ZNK13Static_vectorIP10SubscriberLh12EEixEj>:

    T operator[] (const size_t index) const
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
 80035c8:	6039      	str	r1, [r7, #0]
    {
        return vector[index];
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	683a      	ldr	r2, [r7, #0]
 80035ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    }
 80035d2:	4618      	mov	r0, r3
 80035d4:	370c      	adds	r7, #12
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bc80      	pop	{r7}
 80035da:	4770      	bx	lr

080035dc <_ZN13Static_vectorIP10SubscriberLh12EEC1Ev>:
    Static_vector (){}
 80035dc:	b480      	push	{r7}
 80035de:	b083      	sub	sp, #12
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	4618      	mov	r0, r3
 80035e8:	370c      	adds	r7, #12
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bc80      	pop	{r7}
 80035ee:	4770      	bx	lr

080035f0 <_ZN10SystemTick13initInterruptILt1000EEEvv>:
#ifndef SYSTICK_H_
#define SYSTICK_H_

class SystemTick {
public:
	template <uint16_t us> void initInterrupt()
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b082      	sub	sp, #8
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
	{
		HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000 / (1000/us) - 1);
 80035f8:	f004 f9ca 	bl	8007990 <HAL_RCC_GetHCLKFreq>
 80035fc:	4603      	mov	r3, r0
 80035fe:	4a06      	ldr	r2, [pc, #24]	; (8003618 <_ZN10SystemTick13initInterruptILt1000EEEvv+0x28>)
 8003600:	fba2 2303 	umull	r2, r3, r2, r3
 8003604:	099b      	lsrs	r3, r3, #6
 8003606:	3b01      	subs	r3, #1
 8003608:	4618      	mov	r0, r3
 800360a:	f002 ff94 	bl	8006536 <HAL_SYSTICK_Config>
	}
 800360e:	bf00      	nop
 8003610:	3708      	adds	r7, #8
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	10624dd3 	.word	0x10624dd3

0800361c <_Z18every_qty_cnt_callIZN11TickUpdater9interruptEvEUlvE_EvRjjT_>:
inline void every_qty_cnt_call(size_t& cnt, size_t qty, Function call)
 800361c:	b580      	push	{r7, lr}
 800361e:	b084      	sub	sp, #16
 8003620:	af00      	add	r7, sp, #0
 8003622:	60f8      	str	r0, [r7, #12]
 8003624:	60b9      	str	r1, [r7, #8]
 8003626:	607a      	str	r2, [r7, #4]
    if (not(cnt++ % qty))
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	1c59      	adds	r1, r3, #1
 800362e:	68fa      	ldr	r2, [r7, #12]
 8003630:	6011      	str	r1, [r2, #0]
 8003632:	68ba      	ldr	r2, [r7, #8]
 8003634:	fbb3 f2f2 	udiv	r2, r3, r2
 8003638:	68b9      	ldr	r1, [r7, #8]
 800363a:	fb01 f202 	mul.w	r2, r1, r2
 800363e:	1a9b      	subs	r3, r3, r2
 8003640:	2b00      	cmp	r3, #0
 8003642:	bf0c      	ite	eq
 8003644:	2301      	moveq	r3, #1
 8003646:	2300      	movne	r3, #0
 8003648:	b2db      	uxtb	r3, r3
 800364a:	2b00      	cmp	r3, #0
 800364c:	d003      	beq.n	8003656 <_Z18every_qty_cnt_callIZN11TickUpdater9interruptEvEUlvE_EvRjjT_+0x3a>
        call();
 800364e:	1d3b      	adds	r3, r7, #4
 8003650:	4618      	mov	r0, r3
 8003652:	f7fd f8dd 	bl	8000810 <_ZZN11TickUpdater9interruptEvENKUlvE_clEv>
}
 8003656:	bf00      	nop
 8003658:	3710      	adds	r7, #16
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}

0800365e <_ZN3CANI5In_id6Out_idE9change_IDEm>:
  void change_ID(uint32_t v){
 800365e:	b480      	push	{r7}
 8003660:	b083      	sub	sp, #12
 8003662:	af00      	add	r7, sp, #0
 8003664:	6078      	str	r0, [r7, #4]
 8003666:	6039      	str	r1, [r7, #0]
	  ID = v;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	683a      	ldr	r2, [r7, #0]
 800366c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  }
 8003670:	bf00      	nop
 8003672:	370c      	adds	r7, #12
 8003674:	46bd      	mov	sp, r7
 8003676:	bc80      	pop	{r7}
 8003678:	4770      	bx	lr
	...

0800367c <_ZN7ServiceI7In_data8Out_dataEclEv>:
	void operator()(){
 800367c:	b580      	push	{r7, lr}
 800367e:	b082      	sub	sp, #8
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
		outData.current        = k_adc * (adc.current_value() * 30 / 20) * 1000;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4618      	mov	r0, r3
 800368a:	f7fd fb7a 	bl	8000d82 <_ZN4ADC_13current_valueEv>
 800368e:	4603      	mov	r3, r0
 8003690:	461a      	mov	r2, r3
 8003692:	4613      	mov	r3, r2
 8003694:	011b      	lsls	r3, r3, #4
 8003696:	1a9b      	subs	r3, r3, r2
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	4aa8      	ldr	r2, [pc, #672]	; (800393c <_ZN7ServiceI7In_data8Out_dataEclEv+0x2c0>)
 800369c:	fb82 1203 	smull	r1, r2, r2, r3
 80036a0:	10d2      	asrs	r2, r2, #3
 80036a2:	17db      	asrs	r3, r3, #31
 80036a4:	1ad3      	subs	r3, r2, r3
 80036a6:	4618      	mov	r0, r3
 80036a8:	f7fc ff2a 	bl	8000500 <__aeabi_i2f>
 80036ac:	4603      	mov	r3, r0
 80036ae:	49a4      	ldr	r1, [pc, #656]	; (8003940 <_ZN7ServiceI7In_data8Out_dataEclEv+0x2c4>)
 80036b0:	4618      	mov	r0, r3
 80036b2:	f7fc fdb7 	bl	8000224 <__aeabi_fmul>
 80036b6:	4603      	mov	r3, r0
 80036b8:	49a2      	ldr	r1, [pc, #648]	; (8003944 <_ZN7ServiceI7In_data8Out_dataEclEv+0x2c8>)
 80036ba:	4618      	mov	r0, r3
 80036bc:	f7fc fdb2 	bl	8000224 <__aeabi_fmul>
 80036c0:	4603      	mov	r3, r0
 80036c2:	4618      	mov	r0, r3
 80036c4:	f7fc ff70 	bl	80005a8 <__aeabi_f2uiz>
 80036c8:	4603      	mov	r3, r0
 80036ca:	b29a      	uxth	r2, r3
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	86da      	strh	r2, [r3, #54]	; 0x36
		outData.voltage_board  = k_adc * adc[VB] * 100;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	2100      	movs	r1, #0
 80036d6:	4618      	mov	r0, r3
 80036d8:	f7fd fb42 	bl	8000d60 <_ZN4ADC_ixEh>
 80036dc:	4603      	mov	r3, r0
 80036de:	4618      	mov	r0, r3
 80036e0:	f7fc ff0e 	bl	8000500 <__aeabi_i2f>
 80036e4:	4603      	mov	r3, r0
 80036e6:	4996      	ldr	r1, [pc, #600]	; (8003940 <_ZN7ServiceI7In_data8Out_dataEclEv+0x2c4>)
 80036e8:	4618      	mov	r0, r3
 80036ea:	f7fc fd9b 	bl	8000224 <__aeabi_fmul>
 80036ee:	4603      	mov	r3, r0
 80036f0:	4995      	ldr	r1, [pc, #596]	; (8003948 <_ZN7ServiceI7In_data8Out_dataEclEv+0x2cc>)
 80036f2:	4618      	mov	r0, r3
 80036f4:	f7fc fd96 	bl	8000224 <__aeabi_fmul>
 80036f8:	4603      	mov	r3, r0
 80036fa:	4618      	mov	r0, r3
 80036fc:	f7fc ff54 	bl	80005a8 <__aeabi_f2uiz>
 8003700:	4603      	mov	r3, r0
 8003702:	b29a      	uxth	r2, r3
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	871a      	strh	r2, [r3, #56]	; 0x38
		outData.voltage_logic  = k_adc * adc[VL] * 100;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	2101      	movs	r1, #1
 800370e:	4618      	mov	r0, r3
 8003710:	f7fd fb26 	bl	8000d60 <_ZN4ADC_ixEh>
 8003714:	4603      	mov	r3, r0
 8003716:	4618      	mov	r0, r3
 8003718:	f7fc fef2 	bl	8000500 <__aeabi_i2f>
 800371c:	4603      	mov	r3, r0
 800371e:	4988      	ldr	r1, [pc, #544]	; (8003940 <_ZN7ServiceI7In_data8Out_dataEclEv+0x2c4>)
 8003720:	4618      	mov	r0, r3
 8003722:	f7fc fd7f 	bl	8000224 <__aeabi_fmul>
 8003726:	4603      	mov	r3, r0
 8003728:	4987      	ldr	r1, [pc, #540]	; (8003948 <_ZN7ServiceI7In_data8Out_dataEclEv+0x2cc>)
 800372a:	4618      	mov	r0, r3
 800372c:	f7fc fd7a 	bl	8000224 <__aeabi_fmul>
 8003730:	4603      	mov	r3, r0
 8003732:	4618      	mov	r0, r3
 8003734:	f7fc ff38 	bl	80005a8 <__aeabi_f2uiz>
 8003738:	4603      	mov	r3, r0
 800373a:	b29a      	uxth	r2, r3
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	875a      	strh	r2, [r3, #58]	; 0x3a
		outData.voltage_drive  = k_adc * adc[VD] * 100;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	2102      	movs	r1, #2
 8003746:	4618      	mov	r0, r3
 8003748:	f7fd fb0a 	bl	8000d60 <_ZN4ADC_ixEh>
 800374c:	4603      	mov	r3, r0
 800374e:	4618      	mov	r0, r3
 8003750:	f7fc fed6 	bl	8000500 <__aeabi_i2f>
 8003754:	4603      	mov	r3, r0
 8003756:	497a      	ldr	r1, [pc, #488]	; (8003940 <_ZN7ServiceI7In_data8Out_dataEclEv+0x2c4>)
 8003758:	4618      	mov	r0, r3
 800375a:	f7fc fd63 	bl	8000224 <__aeabi_fmul>
 800375e:	4603      	mov	r3, r0
 8003760:	4979      	ldr	r1, [pc, #484]	; (8003948 <_ZN7ServiceI7In_data8Out_dataEclEv+0x2cc>)
 8003762:	4618      	mov	r0, r3
 8003764:	f7fc fd5e 	bl	8000224 <__aeabi_fmul>
 8003768:	4603      	mov	r3, r0
 800376a:	4618      	mov	r0, r3
 800376c:	f7fc ff1c 	bl	80005a8 <__aeabi_f2uiz>
 8003770:	4603      	mov	r3, r0
 8003772:	b29a      	uxth	r2, r3
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	879a      	strh	r2, [r3, #60]	; 0x3c
		outData.error.current           = (outData.current >= 850);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800377c:	f240 3251 	movw	r2, #849	; 0x351
 8003780:	4293      	cmp	r3, r2
 8003782:	bf8c      	ite	hi
 8003784:	2301      	movhi	r3, #1
 8003786:	2300      	movls	r3, #0
 8003788:	b2d9      	uxtb	r1, r3
 800378a:	687a      	ldr	r2, [r7, #4]
 800378c:	f892 303e 	ldrb.w	r3, [r2, #62]	; 0x3e
 8003790:	f361 0300 	bfi	r3, r1, #0, #1
 8003794:	f882 303e 	strb.w	r3, [r2, #62]	; 0x3e
		outData.error.voltage_board_low = (outData.voltage_board <= 180);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800379c:	2bb4      	cmp	r3, #180	; 0xb4
 800379e:	bf94      	ite	ls
 80037a0:	2301      	movls	r3, #1
 80037a2:	2300      	movhi	r3, #0
 80037a4:	b2d9      	uxtb	r1, r3
 80037a6:	687a      	ldr	r2, [r7, #4]
 80037a8:	f892 303e 	ldrb.w	r3, [r2, #62]	; 0x3e
 80037ac:	f361 0341 	bfi	r3, r1, #1, #1
 80037b0:	f882 303e 	strb.w	r3, [r2, #62]	; 0x3e
		outData.error.voltage_logic_low = (outData.voltage_logic <= 180);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80037b8:	2bb4      	cmp	r3, #180	; 0xb4
 80037ba:	bf94      	ite	ls
 80037bc:	2301      	movls	r3, #1
 80037be:	2300      	movhi	r3, #0
 80037c0:	b2d9      	uxtb	r1, r3
 80037c2:	687a      	ldr	r2, [r7, #4]
 80037c4:	f892 303e 	ldrb.w	r3, [r2, #62]	; 0x3e
 80037c8:	f361 0382 	bfi	r3, r1, #2, #1
 80037cc:	f882 303e 	strb.w	r3, [r2, #62]	; 0x3e
		outData.error.voltage_drive_low = (outData.voltage_drive <= 180);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80037d4:	2bb4      	cmp	r3, #180	; 0xb4
 80037d6:	bf94      	ite	ls
 80037d8:	2301      	movls	r3, #1
 80037da:	2300      	movhi	r3, #0
 80037dc:	b2d9      	uxtb	r1, r3
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	f892 303e 	ldrb.w	r3, [r2, #62]	; 0x3e
 80037e4:	f361 03c3 	bfi	r3, r1, #3, #1
 80037e8:	f882 303e 	strb.w	r3, [r2, #62]	; 0x3e
		kolhoz ^= timer.event();
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	3310      	adds	r3, #16
 80037f0:	4618      	mov	r0, r3
 80037f2:	f7fd f83e 	bl	8000872 <_ZN5Timer5eventEv>
 80037f6:	4603      	mov	r3, r0
 80037f8:	461a      	mov	r2, r3
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003800:	4053      	eors	r3, r2
 8003802:	b2db      	uxtb	r3, r3
 8003804:	2b00      	cmp	r3, #0
 8003806:	bf14      	ite	ne
 8003808:	2301      	movne	r3, #1
 800380a:	2300      	moveq	r3, #0
 800380c:	b2da      	uxtb	r2, r3
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		if (event or kolhoz) {
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800381a:	2b00      	cmp	r3, #0
 800381c:	d105      	bne.n	800382a <_ZN7ServiceI7In_data8Out_dataEclEv+0x1ae>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003824:	2b00      	cmp	r3, #0
 8003826:	f000 8084 	beq.w	8003932 <_ZN7ServiceI7In_data8Out_dataEclEv+0x2b6>
			if(uart.buffer[0] == 4 or kolhoz) {
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	3304      	adds	r3, #4
 8003830:	2100      	movs	r1, #0
 8003832:	4618      	mov	r0, r3
 8003834:	f000 f975 	bl	8003b22 <_ZN10Net_bufferILh26EEixEi>
 8003838:	4603      	mov	r3, r0
 800383a:	2b04      	cmp	r3, #4
 800383c:	d004      	beq.n	8003848 <_ZN7ServiceI7In_data8Out_dataEclEv+0x1cc>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003844:	2b00      	cmp	r3, #0
 8003846:	d001      	beq.n	800384c <_ZN7ServiceI7In_data8Out_dataEclEv+0x1d0>
 8003848:	2301      	movs	r3, #1
 800384a:	e000      	b.n	800384e <_ZN7ServiceI7In_data8Out_dataEclEv+0x1d2>
 800384c:	2300      	movs	r3, #0
 800384e:	2b00      	cmp	r3, #0
 8003850:	d02b      	beq.n	80038aa <_ZN7ServiceI7In_data8Out_dataEclEv+0x22e>
				uart.buffer.clear();
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	3304      	adds	r3, #4
 8003858:	4618      	mov	r0, r3
 800385a:	f000 f971 	bl	8003b40 <_ZN10Net_bufferILh26EE5clearEv>
				uart.buffer << outData.current
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	1d1a      	adds	r2, r3, #4
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003868:	4619      	mov	r1, r3
 800386a:	4610      	mov	r0, r2
 800386c:	f000 f977 	bl	8003b5e <_ZN10Net_bufferILh26EElsEt>
 8003870:	4602      	mov	r2, r0
							<< outData.voltage_board
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8003876:	4619      	mov	r1, r3
 8003878:	4610      	mov	r0, r2
 800387a:	f000 f970 	bl	8003b5e <_ZN10Net_bufferILh26EElsEt>
 800387e:	4602      	mov	r2, r0
						    << outData.voltage_logic
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8003884:	4619      	mov	r1, r3
 8003886:	4610      	mov	r0, r2
 8003888:	f000 f969 	bl	8003b5e <_ZN10Net_bufferILh26EElsEt>
 800388c:	4602      	mov	r2, r0
							<< outData.voltage_drive
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8003892:	4619      	mov	r1, r3
 8003894:	4610      	mov	r0, r2
 8003896:	f000 f962 	bl	8003b5e <_ZN10Net_bufferILh26EElsEt>
 800389a:	4602      	mov	r2, r0
							<< arOutData[4];
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80038a0:	4619      	mov	r1, r3
 80038a2:	4610      	mov	r0, r2
 80038a4:	f000 f95b 	bl	8003b5e <_ZN10Net_bufferILh26EElsEt>
 80038a8:	e022      	b.n	80038f0 <_ZN7ServiceI7In_data8Out_dataEclEv+0x274>
			} else if(uart.buffer[0] == '+') {
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	3304      	adds	r3, #4
 80038b0:	2100      	movs	r1, #0
 80038b2:	4618      	mov	r0, r3
 80038b4:	f000 f935 	bl	8003b22 <_ZN10Net_bufferILh26EEixEi>
 80038b8:	4603      	mov	r3, r0
 80038ba:	2b2b      	cmp	r3, #43	; 0x2b
 80038bc:	bf0c      	ite	eq
 80038be:	2301      	moveq	r3, #1
 80038c0:	2300      	movne	r3, #0
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d013      	beq.n	80038f0 <_ZN7ServiceI7In_data8Out_dataEclEv+0x274>
				uart.buffer.clear();
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	3304      	adds	r3, #4
 80038ce:	4618      	mov	r0, r3
 80038d0:	f000 f936 	bl	8003b40 <_ZN10Net_bufferILh26EE5clearEv>
				uart.buffer << 'O';
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	3304      	adds	r3, #4
 80038da:	214f      	movs	r1, #79	; 0x4f
 80038dc:	4618      	mov	r0, r3
 80038de:	f000 f95c 	bl	8003b9a <_ZN10Net_bufferILh26EElsEc>
				uart.buffer << 'K';
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	3304      	adds	r3, #4
 80038e8:	214b      	movs	r1, #75	; 0x4b
 80038ea:	4618      	mov	r0, r3
 80038ec:	f000 f955 	bl	8003b9a <_ZN10Net_bufferILh26EElsEc>
			event = false;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2200      	movs	r2, #0
 80038f4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			kolhoz = false;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2200      	movs	r2, #0
 80038fc:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			if(uart.buffer.size())
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	3304      	adds	r3, #4
 8003906:	4618      	mov	r0, r3
 8003908:	f000 f964 	bl	8003bd4 <_ZN10Net_bufferILh26EE4sizeEv>
 800390c:	4603      	mov	r3, r0
 800390e:	2b00      	cmp	r3, #0
 8003910:	bf14      	ite	ne
 8003912:	2301      	movne	r3, #1
 8003914:	2300      	moveq	r3, #0
 8003916:	b2db      	uxtb	r3, r3
 8003918:	2b00      	cmp	r3, #0
 800391a:	d005      	beq.n	8003928 <_ZN7ServiceI7In_data8Out_dataEclEv+0x2ac>
				uart.transmit();
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	4618      	mov	r0, r3
 8003922:	f000 f967 	bl	8003bf4 <_ZN5UART_ILj26EE8transmitEv>
	}
 8003926:	e004      	b.n	8003932 <_ZN7ServiceI7In_data8Out_dataEclEv+0x2b6>
				uart.receive();
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	4618      	mov	r0, r3
 800392e:	f000 f97d 	bl	8003c2c <_ZN5UART_ILj26EE7receiveEv>
	}
 8003932:	bf00      	nop
 8003934:	3708      	adds	r7, #8
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}
 800393a:	bf00      	nop
 800393c:	66666667 	.word	0x66666667
 8003940:	3a5a2e95 	.word	0x3a5a2e95
 8003944:	447a0000 	.word	0x447a0000
 8003948:	42c80000 	.word	0x42c80000

0800394c <_ZN5UART_ILj26EEC1ER3Pin>:

public:

	Pin& led_red;

	UART_(Pin& led_red) : led_red{led_red}{}
 800394c:	b580      	push	{r7, lr}
 800394e:	b082      	sub	sp, #8
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	6039      	str	r1, [r7, #0]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	683a      	ldr	r2, [r7, #0]
 800395a:	601a      	str	r2, [r3, #0]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	3304      	adds	r3, #4
 8003960:	4618      	mov	r0, r3
 8003962:	f000 f979 	bl	8003c58 <_ZN10Net_bufferILh26EEC1Ev>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4618      	mov	r0, r3
 800396a:	3708      	adds	r7, #8
 800396c:	46bd      	mov	sp, r7
 800396e:	bd80      	pop	{r7, pc}

08003970 <_ZN3CANI5In_id6Out_idEC1ER3PinR9Interruptt>:
  CAN(Pin& rts, Interrupt& rx_interrupt, uint16_t time_refresh)
 8003970:	b580      	push	{r7, lr}
 8003972:	b084      	sub	sp, #16
 8003974:	af00      	add	r7, sp, #0
 8003976:	60f8      	str	r0, [r7, #12]
 8003978:	60b9      	str	r1, [r7, #8]
 800397a:	607a      	str	r2, [r7, #4]
 800397c:	807b      	strh	r3, [r7, #2]
  	  , time_refresh{time_refresh}
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	4618      	mov	r0, r3
 8003982:	f7fc ff0d 	bl	80007a0 <_ZN14TickSubscriberC1Ev>
 8003986:	4a41      	ldr	r2, [pc, #260]	; (8003a8c <_ZN3CANI5In_id6Out_idEC1ER3PinR9Interruptt+0x11c>)
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	601a      	str	r2, [r3, #0]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	68ba      	ldr	r2, [r7, #8]
 8003990:	609a      	str	r2, [r3, #8]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	687a      	ldr	r2, [r7, #4]
 8003996:	60da      	str	r2, [r3, #12]
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	22dd      	movs	r2, #221	; 0xdd
 800399c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2200      	movs	r2, #0
 80039a4:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	887a      	ldrh	r2, [r7, #2]
 80039ac:	f8a3 209e 	strh.w	r2, [r3, #158]	; 0x9e
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2200      	movs	r2, #0
 80039b4:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	33b4      	adds	r3, #180	; 0xb4
 80039bc:	68f9      	ldr	r1, [r7, #12]
 80039be:	4618      	mov	r0, r3
 80039c0:	f000 f956 	bl	8003c70 <_ZN3CANI5In_id6Out_idE16can_rx_interruptC1ERS2_>
	  arInID[0] = arInID[1] = arInID[2] = arInID[3] = arInID[4] = arInID[5] = arInID[6] = arInID[7]= 0;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2200      	movs	r2, #0
 80039c8:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	f893 20a9 	ldrb.w	r2, [r3, #169]	; 0xa9
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	f893 20a8 	ldrb.w	r2, [r3, #168]	; 0xa8
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	f893 20a7 	ldrb.w	r2, [r3, #167]	; 0xa7
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	f883 20a6 	strb.w	r2, [r3, #166]	; 0xa6
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	f893 20a6 	ldrb.w	r2, [r3, #166]	; 0xa6
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	f893 20a5 	ldrb.w	r2, [r3, #165]	; 0xa5
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	f893 20a4 	ldrb.w	r2, [r3, #164]	; 0xa4
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	f883 20a3 	strb.w	r2, [r3, #163]	; 0xa3
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	f893 20a3 	ldrb.w	r2, [r3, #163]	; 0xa3
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
	  arOutID[0] = arOutID[1] = arOutID[2] = arOutID[3] = arOutID[4] = arOutID[5] = arOutID[6] = arOutID[7] = 0;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2200      	movs	r2, #0
 8003a24:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f893 20b1 	ldrb.w	r2, [r3, #177]	; 0xb1
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	f893 20b0 	ldrb.w	r2, [r3, #176]	; 0xb0
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	f883 20af 	strb.w	r2, [r3, #175]	; 0xaf
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	f893 20af 	ldrb.w	r2, [r3, #175]	; 0xaf
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	f883 20ae 	strb.w	r2, [r3, #174]	; 0xae
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	f893 20ae 	ldrb.w	r2, [r3, #174]	; 0xae
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	f883 20ad 	strb.w	r2, [r3, #173]	; 0xad
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	f893 20ad 	ldrb.w	r2, [r3, #173]	; 0xad
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	f893 20ac 	ldrb.w	r2, [r3, #172]	; 0xac
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	f883 20ab 	strb.w	r2, [r3, #171]	; 0xab
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	f893 20ab 	ldrb.w	r2, [r3, #171]	; 0xab
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
	  subscribed = false;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	711a      	strb	r2, [r3, #4]
  }
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	4618      	mov	r0, r3
 8003a86:	3710      	adds	r7, #16
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}
 8003a8c:	08009c9c 	.word	0x08009c9c

08003a90 <_ZN7ServiceI7In_data8Out_dataEC1ER4ADC_R5UART_ILj26EER9InterruptS9_>:
	Service (
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b084      	sub	sp, #16
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	60f8      	str	r0, [r7, #12]
 8003a98:	60b9      	str	r1, [r7, #8]
 8003a9a:	607a      	str	r2, [r7, #4]
 8003a9c:	603b      	str	r3, [r7, #0]
      , arInData { }, arOutData { }, arInDataMin { }, arInDataMax {}
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	68ba      	ldr	r2, [r7, #8]
 8003aa2:	601a      	str	r2, [r3, #0]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	687a      	ldr	r2, [r7, #4]
 8003aa8:	605a      	str	r2, [r3, #4]
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	683a      	ldr	r2, [r7, #0]
 8003aae:	609a      	str	r2, [r3, #8]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	69ba      	ldr	r2, [r7, #24]
 8003ab4:	60da      	str	r2, [r3, #12]
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	3310      	adds	r3, #16
 8003aba:	4618      	mov	r0, r3
 8003abc:	f7fc fe82 	bl	80007c4 <_ZN5TimerC1Ev>
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	f883 2020 	strb.w	r2, [r3, #32]
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	2200      	movs	r2, #0
 8003acc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2201      	movs	r2, #1
 8003adc:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	3324      	adds	r3, #36	; 0x24
 8003ae4:	68f9      	ldr	r1, [r7, #12]
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f000 f8e0 	bl	8003cac <_ZN7ServiceI7In_data8Out_dataE14uart_interruptC1ERS2_>
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	332c      	adds	r3, #44	; 0x2c
 8003af0:	68f9      	ldr	r1, [r7, #12]
 8003af2:	4618      	mov	r0, r3
 8003af4:	f000 f8f8 	bl	8003ce8 <_ZN7ServiceI7In_data8Out_dataE13dma_interruptC1ERS2_>
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	3336      	adds	r3, #54	; 0x36
 8003afc:	2200      	movs	r2, #0
 8003afe:	601a      	str	r2, [r3, #0]
 8003b00:	605a      	str	r2, [r3, #4]
 8003b02:	811a      	strh	r2, [r3, #8]
		uart.receive();
 8003b04:	6878      	ldr	r0, [r7, #4]
 8003b06:	f000 f891 	bl	8003c2c <_ZN5UART_ILj26EE7receiveEv>
		timer.start(2000);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	3310      	adds	r3, #16
 8003b0e:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8003b12:	4618      	mov	r0, r3
 8003b14:	f7fc fe9a 	bl	800084c <_ZN5Timer5startEm>
	}
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	3710      	adds	r7, #16
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}

08003b22 <_ZN10Net_bufferILh26EEixEi>:
    Net_buffer& operator>> (uint16_t&);

    Net_buffer& operator<< (char*);


    uint8_t operator[](int n){return buffer[n];}
 8003b22:	b480      	push	{r7}
 8003b24:	b083      	sub	sp, #12
 8003b26:	af00      	add	r7, sp, #0
 8003b28:	6078      	str	r0, [r7, #4]
 8003b2a:	6039      	str	r1, [r7, #0]
 8003b2c:	687a      	ldr	r2, [r7, #4]
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	4413      	add	r3, r2
 8003b32:	3302      	adds	r3, #2
 8003b34:	781b      	ldrb	r3, [r3, #0]
 8003b36:	4618      	mov	r0, r3
 8003b38:	370c      	adds	r7, #12
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bc80      	pop	{r7}
 8003b3e:	4770      	bx	lr

08003b40 <_ZN10Net_bufferILh26EE5clearEv>:
    void clear() { begin_i = 0; end_i = 0; }
 8003b40:	b480      	push	{r7}
 8003b42:	b083      	sub	sp, #12
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	701a      	strb	r2, [r3, #0]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2200      	movs	r2, #0
 8003b52:	705a      	strb	r2, [r3, #1]
 8003b54:	bf00      	nop
 8003b56:	370c      	adds	r7, #12
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bc80      	pop	{r7}
 8003b5c:	4770      	bx	lr

08003b5e <_ZN10Net_bufferILh26EElsEt>:
        end_i++;
   }
}

template<uint8_t size_>
Net_buffer<size_>& Net_buffer<size_>::operator<< (uint16_t v)
 8003b5e:	b580      	push	{r7, lr}
 8003b60:	b084      	sub	sp, #16
 8003b62:	af00      	add	r7, sp, #0
 8003b64:	6078      	str	r0, [r7, #4]
 8003b66:	460b      	mov	r3, r1
 8003b68:	807b      	strh	r3, [r7, #2]
{
    uint8_t low, hi;
    to_bytes(v, low, hi);
 8003b6a:	f107 030e 	add.w	r3, r7, #14
 8003b6e:	f107 020f 	add.w	r2, r7, #15
 8003b72:	8879      	ldrh	r1, [r7, #2]
 8003b74:	6878      	ldr	r0, [r7, #4]
 8003b76:	f000 f8d5 	bl	8003d24 <_ZN10Net_bufferILh26EE8to_bytesEtRhS1_>
    *this << hi << low;
 8003b7a:	7bbb      	ldrb	r3, [r7, #14]
 8003b7c:	4619      	mov	r1, r3
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f000 f8e5 	bl	8003d4e <_ZN10Net_bufferILh26EElsEh>
 8003b84:	4602      	mov	r2, r0
 8003b86:	7bfb      	ldrb	r3, [r7, #15]
 8003b88:	4619      	mov	r1, r3
 8003b8a:	4610      	mov	r0, r2
 8003b8c:	f000 f8df 	bl	8003d4e <_ZN10Net_bufferILh26EElsEh>
    return *this;
 8003b90:	687b      	ldr	r3, [r7, #4]
}
 8003b92:	4618      	mov	r0, r3
 8003b94:	3710      	adds	r7, #16
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}

08003b9a <_ZN10Net_bufferILh26EElsEc>:
Net_buffer<size_>& Net_buffer<size_>::operator<< (char v)
 8003b9a:	b480      	push	{r7}
 8003b9c:	b083      	sub	sp, #12
 8003b9e:	af00      	add	r7, sp, #0
 8003ba0:	6078      	str	r0, [r7, #4]
 8003ba2:	460b      	mov	r3, r1
 8003ba4:	70fb      	strb	r3, [r7, #3]
    if (end_i < size_) {
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	785b      	ldrb	r3, [r3, #1]
 8003baa:	2b19      	cmp	r3, #25
 8003bac:	d80c      	bhi.n	8003bc8 <_ZN10Net_bufferILh26EElsEc+0x2e>
      buffer[end_i] = v;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	785b      	ldrb	r3, [r3, #1]
 8003bb2:	461a      	mov	r2, r3
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	4413      	add	r3, r2
 8003bb8:	78fa      	ldrb	r2, [r7, #3]
 8003bba:	709a      	strb	r2, [r3, #2]
      end_i++;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	785b      	ldrb	r3, [r3, #1]
 8003bc0:	3301      	adds	r3, #1
 8003bc2:	b2da      	uxtb	r2, r3
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	705a      	strb	r2, [r3, #1]
    return *this;
 8003bc8:	687b      	ldr	r3, [r7, #4]
}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	370c      	adds	r7, #12
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bc80      	pop	{r7}
 8003bd2:	4770      	bx	lr

08003bd4 <_ZN10Net_bufferILh26EE4sizeEv>:
    uint8_t size()  { return end_i - begin_i; }
 8003bd4:	b480      	push	{r7}
 8003bd6:	b083      	sub	sp, #12
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	785a      	ldrb	r2, [r3, #1]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	781b      	ldrb	r3, [r3, #0]
 8003be4:	1ad3      	subs	r3, r2, r3
 8003be6:	b2db      	uxtb	r3, r3
 8003be8:	4618      	mov	r0, r3
 8003bea:	370c      	adds	r7, #12
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bc80      	pop	{r7}
 8003bf0:	4770      	bx	lr
	...

08003bf4 <_ZN5UART_ILj26EE8transmitEv>:

	Net_buffer<buffer_size> buffer;

	void transmit(){
 8003bf4:	b590      	push	{r4, r7, lr}
 8003bf6:	b083      	sub	sp, #12
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
//		buffer.set_size(buffer_size - DMA1_Channel3->CNDTR);
		HAL_UART_Transmit_DMA(&huart3, buffer.ptr(), buffer.size());
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	3304      	adds	r3, #4
 8003c00:	4618      	mov	r0, r3
 8003c02:	f000 f8c1 	bl	8003d88 <_ZN10Net_bufferILh26EE3ptrEv>
 8003c06:	4604      	mov	r4, r0
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	3304      	adds	r3, #4
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f7ff ffe1 	bl	8003bd4 <_ZN10Net_bufferILh26EE4sizeEv>
 8003c12:	4603      	mov	r3, r0
 8003c14:	b29b      	uxth	r3, r3
 8003c16:	461a      	mov	r2, r3
 8003c18:	4621      	mov	r1, r4
 8003c1a:	4803      	ldr	r0, [pc, #12]	; (8003c28 <_ZN5UART_ILj26EE8transmitEv+0x34>)
 8003c1c:	f004 ffc8 	bl	8008bb0 <HAL_UART_Transmit_DMA>
//		led_red = true;
	}
 8003c20:	bf00      	nop
 8003c22:	370c      	adds	r7, #12
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd90      	pop	{r4, r7, pc}
 8003c28:	20000260 	.word	0x20000260

08003c2c <_ZN5UART_ILj26EE7receiveEv>:

	void receive(){
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b082      	sub	sp, #8
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
		HAL_UARTEx_ReceiveToIdle_DMA(&huart3, buffer.ptr(), buffer_size);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	3304      	adds	r3, #4
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f000 f8a5 	bl	8003d88 <_ZN10Net_bufferILh26EE3ptrEv>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	221a      	movs	r2, #26
 8003c42:	4619      	mov	r1, r3
 8003c44:	4803      	ldr	r0, [pc, #12]	; (8003c54 <_ZN5UART_ILj26EE7receiveEv+0x28>)
 8003c46:	f005 f823 	bl	8008c90 <HAL_UARTEx_ReceiveToIdle_DMA>
//		led_red = false;
	}
 8003c4a:	bf00      	nop
 8003c4c:	3708      	adds	r7, #8
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}
 8003c52:	bf00      	nop
 8003c54:	20000260 	.word	0x20000260

08003c58 <_ZN10Net_bufferILh26EEC1Ev>:
    Net_buffer() {
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b082      	sub	sp, #8
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
      clear();
 8003c60:	6878      	ldr	r0, [r7, #4]
 8003c62:	f7ff ff6d 	bl	8003b40 <_ZN10Net_bufferILh26EE5clearEv>
    }
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	4618      	mov	r0, r3
 8003c6a:	3708      	adds	r7, #8
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}

08003c70 <_ZN3CANI5In_id6Out_idE16can_rx_interruptC1ERS2_>:
      can_rx_interrupt (Parent& parent) : parent(parent) {
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b082      	sub	sp, #8
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
 8003c78:	6039      	str	r1, [r7, #0]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f7fc ff79 	bl	8000b74 <_ZN12InterruptingC1Ev>
 8003c82:	4a09      	ldr	r2, [pc, #36]	; (8003ca8 <_ZN3CANI5In_id6Out_idE16can_rx_interruptC1ERS2_+0x38>)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	601a      	str	r2, [r3, #0]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	683a      	ldr	r2, [r7, #0]
 8003c8c:	605a      	str	r2, [r3, #4]
          parent.rx_interrupt.subscribe (this);
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	68db      	ldr	r3, [r3, #12]
 8003c92:	687a      	ldr	r2, [r7, #4]
 8003c94:	4611      	mov	r1, r2
 8003c96:	4618      	mov	r0, r3
 8003c98:	f7fc fe9b 	bl	80009d2 <_ZN9Interrupt9subscribeEP12Interrupting>
      }
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	3708      	adds	r7, #8
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}
 8003ca6:	bf00      	nop
 8003ca8:	08009ca8 	.word	0x08009ca8

08003cac <_ZN7ServiceI7In_data8Out_dataE14uart_interruptC1ERS2_>:
		uart_interrupt(Parent &parent) :
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b082      	sub	sp, #8
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
 8003cb4:	6039      	str	r1, [r7, #0]
				parent(parent) {
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f7fc ff5b 	bl	8000b74 <_ZN12InterruptingC1Ev>
 8003cbe:	4a09      	ldr	r2, [pc, #36]	; (8003ce4 <_ZN7ServiceI7In_data8Out_dataE14uart_interruptC1ERS2_+0x38>)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	601a      	str	r2, [r3, #0]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	683a      	ldr	r2, [r7, #0]
 8003cc8:	605a      	str	r2, [r3, #4]
			parent.interrupt_usart.subscribe(this);
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	68db      	ldr	r3, [r3, #12]
 8003cce:	687a      	ldr	r2, [r7, #4]
 8003cd0:	4611      	mov	r1, r2
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f7fc fe7d 	bl	80009d2 <_ZN9Interrupt9subscribeEP12Interrupting>
		}
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	4618      	mov	r0, r3
 8003cdc:	3708      	adds	r7, #8
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}
 8003ce2:	bf00      	nop
 8003ce4:	08009c90 	.word	0x08009c90

08003ce8 <_ZN7ServiceI7In_data8Out_dataE13dma_interruptC1ERS2_>:
		dma_interrupt(Parent &parent) :
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b082      	sub	sp, #8
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
 8003cf0:	6039      	str	r1, [r7, #0]
				parent(parent) {
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f7fc ff3d 	bl	8000b74 <_ZN12InterruptingC1Ev>
 8003cfa:	4a09      	ldr	r2, [pc, #36]	; (8003d20 <_ZN7ServiceI7In_data8Out_dataE13dma_interruptC1ERS2_+0x38>)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	601a      	str	r2, [r3, #0]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	683a      	ldr	r2, [r7, #0]
 8003d04:	605a      	str	r2, [r3, #4]
			parent.interrupt_DMA.subscribe(this);
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	689b      	ldr	r3, [r3, #8]
 8003d0a:	687a      	ldr	r2, [r7, #4]
 8003d0c:	4611      	mov	r1, r2
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f7fc fe5f 	bl	80009d2 <_ZN9Interrupt9subscribeEP12Interrupting>
		}
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	4618      	mov	r0, r3
 8003d18:	3708      	adds	r7, #8
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}
 8003d1e:	bf00      	nop
 8003d20:	08009c84 	.word	0x08009c84

08003d24 <_ZN10Net_bufferILh26EE8to_bytesEtRhS1_>:
    void to_bytes (uint16_t v, uint8_t& low, uint8_t& hi)
 8003d24:	b480      	push	{r7}
 8003d26:	b087      	sub	sp, #28
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	60f8      	str	r0, [r7, #12]
 8003d2c:	607a      	str	r2, [r7, #4]
 8003d2e:	603b      	str	r3, [r7, #0]
 8003d30:	460b      	mov	r3, r1
 8003d32:	817b      	strh	r3, [r7, #10]
        u.d16 = v;
 8003d34:	897b      	ldrh	r3, [r7, #10]
 8003d36:	82bb      	strh	r3, [r7, #20]
        low = u.d8[0];
 8003d38:	7d3a      	ldrb	r2, [r7, #20]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	701a      	strb	r2, [r3, #0]
        hi = u.d8[1];
 8003d3e:	7d7a      	ldrb	r2, [r7, #21]
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	701a      	strb	r2, [r3, #0]
    }
 8003d44:	bf00      	nop
 8003d46:	371c      	adds	r7, #28
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bc80      	pop	{r7}
 8003d4c:	4770      	bx	lr

08003d4e <_ZN10Net_bufferILh26EElsEh>:
Net_buffer<size_>& Net_buffer<size_>::operator<< (uint8_t v)
 8003d4e:	b480      	push	{r7}
 8003d50:	b083      	sub	sp, #12
 8003d52:	af00      	add	r7, sp, #0
 8003d54:	6078      	str	r0, [r7, #4]
 8003d56:	460b      	mov	r3, r1
 8003d58:	70fb      	strb	r3, [r7, #3]
    if (end_i < size_) {
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	785b      	ldrb	r3, [r3, #1]
 8003d5e:	2b19      	cmp	r3, #25
 8003d60:	d80c      	bhi.n	8003d7c <_ZN10Net_bufferILh26EElsEh+0x2e>
      buffer[end_i] = v;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	785b      	ldrb	r3, [r3, #1]
 8003d66:	461a      	mov	r2, r3
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	4413      	add	r3, r2
 8003d6c:	78fa      	ldrb	r2, [r7, #3]
 8003d6e:	709a      	strb	r2, [r3, #2]
      end_i++;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	785b      	ldrb	r3, [r3, #1]
 8003d74:	3301      	adds	r3, #1
 8003d76:	b2da      	uxtb	r2, r3
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	705a      	strb	r2, [r3, #1]
    return *this;
 8003d7c:	687b      	ldr	r3, [r7, #4]
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	370c      	adds	r7, #12
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bc80      	pop	{r7}
 8003d86:	4770      	bx	lr

08003d88 <_ZN10Net_bufferILh26EE3ptrEv>:
    uint8_t* ptr() {return &buffer[0];}
 8003d88:	b480      	push	{r7}
 8003d8a:	b083      	sub	sp, #12
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	3302      	adds	r3, #2
 8003d94:	4618      	mov	r0, r3
 8003d96:	370c      	adds	r7, #12
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bc80      	pop	{r7}
 8003d9c:	4770      	bx	lr
	...

08003da0 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b082      	sub	sp, #8
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
 8003da8:	6039      	str	r1, [r7, #0]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2b01      	cmp	r3, #1
 8003dae:	d107      	bne.n	8003dc0 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d102      	bne.n	8003dc0 <_Z41__static_initialization_and_destruction_0ii+0x20>
} tickUpdater{};
 8003dba:	4803      	ldr	r0, [pc, #12]	; (8003dc8 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8003dbc:	f7fc fc82 	bl	80006c4 <_ZN11TickUpdaterC1Ev>
 8003dc0:	bf00      	nop
 8003dc2:	3708      	adds	r7, #8
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}
 8003dc8:	20000094 	.word	0x20000094

08003dcc <_ZN7ServiceI7In_data8Out_dataE13dma_interrupt9interruptEv>:
		void interrupt() override {
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b082      	sub	sp, #8
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
			parent.dmaInterrupt();
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	4618      	mov	r0, r3
 8003dda:	f000 f83f 	bl	8003e5c <_ZN7ServiceI7In_data8Out_dataE12dmaInterruptEv>
		}
 8003dde:	bf00      	nop
 8003de0:	3708      	adds	r7, #8
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}

08003de6 <_ZN7ServiceI7In_data8Out_dataE14uart_interrupt9interruptEv>:
		void interrupt() override {
 8003de6:	b580      	push	{r7, lr}
 8003de8:	b082      	sub	sp, #8
 8003dea:	af00      	add	r7, sp, #0
 8003dec:	6078      	str	r0, [r7, #4]
			parent.uartInterrupt();
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	4618      	mov	r0, r3
 8003df4:	f000 f83f 	bl	8003e76 <_ZN7ServiceI7In_data8Out_dataE13uartInterruptEv>
		}
 8003df8:	bf00      	nop
 8003dfa:	3708      	adds	r7, #8
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}

08003e00 <_ZN3CANI5In_id6Out_idE6notifyEv>:
  void notify() {
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b082      	sub	sp, #8
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
	  if (time++ >= time_refresh) {
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
 8003e0e:	1c5a      	adds	r2, r3, #1
 8003e10:	b291      	uxth	r1, r2
 8003e12:	687a      	ldr	r2, [r7, #4]
 8003e14:	f8a2 109c 	strh.w	r1, [r2, #156]	; 0x9c
 8003e18:	687a      	ldr	r2, [r7, #4]
 8003e1a:	f8b2 209e 	ldrh.w	r2, [r2, #158]	; 0x9e
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	bf2c      	ite	cs
 8003e22:	2301      	movcs	r3, #1
 8003e24:	2300      	movcc	r3, #0
 8003e26:	b2db      	uxtb	r3, r3
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d006      	beq.n	8003e3a <_ZN3CANI5In_id6Out_idE6notifyEv+0x3a>
		  time = 0;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
		  transmit();
 8003e34:	6878      	ldr	r0, [r7, #4]
 8003e36:	f000 f82f 	bl	8003e98 <_ZN3CANI5In_id6Out_idE8transmitEv>
  }
 8003e3a:	bf00      	nop
 8003e3c:	3708      	adds	r7, #8
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}

08003e42 <_ZN3CANI5In_id6Out_idE16can_rx_interrupt9interruptEv>:
      void interrupt() {parent.receive();}
 8003e42:	b580      	push	{r7, lr}
 8003e44:	b082      	sub	sp, #8
 8003e46:	af00      	add	r7, sp, #0
 8003e48:	6078      	str	r0, [r7, #4]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f000 f86e 	bl	8003f30 <_ZN3CANI5In_id6Out_idE7receiveEv>
 8003e54:	bf00      	nop
 8003e56:	3708      	adds	r7, #8
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bd80      	pop	{r7, pc}

08003e5c <_ZN7ServiceI7In_data8Out_dataE12dmaInterruptEv>:
	void dmaInterrupt(){
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b082      	sub	sp, #8
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
		uart.receive();
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f7ff fedf 	bl	8003c2c <_ZN5UART_ILj26EE7receiveEv>
	}
 8003e6e:	bf00      	nop
 8003e70:	3708      	adds	r7, #8
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}

08003e76 <_ZN7ServiceI7In_data8Out_dataE13uartInterruptEv>:
	void uartInterrupt(){
 8003e76:	b580      	push	{r7, lr}
 8003e78:	b082      	sub	sp, #8
 8003e7a:	af00      	add	r7, sp, #0
 8003e7c:	6078      	str	r0, [r7, #4]
		event = true;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2201      	movs	r2, #1
 8003e82:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		timer.stop();
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	3310      	adds	r3, #16
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f7fc fd0b 	bl	80008a6 <_ZN5Timer4stopEv>
	}
 8003e90:	bf00      	nop
 8003e92:	3708      	adds	r7, #8
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}

08003e98 <_ZN3CANI5In_id6Out_idE8transmitEv>:
  void transmit(){
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b084      	sub	sp, #16
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
	  	rts = true;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	2101      	movs	r1, #1
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f7fc fd72 	bl	8000990 <_ZN3PinaSEb>
		TxHeader.DLC = 8;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2208      	movs	r2, #8
 8003eb0:	621a      	str	r2, [r3, #32]
		TxHeader.ExtId = 0;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	615a      	str	r2, [r3, #20]
		TxHeader.IDE = CAN_ID_STD;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	619a      	str	r2, [r3, #24]
		TxHeader.RTR = CAN_RTR_DATA;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	61da      	str	r2, [r3, #28]
		TxHeader.StdId = ID;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	611a      	str	r2, [r3, #16]
		TxHeader.TransmitGlobalTime = DISABLE;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		for (int i = 0; i < TxHeader.DLC; i++) {
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	60fb      	str	r3, [r7, #12]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6a1a      	ldr	r2, [r3, #32]
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	429a      	cmp	r2, r3
 8003ee2:	d90e      	bls.n	8003f02 <_ZN3CANI5In_id6Out_idE8transmitEv+0x6a>
			TxData[i] = arOutID[i];
 8003ee4:	687a      	ldr	r2, [r7, #4]
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	4413      	add	r3, r2
 8003eea:	33aa      	adds	r3, #170	; 0xaa
 8003eec:	7819      	ldrb	r1, [r3, #0]
 8003eee:	687a      	ldr	r2, [r7, #4]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	4413      	add	r3, r2
 8003ef4:	3344      	adds	r3, #68	; 0x44
 8003ef6:	460a      	mov	r2, r1
 8003ef8:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < TxHeader.DLC; i++) {
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	3301      	adds	r3, #1
 8003efe:	60fb      	str	r3, [r7, #12]
 8003f00:	e7eb      	b.n	8003eda <_ZN3CANI5In_id6Out_idE8transmitEv+0x42>
		HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailBox);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	f103 0110 	add.w	r1, r3, #16
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	f103 0244 	add.w	r2, r3, #68	; 0x44
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	3354      	adds	r3, #84	; 0x54
 8003f12:	4806      	ldr	r0, [pc, #24]	; (8003f2c <_ZN3CANI5In_id6Out_idE8transmitEv+0x94>)
 8003f14:	f001 fdd6 	bl	8005ac4 <HAL_CAN_AddTxMessage>
		rts = false;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	2100      	movs	r1, #0
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f7fc fd36 	bl	8000990 <_ZN3PinaSEb>
  }
 8003f24:	bf00      	nop
 8003f26:	3710      	adds	r7, #16
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}
 8003f2c:	200001a8 	.word	0x200001a8

08003f30 <_ZN3CANI5In_id6Out_idE7receiveEv>:
  void receive(){
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b082      	sub	sp, #8
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
		HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &RxHeader, RxData);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	334c      	adds	r3, #76	; 0x4c
 8003f42:	2100      	movs	r1, #0
 8003f44:	481a      	ldr	r0, [pc, #104]	; (8003fb0 <_ZN3CANI5In_id6Out_idE7receiveEv+0x80>)
 8003f46:	f001 fe8c 	bl	8005c62 <HAL_CAN_GetRxMessage>
		switch(RxHeader.StdId) {
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f4e:	2baa      	cmp	r3, #170	; 0xaa
 8003f50:	d017      	beq.n	8003f82 <_ZN3CANI5In_id6Out_idE7receiveEv+0x52>
 8003f52:	2bdc      	cmp	r3, #220	; 0xdc
 8003f54:	d127      	bne.n	8003fa6 <_ZN3CANI5In_id6Out_idE7receiveEv+0x76>
				arInID[0] = RxData[0];
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	f893 204c 	ldrb.w	r2, [r3, #76]	; 0x4c
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
				arInID[1] = RxData[1];
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	f893 204d 	ldrb.w	r2, [r3, #77]	; 0x4d
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	f883 20a3 	strb.w	r2, [r3, #163]	; 0xa3
				inID.initial = RxData[7];
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	f893 2053 	ldrb.w	r2, [r3, #83]	; 0x53
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
				start_transmit();
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f000 f81a 	bl	8003fb4 <_ZN3CANI5In_id6Out_idE14start_transmitEv>
				break;
 8003f80:	e011      	b.n	8003fa6 <_ZN3CANI5In_id6Out_idE7receiveEv+0x76>
				outID.state.open_driver = RxData[0] & (1 << 4);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8003f88:	f003 0310 	and.w	r3, r3, #16
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	bf14      	ite	ne
 8003f90:	2301      	movne	r3, #1
 8003f92:	2300      	moveq	r3, #0
 8003f94:	b2d9      	uxtb	r1, r3
 8003f96:	687a      	ldr	r2, [r7, #4]
 8003f98:	f892 30aa 	ldrb.w	r3, [r2, #170]	; 0xaa
 8003f9c:	f361 1304 	bfi	r3, r1, #4, #1
 8003fa0:	f882 30aa 	strb.w	r3, [r2, #170]	; 0xaa
				break;
 8003fa4:	bf00      	nop
	}
 8003fa6:	bf00      	nop
 8003fa8:	3708      	adds	r7, #8
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
 8003fae:	bf00      	nop
 8003fb0:	200001a8 	.word	0x200001a8

08003fb4 <_ZN3CANI5In_id6Out_idE14start_transmitEv>:
  void start_transmit() {
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b082      	sub	sp, #8
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
		if (not work) {
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8003fc2:	f083 0301 	eor.w	r3, r3, #1
 8003fc6:	b2db      	uxtb	r3, r3
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d00c      	beq.n	8003fe6 <_ZN3CANI5In_id6Out_idE14start_transmitEv+0x32>
			work = true;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2201      	movs	r2, #1
 8003fd0:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
			if (time_refresh > 0)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f8b3 309e 	ldrh.w	r3, [r3, #158]	; 0x9e
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d003      	beq.n	8003fe6 <_ZN3CANI5In_id6Out_idE14start_transmitEv+0x32>
				subscribe();
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	f7fc fb9d 	bl	8000720 <_ZN14TickSubscriber9subscribeEv>
  }
 8003fe6:	bf00      	nop
 8003fe8:	3708      	adds	r7, #8
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}

08003fee <_GLOBAL__sub_I_systemtick>:
 8003fee:	b580      	push	{r7, lr}
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003ff6:	2001      	movs	r0, #1
 8003ff8:	f7ff fed2 	bl	8003da0 <_Z41__static_initialization_and_destruction_0ii>
 8003ffc:	bd80      	pop	{r7, pc}
	...

08004000 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004000:	b480      	push	{r7}
 8004002:	b085      	sub	sp, #20
 8004004:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004006:	4b15      	ldr	r3, [pc, #84]	; (800405c <HAL_MspInit+0x5c>)
 8004008:	699b      	ldr	r3, [r3, #24]
 800400a:	4a14      	ldr	r2, [pc, #80]	; (800405c <HAL_MspInit+0x5c>)
 800400c:	f043 0301 	orr.w	r3, r3, #1
 8004010:	6193      	str	r3, [r2, #24]
 8004012:	4b12      	ldr	r3, [pc, #72]	; (800405c <HAL_MspInit+0x5c>)
 8004014:	699b      	ldr	r3, [r3, #24]
 8004016:	f003 0301 	and.w	r3, r3, #1
 800401a:	60bb      	str	r3, [r7, #8]
 800401c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800401e:	4b0f      	ldr	r3, [pc, #60]	; (800405c <HAL_MspInit+0x5c>)
 8004020:	69db      	ldr	r3, [r3, #28]
 8004022:	4a0e      	ldr	r2, [pc, #56]	; (800405c <HAL_MspInit+0x5c>)
 8004024:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004028:	61d3      	str	r3, [r2, #28]
 800402a:	4b0c      	ldr	r3, [pc, #48]	; (800405c <HAL_MspInit+0x5c>)
 800402c:	69db      	ldr	r3, [r3, #28]
 800402e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004032:	607b      	str	r3, [r7, #4]
 8004034:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004036:	4b0a      	ldr	r3, [pc, #40]	; (8004060 <HAL_MspInit+0x60>)
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	60fb      	str	r3, [r7, #12]
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8004042:	60fb      	str	r3, [r7, #12]
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800404a:	60fb      	str	r3, [r7, #12]
 800404c:	4a04      	ldr	r2, [pc, #16]	; (8004060 <HAL_MspInit+0x60>)
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004052:	bf00      	nop
 8004054:	3714      	adds	r7, #20
 8004056:	46bd      	mov	sp, r7
 8004058:	bc80      	pop	{r7}
 800405a:	4770      	bx	lr
 800405c:	40021000 	.word	0x40021000
 8004060:	40010000 	.word	0x40010000

08004064 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b08a      	sub	sp, #40	; 0x28
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800406c:	f107 0318 	add.w	r3, r7, #24
 8004070:	2200      	movs	r2, #0
 8004072:	601a      	str	r2, [r3, #0]
 8004074:	605a      	str	r2, [r3, #4]
 8004076:	609a      	str	r2, [r3, #8]
 8004078:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4a44      	ldr	r2, [pc, #272]	; (8004190 <HAL_ADC_MspInit+0x12c>)
 8004080:	4293      	cmp	r3, r2
 8004082:	d152      	bne.n	800412a <HAL_ADC_MspInit+0xc6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004084:	4b43      	ldr	r3, [pc, #268]	; (8004194 <HAL_ADC_MspInit+0x130>)
 8004086:	699b      	ldr	r3, [r3, #24]
 8004088:	4a42      	ldr	r2, [pc, #264]	; (8004194 <HAL_ADC_MspInit+0x130>)
 800408a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800408e:	6193      	str	r3, [r2, #24]
 8004090:	4b40      	ldr	r3, [pc, #256]	; (8004194 <HAL_ADC_MspInit+0x130>)
 8004092:	699b      	ldr	r3, [r3, #24]
 8004094:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004098:	617b      	str	r3, [r7, #20]
 800409a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800409c:	4b3d      	ldr	r3, [pc, #244]	; (8004194 <HAL_ADC_MspInit+0x130>)
 800409e:	699b      	ldr	r3, [r3, #24]
 80040a0:	4a3c      	ldr	r2, [pc, #240]	; (8004194 <HAL_ADC_MspInit+0x130>)
 80040a2:	f043 0304 	orr.w	r3, r3, #4
 80040a6:	6193      	str	r3, [r2, #24]
 80040a8:	4b3a      	ldr	r3, [pc, #232]	; (8004194 <HAL_ADC_MspInit+0x130>)
 80040aa:	699b      	ldr	r3, [r3, #24]
 80040ac:	f003 0304 	and.w	r3, r3, #4
 80040b0:	613b      	str	r3, [r7, #16]
 80040b2:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80040b4:	2307      	movs	r3, #7
 80040b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80040b8:	2303      	movs	r3, #3
 80040ba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040bc:	f107 0318 	add.w	r3, r7, #24
 80040c0:	4619      	mov	r1, r3
 80040c2:	4835      	ldr	r0, [pc, #212]	; (8004198 <HAL_ADC_MspInit+0x134>)
 80040c4:	f002 fec8 	bl	8006e58 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80040c8:	4b34      	ldr	r3, [pc, #208]	; (800419c <HAL_ADC_MspInit+0x138>)
 80040ca:	4a35      	ldr	r2, [pc, #212]	; (80041a0 <HAL_ADC_MspInit+0x13c>)
 80040cc:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80040ce:	4b33      	ldr	r3, [pc, #204]	; (800419c <HAL_ADC_MspInit+0x138>)
 80040d0:	2200      	movs	r2, #0
 80040d2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80040d4:	4b31      	ldr	r3, [pc, #196]	; (800419c <HAL_ADC_MspInit+0x138>)
 80040d6:	2200      	movs	r2, #0
 80040d8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80040da:	4b30      	ldr	r3, [pc, #192]	; (800419c <HAL_ADC_MspInit+0x138>)
 80040dc:	2280      	movs	r2, #128	; 0x80
 80040de:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80040e0:	4b2e      	ldr	r3, [pc, #184]	; (800419c <HAL_ADC_MspInit+0x138>)
 80040e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80040e6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80040e8:	4b2c      	ldr	r3, [pc, #176]	; (800419c <HAL_ADC_MspInit+0x138>)
 80040ea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80040ee:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80040f0:	4b2a      	ldr	r3, [pc, #168]	; (800419c <HAL_ADC_MspInit+0x138>)
 80040f2:	2200      	movs	r2, #0
 80040f4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80040f6:	4b29      	ldr	r3, [pc, #164]	; (800419c <HAL_ADC_MspInit+0x138>)
 80040f8:	2200      	movs	r2, #0
 80040fa:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80040fc:	4827      	ldr	r0, [pc, #156]	; (800419c <HAL_ADC_MspInit+0x138>)
 80040fe:	f002 fa27 	bl	8006550 <HAL_DMA_Init>
 8004102:	4603      	mov	r3, r0
 8004104:	2b00      	cmp	r3, #0
 8004106:	d001      	beq.n	800410c <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8004108:	f7ff f9ee 	bl	80034e8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	4a23      	ldr	r2, [pc, #140]	; (800419c <HAL_ADC_MspInit+0x138>)
 8004110:	621a      	str	r2, [r3, #32]
 8004112:	4a22      	ldr	r2, [pc, #136]	; (800419c <HAL_ADC_MspInit+0x138>)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8004118:	2200      	movs	r2, #0
 800411a:	2100      	movs	r1, #0
 800411c:	2012      	movs	r0, #18
 800411e:	f002 f9e0 	bl	80064e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8004122:	2012      	movs	r0, #18
 8004124:	f002 f9f9 	bl	800651a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8004128:	e02e      	b.n	8004188 <HAL_ADC_MspInit+0x124>
  else if(hadc->Instance==ADC2)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a1d      	ldr	r2, [pc, #116]	; (80041a4 <HAL_ADC_MspInit+0x140>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d129      	bne.n	8004188 <HAL_ADC_MspInit+0x124>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8004134:	4b17      	ldr	r3, [pc, #92]	; (8004194 <HAL_ADC_MspInit+0x130>)
 8004136:	699b      	ldr	r3, [r3, #24]
 8004138:	4a16      	ldr	r2, [pc, #88]	; (8004194 <HAL_ADC_MspInit+0x130>)
 800413a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800413e:	6193      	str	r3, [r2, #24]
 8004140:	4b14      	ldr	r3, [pc, #80]	; (8004194 <HAL_ADC_MspInit+0x130>)
 8004142:	699b      	ldr	r3, [r3, #24]
 8004144:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004148:	60fb      	str	r3, [r7, #12]
 800414a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800414c:	4b11      	ldr	r3, [pc, #68]	; (8004194 <HAL_ADC_MspInit+0x130>)
 800414e:	699b      	ldr	r3, [r3, #24]
 8004150:	4a10      	ldr	r2, [pc, #64]	; (8004194 <HAL_ADC_MspInit+0x130>)
 8004152:	f043 0310 	orr.w	r3, r3, #16
 8004156:	6193      	str	r3, [r2, #24]
 8004158:	4b0e      	ldr	r3, [pc, #56]	; (8004194 <HAL_ADC_MspInit+0x130>)
 800415a:	699b      	ldr	r3, [r3, #24]
 800415c:	f003 0310 	and.w	r3, r3, #16
 8004160:	60bb      	str	r3, [r7, #8]
 8004162:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004164:	2301      	movs	r3, #1
 8004166:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004168:	2303      	movs	r3, #3
 800416a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800416c:	f107 0318 	add.w	r3, r7, #24
 8004170:	4619      	mov	r1, r3
 8004172:	480d      	ldr	r0, [pc, #52]	; (80041a8 <HAL_ADC_MspInit+0x144>)
 8004174:	f002 fe70 	bl	8006e58 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8004178:	2200      	movs	r2, #0
 800417a:	2100      	movs	r1, #0
 800417c:	2012      	movs	r0, #18
 800417e:	f002 f9b0 	bl	80064e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8004182:	2012      	movs	r0, #18
 8004184:	f002 f9c9 	bl	800651a <HAL_NVIC_EnableIRQ>
}
 8004188:	bf00      	nop
 800418a:	3728      	adds	r7, #40	; 0x28
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}
 8004190:	40012400 	.word	0x40012400
 8004194:	40021000 	.word	0x40021000
 8004198:	40010800 	.word	0x40010800
 800419c:	20000164 	.word	0x20000164
 80041a0:	40020008 	.word	0x40020008
 80041a4:	40012800 	.word	0x40012800
 80041a8:	40011000 	.word	0x40011000

080041ac <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b088      	sub	sp, #32
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041b4:	f107 0310 	add.w	r3, r7, #16
 80041b8:	2200      	movs	r2, #0
 80041ba:	601a      	str	r2, [r3, #0]
 80041bc:	605a      	str	r2, [r3, #4]
 80041be:	609a      	str	r2, [r3, #8]
 80041c0:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a20      	ldr	r2, [pc, #128]	; (8004248 <HAL_CAN_MspInit+0x9c>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d139      	bne.n	8004240 <HAL_CAN_MspInit+0x94>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80041cc:	4b1f      	ldr	r3, [pc, #124]	; (800424c <HAL_CAN_MspInit+0xa0>)
 80041ce:	69db      	ldr	r3, [r3, #28]
 80041d0:	4a1e      	ldr	r2, [pc, #120]	; (800424c <HAL_CAN_MspInit+0xa0>)
 80041d2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80041d6:	61d3      	str	r3, [r2, #28]
 80041d8:	4b1c      	ldr	r3, [pc, #112]	; (800424c <HAL_CAN_MspInit+0xa0>)
 80041da:	69db      	ldr	r3, [r3, #28]
 80041dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041e0:	60fb      	str	r3, [r7, #12]
 80041e2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041e4:	4b19      	ldr	r3, [pc, #100]	; (800424c <HAL_CAN_MspInit+0xa0>)
 80041e6:	699b      	ldr	r3, [r3, #24]
 80041e8:	4a18      	ldr	r2, [pc, #96]	; (800424c <HAL_CAN_MspInit+0xa0>)
 80041ea:	f043 0304 	orr.w	r3, r3, #4
 80041ee:	6193      	str	r3, [r2, #24]
 80041f0:	4b16      	ldr	r3, [pc, #88]	; (800424c <HAL_CAN_MspInit+0xa0>)
 80041f2:	699b      	ldr	r3, [r3, #24]
 80041f4:	f003 0304 	and.w	r3, r3, #4
 80041f8:	60bb      	str	r3, [r7, #8]
 80041fa:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80041fc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004200:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004202:	2300      	movs	r3, #0
 8004204:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004206:	2300      	movs	r3, #0
 8004208:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800420a:	f107 0310 	add.w	r3, r7, #16
 800420e:	4619      	mov	r1, r3
 8004210:	480f      	ldr	r0, [pc, #60]	; (8004250 <HAL_CAN_MspInit+0xa4>)
 8004212:	f002 fe21 	bl	8006e58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004216:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800421a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800421c:	2302      	movs	r3, #2
 800421e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004220:	2303      	movs	r3, #3
 8004222:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004224:	f107 0310 	add.w	r3, r7, #16
 8004228:	4619      	mov	r1, r3
 800422a:	4809      	ldr	r0, [pc, #36]	; (8004250 <HAL_CAN_MspInit+0xa4>)
 800422c:	f002 fe14 	bl	8006e58 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8004230:	2200      	movs	r2, #0
 8004232:	2100      	movs	r1, #0
 8004234:	2014      	movs	r0, #20
 8004236:	f002 f954 	bl	80064e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800423a:	2014      	movs	r0, #20
 800423c:	f002 f96d 	bl	800651a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8004240:	bf00      	nop
 8004242:	3720      	adds	r7, #32
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}
 8004248:	40006400 	.word	0x40006400
 800424c:	40021000 	.word	0x40021000
 8004250:	40010800 	.word	0x40010800

08004254 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b088      	sub	sp, #32
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800425c:	f107 0310 	add.w	r3, r7, #16
 8004260:	2200      	movs	r2, #0
 8004262:	601a      	str	r2, [r3, #0]
 8004264:	605a      	str	r2, [r3, #4]
 8004266:	609a      	str	r2, [r3, #8]
 8004268:	60da      	str	r2, [r3, #12]
  if(htim_pwm->Instance==TIM1)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a16      	ldr	r2, [pc, #88]	; (80042c8 <HAL_TIM_PWM_MspInit+0x74>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d124      	bne.n	80042be <HAL_TIM_PWM_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004274:	4b15      	ldr	r3, [pc, #84]	; (80042cc <HAL_TIM_PWM_MspInit+0x78>)
 8004276:	699b      	ldr	r3, [r3, #24]
 8004278:	4a14      	ldr	r2, [pc, #80]	; (80042cc <HAL_TIM_PWM_MspInit+0x78>)
 800427a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800427e:	6193      	str	r3, [r2, #24]
 8004280:	4b12      	ldr	r3, [pc, #72]	; (80042cc <HAL_TIM_PWM_MspInit+0x78>)
 8004282:	699b      	ldr	r3, [r3, #24]
 8004284:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004288:	60fb      	str	r3, [r7, #12]
 800428a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800428c:	4b0f      	ldr	r3, [pc, #60]	; (80042cc <HAL_TIM_PWM_MspInit+0x78>)
 800428e:	699b      	ldr	r3, [r3, #24]
 8004290:	4a0e      	ldr	r2, [pc, #56]	; (80042cc <HAL_TIM_PWM_MspInit+0x78>)
 8004292:	f043 0308 	orr.w	r3, r3, #8
 8004296:	6193      	str	r3, [r2, #24]
 8004298:	4b0c      	ldr	r3, [pc, #48]	; (80042cc <HAL_TIM_PWM_MspInit+0x78>)
 800429a:	699b      	ldr	r3, [r3, #24]
 800429c:	f003 0308 	and.w	r3, r3, #8
 80042a0:	60bb      	str	r3, [r7, #8]
 80042a2:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PB12     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80042a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80042a8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80042aa:	2300      	movs	r3, #0
 80042ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042ae:	2300      	movs	r3, #0
 80042b0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042b2:	f107 0310 	add.w	r3, r7, #16
 80042b6:	4619      	mov	r1, r3
 80042b8:	4805      	ldr	r0, [pc, #20]	; (80042d0 <HAL_TIM_PWM_MspInit+0x7c>)
 80042ba:	f002 fdcd 	bl	8006e58 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80042be:	bf00      	nop
 80042c0:	3720      	adds	r7, #32
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd80      	pop	{r7, pc}
 80042c6:	bf00      	nop
 80042c8:	40012c00 	.word	0x40012c00
 80042cc:	40021000 	.word	0x40021000
 80042d0:	40010c00 	.word	0x40010c00

080042d4 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b084      	sub	sp, #16
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM3)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a0d      	ldr	r2, [pc, #52]	; (8004318 <HAL_TIM_OC_MspInit+0x44>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d113      	bne.n	800430e <HAL_TIM_OC_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80042e6:	4b0d      	ldr	r3, [pc, #52]	; (800431c <HAL_TIM_OC_MspInit+0x48>)
 80042e8:	69db      	ldr	r3, [r3, #28]
 80042ea:	4a0c      	ldr	r2, [pc, #48]	; (800431c <HAL_TIM_OC_MspInit+0x48>)
 80042ec:	f043 0302 	orr.w	r3, r3, #2
 80042f0:	61d3      	str	r3, [r2, #28]
 80042f2:	4b0a      	ldr	r3, [pc, #40]	; (800431c <HAL_TIM_OC_MspInit+0x48>)
 80042f4:	69db      	ldr	r3, [r3, #28]
 80042f6:	f003 0302 	and.w	r3, r3, #2
 80042fa:	60fb      	str	r3, [r7, #12]
 80042fc:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80042fe:	2200      	movs	r2, #0
 8004300:	2100      	movs	r1, #0
 8004302:	201d      	movs	r0, #29
 8004304:	f002 f8ed 	bl	80064e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004308:	201d      	movs	r0, #29
 800430a:	f002 f906 	bl	800651a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800430e:	bf00      	nop
 8004310:	3710      	adds	r7, #16
 8004312:	46bd      	mov	sp, r7
 8004314:	bd80      	pop	{r7, pc}
 8004316:	bf00      	nop
 8004318:	40000400 	.word	0x40000400
 800431c:	40021000 	.word	0x40021000

08004320 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b088      	sub	sp, #32
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004328:	f107 0310 	add.w	r3, r7, #16
 800432c:	2200      	movs	r2, #0
 800432e:	601a      	str	r2, [r3, #0]
 8004330:	605a      	str	r2, [r3, #4]
 8004332:	609a      	str	r2, [r3, #8]
 8004334:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4a10      	ldr	r2, [pc, #64]	; (800437c <HAL_TIM_MspPostInit+0x5c>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d118      	bne.n	8004372 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004340:	4b0f      	ldr	r3, [pc, #60]	; (8004380 <HAL_TIM_MspPostInit+0x60>)
 8004342:	699b      	ldr	r3, [r3, #24]
 8004344:	4a0e      	ldr	r2, [pc, #56]	; (8004380 <HAL_TIM_MspPostInit+0x60>)
 8004346:	f043 0304 	orr.w	r3, r3, #4
 800434a:	6193      	str	r3, [r2, #24]
 800434c:	4b0c      	ldr	r3, [pc, #48]	; (8004380 <HAL_TIM_MspPostInit+0x60>)
 800434e:	699b      	ldr	r3, [r3, #24]
 8004350:	f003 0304 	and.w	r3, r3, #4
 8004354:	60fb      	str	r3, [r7, #12]
 8004356:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8004358:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800435c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800435e:	2302      	movs	r3, #2
 8004360:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004362:	2302      	movs	r3, #2
 8004364:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004366:	f107 0310 	add.w	r3, r7, #16
 800436a:	4619      	mov	r1, r3
 800436c:	4805      	ldr	r0, [pc, #20]	; (8004384 <HAL_TIM_MspPostInit+0x64>)
 800436e:	f002 fd73 	bl	8006e58 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004372:	bf00      	nop
 8004374:	3720      	adds	r7, #32
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}
 800437a:	bf00      	nop
 800437c:	40012c00 	.word	0x40012c00
 8004380:	40021000 	.word	0x40021000
 8004384:	40010800 	.word	0x40010800

08004388 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b08a      	sub	sp, #40	; 0x28
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004390:	f107 0314 	add.w	r3, r7, #20
 8004394:	2200      	movs	r2, #0
 8004396:	601a      	str	r2, [r3, #0]
 8004398:	605a      	str	r2, [r3, #4]
 800439a:	609a      	str	r2, [r3, #8]
 800439c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4a50      	ldr	r2, [pc, #320]	; (80044e4 <HAL_UART_MspInit+0x15c>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	f040 8098 	bne.w	80044da <HAL_UART_MspInit+0x152>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80043aa:	4b4f      	ldr	r3, [pc, #316]	; (80044e8 <HAL_UART_MspInit+0x160>)
 80043ac:	69db      	ldr	r3, [r3, #28]
 80043ae:	4a4e      	ldr	r2, [pc, #312]	; (80044e8 <HAL_UART_MspInit+0x160>)
 80043b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80043b4:	61d3      	str	r3, [r2, #28]
 80043b6:	4b4c      	ldr	r3, [pc, #304]	; (80044e8 <HAL_UART_MspInit+0x160>)
 80043b8:	69db      	ldr	r3, [r3, #28]
 80043ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043be:	613b      	str	r3, [r7, #16]
 80043c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80043c2:	4b49      	ldr	r3, [pc, #292]	; (80044e8 <HAL_UART_MspInit+0x160>)
 80043c4:	699b      	ldr	r3, [r3, #24]
 80043c6:	4a48      	ldr	r2, [pc, #288]	; (80044e8 <HAL_UART_MspInit+0x160>)
 80043c8:	f043 0310 	orr.w	r3, r3, #16
 80043cc:	6193      	str	r3, [r2, #24]
 80043ce:	4b46      	ldr	r3, [pc, #280]	; (80044e8 <HAL_UART_MspInit+0x160>)
 80043d0:	699b      	ldr	r3, [r3, #24]
 80043d2:	f003 0310 	and.w	r3, r3, #16
 80043d6:	60fb      	str	r3, [r7, #12]
 80043d8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80043da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80043de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043e0:	2302      	movs	r3, #2
 80043e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80043e4:	2303      	movs	r3, #3
 80043e6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043e8:	f107 0314 	add.w	r3, r7, #20
 80043ec:	4619      	mov	r1, r3
 80043ee:	483f      	ldr	r0, [pc, #252]	; (80044ec <HAL_UART_MspInit+0x164>)
 80043f0:	f002 fd32 	bl	8006e58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80043f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80043f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80043fa:	2300      	movs	r3, #0
 80043fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043fe:	2300      	movs	r3, #0
 8004400:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004402:	f107 0314 	add.w	r3, r7, #20
 8004406:	4619      	mov	r1, r3
 8004408:	4838      	ldr	r0, [pc, #224]	; (80044ec <HAL_UART_MspInit+0x164>)
 800440a:	f002 fd25 	bl	8006e58 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART3_PARTIAL();
 800440e:	4b38      	ldr	r3, [pc, #224]	; (80044f0 <HAL_UART_MspInit+0x168>)
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	627b      	str	r3, [r7, #36]	; 0x24
 8004414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004416:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800441a:	627b      	str	r3, [r7, #36]	; 0x24
 800441c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800441e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8004422:	627b      	str	r3, [r7, #36]	; 0x24
 8004424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004426:	f043 0310 	orr.w	r3, r3, #16
 800442a:	627b      	str	r3, [r7, #36]	; 0x24
 800442c:	4a30      	ldr	r2, [pc, #192]	; (80044f0 <HAL_UART_MspInit+0x168>)
 800442e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004430:	6053      	str	r3, [r2, #4]

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8004432:	4b30      	ldr	r3, [pc, #192]	; (80044f4 <HAL_UART_MspInit+0x16c>)
 8004434:	4a30      	ldr	r2, [pc, #192]	; (80044f8 <HAL_UART_MspInit+0x170>)
 8004436:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004438:	4b2e      	ldr	r3, [pc, #184]	; (80044f4 <HAL_UART_MspInit+0x16c>)
 800443a:	2210      	movs	r2, #16
 800443c:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800443e:	4b2d      	ldr	r3, [pc, #180]	; (80044f4 <HAL_UART_MspInit+0x16c>)
 8004440:	2200      	movs	r2, #0
 8004442:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004444:	4b2b      	ldr	r3, [pc, #172]	; (80044f4 <HAL_UART_MspInit+0x16c>)
 8004446:	2280      	movs	r2, #128	; 0x80
 8004448:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800444a:	4b2a      	ldr	r3, [pc, #168]	; (80044f4 <HAL_UART_MspInit+0x16c>)
 800444c:	2200      	movs	r2, #0
 800444e:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004450:	4b28      	ldr	r3, [pc, #160]	; (80044f4 <HAL_UART_MspInit+0x16c>)
 8004452:	2200      	movs	r2, #0
 8004454:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8004456:	4b27      	ldr	r3, [pc, #156]	; (80044f4 <HAL_UART_MspInit+0x16c>)
 8004458:	2200      	movs	r2, #0
 800445a:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800445c:	4b25      	ldr	r3, [pc, #148]	; (80044f4 <HAL_UART_MspInit+0x16c>)
 800445e:	2200      	movs	r2, #0
 8004460:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8004462:	4824      	ldr	r0, [pc, #144]	; (80044f4 <HAL_UART_MspInit+0x16c>)
 8004464:	f002 f874 	bl	8006550 <HAL_DMA_Init>
 8004468:	4603      	mov	r3, r0
 800446a:	2b00      	cmp	r3, #0
 800446c:	d001      	beq.n	8004472 <HAL_UART_MspInit+0xea>
    {
      Error_Handler();
 800446e:	f7ff f83b 	bl	80034e8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	4a1f      	ldr	r2, [pc, #124]	; (80044f4 <HAL_UART_MspInit+0x16c>)
 8004476:	639a      	str	r2, [r3, #56]	; 0x38
 8004478:	4a1e      	ldr	r2, [pc, #120]	; (80044f4 <HAL_UART_MspInit+0x16c>)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel3;
 800447e:	4b1f      	ldr	r3, [pc, #124]	; (80044fc <HAL_UART_MspInit+0x174>)
 8004480:	4a1f      	ldr	r2, [pc, #124]	; (8004500 <HAL_UART_MspInit+0x178>)
 8004482:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004484:	4b1d      	ldr	r3, [pc, #116]	; (80044fc <HAL_UART_MspInit+0x174>)
 8004486:	2200      	movs	r2, #0
 8004488:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800448a:	4b1c      	ldr	r3, [pc, #112]	; (80044fc <HAL_UART_MspInit+0x174>)
 800448c:	2200      	movs	r2, #0
 800448e:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004490:	4b1a      	ldr	r3, [pc, #104]	; (80044fc <HAL_UART_MspInit+0x174>)
 8004492:	2280      	movs	r2, #128	; 0x80
 8004494:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004496:	4b19      	ldr	r3, [pc, #100]	; (80044fc <HAL_UART_MspInit+0x174>)
 8004498:	2200      	movs	r2, #0
 800449a:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800449c:	4b17      	ldr	r3, [pc, #92]	; (80044fc <HAL_UART_MspInit+0x174>)
 800449e:	2200      	movs	r2, #0
 80044a0:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80044a2:	4b16      	ldr	r3, [pc, #88]	; (80044fc <HAL_UART_MspInit+0x174>)
 80044a4:	2200      	movs	r2, #0
 80044a6:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80044a8:	4b14      	ldr	r3, [pc, #80]	; (80044fc <HAL_UART_MspInit+0x174>)
 80044aa:	2200      	movs	r2, #0
 80044ac:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80044ae:	4813      	ldr	r0, [pc, #76]	; (80044fc <HAL_UART_MspInit+0x174>)
 80044b0:	f002 f84e 	bl	8006550 <HAL_DMA_Init>
 80044b4:	4603      	mov	r3, r0
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d001      	beq.n	80044be <HAL_UART_MspInit+0x136>
    {
      Error_Handler();
 80044ba:	f7ff f815 	bl	80034e8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	4a0e      	ldr	r2, [pc, #56]	; (80044fc <HAL_UART_MspInit+0x174>)
 80044c2:	63da      	str	r2, [r3, #60]	; 0x3c
 80044c4:	4a0d      	ldr	r2, [pc, #52]	; (80044fc <HAL_UART_MspInit+0x174>)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80044ca:	2200      	movs	r2, #0
 80044cc:	2100      	movs	r1, #0
 80044ce:	2027      	movs	r0, #39	; 0x27
 80044d0:	f002 f807 	bl	80064e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80044d4:	2027      	movs	r0, #39	; 0x27
 80044d6:	f002 f820 	bl	800651a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80044da:	bf00      	nop
 80044dc:	3728      	adds	r7, #40	; 0x28
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}
 80044e2:	bf00      	nop
 80044e4:	40004800 	.word	0x40004800
 80044e8:	40021000 	.word	0x40021000
 80044ec:	40011000 	.word	0x40011000
 80044f0:	40010000 	.word	0x40010000
 80044f4:	200002a8 	.word	0x200002a8
 80044f8:	4002001c 	.word	0x4002001c
 80044fc:	200002ec 	.word	0x200002ec
 8004500:	40020030 	.word	0x40020030

08004504 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004504:	b480      	push	{r7}
 8004506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004508:	e7fe      	b.n	8004508 <NMI_Handler+0x4>
	...

0800450c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

	TIM1->CCR1 = 0;
 8004510:	4b0c      	ldr	r3, [pc, #48]	; (8004544 <HardFault_Handler+0x38>)
 8004512:	2200      	movs	r2, #0
 8004514:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = 0;
 8004516:	4b0b      	ldr	r3, [pc, #44]	; (8004544 <HardFault_Handler+0x38>)
 8004518:	2200      	movs	r2, #0
 800451a:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCR3 = 0;
 800451c:	4b09      	ldr	r3, [pc, #36]	; (8004544 <HardFault_Handler+0x38>)
 800451e:	2200      	movs	r2, #0
 8004520:	63da      	str	r2, [r3, #60]	; 0x3c

	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8004522:	2100      	movs	r1, #0
 8004524:	4808      	ldr	r0, [pc, #32]	; (8004548 <HardFault_Handler+0x3c>)
 8004526:	f003 fd1f 	bl	8007f68 <HAL_TIM_PWM_Stop>

	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 800452a:	2104      	movs	r1, #4
 800452c:	4806      	ldr	r0, [pc, #24]	; (8004548 <HardFault_Handler+0x3c>)
 800452e:	f003 fd1b 	bl	8007f68 <HAL_TIM_PWM_Stop>

	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8004532:	2108      	movs	r1, #8
 8004534:	4804      	ldr	r0, [pc, #16]	; (8004548 <HardFault_Handler+0x3c>)
 8004536:	f003 fd17 	bl	8007f68 <HAL_TIM_PWM_Stop>

	HAL_TIM_Base_Stop_IT(&htim3);
 800453a:	4804      	ldr	r0, [pc, #16]	; (800454c <HardFault_Handler+0x40>)
 800453c:	f003 fb8e 	bl	8007c5c <HAL_TIM_Base_Stop_IT>

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004540:	e7fe      	b.n	8004540 <HardFault_Handler+0x34>
 8004542:	bf00      	nop
 8004544:	40012c00 	.word	0x40012c00
 8004548:	200001d0 	.word	0x200001d0
 800454c:	20000218 	.word	0x20000218

08004550 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004550:	b480      	push	{r7}
 8004552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004554:	e7fe      	b.n	8004554 <MemManage_Handler+0x4>

08004556 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004556:	b480      	push	{r7}
 8004558:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800455a:	e7fe      	b.n	800455a <BusFault_Handler+0x4>

0800455c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800455c:	b480      	push	{r7}
 800455e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004560:	e7fe      	b.n	8004560 <UsageFault_Handler+0x4>

08004562 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004562:	b480      	push	{r7}
 8004564:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004566:	bf00      	nop
 8004568:	46bd      	mov	sp, r7
 800456a:	bc80      	pop	{r7}
 800456c:	4770      	bx	lr

0800456e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800456e:	b480      	push	{r7}
 8004570:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004572:	bf00      	nop
 8004574:	46bd      	mov	sp, r7
 8004576:	bc80      	pop	{r7}
 8004578:	4770      	bx	lr

0800457a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800457a:	b480      	push	{r7}
 800457c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800457e:	bf00      	nop
 8004580:	46bd      	mov	sp, r7
 8004582:	bc80      	pop	{r7}
 8004584:	4770      	bx	lr

08004586 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004586:	b580      	push	{r7, lr}
 8004588:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */


  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800458a:	f7fc f8bf 	bl	800070c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800458e:	bf00      	nop
 8004590:	bd80      	pop	{r7, pc}

08004592 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8004592:	b580      	push	{r7, lr}
 8004594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(holla_2_Pin);
 8004596:	2001      	movs	r0, #1
 8004598:	f002 fe22 	bl	80071e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800459c:	bf00      	nop
 800459e:	bd80      	pop	{r7, pc}

080045a0 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(open_in_Pin);
 80045a4:	2002      	movs	r0, #2
 80045a6:	f002 fe1b 	bl	80071e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80045aa:	bf00      	nop
 80045ac:	bd80      	pop	{r7, pc}
	...

080045b0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80045b4:	4802      	ldr	r0, [pc, #8]	; (80045c0 <DMA1_Channel1_IRQHandler+0x10>)
 80045b6:	f002 f9e5 	bl	8006984 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80045ba:	bf00      	nop
 80045bc:	bd80      	pop	{r7, pc}
 80045be:	bf00      	nop
 80045c0:	20000164 	.word	0x20000164

080045c4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80045c8:	4802      	ldr	r0, [pc, #8]	; (80045d4 <DMA1_Channel2_IRQHandler+0x10>)
 80045ca:	f002 f9db 	bl	8006984 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80045ce:	bf00      	nop
 80045d0:	bd80      	pop	{r7, pc}
 80045d2:	bf00      	nop
 80045d4:	200002a8 	.word	0x200002a8

080045d8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80045dc:	4802      	ldr	r0, [pc, #8]	; (80045e8 <DMA1_Channel3_IRQHandler+0x10>)
 80045de:	f002 f9d1 	bl	8006984 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80045e2:	bf00      	nop
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	bf00      	nop
 80045e8:	200002ec 	.word	0x200002ec

080045ec <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80045f0:	4803      	ldr	r0, [pc, #12]	; (8004600 <ADC1_2_IRQHandler+0x14>)
 80045f2:	f000 fae1 	bl	8004bb8 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 80045f6:	4803      	ldr	r0, [pc, #12]	; (8004604 <ADC1_2_IRQHandler+0x18>)
 80045f8:	f000 fade 	bl	8004bb8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80045fc:	bf00      	nop
 80045fe:	bd80      	pop	{r7, pc}
 8004600:	20000104 	.word	0x20000104
 8004604:	20000134 	.word	0x20000134

08004608 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 800460c:	4802      	ldr	r0, [pc, #8]	; (8004618 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800460e:	f001 fc6e 	bl	8005eee <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8004612:	bf00      	nop
 8004614:	bd80      	pop	{r7, pc}
 8004616:	bf00      	nop
 8004618:	200001a8 	.word	0x200001a8

0800461c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(holla_1_Pin);
 8004620:	2020      	movs	r0, #32
 8004622:	f002 fddd 	bl	80071e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004626:	bf00      	nop
 8004628:	bd80      	pop	{r7, pc}
	...

0800462c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004630:	4802      	ldr	r0, [pc, #8]	; (800463c <TIM3_IRQHandler+0x10>)
 8004632:	f003 fd09 	bl	8008048 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004636:	bf00      	nop
 8004638:	bd80      	pop	{r7, pc}
 800463a:	bf00      	nop
 800463c:	20000218 	.word	0x20000218

08004640 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004644:	4802      	ldr	r0, [pc, #8]	; (8004650 <USART3_IRQHandler+0x10>)
 8004646:	f004 fb81 	bl	8008d4c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800464a:	bf00      	nop
 800464c:	bd80      	pop	{r7, pc}
 800464e:	bf00      	nop
 8004650:	20000260 	.word	0x20000260

08004654 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004654:	b480      	push	{r7}
 8004656:	af00      	add	r7, sp, #0
	return 1;
 8004658:	2301      	movs	r3, #1
}
 800465a:	4618      	mov	r0, r3
 800465c:	46bd      	mov	sp, r7
 800465e:	bc80      	pop	{r7}
 8004660:	4770      	bx	lr

08004662 <_kill>:

int _kill(int pid, int sig)
{
 8004662:	b580      	push	{r7, lr}
 8004664:	b082      	sub	sp, #8
 8004666:	af00      	add	r7, sp, #0
 8004668:	6078      	str	r0, [r7, #4]
 800466a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800466c:	f005 fa84 	bl	8009b78 <__errno>
 8004670:	4603      	mov	r3, r0
 8004672:	2216      	movs	r2, #22
 8004674:	601a      	str	r2, [r3, #0]
	return -1;
 8004676:	f04f 33ff 	mov.w	r3, #4294967295
}
 800467a:	4618      	mov	r0, r3
 800467c:	3708      	adds	r7, #8
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}

08004682 <_exit>:

void _exit (int status)
{
 8004682:	b580      	push	{r7, lr}
 8004684:	b082      	sub	sp, #8
 8004686:	af00      	add	r7, sp, #0
 8004688:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800468a:	f04f 31ff 	mov.w	r1, #4294967295
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f7ff ffe7 	bl	8004662 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004694:	e7fe      	b.n	8004694 <_exit+0x12>

08004696 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004696:	b480      	push	{r7}
 8004698:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800469a:	bf00      	nop
 800469c:	46bd      	mov	sp, r7
 800469e:	bc80      	pop	{r7}
 80046a0:	4770      	bx	lr
	...

080046a4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80046a4:	f7ff fff7 	bl	8004696 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80046a8:	480b      	ldr	r0, [pc, #44]	; (80046d8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80046aa:	490c      	ldr	r1, [pc, #48]	; (80046dc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80046ac:	4a0c      	ldr	r2, [pc, #48]	; (80046e0 <LoopFillZerobss+0x16>)
  movs r3, #0
 80046ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80046b0:	e002      	b.n	80046b8 <LoopCopyDataInit>

080046b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80046b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80046b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80046b6:	3304      	adds	r3, #4

080046b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80046b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80046ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80046bc:	d3f9      	bcc.n	80046b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80046be:	4a09      	ldr	r2, [pc, #36]	; (80046e4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80046c0:	4c09      	ldr	r4, [pc, #36]	; (80046e8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80046c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80046c4:	e001      	b.n	80046ca <LoopFillZerobss>

080046c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80046c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80046c8:	3204      	adds	r2, #4

080046ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80046ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80046cc:	d3fb      	bcc.n	80046c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80046ce:	f005 fa59 	bl	8009b84 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80046d2:	f7fe fa31 	bl	8002b38 <main>
  bx lr
 80046d6:	4770      	bx	lr
  ldr r0, =_sdata
 80046d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80046dc:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80046e0:	08009d74 	.word	0x08009d74
  ldr r2, =_sbss
 80046e4:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80046e8:	2000035c 	.word	0x2000035c

080046ec <ADC3_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80046ec:	e7fe      	b.n	80046ec <ADC3_IRQHandler>
	...

080046f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80046f4:	4b08      	ldr	r3, [pc, #32]	; (8004718 <HAL_Init+0x28>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a07      	ldr	r2, [pc, #28]	; (8004718 <HAL_Init+0x28>)
 80046fa:	f043 0310 	orr.w	r3, r3, #16
 80046fe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004700:	2003      	movs	r0, #3
 8004702:	f001 fee3 	bl	80064cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004706:	200f      	movs	r0, #15
 8004708:	f000 f808 	bl	800471c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800470c:	f7ff fc78 	bl	8004000 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004710:	2300      	movs	r3, #0
}
 8004712:	4618      	mov	r0, r3
 8004714:	bd80      	pop	{r7, pc}
 8004716:	bf00      	nop
 8004718:	40022000 	.word	0x40022000

0800471c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b082      	sub	sp, #8
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004724:	4b12      	ldr	r3, [pc, #72]	; (8004770 <HAL_InitTick+0x54>)
 8004726:	681a      	ldr	r2, [r3, #0]
 8004728:	4b12      	ldr	r3, [pc, #72]	; (8004774 <HAL_InitTick+0x58>)
 800472a:	781b      	ldrb	r3, [r3, #0]
 800472c:	4619      	mov	r1, r3
 800472e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004732:	fbb3 f3f1 	udiv	r3, r3, r1
 8004736:	fbb2 f3f3 	udiv	r3, r2, r3
 800473a:	4618      	mov	r0, r3
 800473c:	f001 fefb 	bl	8006536 <HAL_SYSTICK_Config>
 8004740:	4603      	mov	r3, r0
 8004742:	2b00      	cmp	r3, #0
 8004744:	d001      	beq.n	800474a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004746:	2301      	movs	r3, #1
 8004748:	e00e      	b.n	8004768 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2b0f      	cmp	r3, #15
 800474e:	d80a      	bhi.n	8004766 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004750:	2200      	movs	r2, #0
 8004752:	6879      	ldr	r1, [r7, #4]
 8004754:	f04f 30ff 	mov.w	r0, #4294967295
 8004758:	f001 fec3 	bl	80064e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800475c:	4a06      	ldr	r2, [pc, #24]	; (8004778 <HAL_InitTick+0x5c>)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004762:	2300      	movs	r3, #0
 8004764:	e000      	b.n	8004768 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004766:	2301      	movs	r3, #1
}
 8004768:	4618      	mov	r0, r3
 800476a:	3708      	adds	r7, #8
 800476c:	46bd      	mov	sp, r7
 800476e:	bd80      	pop	{r7, pc}
 8004770:	20000000 	.word	0x20000000
 8004774:	20000008 	.word	0x20000008
 8004778:	20000004 	.word	0x20000004

0800477c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800477c:	b480      	push	{r7}
 800477e:	af00      	add	r7, sp, #0
  return uwTick;
 8004780:	4b02      	ldr	r3, [pc, #8]	; (800478c <HAL_GetTick+0x10>)
 8004782:	681b      	ldr	r3, [r3, #0]
}
 8004784:	4618      	mov	r0, r3
 8004786:	46bd      	mov	sp, r7
 8004788:	bc80      	pop	{r7}
 800478a:	4770      	bx	lr
 800478c:	20000354 	.word	0x20000354

08004790 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b086      	sub	sp, #24
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004798:	2300      	movs	r3, #0
 800479a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800479c:	2300      	movs	r3, #0
 800479e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80047a0:	2300      	movs	r3, #0
 80047a2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80047a4:	2300      	movs	r3, #0
 80047a6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d101      	bne.n	80047b2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	e0ce      	b.n	8004950 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d109      	bne.n	80047d4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2200      	movs	r2, #0
 80047c4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2200      	movs	r2, #0
 80047ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80047ce:	6878      	ldr	r0, [r7, #4]
 80047d0:	f7ff fc48 	bl	8004064 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80047d4:	6878      	ldr	r0, [r7, #4]
 80047d6:	f000 fc13 	bl	8005000 <ADC_ConversionStop_Disable>
 80047da:	4603      	mov	r3, r0
 80047dc:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047e2:	f003 0310 	and.w	r3, r3, #16
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	f040 80a9 	bne.w	800493e <HAL_ADC_Init+0x1ae>
 80047ec:	7dfb      	ldrb	r3, [r7, #23]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	f040 80a5 	bne.w	800493e <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047f8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80047fc:	f023 0302 	bic.w	r3, r3, #2
 8004800:	f043 0202 	orr.w	r2, r3, #2
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4951      	ldr	r1, [pc, #324]	; (8004958 <HAL_ADC_Init+0x1c8>)
 8004812:	428b      	cmp	r3, r1
 8004814:	d10a      	bne.n	800482c <HAL_ADC_Init+0x9c>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	69db      	ldr	r3, [r3, #28]
 800481a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800481e:	d002      	beq.n	8004826 <HAL_ADC_Init+0x96>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	69db      	ldr	r3, [r3, #28]
 8004824:	e004      	b.n	8004830 <HAL_ADC_Init+0xa0>
 8004826:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800482a:	e001      	b.n	8004830 <HAL_ADC_Init+0xa0>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8004830:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	7b1b      	ldrb	r3, [r3, #12]
 8004836:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8004838:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800483a:	68ba      	ldr	r2, [r7, #8]
 800483c:	4313      	orrs	r3, r2
 800483e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	689b      	ldr	r3, [r3, #8]
 8004844:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004848:	d003      	beq.n	8004852 <HAL_ADC_Init+0xc2>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	2b01      	cmp	r3, #1
 8004850:	d102      	bne.n	8004858 <HAL_ADC_Init+0xc8>
 8004852:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004856:	e000      	b.n	800485a <HAL_ADC_Init+0xca>
 8004858:	2300      	movs	r3, #0
 800485a:	693a      	ldr	r2, [r7, #16]
 800485c:	4313      	orrs	r3, r2
 800485e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	7d1b      	ldrb	r3, [r3, #20]
 8004864:	2b01      	cmp	r3, #1
 8004866:	d119      	bne.n	800489c <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	7b1b      	ldrb	r3, [r3, #12]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d109      	bne.n	8004884 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	699b      	ldr	r3, [r3, #24]
 8004874:	3b01      	subs	r3, #1
 8004876:	035a      	lsls	r2, r3, #13
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	4313      	orrs	r3, r2
 800487c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004880:	613b      	str	r3, [r7, #16]
 8004882:	e00b      	b.n	800489c <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004888:	f043 0220 	orr.w	r2, r3, #32
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004894:	f043 0201 	orr.w	r2, r3, #1
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	693a      	ldr	r2, [r7, #16]
 80048ac:	430a      	orrs	r2, r1
 80048ae:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	689a      	ldr	r2, [r3, #8]
 80048b6:	4b29      	ldr	r3, [pc, #164]	; (800495c <HAL_ADC_Init+0x1cc>)
 80048b8:	4013      	ands	r3, r2
 80048ba:	687a      	ldr	r2, [r7, #4]
 80048bc:	6812      	ldr	r2, [r2, #0]
 80048be:	68b9      	ldr	r1, [r7, #8]
 80048c0:	430b      	orrs	r3, r1
 80048c2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	689b      	ldr	r3, [r3, #8]
 80048c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80048cc:	d003      	beq.n	80048d6 <HAL_ADC_Init+0x146>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d104      	bne.n	80048e0 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	691b      	ldr	r3, [r3, #16]
 80048da:	3b01      	subs	r3, #1
 80048dc:	051b      	lsls	r3, r3, #20
 80048de:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048e6:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	68fa      	ldr	r2, [r7, #12]
 80048f0:	430a      	orrs	r2, r1
 80048f2:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	689a      	ldr	r2, [r3, #8]
 80048fa:	4b19      	ldr	r3, [pc, #100]	; (8004960 <HAL_ADC_Init+0x1d0>)
 80048fc:	4013      	ands	r3, r2
 80048fe:	68ba      	ldr	r2, [r7, #8]
 8004900:	429a      	cmp	r2, r3
 8004902:	d10b      	bne.n	800491c <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2200      	movs	r2, #0
 8004908:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800490e:	f023 0303 	bic.w	r3, r3, #3
 8004912:	f043 0201 	orr.w	r2, r3, #1
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800491a:	e018      	b.n	800494e <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004920:	f023 0312 	bic.w	r3, r3, #18
 8004924:	f043 0210 	orr.w	r2, r3, #16
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004930:	f043 0201 	orr.w	r2, r3, #1
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800493c:	e007      	b.n	800494e <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004942:	f043 0210 	orr.w	r2, r3, #16
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800494e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004950:	4618      	mov	r0, r3
 8004952:	3718      	adds	r7, #24
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}
 8004958:	40013c00 	.word	0x40013c00
 800495c:	ffe1f7fd 	.word	0xffe1f7fd
 8004960:	ff1f0efe 	.word	0xff1f0efe

08004964 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b086      	sub	sp, #24
 8004968:	af00      	add	r7, sp, #0
 800496a:	60f8      	str	r0, [r7, #12]
 800496c:	60b9      	str	r1, [r7, #8]
 800496e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004970:	2300      	movs	r3, #0
 8004972:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a64      	ldr	r2, [pc, #400]	; (8004b0c <HAL_ADC_Start_DMA+0x1a8>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d004      	beq.n	8004988 <HAL_ADC_Start_DMA+0x24>
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	4a63      	ldr	r2, [pc, #396]	; (8004b10 <HAL_ADC_Start_DMA+0x1ac>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d106      	bne.n	8004996 <HAL_ADC_Start_DMA+0x32>
 8004988:	4b60      	ldr	r3, [pc, #384]	; (8004b0c <HAL_ADC_Start_DMA+0x1a8>)
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8004990:	2b00      	cmp	r3, #0
 8004992:	f040 80b3 	bne.w	8004afc <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800499c:	2b01      	cmp	r3, #1
 800499e:	d101      	bne.n	80049a4 <HAL_ADC_Start_DMA+0x40>
 80049a0:	2302      	movs	r3, #2
 80049a2:	e0ae      	b.n	8004b02 <HAL_ADC_Start_DMA+0x19e>
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	2201      	movs	r2, #1
 80049a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80049ac:	68f8      	ldr	r0, [r7, #12]
 80049ae:	f000 facd 	bl	8004f4c <ADC_Enable>
 80049b2:	4603      	mov	r3, r0
 80049b4:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80049b6:	7dfb      	ldrb	r3, [r7, #23]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	f040 809a 	bne.w	8004af2 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049c2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80049c6:	f023 0301 	bic.w	r3, r3, #1
 80049ca:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a4e      	ldr	r2, [pc, #312]	; (8004b10 <HAL_ADC_Start_DMA+0x1ac>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d105      	bne.n	80049e8 <HAL_ADC_Start_DMA+0x84>
 80049dc:	4b4b      	ldr	r3, [pc, #300]	; (8004b0c <HAL_ADC_Start_DMA+0x1a8>)
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d115      	bne.n	8004a14 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049ec:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d026      	beq.n	8004a50 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a06:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004a0a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004a12:	e01d      	b.n	8004a50 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a18:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a39      	ldr	r2, [pc, #228]	; (8004b0c <HAL_ADC_Start_DMA+0x1a8>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d004      	beq.n	8004a34 <HAL_ADC_Start_DMA+0xd0>
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a38      	ldr	r2, [pc, #224]	; (8004b10 <HAL_ADC_Start_DMA+0x1ac>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d10d      	bne.n	8004a50 <HAL_ADC_Start_DMA+0xec>
 8004a34:	4b35      	ldr	r3, [pc, #212]	; (8004b0c <HAL_ADC_Start_DMA+0x1a8>)
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d007      	beq.n	8004a50 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a44:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004a48:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a54:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d006      	beq.n	8004a6a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a60:	f023 0206 	bic.w	r2, r3, #6
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	62da      	str	r2, [r3, #44]	; 0x2c
 8004a68:	e002      	b.n	8004a70 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2200      	movs	r2, #0
 8004a74:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	6a1b      	ldr	r3, [r3, #32]
 8004a7c:	4a25      	ldr	r2, [pc, #148]	; (8004b14 <HAL_ADC_Start_DMA+0x1b0>)
 8004a7e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	6a1b      	ldr	r3, [r3, #32]
 8004a84:	4a24      	ldr	r2, [pc, #144]	; (8004b18 <HAL_ADC_Start_DMA+0x1b4>)
 8004a86:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	6a1b      	ldr	r3, [r3, #32]
 8004a8c:	4a23      	ldr	r2, [pc, #140]	; (8004b1c <HAL_ADC_Start_DMA+0x1b8>)
 8004a8e:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f06f 0202 	mvn.w	r2, #2
 8004a98:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	689a      	ldr	r2, [r3, #8]
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004aa8:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	6a18      	ldr	r0, [r3, #32]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	334c      	adds	r3, #76	; 0x4c
 8004ab4:	4619      	mov	r1, r3
 8004ab6:	68ba      	ldr	r2, [r7, #8]
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	f001 fdbf 	bl	800663c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8004ac8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8004acc:	d108      	bne.n	8004ae0 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	689a      	ldr	r2, [r3, #8]
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8004adc:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8004ade:	e00f      	b.n	8004b00 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	689a      	ldr	r2, [r3, #8]
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8004aee:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8004af0:	e006      	b.n	8004b00 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2200      	movs	r2, #0
 8004af6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8004afa:	e001      	b.n	8004b00 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004b00:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3718      	adds	r7, #24
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}
 8004b0a:	bf00      	nop
 8004b0c:	40012400 	.word	0x40012400
 8004b10:	40012800 	.word	0x40012800
 8004b14:	08005083 	.word	0x08005083
 8004b18:	080050ff 	.word	0x080050ff
 8004b1c:	0800511b 	.word	0x0800511b

08004b20 <HAL_ADC_Stop_DMA>:
  *         on devices) have DMA capability.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b084      	sub	sp, #16
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004b32:	2b01      	cmp	r3, #1
 8004b34:	d101      	bne.n	8004b3a <HAL_ADC_Stop_DMA+0x1a>
 8004b36:	2302      	movs	r3, #2
 8004b38:	e03a      	b.n	8004bb0 <HAL_ADC_Stop_DMA+0x90>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8004b42:	6878      	ldr	r0, [r7, #4]
 8004b44:	f000 fa5c 	bl	8005000 <ADC_ConversionStop_Disable>
 8004b48:	4603      	mov	r3, r0
 8004b4a:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004b4c:	7bfb      	ldrb	r3, [r7, #15]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d129      	bne.n	8004ba6 <HAL_ADC_Stop_DMA+0x86>
  {
    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	689a      	ldr	r2, [r3, #8]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004b60:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6a1b      	ldr	r3, [r3, #32]
 8004b66:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004b6a:	b2db      	uxtb	r3, r3
 8004b6c:	2b02      	cmp	r3, #2
 8004b6e:	d11a      	bne.n	8004ba6 <HAL_ADC_Stop_DMA+0x86>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6a1b      	ldr	r3, [r3, #32]
 8004b74:	4618      	mov	r0, r3
 8004b76:	f001 fdc1 	bl	80066fc <HAL_DMA_Abort>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status == HAL_OK)
 8004b7e:	7bfb      	ldrb	r3, [r7, #15]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d10a      	bne.n	8004b9a <HAL_ADC_Stop_DMA+0x7a>
      {
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b88:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004b8c:	f023 0301 	bic.w	r3, r3, #1
 8004b90:	f043 0201 	orr.w	r2, r3, #1
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	629a      	str	r2, [r3, #40]	; 0x28
 8004b98:	e005      	b.n	8004ba6 <HAL_ADC_Stop_DMA+0x86>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b9e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Return function status */
  return tmp_hal_status;
 8004bae:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	3710      	adds	r7, #16
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}

08004bb8 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b084      	sub	sp, #16
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8004bd0:	68bb      	ldr	r3, [r7, #8]
 8004bd2:	f003 0320 	and.w	r3, r3, #32
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d03e      	beq.n	8004c58 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	f003 0302 	and.w	r3, r3, #2
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d039      	beq.n	8004c58 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004be8:	f003 0310 	and.w	r3, r3, #16
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d105      	bne.n	8004bfc <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bf4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8004c06:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8004c0a:	d11d      	bne.n	8004c48 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d119      	bne.n	8004c48 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	685a      	ldr	r2, [r3, #4]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f022 0220 	bic.w	r2, r2, #32
 8004c22:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c28:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c34:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d105      	bne.n	8004c48 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c40:	f043 0201 	orr.w	r2, r3, #1
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8004c48:	6878      	ldr	r0, [r7, #4]
 8004c4a:	f7fc f8e9 	bl	8000e20 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f06f 0212 	mvn.w	r2, #18
 8004c56:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d04d      	beq.n	8004cfe <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	f003 0304 	and.w	r3, r3, #4
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d048      	beq.n	8004cfe <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c70:	f003 0310 	and.w	r3, r3, #16
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d105      	bne.n	8004c84 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c7c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8004c8e:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8004c92:	d012      	beq.n	8004cba <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d125      	bne.n	8004cee <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8004cac:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8004cb0:	d11d      	bne.n	8004cee <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d119      	bne.n	8004cee <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	685a      	ldr	r2, [r3, #4]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004cc8:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d105      	bne.n	8004cee <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ce6:	f043 0201 	orr.w	r2, r3, #1
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004cee:	6878      	ldr	r0, [r7, #4]
 8004cf0:	f7fc f8aa 	bl	8000e48 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f06f 020c 	mvn.w	r2, #12
 8004cfc:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d012      	beq.n	8004d2e <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	f003 0301 	and.w	r3, r3, #1
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d00d      	beq.n	8004d2e <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d16:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004d1e:	6878      	ldr	r0, [r7, #4]
 8004d20:	f7fc fe8e 	bl	8001a40 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f06f 0201 	mvn.w	r2, #1
 8004d2c:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8004d2e:	bf00      	nop
 8004d30:	3710      	adds	r7, #16
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}

08004d36 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004d36:	b480      	push	{r7}
 8004d38:	b083      	sub	sp, #12
 8004d3a:	af00      	add	r7, sp, #0
 8004d3c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004d3e:	bf00      	nop
 8004d40:	370c      	adds	r7, #12
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bc80      	pop	{r7}
 8004d46:	4770      	bx	lr

08004d48 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	b083      	sub	sp, #12
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004d50:	bf00      	nop
 8004d52:	370c      	adds	r7, #12
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bc80      	pop	{r7}
 8004d58:	4770      	bx	lr
	...

08004d5c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8004d5c:	b480      	push	{r7}
 8004d5e:	b085      	sub	sp, #20
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
 8004d64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004d66:	2300      	movs	r3, #0
 8004d68:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	d101      	bne.n	8004d7c <HAL_ADC_ConfigChannel+0x20>
 8004d78:	2302      	movs	r3, #2
 8004d7a:	e0dc      	b.n	8004f36 <HAL_ADC_ConfigChannel+0x1da>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2201      	movs	r2, #1
 8004d80:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	2b06      	cmp	r3, #6
 8004d8a:	d81c      	bhi.n	8004dc6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	685a      	ldr	r2, [r3, #4]
 8004d96:	4613      	mov	r3, r2
 8004d98:	009b      	lsls	r3, r3, #2
 8004d9a:	4413      	add	r3, r2
 8004d9c:	3b05      	subs	r3, #5
 8004d9e:	221f      	movs	r2, #31
 8004da0:	fa02 f303 	lsl.w	r3, r2, r3
 8004da4:	43db      	mvns	r3, r3
 8004da6:	4019      	ands	r1, r3
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	6818      	ldr	r0, [r3, #0]
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	685a      	ldr	r2, [r3, #4]
 8004db0:	4613      	mov	r3, r2
 8004db2:	009b      	lsls	r3, r3, #2
 8004db4:	4413      	add	r3, r2
 8004db6:	3b05      	subs	r3, #5
 8004db8:	fa00 f203 	lsl.w	r2, r0, r3
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	430a      	orrs	r2, r1
 8004dc2:	635a      	str	r2, [r3, #52]	; 0x34
 8004dc4:	e03c      	b.n	8004e40 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	2b0c      	cmp	r3, #12
 8004dcc:	d81c      	bhi.n	8004e08 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	685a      	ldr	r2, [r3, #4]
 8004dd8:	4613      	mov	r3, r2
 8004dda:	009b      	lsls	r3, r3, #2
 8004ddc:	4413      	add	r3, r2
 8004dde:	3b23      	subs	r3, #35	; 0x23
 8004de0:	221f      	movs	r2, #31
 8004de2:	fa02 f303 	lsl.w	r3, r2, r3
 8004de6:	43db      	mvns	r3, r3
 8004de8:	4019      	ands	r1, r3
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	6818      	ldr	r0, [r3, #0]
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	685a      	ldr	r2, [r3, #4]
 8004df2:	4613      	mov	r3, r2
 8004df4:	009b      	lsls	r3, r3, #2
 8004df6:	4413      	add	r3, r2
 8004df8:	3b23      	subs	r3, #35	; 0x23
 8004dfa:	fa00 f203 	lsl.w	r2, r0, r3
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	430a      	orrs	r2, r1
 8004e04:	631a      	str	r2, [r3, #48]	; 0x30
 8004e06:	e01b      	b.n	8004e40 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	685a      	ldr	r2, [r3, #4]
 8004e12:	4613      	mov	r3, r2
 8004e14:	009b      	lsls	r3, r3, #2
 8004e16:	4413      	add	r3, r2
 8004e18:	3b41      	subs	r3, #65	; 0x41
 8004e1a:	221f      	movs	r2, #31
 8004e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e20:	43db      	mvns	r3, r3
 8004e22:	4019      	ands	r1, r3
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	6818      	ldr	r0, [r3, #0]
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	685a      	ldr	r2, [r3, #4]
 8004e2c:	4613      	mov	r3, r2
 8004e2e:	009b      	lsls	r3, r3, #2
 8004e30:	4413      	add	r3, r2
 8004e32:	3b41      	subs	r3, #65	; 0x41
 8004e34:	fa00 f203 	lsl.w	r2, r0, r3
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	430a      	orrs	r2, r1
 8004e3e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	2b09      	cmp	r3, #9
 8004e46:	d91c      	bls.n	8004e82 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	68d9      	ldr	r1, [r3, #12]
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	4613      	mov	r3, r2
 8004e54:	005b      	lsls	r3, r3, #1
 8004e56:	4413      	add	r3, r2
 8004e58:	3b1e      	subs	r3, #30
 8004e5a:	2207      	movs	r2, #7
 8004e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e60:	43db      	mvns	r3, r3
 8004e62:	4019      	ands	r1, r3
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	6898      	ldr	r0, [r3, #8]
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	681a      	ldr	r2, [r3, #0]
 8004e6c:	4613      	mov	r3, r2
 8004e6e:	005b      	lsls	r3, r3, #1
 8004e70:	4413      	add	r3, r2
 8004e72:	3b1e      	subs	r3, #30
 8004e74:	fa00 f203 	lsl.w	r2, r0, r3
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	430a      	orrs	r2, r1
 8004e7e:	60da      	str	r2, [r3, #12]
 8004e80:	e019      	b.n	8004eb6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	6919      	ldr	r1, [r3, #16]
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	4613      	mov	r3, r2
 8004e8e:	005b      	lsls	r3, r3, #1
 8004e90:	4413      	add	r3, r2
 8004e92:	2207      	movs	r2, #7
 8004e94:	fa02 f303 	lsl.w	r3, r2, r3
 8004e98:	43db      	mvns	r3, r3
 8004e9a:	4019      	ands	r1, r3
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	6898      	ldr	r0, [r3, #8]
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	4613      	mov	r3, r2
 8004ea6:	005b      	lsls	r3, r3, #1
 8004ea8:	4413      	add	r3, r2
 8004eaa:	fa00 f203 	lsl.w	r2, r0, r3
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	430a      	orrs	r2, r1
 8004eb4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	2b10      	cmp	r3, #16
 8004ebc:	d003      	beq.n	8004ec6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8004ec2:	2b11      	cmp	r3, #17
 8004ec4:	d132      	bne.n	8004f2c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a1d      	ldr	r2, [pc, #116]	; (8004f40 <HAL_ADC_ConfigChannel+0x1e4>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d125      	bne.n	8004f1c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	689b      	ldr	r3, [r3, #8]
 8004ed6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d126      	bne.n	8004f2c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	689a      	ldr	r2, [r3, #8]
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8004eec:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	2b10      	cmp	r3, #16
 8004ef4:	d11a      	bne.n	8004f2c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004ef6:	4b13      	ldr	r3, [pc, #76]	; (8004f44 <HAL_ADC_ConfigChannel+0x1e8>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4a13      	ldr	r2, [pc, #76]	; (8004f48 <HAL_ADC_ConfigChannel+0x1ec>)
 8004efc:	fba2 2303 	umull	r2, r3, r2, r3
 8004f00:	0c9a      	lsrs	r2, r3, #18
 8004f02:	4613      	mov	r3, r2
 8004f04:	009b      	lsls	r3, r3, #2
 8004f06:	4413      	add	r3, r2
 8004f08:	005b      	lsls	r3, r3, #1
 8004f0a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004f0c:	e002      	b.n	8004f14 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	3b01      	subs	r3, #1
 8004f12:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d1f9      	bne.n	8004f0e <HAL_ADC_ConfigChannel+0x1b2>
 8004f1a:	e007      	b.n	8004f2c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f20:	f043 0220 	orr.w	r2, r3, #32
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8004f34:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f36:	4618      	mov	r0, r3
 8004f38:	3714      	adds	r7, #20
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	bc80      	pop	{r7}
 8004f3e:	4770      	bx	lr
 8004f40:	40012400 	.word	0x40012400
 8004f44:	20000000 	.word	0x20000000
 8004f48:	431bde83 	.word	0x431bde83

08004f4c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b084      	sub	sp, #16
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004f54:	2300      	movs	r3, #0
 8004f56:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	689b      	ldr	r3, [r3, #8]
 8004f62:	f003 0301 	and.w	r3, r3, #1
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d040      	beq.n	8004fec <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	689a      	ldr	r2, [r3, #8]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f042 0201 	orr.w	r2, r2, #1
 8004f78:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004f7a:	4b1f      	ldr	r3, [pc, #124]	; (8004ff8 <ADC_Enable+0xac>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a1f      	ldr	r2, [pc, #124]	; (8004ffc <ADC_Enable+0xb0>)
 8004f80:	fba2 2303 	umull	r2, r3, r2, r3
 8004f84:	0c9b      	lsrs	r3, r3, #18
 8004f86:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004f88:	e002      	b.n	8004f90 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8004f8a:	68bb      	ldr	r3, [r7, #8]
 8004f8c:	3b01      	subs	r3, #1
 8004f8e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d1f9      	bne.n	8004f8a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004f96:	f7ff fbf1 	bl	800477c <HAL_GetTick>
 8004f9a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8004f9c:	e01f      	b.n	8004fde <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004f9e:	f7ff fbed 	bl	800477c <HAL_GetTick>
 8004fa2:	4602      	mov	r2, r0
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	1ad3      	subs	r3, r2, r3
 8004fa8:	2b02      	cmp	r3, #2
 8004faa:	d918      	bls.n	8004fde <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	689b      	ldr	r3, [r3, #8]
 8004fb2:	f003 0301 	and.w	r3, r3, #1
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	d011      	beq.n	8004fde <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fbe:	f043 0210 	orr.w	r2, r3, #16
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fca:	f043 0201 	orr.w	r2, r3, #1
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8004fda:	2301      	movs	r3, #1
 8004fdc:	e007      	b.n	8004fee <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	f003 0301 	and.w	r3, r3, #1
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	d1d8      	bne.n	8004f9e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8004fec:	2300      	movs	r3, #0
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	3710      	adds	r7, #16
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}
 8004ff6:	bf00      	nop
 8004ff8:	20000000 	.word	0x20000000
 8004ffc:	431bde83 	.word	0x431bde83

08005000 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b084      	sub	sp, #16
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005008:	2300      	movs	r3, #0
 800500a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	689b      	ldr	r3, [r3, #8]
 8005012:	f003 0301 	and.w	r3, r3, #1
 8005016:	2b01      	cmp	r3, #1
 8005018:	d12e      	bne.n	8005078 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	689a      	ldr	r2, [r3, #8]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f022 0201 	bic.w	r2, r2, #1
 8005028:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800502a:	f7ff fba7 	bl	800477c <HAL_GetTick>
 800502e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8005030:	e01b      	b.n	800506a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005032:	f7ff fba3 	bl	800477c <HAL_GetTick>
 8005036:	4602      	mov	r2, r0
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	1ad3      	subs	r3, r2, r3
 800503c:	2b02      	cmp	r3, #2
 800503e:	d914      	bls.n	800506a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	689b      	ldr	r3, [r3, #8]
 8005046:	f003 0301 	and.w	r3, r3, #1
 800504a:	2b01      	cmp	r3, #1
 800504c:	d10d      	bne.n	800506a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005052:	f043 0210 	orr.w	r2, r3, #16
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800505e:	f043 0201 	orr.w	r2, r3, #1
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	e007      	b.n	800507a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	f003 0301 	and.w	r3, r3, #1
 8005074:	2b01      	cmp	r3, #1
 8005076:	d0dc      	beq.n	8005032 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8005078:	2300      	movs	r3, #0
}
 800507a:	4618      	mov	r0, r3
 800507c:	3710      	adds	r7, #16
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}

08005082 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005082:	b580      	push	{r7, lr}
 8005084:	b084      	sub	sp, #16
 8005086:	af00      	add	r7, sp, #0
 8005088:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800508e:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005094:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005098:	2b00      	cmp	r3, #0
 800509a:	d127      	bne.n	80050ec <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050a0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80050b2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80050b6:	d115      	bne.n	80050e4 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d111      	bne.n	80050e4 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050c4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d105      	bne.n	80050e4 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050dc:	f043 0201 	orr.w	r2, r3, #1
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80050e4:	68f8      	ldr	r0, [r7, #12]
 80050e6:	f7fb fe9b 	bl	8000e20 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80050ea:	e004      	b.n	80050f6 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	6a1b      	ldr	r3, [r3, #32]
 80050f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050f2:	6878      	ldr	r0, [r7, #4]
 80050f4:	4798      	blx	r3
}
 80050f6:	bf00      	nop
 80050f8:	3710      	adds	r7, #16
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bd80      	pop	{r7, pc}

080050fe <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80050fe:	b580      	push	{r7, lr}
 8005100:	b084      	sub	sp, #16
 8005102:	af00      	add	r7, sp, #0
 8005104:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800510a:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800510c:	68f8      	ldr	r0, [r7, #12]
 800510e:	f7ff fe12 	bl	8004d36 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005112:	bf00      	nop
 8005114:	3710      	adds	r7, #16
 8005116:	46bd      	mov	sp, r7
 8005118:	bd80      	pop	{r7, pc}

0800511a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800511a:	b580      	push	{r7, lr}
 800511c:	b084      	sub	sp, #16
 800511e:	af00      	add	r7, sp, #0
 8005120:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005126:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800512c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005138:	f043 0204 	orr.w	r2, r3, #4
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005140:	68f8      	ldr	r0, [r7, #12]
 8005142:	f7ff fe01 	bl	8004d48 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005146:	bf00      	nop
 8005148:	3710      	adds	r7, #16
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}
	...

08005150 <HAL_ADCEx_InjectedStart_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef* hadc)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b084      	sub	sp, #16
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005158:	2300      	movs	r3, #0
 800515a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005162:	2b01      	cmp	r3, #1
 8005164:	d101      	bne.n	800516a <HAL_ADCEx_InjectedStart_IT+0x1a>
 8005166:	2302      	movs	r3, #2
 8005168:	e078      	b.n	800525c <HAL_ADCEx_InjectedStart_IT+0x10c>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2201      	movs	r2, #1
 800516e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	f7ff feea 	bl	8004f4c <ADC_Enable>
 8005178:	4603      	mov	r3, r0
 800517a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800517c:	7bfb      	ldrb	r3, [r7, #15]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d167      	bne.n	8005252 <HAL_ADCEx_InjectedStart_IT+0x102>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to injected group conversion results    */
    /* - Set state bitfield related to injected operation                     */
    ADC_STATE_CLR_SET(hadc->State,
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005186:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800518a:	f023 0301 	bic.w	r3, r3, #1
 800518e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_INJ_EOC,
                      HAL_ADC_STATE_INJ_BUSY);
    
    /* Case of independent mode or multimode (for devices with several ADCs): */
    /* Set multimode state.                                                   */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	4a32      	ldr	r2, [pc, #200]	; (8005264 <HAL_ADCEx_InjectedStart_IT+0x114>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d105      	bne.n	80051ac <HAL_ADCEx_InjectedStart_IT+0x5c>
 80051a0:	4b31      	ldr	r3, [pc, #196]	; (8005268 <HAL_ADCEx_InjectedStart_IT+0x118>)
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d106      	bne.n	80051ba <HAL_ADCEx_InjectedStart_IT+0x6a>
    {
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051b0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	629a      	str	r2, [r3, #40]	; 0x28
 80051b8:	e005      	b.n	80051c6 <HAL_ADCEx_InjectedStart_IT+0x76>
    }
    else
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051be:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Check if a regular conversion is ongoing */
    /* Note: On this device, there is no ADC error code fields related to     */
    /*       conversions on group injected only. In case of conversion on     */
    /*       going on group regular, no error code is reset.                  */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d102      	bne.n	80051d8 <HAL_ADCEx_InjectedStart_IT+0x88>
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2200      	movs	r2, #0
 80051d6:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2200      	movs	r2, #0
 80051dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear injected group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f06f 0204 	mvn.w	r2, #4
 80051e8:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for injected channels */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	685a      	ldr	r2, [r3, #4]
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80051f8:	605a      	str	r2, [r3, #4]
    /* and if automatic injected conversion is disabled.                      */
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* If automatic injected conversion is enabled, conversion will start     */
    /* after next regular group conversion.                                   */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO))
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005204:	2b00      	cmp	r3, #0
 8005206:	d128      	bne.n	800525a <HAL_ADCEx_InjectedStart_IT+0x10a>
    {
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	689b      	ldr	r3, [r3, #8]
 800520e:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8005212:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8005216:	d113      	bne.n	8005240 <HAL_ADCEx_InjectedStart_IT+0xf0>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 800521c:	4a11      	ldr	r2, [pc, #68]	; (8005264 <HAL_ADCEx_InjectedStart_IT+0x114>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d105      	bne.n	800522e <HAL_ADCEx_InjectedStart_IT+0xde>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8005222:	4b11      	ldr	r3, [pc, #68]	; (8005268 <HAL_ADCEx_InjectedStart_IT+0x118>)
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 800522a:	2b00      	cmp	r3, #0
 800522c:	d108      	bne.n	8005240 <HAL_ADCEx_InjectedStart_IT+0xf0>
      {
        /* Start ADC conversion on injected group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_JSWSTART | ADC_CR2_JEXTTRIG));
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	689a      	ldr	r2, [r3, #8]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f442 1202 	orr.w	r2, r2, #2129920	; 0x208000
 800523c:	609a      	str	r2, [r3, #8]
 800523e:	e00c      	b.n	800525a <HAL_ADCEx_InjectedStart_IT+0x10a>
      }
      else
      {
        /* Start ADC conversion on injected group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_JEXTTRIG);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	689a      	ldr	r2, [r3, #8]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800524e:	609a      	str	r2, [r3, #8]
 8005250:	e003      	b.n	800525a <HAL_ADCEx_InjectedStart_IT+0x10a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2200      	movs	r2, #0
 8005256:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 800525a:	7bfb      	ldrb	r3, [r7, #15]
}
 800525c:	4618      	mov	r0, r3
 800525e:	3710      	adds	r7, #16
 8005260:	46bd      	mov	sp, r7
 8005262:	bd80      	pop	{r7, pc}
 8005264:	40012800 	.word	0x40012800
 8005268:	40012400 	.word	0x40012400

0800526c <HAL_ADCEx_InjectedStop_IT>:
  *         function HAL_ADC_Stop must be used.
  * @param  hadc: ADC handle
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStop_IT(ADC_HandleTypeDef* hadc)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b084      	sub	sp, #16
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005274:	2300      	movs	r3, #0
 8005276:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800527e:	2b01      	cmp	r3, #1
 8005280:	d101      	bne.n	8005286 <HAL_ADCEx_InjectedStop_IT+0x1a>
 8005282:	2302      	movs	r3, #2
 8005284:	e038      	b.n	80052f8 <HAL_ADCEx_InjectedStop_IT+0x8c>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2201      	movs	r2, #1
 800528a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* Conditioned to:                                                          */
  /* - No conversion on the other group (regular group) is intended to        */
  /*   continue (injected and regular groups stop conversion and ADC disable  */
  /*   are common)                                                            */
  /* - In case of auto-injection mode, HAL_ADC_Stop must be used.             */ 
  if(((hadc->State & HAL_ADC_STATE_REG_BUSY) == RESET)  &&
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005292:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005296:	2b00      	cmp	r3, #0
 8005298:	d121      	bne.n	80052de <HAL_ADCEx_InjectedStop_IT+0x72>
     HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO)   )
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	685b      	ldr	r3, [r3, #4]
 80052a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  if(((hadc->State & HAL_ADC_STATE_REG_BUSY) == RESET)  &&
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d11a      	bne.n	80052de <HAL_ADCEx_InjectedStop_IT+0x72>
  {
    /* Stop potential conversion on going, on regular and injected groups */
    /* Disable ADC peripheral */
    tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80052a8:	6878      	ldr	r0, [r7, #4]
 80052aa:	f7ff fea9 	bl	8005000 <ADC_ConversionStop_Disable>
 80052ae:	4603      	mov	r3, r0
 80052b0:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80052b2:	7bfb      	ldrb	r3, [r7, #15]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d11a      	bne.n	80052ee <HAL_ADCEx_InjectedStop_IT+0x82>
    {
      /* Disable ADC end of conversion interrupt for injected channels */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	685a      	ldr	r2, [r3, #4]
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80052c6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052cc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80052d0:	f023 0301 	bic.w	r3, r3, #1
 80052d4:	f043 0201 	orr.w	r2, r3, #1
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	629a      	str	r2, [r3, #40]	; 0x28
    if (tmp_hal_status == HAL_OK)
 80052dc:	e007      	b.n	80052ee <HAL_ADCEx_InjectedStop_IT+0x82>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052e2:	f043 0220 	orr.w	r2, r3, #32
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	629a      	str	r2, [r3, #40]	; 0x28
      
    tmp_hal_status = HAL_ERROR;
 80052ea:	2301      	movs	r3, #1
 80052ec:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2200      	movs	r2, #0
 80052f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80052f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80052f8:	4618      	mov	r0, r3
 80052fa:	3710      	adds	r7, #16
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bd80      	pop	{r7, pc}

08005300 <HAL_ADCEx_InjectedGetValue>:
  *            @arg ADC_INJECTED_RANK_3: Injected Channel3 selected
  *            @arg ADC_INJECTED_RANK_4: Injected Channel4 selected
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef* hadc, uint32_t InjectedRank)
{
 8005300:	b480      	push	{r7}
 8005302:	b085      	sub	sp, #20
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
 8005308:	6039      	str	r1, [r7, #0]
  uint32_t tmp_jdr = 0U;
 800530a:	2300      	movs	r3, #0
 800530c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));
  
  /* Get ADC converted value */ 
  switch(InjectedRank)
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	2b04      	cmp	r3, #4
 8005312:	d009      	beq.n	8005328 <HAL_ADCEx_InjectedGetValue+0x28>
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	2b04      	cmp	r3, #4
 8005318:	d815      	bhi.n	8005346 <HAL_ADCEx_InjectedGetValue+0x46>
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	2b02      	cmp	r3, #2
 800531e:	d00d      	beq.n	800533c <HAL_ADCEx_InjectedGetValue+0x3c>
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	2b03      	cmp	r3, #3
 8005324:	d005      	beq.n	8005332 <HAL_ADCEx_InjectedGetValue+0x32>
 8005326:	e00e      	b.n	8005346 <HAL_ADCEx_InjectedGetValue+0x46>
  {  
    case ADC_INJECTED_RANK_4: 
      tmp_jdr = hadc->Instance->JDR4;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800532e:	60fb      	str	r3, [r7, #12]
      break;
 8005330:	e00e      	b.n	8005350 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_3: 
      tmp_jdr = hadc->Instance->JDR3;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005338:	60fb      	str	r3, [r7, #12]
      break;
 800533a:	e009      	b.n	8005350 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_2: 
      tmp_jdr = hadc->Instance->JDR2;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005342:	60fb      	str	r3, [r7, #12]
      break;
 8005344:	e004      	b.n	8005350 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800534c:	60fb      	str	r3, [r7, #12]
      break;
 800534e:	bf00      	nop
  }
  
  /* Return ADC converted value */ 
  return tmp_jdr;
 8005350:	68fb      	ldr	r3, [r7, #12]
}
 8005352:	4618      	mov	r0, r3
 8005354:	3714      	adds	r7, #20
 8005356:	46bd      	mov	sp, r7
 8005358:	bc80      	pop	{r7}
 800535a:	4770      	bx	lr

0800535c <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected: Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 800535c:	b490      	push	{r4, r7}
 800535e:	b084      	sub	sp, #16
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
 8005364:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005366:	2300      	movs	r3, #0
 8005368:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800536a:	2300      	movs	r3, #0
 800536c:	60bb      	str	r3, [r7, #8]
    assert_param(IS_ADC_INJECTED_NB_CONV(sConfigInjected->InjectedNbrOfConversion));
    assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->InjectedDiscontinuousConvMode));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005374:	2b01      	cmp	r3, #1
 8005376:	d101      	bne.n	800537c <HAL_ADCEx_InjectedConfigChannel+0x20>
 8005378:	2302      	movs	r3, #2
 800537a:	e18d      	b.n	8005698 <HAL_ADCEx_InjectedConfigChannel+0x33c>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2201      	movs	r2, #1
 8005380:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /*   Note: Scan mode is present by hardware on this device and, if          */
  /*   disabled, discards automatically nb of conversions. Anyway, nb of      */
  /*   conversions is forced to 0x00 for alignment over all STM32 devices.    */
  /* - if scan mode is enabled, injected channels sequence length is set to   */
  /*   parameter "InjectedNbrOfConversion".                                   */
  if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	689b      	ldr	r3, [r3, #8]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d119      	bne.n	80053c0 <HAL_ADCEx_InjectedConfigChannel+0x64>
  {
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	2b01      	cmp	r3, #1
 8005392:	d10c      	bne.n	80053ae <HAL_ADCEx_InjectedConfigChannel+0x52>
    {
      /* Clear the old SQx bits for all injected ranks */
      MODIFY_REG(hadc->Instance->JSQR                             ,
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800539a:	0d9b      	lsrs	r3, r3, #22
 800539c:	059b      	lsls	r3, r3, #22
 800539e:	683a      	ldr	r2, [r7, #0]
 80053a0:	6812      	ldr	r2, [r2, #0]
 80053a2:	03d1      	lsls	r1, r2, #15
 80053a4:	687a      	ldr	r2, [r7, #4]
 80053a6:	6812      	ldr	r2, [r2, #0]
 80053a8:	430b      	orrs	r3, r1
 80053aa:	6393      	str	r3, [r2, #56]	; 0x38
 80053ac:	e04f      	b.n	800544e <HAL_ADCEx_InjectedConfigChannel+0xf2>
    /* If another injected rank than rank1 was intended to be set, and could  */
    /* not due to ScanConvMode disabled, error is reported.                   */
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053b2:	f043 0220 	orr.w	r2, r3, #32
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80053ba:	2301      	movs	r3, #1
 80053bc:	73fb      	strb	r3, [r7, #15]
 80053be:	e046      	b.n	800544e <HAL_ADCEx_InjectedConfigChannel+0xf2>
  else
  {
    /* Since injected channels rank conv. order depends on total number of   */
    /* injected conversions, selected rank must be below or equal to total   */
    /* number of injected conversions to be updated.                         */
    if (sConfigInjected->InjectedRank <= sConfigInjected->InjectedNbrOfConversion)
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	685a      	ldr	r2, [r3, #4]
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	691b      	ldr	r3, [r3, #16]
 80053c8:	429a      	cmp	r2, r3
 80053ca:	d82a      	bhi.n	8005422 <HAL_ADCEx_InjectedConfigChannel+0xc6>
    {
      /* Clear the old SQx bits for the selected rank */
      /* Set the SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                         ,
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	685a      	ldr	r2, [r3, #4]
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	691b      	ldr	r3, [r3, #16]
 80053da:	1ad2      	subs	r2, r2, r3
 80053dc:	4613      	mov	r3, r2
 80053de:	009b      	lsls	r3, r3, #2
 80053e0:	4413      	add	r3, r2
 80053e2:	330f      	adds	r3, #15
 80053e4:	221f      	movs	r2, #31
 80053e6:	fa02 f303 	lsl.w	r3, r2, r3
 80053ea:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80053ee:	43db      	mvns	r3, r3
 80053f0:	4019      	ands	r1, r3
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	691b      	ldr	r3, [r3, #16]
 80053f6:	3b01      	subs	r3, #1
 80053f8:	0518      	lsls	r0, r3, #20
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	681c      	ldr	r4, [r3, #0]
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	685a      	ldr	r2, [r3, #4]
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	691b      	ldr	r3, [r3, #16]
 8005406:	1ad2      	subs	r2, r2, r3
 8005408:	4613      	mov	r3, r2
 800540a:	009b      	lsls	r3, r3, #2
 800540c:	4413      	add	r3, r2
 800540e:	330f      	adds	r3, #15
 8005410:	fa04 f303 	lsl.w	r3, r4, r3
 8005414:	ea40 0203 	orr.w	r2, r0, r3
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	430a      	orrs	r2, r1
 800541e:	639a      	str	r2, [r3, #56]	; 0x38
 8005420:	e015      	b.n	800544e <HAL_ADCEx_InjectedConfigChannel+0xf2>
                                  sConfigInjected->InjectedNbrOfConversion)    );
    }
    else
    {
      /* Clear the old SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                       ,
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	685a      	ldr	r2, [r3, #4]
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	691b      	ldr	r3, [r3, #16]
 8005430:	1ad2      	subs	r2, r2, r3
 8005432:	4613      	mov	r3, r2
 8005434:	009b      	lsls	r3, r3, #2
 8005436:	4413      	add	r3, r2
 8005438:	330f      	adds	r3, #15
 800543a:	221f      	movs	r2, #31
 800543c:	fa02 f303 	lsl.w	r3, r2, r3
 8005440:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005444:	43da      	mvns	r2, r3
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	400a      	ands	r2, r1
 800544c:	639a      	str	r2, [r3, #56]	; 0x38
  /* Parameters update not conditioned to ADC state:                          */
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  /* Note: In case of ADC already enabled, caution to not launch an unwanted  */
  /*       conversion while modifying register CR2 by writing 1 to bit ADON.  */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	689b      	ldr	r3, [r3, #8]
 8005454:	f003 0301 	and.w	r3, r3, #1
 8005458:	2b01      	cmp	r3, #1
 800545a:	d01c      	beq.n	8005496 <HAL_ADCEx_InjectedConfigChannel+0x13a>
  {    
    MODIFY_REG(hadc->Instance->CR2                                           ,
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005466:	f023 0301 	bic.w	r3, r3, #1
 800546a:	687a      	ldr	r2, [r7, #4]
 800546c:	6812      	ldr	r2, [r2, #0]
 800546e:	498d      	ldr	r1, [pc, #564]	; (80056a4 <HAL_ADCEx_InjectedConfigChannel+0x348>)
 8005470:	428a      	cmp	r2, r1
 8005472:	d10a      	bne.n	800548a <HAL_ADCEx_InjectedConfigChannel+0x12e>
 8005474:	683a      	ldr	r2, [r7, #0]
 8005476:	6992      	ldr	r2, [r2, #24]
 8005478:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
 800547c:	d002      	beq.n	8005484 <HAL_ADCEx_InjectedConfigChannel+0x128>
 800547e:	683a      	ldr	r2, [r7, #0]
 8005480:	6992      	ldr	r2, [r2, #24]
 8005482:	e004      	b.n	800548e <HAL_ADCEx_InjectedConfigChannel+0x132>
 8005484:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005488:	e001      	b.n	800548e <HAL_ADCEx_InjectedConfigChannel+0x132>
 800548a:	683a      	ldr	r2, [r7, #0]
 800548c:	6992      	ldr	r2, [r2, #24]
 800548e:	6879      	ldr	r1, [r7, #4]
 8005490:	6809      	ldr	r1, [r1, #0]
 8005492:	4313      	orrs	r3, r2
 8005494:	608b      	str	r3, [r1, #8]
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  
    /* Automatic injected conversion can be enabled if injected group         */
    /* external triggers are disabled.                                        */
    if (sConfigInjected->AutoInjectedConv == ENABLE)
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	7d5b      	ldrb	r3, [r3, #21]
 800549a:	2b01      	cmp	r3, #1
 800549c:	d115      	bne.n	80054ca <HAL_ADCEx_InjectedConfigChannel+0x16e>
    {
      if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	699b      	ldr	r3, [r3, #24]
 80054a2:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 80054a6:	d108      	bne.n	80054ba <HAL_ADCEx_InjectedConfigChannel+0x15e>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	685a      	ldr	r2, [r3, #4]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80054b6:	605a      	str	r2, [r3, #4]
 80054b8:	e007      	b.n	80054ca <HAL_ADCEx_InjectedConfigChannel+0x16e>
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054be:	f043 0220 	orr.w	r2, r3, #32
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	629a      	str	r2, [r3, #40]	; 0x28
        
        tmp_hal_status = HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	73fb      	strb	r3, [r7, #15]
      }
    }
    
    /* Injected discontinuous can be enabled only if auto-injected mode is    */
    /* disabled.                                                              */  
    if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	7d1b      	ldrb	r3, [r3, #20]
 80054ce:	2b01      	cmp	r3, #1
 80054d0:	d114      	bne.n	80054fc <HAL_ADCEx_InjectedConfigChannel+0x1a0>
    {
      if (sConfigInjected->AutoInjectedConv == DISABLE)
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	7d5b      	ldrb	r3, [r3, #21]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d108      	bne.n	80054ec <HAL_ADCEx_InjectedConfigChannel+0x190>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JDISCEN);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	685a      	ldr	r2, [r3, #4]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80054e8:	605a      	str	r2, [r3, #4]
 80054ea:	e007      	b.n	80054fc <HAL_ADCEx_InjectedConfigChannel+0x1a0>
      } 
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054f0:	f043 0220 	orr.w	r2, r3, #32
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	629a      	str	r2, [r3, #40]	; 0x28
        
        tmp_hal_status = HAL_ERROR;
 80054f8:	2301      	movs	r3, #1
 80054fa:	73fb      	strb	r3, [r7, #15]
    }


  /* InjectedChannel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	2b09      	cmp	r3, #9
 8005502:	d91c      	bls.n	800553e <HAL_ADCEx_InjectedConfigChannel+0x1e2>
  {
    MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	68d9      	ldr	r1, [r3, #12]
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	4613      	mov	r3, r2
 8005510:	005b      	lsls	r3, r3, #1
 8005512:	4413      	add	r3, r2
 8005514:	3b1e      	subs	r3, #30
 8005516:	2207      	movs	r2, #7
 8005518:	fa02 f303 	lsl.w	r3, r2, r3
 800551c:	43db      	mvns	r3, r3
 800551e:	4019      	ands	r1, r3
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	6898      	ldr	r0, [r3, #8]
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	681a      	ldr	r2, [r3, #0]
 8005528:	4613      	mov	r3, r2
 800552a:	005b      	lsls	r3, r3, #1
 800552c:	4413      	add	r3, r2
 800552e:	3b1e      	subs	r3, #30
 8005530:	fa00 f203 	lsl.w	r2, r0, r3
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	430a      	orrs	r2, r1
 800553a:	60da      	str	r2, [r3, #12]
 800553c:	e019      	b.n	8005572 <HAL_ADCEx_InjectedConfigChannel+0x216>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel)                      ,
               ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	6919      	ldr	r1, [r3, #16]
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	681a      	ldr	r2, [r3, #0]
 8005548:	4613      	mov	r3, r2
 800554a:	005b      	lsls	r3, r3, #1
 800554c:	4413      	add	r3, r2
 800554e:	2207      	movs	r2, #7
 8005550:	fa02 f303 	lsl.w	r3, r2, r3
 8005554:	43db      	mvns	r3, r3
 8005556:	4019      	ands	r1, r3
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	6898      	ldr	r0, [r3, #8]
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	681a      	ldr	r2, [r3, #0]
 8005560:	4613      	mov	r3, r2
 8005562:	005b      	lsls	r3, r3, #1
 8005564:	4413      	add	r3, r2
 8005566:	fa00 f203 	lsl.w	r2, r0, r3
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	430a      	orrs	r2, r1
 8005570:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  
  /* If ADC1 InjectedChannel_16 or InjectedChannel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	2b10      	cmp	r3, #16
 8005578:	d003      	beq.n	8005582 <HAL_ADCEx_InjectedConfigChannel+0x226>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 800557e:	2b11      	cmp	r3, #17
 8005580:	d107      	bne.n	8005592 <HAL_ADCEx_InjectedConfigChannel+0x236>
  {
    SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	689a      	ldr	r2, [r3, #8]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005590:	609a      	str	r2, [r3, #8]
  }
  
  
  /* Configure the offset: offset enable/disable, InjectedChannel, offset value */
  switch(sConfigInjected->InjectedRank)
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	2b03      	cmp	r3, #3
 8005598:	d022      	beq.n	80055e0 <HAL_ADCEx_InjectedConfigChannel+0x284>
 800559a:	2b03      	cmp	r3, #3
 800559c:	d82e      	bhi.n	80055fc <HAL_ADCEx_InjectedConfigChannel+0x2a0>
 800559e:	2b01      	cmp	r3, #1
 80055a0:	d002      	beq.n	80055a8 <HAL_ADCEx_InjectedConfigChannel+0x24c>
 80055a2:	2b02      	cmp	r3, #2
 80055a4:	d00e      	beq.n	80055c4 <HAL_ADCEx_InjectedConfigChannel+0x268>
 80055a6:	e029      	b.n	80055fc <HAL_ADCEx_InjectedConfigChannel+0x2a0>
  {
    case 1:
      /* Set injected channel 1 offset */
      MODIFY_REG(hadc->Instance->JOFR1,
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	695b      	ldr	r3, [r3, #20]
 80055ae:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80055b2:	f023 030f 	bic.w	r3, r3, #15
 80055b6:	683a      	ldr	r2, [r7, #0]
 80055b8:	68d1      	ldr	r1, [r2, #12]
 80055ba:	687a      	ldr	r2, [r7, #4]
 80055bc:	6812      	ldr	r2, [r2, #0]
 80055be:	430b      	orrs	r3, r1
 80055c0:	6153      	str	r3, [r2, #20]
                 ADC_JOFR1_JOFFSET1,
                 sConfigInjected->InjectedOffset);
      break;
 80055c2:	e029      	b.n	8005618 <HAL_ADCEx_InjectedConfigChannel+0x2bc>
    case 2:
      /* Set injected channel 2 offset */
      MODIFY_REG(hadc->Instance->JOFR2,
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	699b      	ldr	r3, [r3, #24]
 80055ca:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80055ce:	f023 030f 	bic.w	r3, r3, #15
 80055d2:	683a      	ldr	r2, [r7, #0]
 80055d4:	68d1      	ldr	r1, [r2, #12]
 80055d6:	687a      	ldr	r2, [r7, #4]
 80055d8:	6812      	ldr	r2, [r2, #0]
 80055da:	430b      	orrs	r3, r1
 80055dc:	6193      	str	r3, [r2, #24]
                 ADC_JOFR2_JOFFSET2,
                 sConfigInjected->InjectedOffset);
      break;
 80055de:	e01b      	b.n	8005618 <HAL_ADCEx_InjectedConfigChannel+0x2bc>
    case 3:
      /* Set injected channel 3 offset */
      MODIFY_REG(hadc->Instance->JOFR3,
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	69db      	ldr	r3, [r3, #28]
 80055e6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80055ea:	f023 030f 	bic.w	r3, r3, #15
 80055ee:	683a      	ldr	r2, [r7, #0]
 80055f0:	68d1      	ldr	r1, [r2, #12]
 80055f2:	687a      	ldr	r2, [r7, #4]
 80055f4:	6812      	ldr	r2, [r2, #0]
 80055f6:	430b      	orrs	r3, r1
 80055f8:	61d3      	str	r3, [r2, #28]
                 ADC_JOFR3_JOFFSET3,
                 sConfigInjected->InjectedOffset);
      break;
 80055fa:	e00d      	b.n	8005618 <HAL_ADCEx_InjectedConfigChannel+0x2bc>
    case 4:
    default:
      MODIFY_REG(hadc->Instance->JOFR4,
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	6a1b      	ldr	r3, [r3, #32]
 8005602:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8005606:	f023 030f 	bic.w	r3, r3, #15
 800560a:	683a      	ldr	r2, [r7, #0]
 800560c:	68d1      	ldr	r1, [r2, #12]
 800560e:	687a      	ldr	r2, [r7, #4]
 8005610:	6812      	ldr	r2, [r2, #0]
 8005612:	430b      	orrs	r3, r1
 8005614:	6213      	str	r3, [r2, #32]
                 ADC_JOFR4_JOFFSET4,
                 sConfigInjected->InjectedOffset);
      break;
 8005616:	bf00      	nop
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	2b10      	cmp	r3, #16
 800561e:	d003      	beq.n	8005628 <HAL_ADCEx_InjectedConfigChannel+0x2cc>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8005624:	2b11      	cmp	r3, #17
 8005626:	d132      	bne.n	800568e <HAL_ADCEx_InjectedConfigChannel+0x332>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a1e      	ldr	r2, [pc, #120]	; (80056a8 <HAL_ADCEx_InjectedConfigChannel+0x34c>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d125      	bne.n	800567e <HAL_ADCEx_InjectedConfigChannel+0x322>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800563c:	2b00      	cmp	r3, #0
 800563e:	d126      	bne.n	800568e <HAL_ADCEx_InjectedConfigChannel+0x332>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	689a      	ldr	r2, [r3, #8]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800564e:	609a      	str	r2, [r3, #8]
        
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR))
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	2b10      	cmp	r3, #16
 8005656:	d11a      	bne.n	800568e <HAL_ADCEx_InjectedConfigChannel+0x332>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005658:	4b14      	ldr	r3, [pc, #80]	; (80056ac <HAL_ADCEx_InjectedConfigChannel+0x350>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a14      	ldr	r2, [pc, #80]	; (80056b0 <HAL_ADCEx_InjectedConfigChannel+0x354>)
 800565e:	fba2 2303 	umull	r2, r3, r2, r3
 8005662:	0c9a      	lsrs	r2, r3, #18
 8005664:	4613      	mov	r3, r2
 8005666:	009b      	lsls	r3, r3, #2
 8005668:	4413      	add	r3, r2
 800566a:	005b      	lsls	r3, r3, #1
 800566c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800566e:	e002      	b.n	8005676 <HAL_ADCEx_InjectedConfigChannel+0x31a>
          {
            wait_loop_index--;
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	3b01      	subs	r3, #1
 8005674:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8005676:	68bb      	ldr	r3, [r7, #8]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d1f9      	bne.n	8005670 <HAL_ADCEx_InjectedConfigChannel+0x314>
 800567c:	e007      	b.n	800568e <HAL_ADCEx_InjectedConfigChannel+0x332>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005682:	f043 0220 	orr.w	r2, r3, #32
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 800568a:	2301      	movs	r3, #1
 800568c:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2200      	movs	r2, #0
 8005692:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8005696:	7bfb      	ldrb	r3, [r7, #15]
}
 8005698:	4618      	mov	r0, r3
 800569a:	3710      	adds	r7, #16
 800569c:	46bd      	mov	sp, r7
 800569e:	bc90      	pop	{r4, r7}
 80056a0:	4770      	bx	lr
 80056a2:	bf00      	nop
 80056a4:	40013c00 	.word	0x40013c00
 80056a8:	40012400 	.word	0x40012400
 80056ac:	20000000 	.word	0x20000000
 80056b0:	431bde83 	.word	0x431bde83

080056b4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b084      	sub	sp, #16
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d101      	bne.n	80056c6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	e0ed      	b.n	80058a2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80056cc:	b2db      	uxtb	r3, r3
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d102      	bne.n	80056d8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80056d2:	6878      	ldr	r0, [r7, #4]
 80056d4:	f7fe fd6a 	bl	80041ac <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	681a      	ldr	r2, [r3, #0]
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f042 0201 	orr.w	r2, r2, #1
 80056e6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80056e8:	f7ff f848 	bl	800477c <HAL_GetTick>
 80056ec:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80056ee:	e012      	b.n	8005716 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80056f0:	f7ff f844 	bl	800477c <HAL_GetTick>
 80056f4:	4602      	mov	r2, r0
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	1ad3      	subs	r3, r2, r3
 80056fa:	2b0a      	cmp	r3, #10
 80056fc:	d90b      	bls.n	8005716 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005702:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2205      	movs	r2, #5
 800570e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005712:	2301      	movs	r3, #1
 8005714:	e0c5      	b.n	80058a2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	685b      	ldr	r3, [r3, #4]
 800571c:	f003 0301 	and.w	r3, r3, #1
 8005720:	2b00      	cmp	r3, #0
 8005722:	d0e5      	beq.n	80056f0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	681a      	ldr	r2, [r3, #0]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f022 0202 	bic.w	r2, r2, #2
 8005732:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005734:	f7ff f822 	bl	800477c <HAL_GetTick>
 8005738:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800573a:	e012      	b.n	8005762 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800573c:	f7ff f81e 	bl	800477c <HAL_GetTick>
 8005740:	4602      	mov	r2, r0
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	1ad3      	subs	r3, r2, r3
 8005746:	2b0a      	cmp	r3, #10
 8005748:	d90b      	bls.n	8005762 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800574e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2205      	movs	r2, #5
 800575a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800575e:	2301      	movs	r3, #1
 8005760:	e09f      	b.n	80058a2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	685b      	ldr	r3, [r3, #4]
 8005768:	f003 0302 	and.w	r3, r3, #2
 800576c:	2b00      	cmp	r3, #0
 800576e:	d1e5      	bne.n	800573c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	7e1b      	ldrb	r3, [r3, #24]
 8005774:	2b01      	cmp	r3, #1
 8005776:	d108      	bne.n	800578a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	681a      	ldr	r2, [r3, #0]
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005786:	601a      	str	r2, [r3, #0]
 8005788:	e007      	b.n	800579a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	681a      	ldr	r2, [r3, #0]
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005798:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	7e5b      	ldrb	r3, [r3, #25]
 800579e:	2b01      	cmp	r3, #1
 80057a0:	d108      	bne.n	80057b4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	681a      	ldr	r2, [r3, #0]
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057b0:	601a      	str	r2, [r3, #0]
 80057b2:	e007      	b.n	80057c4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057c2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	7e9b      	ldrb	r3, [r3, #26]
 80057c8:	2b01      	cmp	r3, #1
 80057ca:	d108      	bne.n	80057de <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	681a      	ldr	r2, [r3, #0]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f042 0220 	orr.w	r2, r2, #32
 80057da:	601a      	str	r2, [r3, #0]
 80057dc:	e007      	b.n	80057ee <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f022 0220 	bic.w	r2, r2, #32
 80057ec:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	7edb      	ldrb	r3, [r3, #27]
 80057f2:	2b01      	cmp	r3, #1
 80057f4:	d108      	bne.n	8005808 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	681a      	ldr	r2, [r3, #0]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f022 0210 	bic.w	r2, r2, #16
 8005804:	601a      	str	r2, [r3, #0]
 8005806:	e007      	b.n	8005818 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	681a      	ldr	r2, [r3, #0]
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f042 0210 	orr.w	r2, r2, #16
 8005816:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	7f1b      	ldrb	r3, [r3, #28]
 800581c:	2b01      	cmp	r3, #1
 800581e:	d108      	bne.n	8005832 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	681a      	ldr	r2, [r3, #0]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f042 0208 	orr.w	r2, r2, #8
 800582e:	601a      	str	r2, [r3, #0]
 8005830:	e007      	b.n	8005842 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	681a      	ldr	r2, [r3, #0]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f022 0208 	bic.w	r2, r2, #8
 8005840:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	7f5b      	ldrb	r3, [r3, #29]
 8005846:	2b01      	cmp	r3, #1
 8005848:	d108      	bne.n	800585c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	681a      	ldr	r2, [r3, #0]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f042 0204 	orr.w	r2, r2, #4
 8005858:	601a      	str	r2, [r3, #0]
 800585a:	e007      	b.n	800586c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	681a      	ldr	r2, [r3, #0]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f022 0204 	bic.w	r2, r2, #4
 800586a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	689a      	ldr	r2, [r3, #8]
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	68db      	ldr	r3, [r3, #12]
 8005874:	431a      	orrs	r2, r3
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	691b      	ldr	r3, [r3, #16]
 800587a:	431a      	orrs	r2, r3
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	695b      	ldr	r3, [r3, #20]
 8005880:	ea42 0103 	orr.w	r1, r2, r3
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	1e5a      	subs	r2, r3, #1
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	430a      	orrs	r2, r1
 8005890:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2200      	movs	r2, #0
 8005896:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2201      	movs	r2, #1
 800589c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80058a0:	2300      	movs	r3, #0
}
 80058a2:	4618      	mov	r0, r3
 80058a4:	3710      	adds	r7, #16
 80058a6:	46bd      	mov	sp, r7
 80058a8:	bd80      	pop	{r7, pc}

080058aa <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80058aa:	b480      	push	{r7}
 80058ac:	b087      	sub	sp, #28
 80058ae:	af00      	add	r7, sp, #0
 80058b0:	6078      	str	r0, [r7, #4]
 80058b2:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058c0:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80058c2:	7cfb      	ldrb	r3, [r7, #19]
 80058c4:	2b01      	cmp	r3, #1
 80058c6:	d003      	beq.n	80058d0 <HAL_CAN_ConfigFilter+0x26>
 80058c8:	7cfb      	ldrb	r3, [r7, #19]
 80058ca:	2b02      	cmp	r3, #2
 80058cc:	f040 80aa 	bne.w	8005a24 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80058d6:	f043 0201 	orr.w	r2, r3, #1
 80058da:	697b      	ldr	r3, [r7, #20]
 80058dc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	695b      	ldr	r3, [r3, #20]
 80058e4:	f003 031f 	and.w	r3, r3, #31
 80058e8:	2201      	movs	r2, #1
 80058ea:	fa02 f303 	lsl.w	r3, r2, r3
 80058ee:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	43db      	mvns	r3, r3
 80058fa:	401a      	ands	r2, r3
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	69db      	ldr	r3, [r3, #28]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d123      	bne.n	8005952 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	43db      	mvns	r3, r3
 8005914:	401a      	ands	r2, r3
 8005916:	697b      	ldr	r3, [r7, #20]
 8005918:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	68db      	ldr	r3, [r3, #12]
 8005920:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005928:	683a      	ldr	r2, [r7, #0]
 800592a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800592c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800592e:	697b      	ldr	r3, [r7, #20]
 8005930:	3248      	adds	r2, #72	; 0x48
 8005932:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005946:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005948:	6979      	ldr	r1, [r7, #20]
 800594a:	3348      	adds	r3, #72	; 0x48
 800594c:	00db      	lsls	r3, r3, #3
 800594e:	440b      	add	r3, r1
 8005950:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	69db      	ldr	r3, [r3, #28]
 8005956:	2b01      	cmp	r3, #1
 8005958:	d122      	bne.n	80059a0 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800595a:	697b      	ldr	r3, [r7, #20]
 800595c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	431a      	orrs	r2, r3
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	685b      	ldr	r3, [r3, #4]
 8005974:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005976:	683a      	ldr	r2, [r7, #0]
 8005978:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800597a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	3248      	adds	r2, #72	; 0x48
 8005980:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	689b      	ldr	r3, [r3, #8]
 8005988:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	68db      	ldr	r3, [r3, #12]
 800598e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005994:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005996:	6979      	ldr	r1, [r7, #20]
 8005998:	3348      	adds	r3, #72	; 0x48
 800599a:	00db      	lsls	r3, r3, #3
 800599c:	440b      	add	r3, r1
 800599e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	699b      	ldr	r3, [r3, #24]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d109      	bne.n	80059bc <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80059a8:	697b      	ldr	r3, [r7, #20]
 80059aa:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	43db      	mvns	r3, r3
 80059b2:	401a      	ands	r2, r3
 80059b4:	697b      	ldr	r3, [r7, #20]
 80059b6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80059ba:	e007      	b.n	80059cc <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	431a      	orrs	r2, r3
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	691b      	ldr	r3, [r3, #16]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d109      	bne.n	80059e8 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80059d4:	697b      	ldr	r3, [r7, #20]
 80059d6:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	43db      	mvns	r3, r3
 80059de:	401a      	ands	r2, r3
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80059e6:	e007      	b.n	80059f8 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80059e8:	697b      	ldr	r3, [r7, #20]
 80059ea:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	431a      	orrs	r2, r3
 80059f2:	697b      	ldr	r3, [r7, #20]
 80059f4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	6a1b      	ldr	r3, [r3, #32]
 80059fc:	2b01      	cmp	r3, #1
 80059fe:	d107      	bne.n	8005a10 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8005a00:	697b      	ldr	r3, [r7, #20]
 8005a02:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	431a      	orrs	r2, r3
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005a16:	f023 0201 	bic.w	r2, r3, #1
 8005a1a:	697b      	ldr	r3, [r7, #20]
 8005a1c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8005a20:	2300      	movs	r3, #0
 8005a22:	e006      	b.n	8005a32 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a28:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005a30:	2301      	movs	r3, #1
  }
}
 8005a32:	4618      	mov	r0, r3
 8005a34:	371c      	adds	r7, #28
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bc80      	pop	{r7}
 8005a3a:	4770      	bx	lr

08005a3c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b084      	sub	sp, #16
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a4a:	b2db      	uxtb	r3, r3
 8005a4c:	2b01      	cmp	r3, #1
 8005a4e:	d12e      	bne.n	8005aae <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2202      	movs	r2, #2
 8005a54:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	681a      	ldr	r2, [r3, #0]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f022 0201 	bic.w	r2, r2, #1
 8005a66:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005a68:	f7fe fe88 	bl	800477c <HAL_GetTick>
 8005a6c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005a6e:	e012      	b.n	8005a96 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005a70:	f7fe fe84 	bl	800477c <HAL_GetTick>
 8005a74:	4602      	mov	r2, r0
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	1ad3      	subs	r3, r2, r3
 8005a7a:	2b0a      	cmp	r3, #10
 8005a7c:	d90b      	bls.n	8005a96 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a82:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2205      	movs	r2, #5
 8005a8e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8005a92:	2301      	movs	r3, #1
 8005a94:	e012      	b.n	8005abc <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	f003 0301 	and.w	r3, r3, #1
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d1e5      	bne.n	8005a70 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8005aaa:	2300      	movs	r3, #0
 8005aac:	e006      	b.n	8005abc <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ab2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
  }
}
 8005abc:	4618      	mov	r0, r3
 8005abe:	3710      	adds	r7, #16
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}

08005ac4 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b089      	sub	sp, #36	; 0x24
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	60f8      	str	r0, [r7, #12]
 8005acc:	60b9      	str	r1, [r7, #8]
 8005ace:	607a      	str	r2, [r7, #4]
 8005ad0:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ad8:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	689b      	ldr	r3, [r3, #8]
 8005ae0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8005ae2:	7ffb      	ldrb	r3, [r7, #31]
 8005ae4:	2b01      	cmp	r3, #1
 8005ae6:	d003      	beq.n	8005af0 <HAL_CAN_AddTxMessage+0x2c>
 8005ae8:	7ffb      	ldrb	r3, [r7, #31]
 8005aea:	2b02      	cmp	r3, #2
 8005aec:	f040 80ad 	bne.w	8005c4a <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005af0:	69bb      	ldr	r3, [r7, #24]
 8005af2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d10a      	bne.n	8005b10 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005afa:	69bb      	ldr	r3, [r7, #24]
 8005afc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d105      	bne.n	8005b10 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8005b04:	69bb      	ldr	r3, [r7, #24]
 8005b06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	f000 8095 	beq.w	8005c3a <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8005b10:	69bb      	ldr	r3, [r7, #24]
 8005b12:	0e1b      	lsrs	r3, r3, #24
 8005b14:	f003 0303 	and.w	r3, r3, #3
 8005b18:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	409a      	lsls	r2, r3
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8005b24:	68bb      	ldr	r3, [r7, #8]
 8005b26:	689b      	ldr	r3, [r3, #8]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d10d      	bne.n	8005b48 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005b36:	68f9      	ldr	r1, [r7, #12]
 8005b38:	6809      	ldr	r1, [r1, #0]
 8005b3a:	431a      	orrs	r2, r3
 8005b3c:	697b      	ldr	r3, [r7, #20]
 8005b3e:	3318      	adds	r3, #24
 8005b40:	011b      	lsls	r3, r3, #4
 8005b42:	440b      	add	r3, r1
 8005b44:	601a      	str	r2, [r3, #0]
 8005b46:	e00f      	b.n	8005b68 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005b52:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005b58:	68f9      	ldr	r1, [r7, #12]
 8005b5a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8005b5c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005b5e:	697b      	ldr	r3, [r7, #20]
 8005b60:	3318      	adds	r3, #24
 8005b62:	011b      	lsls	r3, r3, #4
 8005b64:	440b      	add	r3, r1
 8005b66:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	6819      	ldr	r1, [r3, #0]
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	691a      	ldr	r2, [r3, #16]
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	3318      	adds	r3, #24
 8005b74:	011b      	lsls	r3, r3, #4
 8005b76:	440b      	add	r3, r1
 8005b78:	3304      	adds	r3, #4
 8005b7a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	7d1b      	ldrb	r3, [r3, #20]
 8005b80:	2b01      	cmp	r3, #1
 8005b82:	d111      	bne.n	8005ba8 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681a      	ldr	r2, [r3, #0]
 8005b88:	697b      	ldr	r3, [r7, #20]
 8005b8a:	3318      	adds	r3, #24
 8005b8c:	011b      	lsls	r3, r3, #4
 8005b8e:	4413      	add	r3, r2
 8005b90:	3304      	adds	r3, #4
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	68fa      	ldr	r2, [r7, #12]
 8005b96:	6811      	ldr	r1, [r2, #0]
 8005b98:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005b9c:	697b      	ldr	r3, [r7, #20]
 8005b9e:	3318      	adds	r3, #24
 8005ba0:	011b      	lsls	r3, r3, #4
 8005ba2:	440b      	add	r3, r1
 8005ba4:	3304      	adds	r3, #4
 8005ba6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	3307      	adds	r3, #7
 8005bac:	781b      	ldrb	r3, [r3, #0]
 8005bae:	061a      	lsls	r2, r3, #24
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	3306      	adds	r3, #6
 8005bb4:	781b      	ldrb	r3, [r3, #0]
 8005bb6:	041b      	lsls	r3, r3, #16
 8005bb8:	431a      	orrs	r2, r3
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	3305      	adds	r3, #5
 8005bbe:	781b      	ldrb	r3, [r3, #0]
 8005bc0:	021b      	lsls	r3, r3, #8
 8005bc2:	4313      	orrs	r3, r2
 8005bc4:	687a      	ldr	r2, [r7, #4]
 8005bc6:	3204      	adds	r2, #4
 8005bc8:	7812      	ldrb	r2, [r2, #0]
 8005bca:	4610      	mov	r0, r2
 8005bcc:	68fa      	ldr	r2, [r7, #12]
 8005bce:	6811      	ldr	r1, [r2, #0]
 8005bd0:	ea43 0200 	orr.w	r2, r3, r0
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	011b      	lsls	r3, r3, #4
 8005bd8:	440b      	add	r3, r1
 8005bda:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8005bde:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	3303      	adds	r3, #3
 8005be4:	781b      	ldrb	r3, [r3, #0]
 8005be6:	061a      	lsls	r2, r3, #24
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	3302      	adds	r3, #2
 8005bec:	781b      	ldrb	r3, [r3, #0]
 8005bee:	041b      	lsls	r3, r3, #16
 8005bf0:	431a      	orrs	r2, r3
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	3301      	adds	r3, #1
 8005bf6:	781b      	ldrb	r3, [r3, #0]
 8005bf8:	021b      	lsls	r3, r3, #8
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	687a      	ldr	r2, [r7, #4]
 8005bfe:	7812      	ldrb	r2, [r2, #0]
 8005c00:	4610      	mov	r0, r2
 8005c02:	68fa      	ldr	r2, [r7, #12]
 8005c04:	6811      	ldr	r1, [r2, #0]
 8005c06:	ea43 0200 	orr.w	r2, r3, r0
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	011b      	lsls	r3, r3, #4
 8005c0e:	440b      	add	r3, r1
 8005c10:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8005c14:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681a      	ldr	r2, [r3, #0]
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	3318      	adds	r3, #24
 8005c1e:	011b      	lsls	r3, r3, #4
 8005c20:	4413      	add	r3, r2
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	68fa      	ldr	r2, [r7, #12]
 8005c26:	6811      	ldr	r1, [r2, #0]
 8005c28:	f043 0201 	orr.w	r2, r3, #1
 8005c2c:	697b      	ldr	r3, [r7, #20]
 8005c2e:	3318      	adds	r3, #24
 8005c30:	011b      	lsls	r3, r3, #4
 8005c32:	440b      	add	r3, r1
 8005c34:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8005c36:	2300      	movs	r3, #0
 8005c38:	e00e      	b.n	8005c58 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c3e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8005c46:	2301      	movs	r3, #1
 8005c48:	e006      	b.n	8005c58 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c4e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005c56:	2301      	movs	r3, #1
  }
}
 8005c58:	4618      	mov	r0, r3
 8005c5a:	3724      	adds	r7, #36	; 0x24
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	bc80      	pop	{r7}
 8005c60:	4770      	bx	lr

08005c62 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8005c62:	b480      	push	{r7}
 8005c64:	b087      	sub	sp, #28
 8005c66:	af00      	add	r7, sp, #0
 8005c68:	60f8      	str	r0, [r7, #12]
 8005c6a:	60b9      	str	r1, [r7, #8]
 8005c6c:	607a      	str	r2, [r7, #4]
 8005c6e:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005c76:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005c78:	7dfb      	ldrb	r3, [r7, #23]
 8005c7a:	2b01      	cmp	r3, #1
 8005c7c:	d003      	beq.n	8005c86 <HAL_CAN_GetRxMessage+0x24>
 8005c7e:	7dfb      	ldrb	r3, [r7, #23]
 8005c80:	2b02      	cmp	r3, #2
 8005c82:	f040 8103 	bne.w	8005e8c <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d10e      	bne.n	8005caa <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	68db      	ldr	r3, [r3, #12]
 8005c92:	f003 0303 	and.w	r3, r3, #3
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d116      	bne.n	8005cc8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c9e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	e0f7      	b.n	8005e9a <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	691b      	ldr	r3, [r3, #16]
 8005cb0:	f003 0303 	and.w	r3, r3, #3
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d107      	bne.n	8005cc8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cbc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	e0e8      	b.n	8005e9a <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681a      	ldr	r2, [r3, #0]
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	331b      	adds	r3, #27
 8005cd0:	011b      	lsls	r3, r3, #4
 8005cd2:	4413      	add	r3, r2
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f003 0204 	and.w	r2, r3, #4
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	689b      	ldr	r3, [r3, #8]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d10c      	bne.n	8005d00 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681a      	ldr	r2, [r3, #0]
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	331b      	adds	r3, #27
 8005cee:	011b      	lsls	r3, r3, #4
 8005cf0:	4413      	add	r3, r2
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	0d5b      	lsrs	r3, r3, #21
 8005cf6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	601a      	str	r2, [r3, #0]
 8005cfe:	e00b      	b.n	8005d18 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681a      	ldr	r2, [r3, #0]
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	331b      	adds	r3, #27
 8005d08:	011b      	lsls	r3, r3, #4
 8005d0a:	4413      	add	r3, r2
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	08db      	lsrs	r3, r3, #3
 8005d10:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681a      	ldr	r2, [r3, #0]
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	331b      	adds	r3, #27
 8005d20:	011b      	lsls	r3, r3, #4
 8005d22:	4413      	add	r3, r2
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f003 0202 	and.w	r2, r3, #2
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681a      	ldr	r2, [r3, #0]
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	331b      	adds	r3, #27
 8005d36:	011b      	lsls	r3, r3, #4
 8005d38:	4413      	add	r3, r2
 8005d3a:	3304      	adds	r3, #4
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f003 0308 	and.w	r3, r3, #8
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d003      	beq.n	8005d4e <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2208      	movs	r2, #8
 8005d4a:	611a      	str	r2, [r3, #16]
 8005d4c:	e00b      	b.n	8005d66 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681a      	ldr	r2, [r3, #0]
 8005d52:	68bb      	ldr	r3, [r7, #8]
 8005d54:	331b      	adds	r3, #27
 8005d56:	011b      	lsls	r3, r3, #4
 8005d58:	4413      	add	r3, r2
 8005d5a:	3304      	adds	r3, #4
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f003 020f 	and.w	r2, r3, #15
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681a      	ldr	r2, [r3, #0]
 8005d6a:	68bb      	ldr	r3, [r7, #8]
 8005d6c:	331b      	adds	r3, #27
 8005d6e:	011b      	lsls	r3, r3, #4
 8005d70:	4413      	add	r3, r2
 8005d72:	3304      	adds	r3, #4
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	0a1b      	lsrs	r3, r3, #8
 8005d78:	b2da      	uxtb	r2, r3
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681a      	ldr	r2, [r3, #0]
 8005d82:	68bb      	ldr	r3, [r7, #8]
 8005d84:	331b      	adds	r3, #27
 8005d86:	011b      	lsls	r3, r3, #4
 8005d88:	4413      	add	r3, r2
 8005d8a:	3304      	adds	r3, #4
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	0c1b      	lsrs	r3, r3, #16
 8005d90:	b29a      	uxth	r2, r3
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681a      	ldr	r2, [r3, #0]
 8005d9a:	68bb      	ldr	r3, [r7, #8]
 8005d9c:	011b      	lsls	r3, r3, #4
 8005d9e:	4413      	add	r3, r2
 8005da0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	b2da      	uxtb	r2, r3
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	011b      	lsls	r3, r3, #4
 8005db4:	4413      	add	r3, r2
 8005db6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	0a1a      	lsrs	r2, r3, #8
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	3301      	adds	r3, #1
 8005dc2:	b2d2      	uxtb	r2, r2
 8005dc4:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681a      	ldr	r2, [r3, #0]
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	011b      	lsls	r3, r3, #4
 8005dce:	4413      	add	r3, r2
 8005dd0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	0c1a      	lsrs	r2, r3, #16
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	3302      	adds	r3, #2
 8005ddc:	b2d2      	uxtb	r2, r2
 8005dde:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	011b      	lsls	r3, r3, #4
 8005de8:	4413      	add	r3, r2
 8005dea:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	0e1a      	lsrs	r2, r3, #24
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	3303      	adds	r3, #3
 8005df6:	b2d2      	uxtb	r2, r2
 8005df8:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681a      	ldr	r2, [r3, #0]
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	011b      	lsls	r3, r3, #4
 8005e02:	4413      	add	r3, r2
 8005e04:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005e08:	681a      	ldr	r2, [r3, #0]
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	3304      	adds	r3, #4
 8005e0e:	b2d2      	uxtb	r2, r2
 8005e10:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681a      	ldr	r2, [r3, #0]
 8005e16:	68bb      	ldr	r3, [r7, #8]
 8005e18:	011b      	lsls	r3, r3, #4
 8005e1a:	4413      	add	r3, r2
 8005e1c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	0a1a      	lsrs	r2, r3, #8
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	3305      	adds	r3, #5
 8005e28:	b2d2      	uxtb	r2, r2
 8005e2a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681a      	ldr	r2, [r3, #0]
 8005e30:	68bb      	ldr	r3, [r7, #8]
 8005e32:	011b      	lsls	r3, r3, #4
 8005e34:	4413      	add	r3, r2
 8005e36:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	0c1a      	lsrs	r2, r3, #16
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	3306      	adds	r3, #6
 8005e42:	b2d2      	uxtb	r2, r2
 8005e44:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681a      	ldr	r2, [r3, #0]
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	011b      	lsls	r3, r3, #4
 8005e4e:	4413      	add	r3, r2
 8005e50:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	0e1a      	lsrs	r2, r3, #24
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	3307      	adds	r3, #7
 8005e5c:	b2d2      	uxtb	r2, r2
 8005e5e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d108      	bne.n	8005e78 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	68da      	ldr	r2, [r3, #12]
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f042 0220 	orr.w	r2, r2, #32
 8005e74:	60da      	str	r2, [r3, #12]
 8005e76:	e007      	b.n	8005e88 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	691a      	ldr	r2, [r3, #16]
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f042 0220 	orr.w	r2, r2, #32
 8005e86:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005e88:	2300      	movs	r3, #0
 8005e8a:	e006      	b.n	8005e9a <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e90:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005e98:	2301      	movs	r3, #1
  }
}
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	371c      	adds	r7, #28
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bc80      	pop	{r7}
 8005ea2:	4770      	bx	lr

08005ea4 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b085      	sub	sp, #20
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
 8005eac:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005eb4:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8005eb6:	7bfb      	ldrb	r3, [r7, #15]
 8005eb8:	2b01      	cmp	r3, #1
 8005eba:	d002      	beq.n	8005ec2 <HAL_CAN_ActivateNotification+0x1e>
 8005ebc:	7bfb      	ldrb	r3, [r7, #15]
 8005ebe:	2b02      	cmp	r3, #2
 8005ec0:	d109      	bne.n	8005ed6 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	6959      	ldr	r1, [r3, #20]
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	683a      	ldr	r2, [r7, #0]
 8005ece:	430a      	orrs	r2, r1
 8005ed0:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	e006      	b.n	8005ee4 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eda:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005ee2:	2301      	movs	r3, #1
  }
}
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	3714      	adds	r7, #20
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bc80      	pop	{r7}
 8005eec:	4770      	bx	lr

08005eee <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8005eee:	b580      	push	{r7, lr}
 8005ef0:	b08a      	sub	sp, #40	; 0x28
 8005ef2:	af00      	add	r7, sp, #0
 8005ef4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	695b      	ldr	r3, [r3, #20]
 8005f00:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	689b      	ldr	r3, [r3, #8]
 8005f10:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	68db      	ldr	r3, [r3, #12]
 8005f18:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	691b      	ldr	r3, [r3, #16]
 8005f20:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	699b      	ldr	r3, [r3, #24]
 8005f28:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8005f2a:	6a3b      	ldr	r3, [r7, #32]
 8005f2c:	f003 0301 	and.w	r3, r3, #1
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d07c      	beq.n	800602e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8005f34:	69bb      	ldr	r3, [r7, #24]
 8005f36:	f003 0301 	and.w	r3, r3, #1
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d023      	beq.n	8005f86 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	2201      	movs	r2, #1
 8005f44:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8005f46:	69bb      	ldr	r3, [r7, #24]
 8005f48:	f003 0302 	and.w	r3, r3, #2
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d003      	beq.n	8005f58 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8005f50:	6878      	ldr	r0, [r7, #4]
 8005f52:	f000 f983 	bl	800625c <HAL_CAN_TxMailbox0CompleteCallback>
 8005f56:	e016      	b.n	8005f86 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8005f58:	69bb      	ldr	r3, [r7, #24]
 8005f5a:	f003 0304 	and.w	r3, r3, #4
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d004      	beq.n	8005f6c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f64:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005f68:	627b      	str	r3, [r7, #36]	; 0x24
 8005f6a:	e00c      	b.n	8005f86 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8005f6c:	69bb      	ldr	r3, [r7, #24]
 8005f6e:	f003 0308 	and.w	r3, r3, #8
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d004      	beq.n	8005f80 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8005f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f78:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005f7c:	627b      	str	r3, [r7, #36]	; 0x24
 8005f7e:	e002      	b.n	8005f86 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8005f80:	6878      	ldr	r0, [r7, #4]
 8005f82:	f000 f986 	bl	8006292 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005f86:	69bb      	ldr	r3, [r7, #24]
 8005f88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d024      	beq.n	8005fda <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005f98:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8005f9a:	69bb      	ldr	r3, [r7, #24]
 8005f9c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d003      	beq.n	8005fac <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8005fa4:	6878      	ldr	r0, [r7, #4]
 8005fa6:	f000 f962 	bl	800626e <HAL_CAN_TxMailbox1CompleteCallback>
 8005faa:	e016      	b.n	8005fda <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8005fac:	69bb      	ldr	r3, [r7, #24]
 8005fae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d004      	beq.n	8005fc0 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8005fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fb8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005fbc:	627b      	str	r3, [r7, #36]	; 0x24
 8005fbe:	e00c      	b.n	8005fda <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8005fc0:	69bb      	ldr	r3, [r7, #24]
 8005fc2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d004      	beq.n	8005fd4 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8005fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fcc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005fd0:	627b      	str	r3, [r7, #36]	; 0x24
 8005fd2:	e002      	b.n	8005fda <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8005fd4:	6878      	ldr	r0, [r7, #4]
 8005fd6:	f000 f965 	bl	80062a4 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8005fda:	69bb      	ldr	r3, [r7, #24]
 8005fdc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d024      	beq.n	800602e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005fec:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8005fee:	69bb      	ldr	r3, [r7, #24]
 8005ff0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d003      	beq.n	8006000 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8005ff8:	6878      	ldr	r0, [r7, #4]
 8005ffa:	f000 f941 	bl	8006280 <HAL_CAN_TxMailbox2CompleteCallback>
 8005ffe:	e016      	b.n	800602e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8006000:	69bb      	ldr	r3, [r7, #24]
 8006002:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006006:	2b00      	cmp	r3, #0
 8006008:	d004      	beq.n	8006014 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800600a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800600c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006010:	627b      	str	r3, [r7, #36]	; 0x24
 8006012:	e00c      	b.n	800602e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8006014:	69bb      	ldr	r3, [r7, #24]
 8006016:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800601a:	2b00      	cmp	r3, #0
 800601c:	d004      	beq.n	8006028 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800601e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006020:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006024:	627b      	str	r3, [r7, #36]	; 0x24
 8006026:	e002      	b.n	800602e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8006028:	6878      	ldr	r0, [r7, #4]
 800602a:	f000 f944 	bl	80062b6 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800602e:	6a3b      	ldr	r3, [r7, #32]
 8006030:	f003 0308 	and.w	r3, r3, #8
 8006034:	2b00      	cmp	r3, #0
 8006036:	d00c      	beq.n	8006052 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8006038:	697b      	ldr	r3, [r7, #20]
 800603a:	f003 0310 	and.w	r3, r3, #16
 800603e:	2b00      	cmp	r3, #0
 8006040:	d007      	beq.n	8006052 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8006042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006044:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006048:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	2210      	movs	r2, #16
 8006050:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8006052:	6a3b      	ldr	r3, [r7, #32]
 8006054:	f003 0304 	and.w	r3, r3, #4
 8006058:	2b00      	cmp	r3, #0
 800605a:	d00b      	beq.n	8006074 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	f003 0308 	and.w	r3, r3, #8
 8006062:	2b00      	cmp	r3, #0
 8006064:	d006      	beq.n	8006074 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	2208      	movs	r2, #8
 800606c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800606e:	6878      	ldr	r0, [r7, #4]
 8006070:	f000 f92a 	bl	80062c8 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8006074:	6a3b      	ldr	r3, [r7, #32]
 8006076:	f003 0302 	and.w	r3, r3, #2
 800607a:	2b00      	cmp	r3, #0
 800607c:	d009      	beq.n	8006092 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	68db      	ldr	r3, [r3, #12]
 8006084:	f003 0303 	and.w	r3, r3, #3
 8006088:	2b00      	cmp	r3, #0
 800608a:	d002      	beq.n	8006092 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800608c:	6878      	ldr	r0, [r7, #4]
 800608e:	f7fb fd19 	bl	8001ac4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8006092:	6a3b      	ldr	r3, [r7, #32]
 8006094:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006098:	2b00      	cmp	r3, #0
 800609a:	d00c      	beq.n	80060b6 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800609c:	693b      	ldr	r3, [r7, #16]
 800609e:	f003 0310 	and.w	r3, r3, #16
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d007      	beq.n	80060b6 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80060a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060a8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80060ac:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	2210      	movs	r2, #16
 80060b4:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80060b6:	6a3b      	ldr	r3, [r7, #32]
 80060b8:	f003 0320 	and.w	r3, r3, #32
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d00b      	beq.n	80060d8 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80060c0:	693b      	ldr	r3, [r7, #16]
 80060c2:	f003 0308 	and.w	r3, r3, #8
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d006      	beq.n	80060d8 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	2208      	movs	r2, #8
 80060d0:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f000 f90a 	bl	80062ec <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80060d8:	6a3b      	ldr	r3, [r7, #32]
 80060da:	f003 0310 	and.w	r3, r3, #16
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d009      	beq.n	80060f6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	691b      	ldr	r3, [r3, #16]
 80060e8:	f003 0303 	and.w	r3, r3, #3
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d002      	beq.n	80060f6 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80060f0:	6878      	ldr	r0, [r7, #4]
 80060f2:	f000 f8f2 	bl	80062da <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80060f6:	6a3b      	ldr	r3, [r7, #32]
 80060f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d00b      	beq.n	8006118 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8006100:	69fb      	ldr	r3, [r7, #28]
 8006102:	f003 0310 	and.w	r3, r3, #16
 8006106:	2b00      	cmp	r3, #0
 8006108:	d006      	beq.n	8006118 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	2210      	movs	r2, #16
 8006110:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8006112:	6878      	ldr	r0, [r7, #4]
 8006114:	f000 f8f3 	bl	80062fe <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8006118:	6a3b      	ldr	r3, [r7, #32]
 800611a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800611e:	2b00      	cmp	r3, #0
 8006120:	d00b      	beq.n	800613a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8006122:	69fb      	ldr	r3, [r7, #28]
 8006124:	f003 0308 	and.w	r3, r3, #8
 8006128:	2b00      	cmp	r3, #0
 800612a:	d006      	beq.n	800613a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	2208      	movs	r2, #8
 8006132:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f000 f8eb 	bl	8006310 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800613a:	6a3b      	ldr	r3, [r7, #32]
 800613c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006140:	2b00      	cmp	r3, #0
 8006142:	d07b      	beq.n	800623c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8006144:	69fb      	ldr	r3, [r7, #28]
 8006146:	f003 0304 	and.w	r3, r3, #4
 800614a:	2b00      	cmp	r3, #0
 800614c:	d072      	beq.n	8006234 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800614e:	6a3b      	ldr	r3, [r7, #32]
 8006150:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006154:	2b00      	cmp	r3, #0
 8006156:	d008      	beq.n	800616a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800615e:	2b00      	cmp	r3, #0
 8006160:	d003      	beq.n	800616a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8006162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006164:	f043 0301 	orr.w	r3, r3, #1
 8006168:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800616a:	6a3b      	ldr	r3, [r7, #32]
 800616c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006170:	2b00      	cmp	r3, #0
 8006172:	d008      	beq.n	8006186 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800617a:	2b00      	cmp	r3, #0
 800617c:	d003      	beq.n	8006186 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800617e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006180:	f043 0302 	orr.w	r3, r3, #2
 8006184:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006186:	6a3b      	ldr	r3, [r7, #32]
 8006188:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800618c:	2b00      	cmp	r3, #0
 800618e:	d008      	beq.n	80061a2 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006196:	2b00      	cmp	r3, #0
 8006198:	d003      	beq.n	80061a2 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800619a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800619c:	f043 0304 	orr.w	r3, r3, #4
 80061a0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80061a2:	6a3b      	ldr	r3, [r7, #32]
 80061a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d043      	beq.n	8006234 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d03e      	beq.n	8006234 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80061bc:	2b60      	cmp	r3, #96	; 0x60
 80061be:	d02b      	beq.n	8006218 <HAL_CAN_IRQHandler+0x32a>
 80061c0:	2b60      	cmp	r3, #96	; 0x60
 80061c2:	d82e      	bhi.n	8006222 <HAL_CAN_IRQHandler+0x334>
 80061c4:	2b50      	cmp	r3, #80	; 0x50
 80061c6:	d022      	beq.n	800620e <HAL_CAN_IRQHandler+0x320>
 80061c8:	2b50      	cmp	r3, #80	; 0x50
 80061ca:	d82a      	bhi.n	8006222 <HAL_CAN_IRQHandler+0x334>
 80061cc:	2b40      	cmp	r3, #64	; 0x40
 80061ce:	d019      	beq.n	8006204 <HAL_CAN_IRQHandler+0x316>
 80061d0:	2b40      	cmp	r3, #64	; 0x40
 80061d2:	d826      	bhi.n	8006222 <HAL_CAN_IRQHandler+0x334>
 80061d4:	2b30      	cmp	r3, #48	; 0x30
 80061d6:	d010      	beq.n	80061fa <HAL_CAN_IRQHandler+0x30c>
 80061d8:	2b30      	cmp	r3, #48	; 0x30
 80061da:	d822      	bhi.n	8006222 <HAL_CAN_IRQHandler+0x334>
 80061dc:	2b10      	cmp	r3, #16
 80061de:	d002      	beq.n	80061e6 <HAL_CAN_IRQHandler+0x2f8>
 80061e0:	2b20      	cmp	r3, #32
 80061e2:	d005      	beq.n	80061f0 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80061e4:	e01d      	b.n	8006222 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80061e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061e8:	f043 0308 	orr.w	r3, r3, #8
 80061ec:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80061ee:	e019      	b.n	8006224 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80061f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061f2:	f043 0310 	orr.w	r3, r3, #16
 80061f6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80061f8:	e014      	b.n	8006224 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80061fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061fc:	f043 0320 	orr.w	r3, r3, #32
 8006200:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006202:	e00f      	b.n	8006224 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8006204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006206:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800620a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800620c:	e00a      	b.n	8006224 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800620e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006210:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006214:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006216:	e005      	b.n	8006224 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8006218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800621a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800621e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006220:	e000      	b.n	8006224 <HAL_CAN_IRQHandler+0x336>
            break;
 8006222:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	699a      	ldr	r2, [r3, #24]
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006232:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	2204      	movs	r2, #4
 800623a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800623c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800623e:	2b00      	cmp	r3, #0
 8006240:	d008      	beq.n	8006254 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006248:	431a      	orrs	r2, r3
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800624e:	6878      	ldr	r0, [r7, #4]
 8006250:	f000 f867 	bl	8006322 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8006254:	bf00      	nop
 8006256:	3728      	adds	r7, #40	; 0x28
 8006258:	46bd      	mov	sp, r7
 800625a:	bd80      	pop	{r7, pc}

0800625c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800625c:	b480      	push	{r7}
 800625e:	b083      	sub	sp, #12
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8006264:	bf00      	nop
 8006266:	370c      	adds	r7, #12
 8006268:	46bd      	mov	sp, r7
 800626a:	bc80      	pop	{r7}
 800626c:	4770      	bx	lr

0800626e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800626e:	b480      	push	{r7}
 8006270:	b083      	sub	sp, #12
 8006272:	af00      	add	r7, sp, #0
 8006274:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8006276:	bf00      	nop
 8006278:	370c      	adds	r7, #12
 800627a:	46bd      	mov	sp, r7
 800627c:	bc80      	pop	{r7}
 800627e:	4770      	bx	lr

08006280 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006280:	b480      	push	{r7}
 8006282:	b083      	sub	sp, #12
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8006288:	bf00      	nop
 800628a:	370c      	adds	r7, #12
 800628c:	46bd      	mov	sp, r7
 800628e:	bc80      	pop	{r7}
 8006290:	4770      	bx	lr

08006292 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006292:	b480      	push	{r7}
 8006294:	b083      	sub	sp, #12
 8006296:	af00      	add	r7, sp, #0
 8006298:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800629a:	bf00      	nop
 800629c:	370c      	adds	r7, #12
 800629e:	46bd      	mov	sp, r7
 80062a0:	bc80      	pop	{r7}
 80062a2:	4770      	bx	lr

080062a4 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80062a4:	b480      	push	{r7}
 80062a6:	b083      	sub	sp, #12
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80062ac:	bf00      	nop
 80062ae:	370c      	adds	r7, #12
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bc80      	pop	{r7}
 80062b4:	4770      	bx	lr

080062b6 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80062b6:	b480      	push	{r7}
 80062b8:	b083      	sub	sp, #12
 80062ba:	af00      	add	r7, sp, #0
 80062bc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80062be:	bf00      	nop
 80062c0:	370c      	adds	r7, #12
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bc80      	pop	{r7}
 80062c6:	4770      	bx	lr

080062c8 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b083      	sub	sp, #12
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80062d0:	bf00      	nop
 80062d2:	370c      	adds	r7, #12
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bc80      	pop	{r7}
 80062d8:	4770      	bx	lr

080062da <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80062da:	b480      	push	{r7}
 80062dc:	b083      	sub	sp, #12
 80062de:	af00      	add	r7, sp, #0
 80062e0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80062e2:	bf00      	nop
 80062e4:	370c      	adds	r7, #12
 80062e6:	46bd      	mov	sp, r7
 80062e8:	bc80      	pop	{r7}
 80062ea:	4770      	bx	lr

080062ec <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80062ec:	b480      	push	{r7}
 80062ee:	b083      	sub	sp, #12
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80062f4:	bf00      	nop
 80062f6:	370c      	adds	r7, #12
 80062f8:	46bd      	mov	sp, r7
 80062fa:	bc80      	pop	{r7}
 80062fc:	4770      	bx	lr

080062fe <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80062fe:	b480      	push	{r7}
 8006300:	b083      	sub	sp, #12
 8006302:	af00      	add	r7, sp, #0
 8006304:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8006306:	bf00      	nop
 8006308:	370c      	adds	r7, #12
 800630a:	46bd      	mov	sp, r7
 800630c:	bc80      	pop	{r7}
 800630e:	4770      	bx	lr

08006310 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8006310:	b480      	push	{r7}
 8006312:	b083      	sub	sp, #12
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8006318:	bf00      	nop
 800631a:	370c      	adds	r7, #12
 800631c:	46bd      	mov	sp, r7
 800631e:	bc80      	pop	{r7}
 8006320:	4770      	bx	lr

08006322 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8006322:	b480      	push	{r7}
 8006324:	b083      	sub	sp, #12
 8006326:	af00      	add	r7, sp, #0
 8006328:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800632a:	bf00      	nop
 800632c:	370c      	adds	r7, #12
 800632e:	46bd      	mov	sp, r7
 8006330:	bc80      	pop	{r7}
 8006332:	4770      	bx	lr

08006334 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006334:	b480      	push	{r7}
 8006336:	b085      	sub	sp, #20
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	f003 0307 	and.w	r3, r3, #7
 8006342:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006344:	4b0c      	ldr	r3, [pc, #48]	; (8006378 <__NVIC_SetPriorityGrouping+0x44>)
 8006346:	68db      	ldr	r3, [r3, #12]
 8006348:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800634a:	68ba      	ldr	r2, [r7, #8]
 800634c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006350:	4013      	ands	r3, r2
 8006352:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006358:	68bb      	ldr	r3, [r7, #8]
 800635a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800635c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006360:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006364:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006366:	4a04      	ldr	r2, [pc, #16]	; (8006378 <__NVIC_SetPriorityGrouping+0x44>)
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	60d3      	str	r3, [r2, #12]
}
 800636c:	bf00      	nop
 800636e:	3714      	adds	r7, #20
 8006370:	46bd      	mov	sp, r7
 8006372:	bc80      	pop	{r7}
 8006374:	4770      	bx	lr
 8006376:	bf00      	nop
 8006378:	e000ed00 	.word	0xe000ed00

0800637c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800637c:	b480      	push	{r7}
 800637e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006380:	4b04      	ldr	r3, [pc, #16]	; (8006394 <__NVIC_GetPriorityGrouping+0x18>)
 8006382:	68db      	ldr	r3, [r3, #12]
 8006384:	0a1b      	lsrs	r3, r3, #8
 8006386:	f003 0307 	and.w	r3, r3, #7
}
 800638a:	4618      	mov	r0, r3
 800638c:	46bd      	mov	sp, r7
 800638e:	bc80      	pop	{r7}
 8006390:	4770      	bx	lr
 8006392:	bf00      	nop
 8006394:	e000ed00 	.word	0xe000ed00

08006398 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006398:	b480      	push	{r7}
 800639a:	b083      	sub	sp, #12
 800639c:	af00      	add	r7, sp, #0
 800639e:	4603      	mov	r3, r0
 80063a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80063a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	db0b      	blt.n	80063c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80063aa:	79fb      	ldrb	r3, [r7, #7]
 80063ac:	f003 021f 	and.w	r2, r3, #31
 80063b0:	4906      	ldr	r1, [pc, #24]	; (80063cc <__NVIC_EnableIRQ+0x34>)
 80063b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063b6:	095b      	lsrs	r3, r3, #5
 80063b8:	2001      	movs	r0, #1
 80063ba:	fa00 f202 	lsl.w	r2, r0, r2
 80063be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80063c2:	bf00      	nop
 80063c4:	370c      	adds	r7, #12
 80063c6:	46bd      	mov	sp, r7
 80063c8:	bc80      	pop	{r7}
 80063ca:	4770      	bx	lr
 80063cc:	e000e100 	.word	0xe000e100

080063d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80063d0:	b480      	push	{r7}
 80063d2:	b083      	sub	sp, #12
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	4603      	mov	r3, r0
 80063d8:	6039      	str	r1, [r7, #0]
 80063da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80063dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	db0a      	blt.n	80063fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	b2da      	uxtb	r2, r3
 80063e8:	490c      	ldr	r1, [pc, #48]	; (800641c <__NVIC_SetPriority+0x4c>)
 80063ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063ee:	0112      	lsls	r2, r2, #4
 80063f0:	b2d2      	uxtb	r2, r2
 80063f2:	440b      	add	r3, r1
 80063f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80063f8:	e00a      	b.n	8006410 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	b2da      	uxtb	r2, r3
 80063fe:	4908      	ldr	r1, [pc, #32]	; (8006420 <__NVIC_SetPriority+0x50>)
 8006400:	79fb      	ldrb	r3, [r7, #7]
 8006402:	f003 030f 	and.w	r3, r3, #15
 8006406:	3b04      	subs	r3, #4
 8006408:	0112      	lsls	r2, r2, #4
 800640a:	b2d2      	uxtb	r2, r2
 800640c:	440b      	add	r3, r1
 800640e:	761a      	strb	r2, [r3, #24]
}
 8006410:	bf00      	nop
 8006412:	370c      	adds	r7, #12
 8006414:	46bd      	mov	sp, r7
 8006416:	bc80      	pop	{r7}
 8006418:	4770      	bx	lr
 800641a:	bf00      	nop
 800641c:	e000e100 	.word	0xe000e100
 8006420:	e000ed00 	.word	0xe000ed00

08006424 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006424:	b480      	push	{r7}
 8006426:	b089      	sub	sp, #36	; 0x24
 8006428:	af00      	add	r7, sp, #0
 800642a:	60f8      	str	r0, [r7, #12]
 800642c:	60b9      	str	r1, [r7, #8]
 800642e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	f003 0307 	and.w	r3, r3, #7
 8006436:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006438:	69fb      	ldr	r3, [r7, #28]
 800643a:	f1c3 0307 	rsb	r3, r3, #7
 800643e:	2b04      	cmp	r3, #4
 8006440:	bf28      	it	cs
 8006442:	2304      	movcs	r3, #4
 8006444:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006446:	69fb      	ldr	r3, [r7, #28]
 8006448:	3304      	adds	r3, #4
 800644a:	2b06      	cmp	r3, #6
 800644c:	d902      	bls.n	8006454 <NVIC_EncodePriority+0x30>
 800644e:	69fb      	ldr	r3, [r7, #28]
 8006450:	3b03      	subs	r3, #3
 8006452:	e000      	b.n	8006456 <NVIC_EncodePriority+0x32>
 8006454:	2300      	movs	r3, #0
 8006456:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006458:	f04f 32ff 	mov.w	r2, #4294967295
 800645c:	69bb      	ldr	r3, [r7, #24]
 800645e:	fa02 f303 	lsl.w	r3, r2, r3
 8006462:	43da      	mvns	r2, r3
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	401a      	ands	r2, r3
 8006468:	697b      	ldr	r3, [r7, #20]
 800646a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800646c:	f04f 31ff 	mov.w	r1, #4294967295
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	fa01 f303 	lsl.w	r3, r1, r3
 8006476:	43d9      	mvns	r1, r3
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800647c:	4313      	orrs	r3, r2
         );
}
 800647e:	4618      	mov	r0, r3
 8006480:	3724      	adds	r7, #36	; 0x24
 8006482:	46bd      	mov	sp, r7
 8006484:	bc80      	pop	{r7}
 8006486:	4770      	bx	lr

08006488 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b082      	sub	sp, #8
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	3b01      	subs	r3, #1
 8006494:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006498:	d301      	bcc.n	800649e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800649a:	2301      	movs	r3, #1
 800649c:	e00f      	b.n	80064be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800649e:	4a0a      	ldr	r2, [pc, #40]	; (80064c8 <SysTick_Config+0x40>)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	3b01      	subs	r3, #1
 80064a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80064a6:	210f      	movs	r1, #15
 80064a8:	f04f 30ff 	mov.w	r0, #4294967295
 80064ac:	f7ff ff90 	bl	80063d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80064b0:	4b05      	ldr	r3, [pc, #20]	; (80064c8 <SysTick_Config+0x40>)
 80064b2:	2200      	movs	r2, #0
 80064b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80064b6:	4b04      	ldr	r3, [pc, #16]	; (80064c8 <SysTick_Config+0x40>)
 80064b8:	2207      	movs	r2, #7
 80064ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80064bc:	2300      	movs	r3, #0
}
 80064be:	4618      	mov	r0, r3
 80064c0:	3708      	adds	r7, #8
 80064c2:	46bd      	mov	sp, r7
 80064c4:	bd80      	pop	{r7, pc}
 80064c6:	bf00      	nop
 80064c8:	e000e010 	.word	0xe000e010

080064cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b082      	sub	sp, #8
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80064d4:	6878      	ldr	r0, [r7, #4]
 80064d6:	f7ff ff2d 	bl	8006334 <__NVIC_SetPriorityGrouping>
}
 80064da:	bf00      	nop
 80064dc:	3708      	adds	r7, #8
 80064de:	46bd      	mov	sp, r7
 80064e0:	bd80      	pop	{r7, pc}

080064e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80064e2:	b580      	push	{r7, lr}
 80064e4:	b086      	sub	sp, #24
 80064e6:	af00      	add	r7, sp, #0
 80064e8:	4603      	mov	r3, r0
 80064ea:	60b9      	str	r1, [r7, #8]
 80064ec:	607a      	str	r2, [r7, #4]
 80064ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80064f0:	2300      	movs	r3, #0
 80064f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80064f4:	f7ff ff42 	bl	800637c <__NVIC_GetPriorityGrouping>
 80064f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80064fa:	687a      	ldr	r2, [r7, #4]
 80064fc:	68b9      	ldr	r1, [r7, #8]
 80064fe:	6978      	ldr	r0, [r7, #20]
 8006500:	f7ff ff90 	bl	8006424 <NVIC_EncodePriority>
 8006504:	4602      	mov	r2, r0
 8006506:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800650a:	4611      	mov	r1, r2
 800650c:	4618      	mov	r0, r3
 800650e:	f7ff ff5f 	bl	80063d0 <__NVIC_SetPriority>
}
 8006512:	bf00      	nop
 8006514:	3718      	adds	r7, #24
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}

0800651a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800651a:	b580      	push	{r7, lr}
 800651c:	b082      	sub	sp, #8
 800651e:	af00      	add	r7, sp, #0
 8006520:	4603      	mov	r3, r0
 8006522:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006524:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006528:	4618      	mov	r0, r3
 800652a:	f7ff ff35 	bl	8006398 <__NVIC_EnableIRQ>
}
 800652e:	bf00      	nop
 8006530:	3708      	adds	r7, #8
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}

08006536 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006536:	b580      	push	{r7, lr}
 8006538:	b082      	sub	sp, #8
 800653a:	af00      	add	r7, sp, #0
 800653c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800653e:	6878      	ldr	r0, [r7, #4]
 8006540:	f7ff ffa2 	bl	8006488 <SysTick_Config>
 8006544:	4603      	mov	r3, r0
}
 8006546:	4618      	mov	r0, r3
 8006548:	3708      	adds	r7, #8
 800654a:	46bd      	mov	sp, r7
 800654c:	bd80      	pop	{r7, pc}
	...

08006550 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006550:	b480      	push	{r7}
 8006552:	b085      	sub	sp, #20
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006558:	2300      	movs	r3, #0
 800655a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d101      	bne.n	8006566 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8006562:	2301      	movs	r3, #1
 8006564:	e059      	b.n	800661a <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	461a      	mov	r2, r3
 800656c:	4b2d      	ldr	r3, [pc, #180]	; (8006624 <HAL_DMA_Init+0xd4>)
 800656e:	429a      	cmp	r2, r3
 8006570:	d80f      	bhi.n	8006592 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	461a      	mov	r2, r3
 8006578:	4b2b      	ldr	r3, [pc, #172]	; (8006628 <HAL_DMA_Init+0xd8>)
 800657a:	4413      	add	r3, r2
 800657c:	4a2b      	ldr	r2, [pc, #172]	; (800662c <HAL_DMA_Init+0xdc>)
 800657e:	fba2 2303 	umull	r2, r3, r2, r3
 8006582:	091b      	lsrs	r3, r3, #4
 8006584:	009a      	lsls	r2, r3, #2
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	4a28      	ldr	r2, [pc, #160]	; (8006630 <HAL_DMA_Init+0xe0>)
 800658e:	63da      	str	r2, [r3, #60]	; 0x3c
 8006590:	e00e      	b.n	80065b0 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	461a      	mov	r2, r3
 8006598:	4b26      	ldr	r3, [pc, #152]	; (8006634 <HAL_DMA_Init+0xe4>)
 800659a:	4413      	add	r3, r2
 800659c:	4a23      	ldr	r2, [pc, #140]	; (800662c <HAL_DMA_Init+0xdc>)
 800659e:	fba2 2303 	umull	r2, r3, r2, r3
 80065a2:	091b      	lsrs	r3, r3, #4
 80065a4:	009a      	lsls	r2, r3, #2
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	4a22      	ldr	r2, [pc, #136]	; (8006638 <HAL_DMA_Init+0xe8>)
 80065ae:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2202      	movs	r2, #2
 80065b4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80065c6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80065ca:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80065d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	68db      	ldr	r3, [r3, #12]
 80065da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80065e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	695b      	ldr	r3, [r3, #20]
 80065e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80065ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	69db      	ldr	r3, [r3, #28]
 80065f2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80065f4:	68fa      	ldr	r2, [r7, #12]
 80065f6:	4313      	orrs	r3, r2
 80065f8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	68fa      	ldr	r2, [r7, #12]
 8006600:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2200      	movs	r2, #0
 8006606:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2201      	movs	r2, #1
 800660c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2200      	movs	r2, #0
 8006614:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8006618:	2300      	movs	r3, #0
}
 800661a:	4618      	mov	r0, r3
 800661c:	3714      	adds	r7, #20
 800661e:	46bd      	mov	sp, r7
 8006620:	bc80      	pop	{r7}
 8006622:	4770      	bx	lr
 8006624:	40020407 	.word	0x40020407
 8006628:	bffdfff8 	.word	0xbffdfff8
 800662c:	cccccccd 	.word	0xcccccccd
 8006630:	40020000 	.word	0x40020000
 8006634:	bffdfbf8 	.word	0xbffdfbf8
 8006638:	40020400 	.word	0x40020400

0800663c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b086      	sub	sp, #24
 8006640:	af00      	add	r7, sp, #0
 8006642:	60f8      	str	r0, [r7, #12]
 8006644:	60b9      	str	r1, [r7, #8]
 8006646:	607a      	str	r2, [r7, #4]
 8006648:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800664a:	2300      	movs	r3, #0
 800664c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006654:	2b01      	cmp	r3, #1
 8006656:	d101      	bne.n	800665c <HAL_DMA_Start_IT+0x20>
 8006658:	2302      	movs	r3, #2
 800665a:	e04b      	b.n	80066f4 <HAL_DMA_Start_IT+0xb8>
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	2201      	movs	r2, #1
 8006660:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800666a:	b2db      	uxtb	r3, r3
 800666c:	2b01      	cmp	r3, #1
 800666e:	d13a      	bne.n	80066e6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	2202      	movs	r2, #2
 8006674:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	2200      	movs	r2, #0
 800667c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	681a      	ldr	r2, [r3, #0]
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f022 0201 	bic.w	r2, r2, #1
 800668c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	687a      	ldr	r2, [r7, #4]
 8006692:	68b9      	ldr	r1, [r7, #8]
 8006694:	68f8      	ldr	r0, [r7, #12]
 8006696:	f000 fbb1 	bl	8006dfc <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d008      	beq.n	80066b4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	681a      	ldr	r2, [r3, #0]
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f042 020e 	orr.w	r2, r2, #14
 80066b0:	601a      	str	r2, [r3, #0]
 80066b2:	e00f      	b.n	80066d4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	681a      	ldr	r2, [r3, #0]
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f022 0204 	bic.w	r2, r2, #4
 80066c2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	681a      	ldr	r2, [r3, #0]
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f042 020a 	orr.w	r2, r2, #10
 80066d2:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	681a      	ldr	r2, [r3, #0]
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f042 0201 	orr.w	r2, r2, #1
 80066e2:	601a      	str	r2, [r3, #0]
 80066e4:	e005      	b.n	80066f2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	2200      	movs	r2, #0
 80066ea:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80066ee:	2302      	movs	r3, #2
 80066f0:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80066f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80066f4:	4618      	mov	r0, r3
 80066f6:	3718      	adds	r7, #24
 80066f8:	46bd      	mov	sp, r7
 80066fa:	bd80      	pop	{r7, pc}

080066fc <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80066fc:	b480      	push	{r7}
 80066fe:	b085      	sub	sp, #20
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006704:	2300      	movs	r3, #0
 8006706:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800670e:	b2db      	uxtb	r3, r3
 8006710:	2b02      	cmp	r3, #2
 8006712:	d008      	beq.n	8006726 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2204      	movs	r2, #4
 8006718:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2200      	movs	r2, #0
 800671e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8006722:	2301      	movs	r3, #1
 8006724:	e020      	b.n	8006768 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	681a      	ldr	r2, [r3, #0]
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f022 020e 	bic.w	r2, r2, #14
 8006734:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	681a      	ldr	r2, [r3, #0]
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f022 0201 	bic.w	r2, r2, #1
 8006744:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800674e:	2101      	movs	r1, #1
 8006750:	fa01 f202 	lsl.w	r2, r1, r2
 8006754:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2201      	movs	r2, #1
 800675a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2200      	movs	r2, #0
 8006762:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8006766:	7bfb      	ldrb	r3, [r7, #15]
}
 8006768:	4618      	mov	r0, r3
 800676a:	3714      	adds	r7, #20
 800676c:	46bd      	mov	sp, r7
 800676e:	bc80      	pop	{r7}
 8006770:	4770      	bx	lr
	...

08006774 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8006774:	b580      	push	{r7, lr}
 8006776:	b084      	sub	sp, #16
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800677c:	2300      	movs	r3, #0
 800677e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006786:	b2db      	uxtb	r3, r3
 8006788:	2b02      	cmp	r3, #2
 800678a:	d005      	beq.n	8006798 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2204      	movs	r2, #4
 8006790:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8006792:	2301      	movs	r3, #1
 8006794:	73fb      	strb	r3, [r7, #15]
 8006796:	e0d6      	b.n	8006946 <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f022 020e 	bic.w	r2, r2, #14
 80067a6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	681a      	ldr	r2, [r3, #0]
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f022 0201 	bic.w	r2, r2, #1
 80067b6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	461a      	mov	r2, r3
 80067be:	4b64      	ldr	r3, [pc, #400]	; (8006950 <HAL_DMA_Abort_IT+0x1dc>)
 80067c0:	429a      	cmp	r2, r3
 80067c2:	d958      	bls.n	8006876 <HAL_DMA_Abort_IT+0x102>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	4a62      	ldr	r2, [pc, #392]	; (8006954 <HAL_DMA_Abort_IT+0x1e0>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d04f      	beq.n	800686e <HAL_DMA_Abort_IT+0xfa>
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4a61      	ldr	r2, [pc, #388]	; (8006958 <HAL_DMA_Abort_IT+0x1e4>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d048      	beq.n	800686a <HAL_DMA_Abort_IT+0xf6>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4a5f      	ldr	r2, [pc, #380]	; (800695c <HAL_DMA_Abort_IT+0x1e8>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d040      	beq.n	8006864 <HAL_DMA_Abort_IT+0xf0>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4a5e      	ldr	r2, [pc, #376]	; (8006960 <HAL_DMA_Abort_IT+0x1ec>)
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d038      	beq.n	800685e <HAL_DMA_Abort_IT+0xea>
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4a5c      	ldr	r2, [pc, #368]	; (8006964 <HAL_DMA_Abort_IT+0x1f0>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d030      	beq.n	8006858 <HAL_DMA_Abort_IT+0xe4>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4a5b      	ldr	r2, [pc, #364]	; (8006968 <HAL_DMA_Abort_IT+0x1f4>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d028      	beq.n	8006852 <HAL_DMA_Abort_IT+0xde>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4a52      	ldr	r2, [pc, #328]	; (8006950 <HAL_DMA_Abort_IT+0x1dc>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d020      	beq.n	800684c <HAL_DMA_Abort_IT+0xd8>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	4a57      	ldr	r2, [pc, #348]	; (800696c <HAL_DMA_Abort_IT+0x1f8>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d019      	beq.n	8006848 <HAL_DMA_Abort_IT+0xd4>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	4a55      	ldr	r2, [pc, #340]	; (8006970 <HAL_DMA_Abort_IT+0x1fc>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d012      	beq.n	8006844 <HAL_DMA_Abort_IT+0xd0>
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4a54      	ldr	r2, [pc, #336]	; (8006974 <HAL_DMA_Abort_IT+0x200>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d00a      	beq.n	800683e <HAL_DMA_Abort_IT+0xca>
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	4a52      	ldr	r2, [pc, #328]	; (8006978 <HAL_DMA_Abort_IT+0x204>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d102      	bne.n	8006838 <HAL_DMA_Abort_IT+0xc4>
 8006832:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006836:	e01b      	b.n	8006870 <HAL_DMA_Abort_IT+0xfc>
 8006838:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800683c:	e018      	b.n	8006870 <HAL_DMA_Abort_IT+0xfc>
 800683e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006842:	e015      	b.n	8006870 <HAL_DMA_Abort_IT+0xfc>
 8006844:	2310      	movs	r3, #16
 8006846:	e013      	b.n	8006870 <HAL_DMA_Abort_IT+0xfc>
 8006848:	2301      	movs	r3, #1
 800684a:	e011      	b.n	8006870 <HAL_DMA_Abort_IT+0xfc>
 800684c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006850:	e00e      	b.n	8006870 <HAL_DMA_Abort_IT+0xfc>
 8006852:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006856:	e00b      	b.n	8006870 <HAL_DMA_Abort_IT+0xfc>
 8006858:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800685c:	e008      	b.n	8006870 <HAL_DMA_Abort_IT+0xfc>
 800685e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006862:	e005      	b.n	8006870 <HAL_DMA_Abort_IT+0xfc>
 8006864:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006868:	e002      	b.n	8006870 <HAL_DMA_Abort_IT+0xfc>
 800686a:	2310      	movs	r3, #16
 800686c:	e000      	b.n	8006870 <HAL_DMA_Abort_IT+0xfc>
 800686e:	2301      	movs	r3, #1
 8006870:	4a42      	ldr	r2, [pc, #264]	; (800697c <HAL_DMA_Abort_IT+0x208>)
 8006872:	6053      	str	r3, [r2, #4]
 8006874:	e057      	b.n	8006926 <HAL_DMA_Abort_IT+0x1b2>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4a36      	ldr	r2, [pc, #216]	; (8006954 <HAL_DMA_Abort_IT+0x1e0>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d04f      	beq.n	8006920 <HAL_DMA_Abort_IT+0x1ac>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	4a34      	ldr	r2, [pc, #208]	; (8006958 <HAL_DMA_Abort_IT+0x1e4>)
 8006886:	4293      	cmp	r3, r2
 8006888:	d048      	beq.n	800691c <HAL_DMA_Abort_IT+0x1a8>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	4a33      	ldr	r2, [pc, #204]	; (800695c <HAL_DMA_Abort_IT+0x1e8>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d040      	beq.n	8006916 <HAL_DMA_Abort_IT+0x1a2>
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	4a31      	ldr	r2, [pc, #196]	; (8006960 <HAL_DMA_Abort_IT+0x1ec>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d038      	beq.n	8006910 <HAL_DMA_Abort_IT+0x19c>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	4a30      	ldr	r2, [pc, #192]	; (8006964 <HAL_DMA_Abort_IT+0x1f0>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d030      	beq.n	800690a <HAL_DMA_Abort_IT+0x196>
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4a2e      	ldr	r2, [pc, #184]	; (8006968 <HAL_DMA_Abort_IT+0x1f4>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d028      	beq.n	8006904 <HAL_DMA_Abort_IT+0x190>
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	4a26      	ldr	r2, [pc, #152]	; (8006950 <HAL_DMA_Abort_IT+0x1dc>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d020      	beq.n	80068fe <HAL_DMA_Abort_IT+0x18a>
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	4a2a      	ldr	r2, [pc, #168]	; (800696c <HAL_DMA_Abort_IT+0x1f8>)
 80068c2:	4293      	cmp	r3, r2
 80068c4:	d019      	beq.n	80068fa <HAL_DMA_Abort_IT+0x186>
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	4a29      	ldr	r2, [pc, #164]	; (8006970 <HAL_DMA_Abort_IT+0x1fc>)
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d012      	beq.n	80068f6 <HAL_DMA_Abort_IT+0x182>
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	4a27      	ldr	r2, [pc, #156]	; (8006974 <HAL_DMA_Abort_IT+0x200>)
 80068d6:	4293      	cmp	r3, r2
 80068d8:	d00a      	beq.n	80068f0 <HAL_DMA_Abort_IT+0x17c>
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4a26      	ldr	r2, [pc, #152]	; (8006978 <HAL_DMA_Abort_IT+0x204>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d102      	bne.n	80068ea <HAL_DMA_Abort_IT+0x176>
 80068e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80068e8:	e01b      	b.n	8006922 <HAL_DMA_Abort_IT+0x1ae>
 80068ea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80068ee:	e018      	b.n	8006922 <HAL_DMA_Abort_IT+0x1ae>
 80068f0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80068f4:	e015      	b.n	8006922 <HAL_DMA_Abort_IT+0x1ae>
 80068f6:	2310      	movs	r3, #16
 80068f8:	e013      	b.n	8006922 <HAL_DMA_Abort_IT+0x1ae>
 80068fa:	2301      	movs	r3, #1
 80068fc:	e011      	b.n	8006922 <HAL_DMA_Abort_IT+0x1ae>
 80068fe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006902:	e00e      	b.n	8006922 <HAL_DMA_Abort_IT+0x1ae>
 8006904:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006908:	e00b      	b.n	8006922 <HAL_DMA_Abort_IT+0x1ae>
 800690a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800690e:	e008      	b.n	8006922 <HAL_DMA_Abort_IT+0x1ae>
 8006910:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006914:	e005      	b.n	8006922 <HAL_DMA_Abort_IT+0x1ae>
 8006916:	f44f 7380 	mov.w	r3, #256	; 0x100
 800691a:	e002      	b.n	8006922 <HAL_DMA_Abort_IT+0x1ae>
 800691c:	2310      	movs	r3, #16
 800691e:	e000      	b.n	8006922 <HAL_DMA_Abort_IT+0x1ae>
 8006920:	2301      	movs	r3, #1
 8006922:	4a17      	ldr	r2, [pc, #92]	; (8006980 <HAL_DMA_Abort_IT+0x20c>)
 8006924:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2201      	movs	r2, #1
 800692a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2200      	movs	r2, #0
 8006932:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800693a:	2b00      	cmp	r3, #0
 800693c:	d003      	beq.n	8006946 <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	4798      	blx	r3
    } 
  }
  return status;
 8006946:	7bfb      	ldrb	r3, [r7, #15]
}
 8006948:	4618      	mov	r0, r3
 800694a:	3710      	adds	r7, #16
 800694c:	46bd      	mov	sp, r7
 800694e:	bd80      	pop	{r7, pc}
 8006950:	40020080 	.word	0x40020080
 8006954:	40020008 	.word	0x40020008
 8006958:	4002001c 	.word	0x4002001c
 800695c:	40020030 	.word	0x40020030
 8006960:	40020044 	.word	0x40020044
 8006964:	40020058 	.word	0x40020058
 8006968:	4002006c 	.word	0x4002006c
 800696c:	40020408 	.word	0x40020408
 8006970:	4002041c 	.word	0x4002041c
 8006974:	40020430 	.word	0x40020430
 8006978:	40020444 	.word	0x40020444
 800697c:	40020400 	.word	0x40020400
 8006980:	40020000 	.word	0x40020000

08006984 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b084      	sub	sp, #16
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069a0:	2204      	movs	r2, #4
 80069a2:	409a      	lsls	r2, r3
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	4013      	ands	r3, r2
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	f000 80d6 	beq.w	8006b5a <HAL_DMA_IRQHandler+0x1d6>
 80069ae:	68bb      	ldr	r3, [r7, #8]
 80069b0:	f003 0304 	and.w	r3, r3, #4
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	f000 80d0 	beq.w	8006b5a <HAL_DMA_IRQHandler+0x1d6>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f003 0320 	and.w	r3, r3, #32
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d107      	bne.n	80069d8 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	681a      	ldr	r2, [r3, #0]
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	f022 0204 	bic.w	r2, r2, #4
 80069d6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	461a      	mov	r2, r3
 80069de:	4b9b      	ldr	r3, [pc, #620]	; (8006c4c <HAL_DMA_IRQHandler+0x2c8>)
 80069e0:	429a      	cmp	r2, r3
 80069e2:	d958      	bls.n	8006a96 <HAL_DMA_IRQHandler+0x112>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4a99      	ldr	r2, [pc, #612]	; (8006c50 <HAL_DMA_IRQHandler+0x2cc>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d04f      	beq.n	8006a8e <HAL_DMA_IRQHandler+0x10a>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	4a98      	ldr	r2, [pc, #608]	; (8006c54 <HAL_DMA_IRQHandler+0x2d0>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d048      	beq.n	8006a8a <HAL_DMA_IRQHandler+0x106>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	4a96      	ldr	r2, [pc, #600]	; (8006c58 <HAL_DMA_IRQHandler+0x2d4>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d040      	beq.n	8006a84 <HAL_DMA_IRQHandler+0x100>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	4a95      	ldr	r2, [pc, #596]	; (8006c5c <HAL_DMA_IRQHandler+0x2d8>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d038      	beq.n	8006a7e <HAL_DMA_IRQHandler+0xfa>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	4a93      	ldr	r2, [pc, #588]	; (8006c60 <HAL_DMA_IRQHandler+0x2dc>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d030      	beq.n	8006a78 <HAL_DMA_IRQHandler+0xf4>
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	4a92      	ldr	r2, [pc, #584]	; (8006c64 <HAL_DMA_IRQHandler+0x2e0>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d028      	beq.n	8006a72 <HAL_DMA_IRQHandler+0xee>
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	4a89      	ldr	r2, [pc, #548]	; (8006c4c <HAL_DMA_IRQHandler+0x2c8>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d020      	beq.n	8006a6c <HAL_DMA_IRQHandler+0xe8>
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	4a8e      	ldr	r2, [pc, #568]	; (8006c68 <HAL_DMA_IRQHandler+0x2e4>)
 8006a30:	4293      	cmp	r3, r2
 8006a32:	d019      	beq.n	8006a68 <HAL_DMA_IRQHandler+0xe4>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	4a8c      	ldr	r2, [pc, #560]	; (8006c6c <HAL_DMA_IRQHandler+0x2e8>)
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	d012      	beq.n	8006a64 <HAL_DMA_IRQHandler+0xe0>
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	4a8b      	ldr	r2, [pc, #556]	; (8006c70 <HAL_DMA_IRQHandler+0x2ec>)
 8006a44:	4293      	cmp	r3, r2
 8006a46:	d00a      	beq.n	8006a5e <HAL_DMA_IRQHandler+0xda>
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	4a89      	ldr	r2, [pc, #548]	; (8006c74 <HAL_DMA_IRQHandler+0x2f0>)
 8006a4e:	4293      	cmp	r3, r2
 8006a50:	d102      	bne.n	8006a58 <HAL_DMA_IRQHandler+0xd4>
 8006a52:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006a56:	e01b      	b.n	8006a90 <HAL_DMA_IRQHandler+0x10c>
 8006a58:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006a5c:	e018      	b.n	8006a90 <HAL_DMA_IRQHandler+0x10c>
 8006a5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a62:	e015      	b.n	8006a90 <HAL_DMA_IRQHandler+0x10c>
 8006a64:	2340      	movs	r3, #64	; 0x40
 8006a66:	e013      	b.n	8006a90 <HAL_DMA_IRQHandler+0x10c>
 8006a68:	2304      	movs	r3, #4
 8006a6a:	e011      	b.n	8006a90 <HAL_DMA_IRQHandler+0x10c>
 8006a6c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006a70:	e00e      	b.n	8006a90 <HAL_DMA_IRQHandler+0x10c>
 8006a72:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006a76:	e00b      	b.n	8006a90 <HAL_DMA_IRQHandler+0x10c>
 8006a78:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006a7c:	e008      	b.n	8006a90 <HAL_DMA_IRQHandler+0x10c>
 8006a7e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006a82:	e005      	b.n	8006a90 <HAL_DMA_IRQHandler+0x10c>
 8006a84:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a88:	e002      	b.n	8006a90 <HAL_DMA_IRQHandler+0x10c>
 8006a8a:	2340      	movs	r3, #64	; 0x40
 8006a8c:	e000      	b.n	8006a90 <HAL_DMA_IRQHandler+0x10c>
 8006a8e:	2304      	movs	r3, #4
 8006a90:	4a79      	ldr	r2, [pc, #484]	; (8006c78 <HAL_DMA_IRQHandler+0x2f4>)
 8006a92:	6053      	str	r3, [r2, #4]
 8006a94:	e057      	b.n	8006b46 <HAL_DMA_IRQHandler+0x1c2>
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	4a6d      	ldr	r2, [pc, #436]	; (8006c50 <HAL_DMA_IRQHandler+0x2cc>)
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d04f      	beq.n	8006b40 <HAL_DMA_IRQHandler+0x1bc>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	4a6b      	ldr	r2, [pc, #428]	; (8006c54 <HAL_DMA_IRQHandler+0x2d0>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d048      	beq.n	8006b3c <HAL_DMA_IRQHandler+0x1b8>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4a6a      	ldr	r2, [pc, #424]	; (8006c58 <HAL_DMA_IRQHandler+0x2d4>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d040      	beq.n	8006b36 <HAL_DMA_IRQHandler+0x1b2>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	4a68      	ldr	r2, [pc, #416]	; (8006c5c <HAL_DMA_IRQHandler+0x2d8>)
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d038      	beq.n	8006b30 <HAL_DMA_IRQHandler+0x1ac>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	4a67      	ldr	r2, [pc, #412]	; (8006c60 <HAL_DMA_IRQHandler+0x2dc>)
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d030      	beq.n	8006b2a <HAL_DMA_IRQHandler+0x1a6>
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	4a65      	ldr	r2, [pc, #404]	; (8006c64 <HAL_DMA_IRQHandler+0x2e0>)
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d028      	beq.n	8006b24 <HAL_DMA_IRQHandler+0x1a0>
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	4a5d      	ldr	r2, [pc, #372]	; (8006c4c <HAL_DMA_IRQHandler+0x2c8>)
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d020      	beq.n	8006b1e <HAL_DMA_IRQHandler+0x19a>
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	4a61      	ldr	r2, [pc, #388]	; (8006c68 <HAL_DMA_IRQHandler+0x2e4>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d019      	beq.n	8006b1a <HAL_DMA_IRQHandler+0x196>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	4a60      	ldr	r2, [pc, #384]	; (8006c6c <HAL_DMA_IRQHandler+0x2e8>)
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d012      	beq.n	8006b16 <HAL_DMA_IRQHandler+0x192>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	4a5e      	ldr	r2, [pc, #376]	; (8006c70 <HAL_DMA_IRQHandler+0x2ec>)
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d00a      	beq.n	8006b10 <HAL_DMA_IRQHandler+0x18c>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	4a5d      	ldr	r2, [pc, #372]	; (8006c74 <HAL_DMA_IRQHandler+0x2f0>)
 8006b00:	4293      	cmp	r3, r2
 8006b02:	d102      	bne.n	8006b0a <HAL_DMA_IRQHandler+0x186>
 8006b04:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006b08:	e01b      	b.n	8006b42 <HAL_DMA_IRQHandler+0x1be>
 8006b0a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006b0e:	e018      	b.n	8006b42 <HAL_DMA_IRQHandler+0x1be>
 8006b10:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b14:	e015      	b.n	8006b42 <HAL_DMA_IRQHandler+0x1be>
 8006b16:	2340      	movs	r3, #64	; 0x40
 8006b18:	e013      	b.n	8006b42 <HAL_DMA_IRQHandler+0x1be>
 8006b1a:	2304      	movs	r3, #4
 8006b1c:	e011      	b.n	8006b42 <HAL_DMA_IRQHandler+0x1be>
 8006b1e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006b22:	e00e      	b.n	8006b42 <HAL_DMA_IRQHandler+0x1be>
 8006b24:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006b28:	e00b      	b.n	8006b42 <HAL_DMA_IRQHandler+0x1be>
 8006b2a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006b2e:	e008      	b.n	8006b42 <HAL_DMA_IRQHandler+0x1be>
 8006b30:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006b34:	e005      	b.n	8006b42 <HAL_DMA_IRQHandler+0x1be>
 8006b36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b3a:	e002      	b.n	8006b42 <HAL_DMA_IRQHandler+0x1be>
 8006b3c:	2340      	movs	r3, #64	; 0x40
 8006b3e:	e000      	b.n	8006b42 <HAL_DMA_IRQHandler+0x1be>
 8006b40:	2304      	movs	r3, #4
 8006b42:	4a4e      	ldr	r2, [pc, #312]	; (8006c7c <HAL_DMA_IRQHandler+0x2f8>)
 8006b44:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	f000 8136 	beq.w	8006dbc <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b54:	6878      	ldr	r0, [r7, #4]
 8006b56:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8006b58:	e130      	b.n	8006dbc <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b5e:	2202      	movs	r2, #2
 8006b60:	409a      	lsls	r2, r3
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	4013      	ands	r3, r2
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	f000 80f8 	beq.w	8006d5c <HAL_DMA_IRQHandler+0x3d8>
 8006b6c:	68bb      	ldr	r3, [r7, #8]
 8006b6e:	f003 0302 	and.w	r3, r3, #2
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	f000 80f2 	beq.w	8006d5c <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f003 0320 	and.w	r3, r3, #32
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d10b      	bne.n	8006b9e <HAL_DMA_IRQHandler+0x21a>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	681a      	ldr	r2, [r3, #0]
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f022 020a 	bic.w	r2, r2, #10
 8006b94:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2201      	movs	r2, #1
 8006b9a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	461a      	mov	r2, r3
 8006ba4:	4b29      	ldr	r3, [pc, #164]	; (8006c4c <HAL_DMA_IRQHandler+0x2c8>)
 8006ba6:	429a      	cmp	r2, r3
 8006ba8:	d973      	bls.n	8006c92 <HAL_DMA_IRQHandler+0x30e>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	4a28      	ldr	r2, [pc, #160]	; (8006c50 <HAL_DMA_IRQHandler+0x2cc>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d06a      	beq.n	8006c8a <HAL_DMA_IRQHandler+0x306>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4a26      	ldr	r2, [pc, #152]	; (8006c54 <HAL_DMA_IRQHandler+0x2d0>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d063      	beq.n	8006c86 <HAL_DMA_IRQHandler+0x302>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	4a25      	ldr	r2, [pc, #148]	; (8006c58 <HAL_DMA_IRQHandler+0x2d4>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d05b      	beq.n	8006c80 <HAL_DMA_IRQHandler+0x2fc>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4a23      	ldr	r2, [pc, #140]	; (8006c5c <HAL_DMA_IRQHandler+0x2d8>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d038      	beq.n	8006c44 <HAL_DMA_IRQHandler+0x2c0>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4a22      	ldr	r2, [pc, #136]	; (8006c60 <HAL_DMA_IRQHandler+0x2dc>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d030      	beq.n	8006c3e <HAL_DMA_IRQHandler+0x2ba>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	4a20      	ldr	r2, [pc, #128]	; (8006c64 <HAL_DMA_IRQHandler+0x2e0>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d028      	beq.n	8006c38 <HAL_DMA_IRQHandler+0x2b4>
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	4a18      	ldr	r2, [pc, #96]	; (8006c4c <HAL_DMA_IRQHandler+0x2c8>)
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d020      	beq.n	8006c32 <HAL_DMA_IRQHandler+0x2ae>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4a1c      	ldr	r2, [pc, #112]	; (8006c68 <HAL_DMA_IRQHandler+0x2e4>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d019      	beq.n	8006c2e <HAL_DMA_IRQHandler+0x2aa>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	4a1b      	ldr	r2, [pc, #108]	; (8006c6c <HAL_DMA_IRQHandler+0x2e8>)
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d012      	beq.n	8006c2a <HAL_DMA_IRQHandler+0x2a6>
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4a19      	ldr	r2, [pc, #100]	; (8006c70 <HAL_DMA_IRQHandler+0x2ec>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d00a      	beq.n	8006c24 <HAL_DMA_IRQHandler+0x2a0>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	4a18      	ldr	r2, [pc, #96]	; (8006c74 <HAL_DMA_IRQHandler+0x2f0>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d102      	bne.n	8006c1e <HAL_DMA_IRQHandler+0x29a>
 8006c18:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006c1c:	e036      	b.n	8006c8c <HAL_DMA_IRQHandler+0x308>
 8006c1e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006c22:	e033      	b.n	8006c8c <HAL_DMA_IRQHandler+0x308>
 8006c24:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006c28:	e030      	b.n	8006c8c <HAL_DMA_IRQHandler+0x308>
 8006c2a:	2320      	movs	r3, #32
 8006c2c:	e02e      	b.n	8006c8c <HAL_DMA_IRQHandler+0x308>
 8006c2e:	2302      	movs	r3, #2
 8006c30:	e02c      	b.n	8006c8c <HAL_DMA_IRQHandler+0x308>
 8006c32:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006c36:	e029      	b.n	8006c8c <HAL_DMA_IRQHandler+0x308>
 8006c38:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006c3c:	e026      	b.n	8006c8c <HAL_DMA_IRQHandler+0x308>
 8006c3e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006c42:	e023      	b.n	8006c8c <HAL_DMA_IRQHandler+0x308>
 8006c44:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006c48:	e020      	b.n	8006c8c <HAL_DMA_IRQHandler+0x308>
 8006c4a:	bf00      	nop
 8006c4c:	40020080 	.word	0x40020080
 8006c50:	40020008 	.word	0x40020008
 8006c54:	4002001c 	.word	0x4002001c
 8006c58:	40020030 	.word	0x40020030
 8006c5c:	40020044 	.word	0x40020044
 8006c60:	40020058 	.word	0x40020058
 8006c64:	4002006c 	.word	0x4002006c
 8006c68:	40020408 	.word	0x40020408
 8006c6c:	4002041c 	.word	0x4002041c
 8006c70:	40020430 	.word	0x40020430
 8006c74:	40020444 	.word	0x40020444
 8006c78:	40020400 	.word	0x40020400
 8006c7c:	40020000 	.word	0x40020000
 8006c80:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006c84:	e002      	b.n	8006c8c <HAL_DMA_IRQHandler+0x308>
 8006c86:	2320      	movs	r3, #32
 8006c88:	e000      	b.n	8006c8c <HAL_DMA_IRQHandler+0x308>
 8006c8a:	2302      	movs	r3, #2
 8006c8c:	4a4e      	ldr	r2, [pc, #312]	; (8006dc8 <HAL_DMA_IRQHandler+0x444>)
 8006c8e:	6053      	str	r3, [r2, #4]
 8006c90:	e057      	b.n	8006d42 <HAL_DMA_IRQHandler+0x3be>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4a4d      	ldr	r2, [pc, #308]	; (8006dcc <HAL_DMA_IRQHandler+0x448>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d04f      	beq.n	8006d3c <HAL_DMA_IRQHandler+0x3b8>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4a4b      	ldr	r2, [pc, #300]	; (8006dd0 <HAL_DMA_IRQHandler+0x44c>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d048      	beq.n	8006d38 <HAL_DMA_IRQHandler+0x3b4>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4a4a      	ldr	r2, [pc, #296]	; (8006dd4 <HAL_DMA_IRQHandler+0x450>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d040      	beq.n	8006d32 <HAL_DMA_IRQHandler+0x3ae>
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4a48      	ldr	r2, [pc, #288]	; (8006dd8 <HAL_DMA_IRQHandler+0x454>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d038      	beq.n	8006d2c <HAL_DMA_IRQHandler+0x3a8>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	4a47      	ldr	r2, [pc, #284]	; (8006ddc <HAL_DMA_IRQHandler+0x458>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d030      	beq.n	8006d26 <HAL_DMA_IRQHandler+0x3a2>
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	4a45      	ldr	r2, [pc, #276]	; (8006de0 <HAL_DMA_IRQHandler+0x45c>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d028      	beq.n	8006d20 <HAL_DMA_IRQHandler+0x39c>
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4a44      	ldr	r2, [pc, #272]	; (8006de4 <HAL_DMA_IRQHandler+0x460>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d020      	beq.n	8006d1a <HAL_DMA_IRQHandler+0x396>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	4a42      	ldr	r2, [pc, #264]	; (8006de8 <HAL_DMA_IRQHandler+0x464>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d019      	beq.n	8006d16 <HAL_DMA_IRQHandler+0x392>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	4a41      	ldr	r2, [pc, #260]	; (8006dec <HAL_DMA_IRQHandler+0x468>)
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d012      	beq.n	8006d12 <HAL_DMA_IRQHandler+0x38e>
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4a3f      	ldr	r2, [pc, #252]	; (8006df0 <HAL_DMA_IRQHandler+0x46c>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d00a      	beq.n	8006d0c <HAL_DMA_IRQHandler+0x388>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4a3e      	ldr	r2, [pc, #248]	; (8006df4 <HAL_DMA_IRQHandler+0x470>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d102      	bne.n	8006d06 <HAL_DMA_IRQHandler+0x382>
 8006d00:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006d04:	e01b      	b.n	8006d3e <HAL_DMA_IRQHandler+0x3ba>
 8006d06:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006d0a:	e018      	b.n	8006d3e <HAL_DMA_IRQHandler+0x3ba>
 8006d0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006d10:	e015      	b.n	8006d3e <HAL_DMA_IRQHandler+0x3ba>
 8006d12:	2320      	movs	r3, #32
 8006d14:	e013      	b.n	8006d3e <HAL_DMA_IRQHandler+0x3ba>
 8006d16:	2302      	movs	r3, #2
 8006d18:	e011      	b.n	8006d3e <HAL_DMA_IRQHandler+0x3ba>
 8006d1a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006d1e:	e00e      	b.n	8006d3e <HAL_DMA_IRQHandler+0x3ba>
 8006d20:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006d24:	e00b      	b.n	8006d3e <HAL_DMA_IRQHandler+0x3ba>
 8006d26:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006d2a:	e008      	b.n	8006d3e <HAL_DMA_IRQHandler+0x3ba>
 8006d2c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006d30:	e005      	b.n	8006d3e <HAL_DMA_IRQHandler+0x3ba>
 8006d32:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006d36:	e002      	b.n	8006d3e <HAL_DMA_IRQHandler+0x3ba>
 8006d38:	2320      	movs	r3, #32
 8006d3a:	e000      	b.n	8006d3e <HAL_DMA_IRQHandler+0x3ba>
 8006d3c:	2302      	movs	r3, #2
 8006d3e:	4a2e      	ldr	r2, [pc, #184]	; (8006df8 <HAL_DMA_IRQHandler+0x474>)
 8006d40:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2200      	movs	r2, #0
 8006d46:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d034      	beq.n	8006dbc <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d56:	6878      	ldr	r0, [r7, #4]
 8006d58:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8006d5a:	e02f      	b.n	8006dbc <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d60:	2208      	movs	r2, #8
 8006d62:	409a      	lsls	r2, r3
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	4013      	ands	r3, r2
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d028      	beq.n	8006dbe <HAL_DMA_IRQHandler+0x43a>
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	f003 0308 	and.w	r3, r3, #8
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d023      	beq.n	8006dbe <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	681a      	ldr	r2, [r3, #0]
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f022 020e 	bic.w	r2, r2, #14
 8006d84:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d8e:	2101      	movs	r1, #1
 8006d90:	fa01 f202 	lsl.w	r2, r1, r2
 8006d94:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	2201      	movs	r2, #1
 8006d9a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2201      	movs	r2, #1
 8006da0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2200      	movs	r2, #0
 8006da8:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d004      	beq.n	8006dbe <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006db8:	6878      	ldr	r0, [r7, #4]
 8006dba:	4798      	blx	r3
    }
  }
  return;
 8006dbc:	bf00      	nop
 8006dbe:	bf00      	nop
}
 8006dc0:	3710      	adds	r7, #16
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	bd80      	pop	{r7, pc}
 8006dc6:	bf00      	nop
 8006dc8:	40020400 	.word	0x40020400
 8006dcc:	40020008 	.word	0x40020008
 8006dd0:	4002001c 	.word	0x4002001c
 8006dd4:	40020030 	.word	0x40020030
 8006dd8:	40020044 	.word	0x40020044
 8006ddc:	40020058 	.word	0x40020058
 8006de0:	4002006c 	.word	0x4002006c
 8006de4:	40020080 	.word	0x40020080
 8006de8:	40020408 	.word	0x40020408
 8006dec:	4002041c 	.word	0x4002041c
 8006df0:	40020430 	.word	0x40020430
 8006df4:	40020444 	.word	0x40020444
 8006df8:	40020000 	.word	0x40020000

08006dfc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006dfc:	b480      	push	{r7}
 8006dfe:	b085      	sub	sp, #20
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	60f8      	str	r0, [r7, #12]
 8006e04:	60b9      	str	r1, [r7, #8]
 8006e06:	607a      	str	r2, [r7, #4]
 8006e08:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e12:	2101      	movs	r1, #1
 8006e14:	fa01 f202 	lsl.w	r2, r1, r2
 8006e18:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	683a      	ldr	r2, [r7, #0]
 8006e20:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	685b      	ldr	r3, [r3, #4]
 8006e26:	2b10      	cmp	r3, #16
 8006e28:	d108      	bne.n	8006e3c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	687a      	ldr	r2, [r7, #4]
 8006e30:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	68ba      	ldr	r2, [r7, #8]
 8006e38:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006e3a:	e007      	b.n	8006e4c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	68ba      	ldr	r2, [r7, #8]
 8006e42:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	687a      	ldr	r2, [r7, #4]
 8006e4a:	60da      	str	r2, [r3, #12]
}
 8006e4c:	bf00      	nop
 8006e4e:	3714      	adds	r7, #20
 8006e50:	46bd      	mov	sp, r7
 8006e52:	bc80      	pop	{r7}
 8006e54:	4770      	bx	lr
	...

08006e58 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006e58:	b480      	push	{r7}
 8006e5a:	b08b      	sub	sp, #44	; 0x2c
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
 8006e60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006e62:	2300      	movs	r3, #0
 8006e64:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8006e66:	2300      	movs	r3, #0
 8006e68:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006e6a:	e179      	b.n	8007160 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8006e6c:	2201      	movs	r2, #1
 8006e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e70:	fa02 f303 	lsl.w	r3, r2, r3
 8006e74:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	69fa      	ldr	r2, [r7, #28]
 8006e7c:	4013      	ands	r3, r2
 8006e7e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8006e80:	69ba      	ldr	r2, [r7, #24]
 8006e82:	69fb      	ldr	r3, [r7, #28]
 8006e84:	429a      	cmp	r2, r3
 8006e86:	f040 8168 	bne.w	800715a <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	685b      	ldr	r3, [r3, #4]
 8006e8e:	4aa0      	ldr	r2, [pc, #640]	; (8007110 <HAL_GPIO_Init+0x2b8>)
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d05e      	beq.n	8006f52 <HAL_GPIO_Init+0xfa>
 8006e94:	4a9e      	ldr	r2, [pc, #632]	; (8007110 <HAL_GPIO_Init+0x2b8>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d875      	bhi.n	8006f86 <HAL_GPIO_Init+0x12e>
 8006e9a:	4a9e      	ldr	r2, [pc, #632]	; (8007114 <HAL_GPIO_Init+0x2bc>)
 8006e9c:	4293      	cmp	r3, r2
 8006e9e:	d058      	beq.n	8006f52 <HAL_GPIO_Init+0xfa>
 8006ea0:	4a9c      	ldr	r2, [pc, #624]	; (8007114 <HAL_GPIO_Init+0x2bc>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d86f      	bhi.n	8006f86 <HAL_GPIO_Init+0x12e>
 8006ea6:	4a9c      	ldr	r2, [pc, #624]	; (8007118 <HAL_GPIO_Init+0x2c0>)
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d052      	beq.n	8006f52 <HAL_GPIO_Init+0xfa>
 8006eac:	4a9a      	ldr	r2, [pc, #616]	; (8007118 <HAL_GPIO_Init+0x2c0>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d869      	bhi.n	8006f86 <HAL_GPIO_Init+0x12e>
 8006eb2:	4a9a      	ldr	r2, [pc, #616]	; (800711c <HAL_GPIO_Init+0x2c4>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d04c      	beq.n	8006f52 <HAL_GPIO_Init+0xfa>
 8006eb8:	4a98      	ldr	r2, [pc, #608]	; (800711c <HAL_GPIO_Init+0x2c4>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d863      	bhi.n	8006f86 <HAL_GPIO_Init+0x12e>
 8006ebe:	4a98      	ldr	r2, [pc, #608]	; (8007120 <HAL_GPIO_Init+0x2c8>)
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	d046      	beq.n	8006f52 <HAL_GPIO_Init+0xfa>
 8006ec4:	4a96      	ldr	r2, [pc, #600]	; (8007120 <HAL_GPIO_Init+0x2c8>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d85d      	bhi.n	8006f86 <HAL_GPIO_Init+0x12e>
 8006eca:	2b12      	cmp	r3, #18
 8006ecc:	d82a      	bhi.n	8006f24 <HAL_GPIO_Init+0xcc>
 8006ece:	2b12      	cmp	r3, #18
 8006ed0:	d859      	bhi.n	8006f86 <HAL_GPIO_Init+0x12e>
 8006ed2:	a201      	add	r2, pc, #4	; (adr r2, 8006ed8 <HAL_GPIO_Init+0x80>)
 8006ed4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ed8:	08006f53 	.word	0x08006f53
 8006edc:	08006f2d 	.word	0x08006f2d
 8006ee0:	08006f3f 	.word	0x08006f3f
 8006ee4:	08006f81 	.word	0x08006f81
 8006ee8:	08006f87 	.word	0x08006f87
 8006eec:	08006f87 	.word	0x08006f87
 8006ef0:	08006f87 	.word	0x08006f87
 8006ef4:	08006f87 	.word	0x08006f87
 8006ef8:	08006f87 	.word	0x08006f87
 8006efc:	08006f87 	.word	0x08006f87
 8006f00:	08006f87 	.word	0x08006f87
 8006f04:	08006f87 	.word	0x08006f87
 8006f08:	08006f87 	.word	0x08006f87
 8006f0c:	08006f87 	.word	0x08006f87
 8006f10:	08006f87 	.word	0x08006f87
 8006f14:	08006f87 	.word	0x08006f87
 8006f18:	08006f87 	.word	0x08006f87
 8006f1c:	08006f35 	.word	0x08006f35
 8006f20:	08006f49 	.word	0x08006f49
 8006f24:	4a7f      	ldr	r2, [pc, #508]	; (8007124 <HAL_GPIO_Init+0x2cc>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d013      	beq.n	8006f52 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8006f2a:	e02c      	b.n	8006f86 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	68db      	ldr	r3, [r3, #12]
 8006f30:	623b      	str	r3, [r7, #32]
          break;
 8006f32:	e029      	b.n	8006f88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	68db      	ldr	r3, [r3, #12]
 8006f38:	3304      	adds	r3, #4
 8006f3a:	623b      	str	r3, [r7, #32]
          break;
 8006f3c:	e024      	b.n	8006f88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8006f3e:	683b      	ldr	r3, [r7, #0]
 8006f40:	68db      	ldr	r3, [r3, #12]
 8006f42:	3308      	adds	r3, #8
 8006f44:	623b      	str	r3, [r7, #32]
          break;
 8006f46:	e01f      	b.n	8006f88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	68db      	ldr	r3, [r3, #12]
 8006f4c:	330c      	adds	r3, #12
 8006f4e:	623b      	str	r3, [r7, #32]
          break;
 8006f50:	e01a      	b.n	8006f88 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	689b      	ldr	r3, [r3, #8]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d102      	bne.n	8006f60 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8006f5a:	2304      	movs	r3, #4
 8006f5c:	623b      	str	r3, [r7, #32]
          break;
 8006f5e:	e013      	b.n	8006f88 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	689b      	ldr	r3, [r3, #8]
 8006f64:	2b01      	cmp	r3, #1
 8006f66:	d105      	bne.n	8006f74 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006f68:	2308      	movs	r3, #8
 8006f6a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	69fa      	ldr	r2, [r7, #28]
 8006f70:	611a      	str	r2, [r3, #16]
          break;
 8006f72:	e009      	b.n	8006f88 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006f74:	2308      	movs	r3, #8
 8006f76:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	69fa      	ldr	r2, [r7, #28]
 8006f7c:	615a      	str	r2, [r3, #20]
          break;
 8006f7e:	e003      	b.n	8006f88 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8006f80:	2300      	movs	r3, #0
 8006f82:	623b      	str	r3, [r7, #32]
          break;
 8006f84:	e000      	b.n	8006f88 <HAL_GPIO_Init+0x130>
          break;
 8006f86:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006f88:	69bb      	ldr	r3, [r7, #24]
 8006f8a:	2bff      	cmp	r3, #255	; 0xff
 8006f8c:	d801      	bhi.n	8006f92 <HAL_GPIO_Init+0x13a>
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	e001      	b.n	8006f96 <HAL_GPIO_Init+0x13e>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	3304      	adds	r3, #4
 8006f96:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006f98:	69bb      	ldr	r3, [r7, #24]
 8006f9a:	2bff      	cmp	r3, #255	; 0xff
 8006f9c:	d802      	bhi.n	8006fa4 <HAL_GPIO_Init+0x14c>
 8006f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fa0:	009b      	lsls	r3, r3, #2
 8006fa2:	e002      	b.n	8006faa <HAL_GPIO_Init+0x152>
 8006fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fa6:	3b08      	subs	r3, #8
 8006fa8:	009b      	lsls	r3, r3, #2
 8006faa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8006fac:	697b      	ldr	r3, [r7, #20]
 8006fae:	681a      	ldr	r2, [r3, #0]
 8006fb0:	210f      	movs	r1, #15
 8006fb2:	693b      	ldr	r3, [r7, #16]
 8006fb4:	fa01 f303 	lsl.w	r3, r1, r3
 8006fb8:	43db      	mvns	r3, r3
 8006fba:	401a      	ands	r2, r3
 8006fbc:	6a39      	ldr	r1, [r7, #32]
 8006fbe:	693b      	ldr	r3, [r7, #16]
 8006fc0:	fa01 f303 	lsl.w	r3, r1, r3
 8006fc4:	431a      	orrs	r2, r3
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	685b      	ldr	r3, [r3, #4]
 8006fce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	f000 80c1 	beq.w	800715a <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8006fd8:	4b53      	ldr	r3, [pc, #332]	; (8007128 <HAL_GPIO_Init+0x2d0>)
 8006fda:	699b      	ldr	r3, [r3, #24]
 8006fdc:	4a52      	ldr	r2, [pc, #328]	; (8007128 <HAL_GPIO_Init+0x2d0>)
 8006fde:	f043 0301 	orr.w	r3, r3, #1
 8006fe2:	6193      	str	r3, [r2, #24]
 8006fe4:	4b50      	ldr	r3, [pc, #320]	; (8007128 <HAL_GPIO_Init+0x2d0>)
 8006fe6:	699b      	ldr	r3, [r3, #24]
 8006fe8:	f003 0301 	and.w	r3, r3, #1
 8006fec:	60bb      	str	r3, [r7, #8]
 8006fee:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8006ff0:	4a4e      	ldr	r2, [pc, #312]	; (800712c <HAL_GPIO_Init+0x2d4>)
 8006ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ff4:	089b      	lsrs	r3, r3, #2
 8006ff6:	3302      	adds	r3, #2
 8006ff8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ffc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8006ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007000:	f003 0303 	and.w	r3, r3, #3
 8007004:	009b      	lsls	r3, r3, #2
 8007006:	220f      	movs	r2, #15
 8007008:	fa02 f303 	lsl.w	r3, r2, r3
 800700c:	43db      	mvns	r3, r3
 800700e:	68fa      	ldr	r2, [r7, #12]
 8007010:	4013      	ands	r3, r2
 8007012:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	4a46      	ldr	r2, [pc, #280]	; (8007130 <HAL_GPIO_Init+0x2d8>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d01f      	beq.n	800705c <HAL_GPIO_Init+0x204>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	4a45      	ldr	r2, [pc, #276]	; (8007134 <HAL_GPIO_Init+0x2dc>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d019      	beq.n	8007058 <HAL_GPIO_Init+0x200>
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	4a44      	ldr	r2, [pc, #272]	; (8007138 <HAL_GPIO_Init+0x2e0>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d013      	beq.n	8007054 <HAL_GPIO_Init+0x1fc>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	4a43      	ldr	r2, [pc, #268]	; (800713c <HAL_GPIO_Init+0x2e4>)
 8007030:	4293      	cmp	r3, r2
 8007032:	d00d      	beq.n	8007050 <HAL_GPIO_Init+0x1f8>
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	4a42      	ldr	r2, [pc, #264]	; (8007140 <HAL_GPIO_Init+0x2e8>)
 8007038:	4293      	cmp	r3, r2
 800703a:	d007      	beq.n	800704c <HAL_GPIO_Init+0x1f4>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	4a41      	ldr	r2, [pc, #260]	; (8007144 <HAL_GPIO_Init+0x2ec>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d101      	bne.n	8007048 <HAL_GPIO_Init+0x1f0>
 8007044:	2305      	movs	r3, #5
 8007046:	e00a      	b.n	800705e <HAL_GPIO_Init+0x206>
 8007048:	2306      	movs	r3, #6
 800704a:	e008      	b.n	800705e <HAL_GPIO_Init+0x206>
 800704c:	2304      	movs	r3, #4
 800704e:	e006      	b.n	800705e <HAL_GPIO_Init+0x206>
 8007050:	2303      	movs	r3, #3
 8007052:	e004      	b.n	800705e <HAL_GPIO_Init+0x206>
 8007054:	2302      	movs	r3, #2
 8007056:	e002      	b.n	800705e <HAL_GPIO_Init+0x206>
 8007058:	2301      	movs	r3, #1
 800705a:	e000      	b.n	800705e <HAL_GPIO_Init+0x206>
 800705c:	2300      	movs	r3, #0
 800705e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007060:	f002 0203 	and.w	r2, r2, #3
 8007064:	0092      	lsls	r2, r2, #2
 8007066:	4093      	lsls	r3, r2
 8007068:	68fa      	ldr	r2, [r7, #12]
 800706a:	4313      	orrs	r3, r2
 800706c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800706e:	492f      	ldr	r1, [pc, #188]	; (800712c <HAL_GPIO_Init+0x2d4>)
 8007070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007072:	089b      	lsrs	r3, r3, #2
 8007074:	3302      	adds	r3, #2
 8007076:	68fa      	ldr	r2, [r7, #12]
 8007078:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	685b      	ldr	r3, [r3, #4]
 8007080:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007084:	2b00      	cmp	r3, #0
 8007086:	d006      	beq.n	8007096 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8007088:	4b2f      	ldr	r3, [pc, #188]	; (8007148 <HAL_GPIO_Init+0x2f0>)
 800708a:	689a      	ldr	r2, [r3, #8]
 800708c:	492e      	ldr	r1, [pc, #184]	; (8007148 <HAL_GPIO_Init+0x2f0>)
 800708e:	69bb      	ldr	r3, [r7, #24]
 8007090:	4313      	orrs	r3, r2
 8007092:	608b      	str	r3, [r1, #8]
 8007094:	e006      	b.n	80070a4 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8007096:	4b2c      	ldr	r3, [pc, #176]	; (8007148 <HAL_GPIO_Init+0x2f0>)
 8007098:	689a      	ldr	r2, [r3, #8]
 800709a:	69bb      	ldr	r3, [r7, #24]
 800709c:	43db      	mvns	r3, r3
 800709e:	492a      	ldr	r1, [pc, #168]	; (8007148 <HAL_GPIO_Init+0x2f0>)
 80070a0:	4013      	ands	r3, r2
 80070a2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	685b      	ldr	r3, [r3, #4]
 80070a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d006      	beq.n	80070be <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80070b0:	4b25      	ldr	r3, [pc, #148]	; (8007148 <HAL_GPIO_Init+0x2f0>)
 80070b2:	68da      	ldr	r2, [r3, #12]
 80070b4:	4924      	ldr	r1, [pc, #144]	; (8007148 <HAL_GPIO_Init+0x2f0>)
 80070b6:	69bb      	ldr	r3, [r7, #24]
 80070b8:	4313      	orrs	r3, r2
 80070ba:	60cb      	str	r3, [r1, #12]
 80070bc:	e006      	b.n	80070cc <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80070be:	4b22      	ldr	r3, [pc, #136]	; (8007148 <HAL_GPIO_Init+0x2f0>)
 80070c0:	68da      	ldr	r2, [r3, #12]
 80070c2:	69bb      	ldr	r3, [r7, #24]
 80070c4:	43db      	mvns	r3, r3
 80070c6:	4920      	ldr	r1, [pc, #128]	; (8007148 <HAL_GPIO_Init+0x2f0>)
 80070c8:	4013      	ands	r3, r2
 80070ca:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	685b      	ldr	r3, [r3, #4]
 80070d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d006      	beq.n	80070e6 <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80070d8:	4b1b      	ldr	r3, [pc, #108]	; (8007148 <HAL_GPIO_Init+0x2f0>)
 80070da:	685a      	ldr	r2, [r3, #4]
 80070dc:	491a      	ldr	r1, [pc, #104]	; (8007148 <HAL_GPIO_Init+0x2f0>)
 80070de:	69bb      	ldr	r3, [r7, #24]
 80070e0:	4313      	orrs	r3, r2
 80070e2:	604b      	str	r3, [r1, #4]
 80070e4:	e006      	b.n	80070f4 <HAL_GPIO_Init+0x29c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80070e6:	4b18      	ldr	r3, [pc, #96]	; (8007148 <HAL_GPIO_Init+0x2f0>)
 80070e8:	685a      	ldr	r2, [r3, #4]
 80070ea:	69bb      	ldr	r3, [r7, #24]
 80070ec:	43db      	mvns	r3, r3
 80070ee:	4916      	ldr	r1, [pc, #88]	; (8007148 <HAL_GPIO_Init+0x2f0>)
 80070f0:	4013      	ands	r3, r2
 80070f2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	685b      	ldr	r3, [r3, #4]
 80070f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d025      	beq.n	800714c <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8007100:	4b11      	ldr	r3, [pc, #68]	; (8007148 <HAL_GPIO_Init+0x2f0>)
 8007102:	681a      	ldr	r2, [r3, #0]
 8007104:	4910      	ldr	r1, [pc, #64]	; (8007148 <HAL_GPIO_Init+0x2f0>)
 8007106:	69bb      	ldr	r3, [r7, #24]
 8007108:	4313      	orrs	r3, r2
 800710a:	600b      	str	r3, [r1, #0]
 800710c:	e025      	b.n	800715a <HAL_GPIO_Init+0x302>
 800710e:	bf00      	nop
 8007110:	10320000 	.word	0x10320000
 8007114:	10310000 	.word	0x10310000
 8007118:	10220000 	.word	0x10220000
 800711c:	10210000 	.word	0x10210000
 8007120:	10120000 	.word	0x10120000
 8007124:	10110000 	.word	0x10110000
 8007128:	40021000 	.word	0x40021000
 800712c:	40010000 	.word	0x40010000
 8007130:	40010800 	.word	0x40010800
 8007134:	40010c00 	.word	0x40010c00
 8007138:	40011000 	.word	0x40011000
 800713c:	40011400 	.word	0x40011400
 8007140:	40011800 	.word	0x40011800
 8007144:	40011c00 	.word	0x40011c00
 8007148:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800714c:	4b0b      	ldr	r3, [pc, #44]	; (800717c <HAL_GPIO_Init+0x324>)
 800714e:	681a      	ldr	r2, [r3, #0]
 8007150:	69bb      	ldr	r3, [r7, #24]
 8007152:	43db      	mvns	r3, r3
 8007154:	4909      	ldr	r1, [pc, #36]	; (800717c <HAL_GPIO_Init+0x324>)
 8007156:	4013      	ands	r3, r2
 8007158:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800715a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800715c:	3301      	adds	r3, #1
 800715e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	681a      	ldr	r2, [r3, #0]
 8007164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007166:	fa22 f303 	lsr.w	r3, r2, r3
 800716a:	2b00      	cmp	r3, #0
 800716c:	f47f ae7e 	bne.w	8006e6c <HAL_GPIO_Init+0x14>
  }
}
 8007170:	bf00      	nop
 8007172:	bf00      	nop
 8007174:	372c      	adds	r7, #44	; 0x2c
 8007176:	46bd      	mov	sp, r7
 8007178:	bc80      	pop	{r7}
 800717a:	4770      	bx	lr
 800717c:	40010400 	.word	0x40010400

08007180 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007180:	b480      	push	{r7}
 8007182:	b085      	sub	sp, #20
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
 8007188:	460b      	mov	r3, r1
 800718a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	689a      	ldr	r2, [r3, #8]
 8007190:	887b      	ldrh	r3, [r7, #2]
 8007192:	4013      	ands	r3, r2
 8007194:	2b00      	cmp	r3, #0
 8007196:	d002      	beq.n	800719e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007198:	2301      	movs	r3, #1
 800719a:	73fb      	strb	r3, [r7, #15]
 800719c:	e001      	b.n	80071a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800719e:	2300      	movs	r3, #0
 80071a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80071a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80071a4:	4618      	mov	r0, r3
 80071a6:	3714      	adds	r7, #20
 80071a8:	46bd      	mov	sp, r7
 80071aa:	bc80      	pop	{r7}
 80071ac:	4770      	bx	lr

080071ae <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80071ae:	b480      	push	{r7}
 80071b0:	b083      	sub	sp, #12
 80071b2:	af00      	add	r7, sp, #0
 80071b4:	6078      	str	r0, [r7, #4]
 80071b6:	460b      	mov	r3, r1
 80071b8:	807b      	strh	r3, [r7, #2]
 80071ba:	4613      	mov	r3, r2
 80071bc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80071be:	787b      	ldrb	r3, [r7, #1]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d003      	beq.n	80071cc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80071c4:	887a      	ldrh	r2, [r7, #2]
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80071ca:	e003      	b.n	80071d4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80071cc:	887b      	ldrh	r3, [r7, #2]
 80071ce:	041a      	lsls	r2, r3, #16
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	611a      	str	r2, [r3, #16]
}
 80071d4:	bf00      	nop
 80071d6:	370c      	adds	r7, #12
 80071d8:	46bd      	mov	sp, r7
 80071da:	bc80      	pop	{r7}
 80071dc:	4770      	bx	lr
	...

080071e0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b082      	sub	sp, #8
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	4603      	mov	r3, r0
 80071e8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80071ea:	4b08      	ldr	r3, [pc, #32]	; (800720c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80071ec:	695a      	ldr	r2, [r3, #20]
 80071ee:	88fb      	ldrh	r3, [r7, #6]
 80071f0:	4013      	ands	r3, r2
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d006      	beq.n	8007204 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80071f6:	4a05      	ldr	r2, [pc, #20]	; (800720c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80071f8:	88fb      	ldrh	r3, [r7, #6]
 80071fa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80071fc:	88fb      	ldrh	r3, [r7, #6]
 80071fe:	4618      	mov	r0, r3
 8007200:	f7fa fc32 	bl	8001a68 <HAL_GPIO_EXTI_Callback>
  }
}
 8007204:	bf00      	nop
 8007206:	3708      	adds	r7, #8
 8007208:	46bd      	mov	sp, r7
 800720a:	bd80      	pop	{r7, pc}
 800720c:	40010400 	.word	0x40010400

08007210 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007210:	b580      	push	{r7, lr}
 8007212:	b086      	sub	sp, #24
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d101      	bne.n	8007222 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800721e:	2301      	movs	r3, #1
 8007220:	e26c      	b.n	80076fc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f003 0301 	and.w	r3, r3, #1
 800722a:	2b00      	cmp	r3, #0
 800722c:	f000 8087 	beq.w	800733e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007230:	4b92      	ldr	r3, [pc, #584]	; (800747c <HAL_RCC_OscConfig+0x26c>)
 8007232:	685b      	ldr	r3, [r3, #4]
 8007234:	f003 030c 	and.w	r3, r3, #12
 8007238:	2b04      	cmp	r3, #4
 800723a:	d00c      	beq.n	8007256 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800723c:	4b8f      	ldr	r3, [pc, #572]	; (800747c <HAL_RCC_OscConfig+0x26c>)
 800723e:	685b      	ldr	r3, [r3, #4]
 8007240:	f003 030c 	and.w	r3, r3, #12
 8007244:	2b08      	cmp	r3, #8
 8007246:	d112      	bne.n	800726e <HAL_RCC_OscConfig+0x5e>
 8007248:	4b8c      	ldr	r3, [pc, #560]	; (800747c <HAL_RCC_OscConfig+0x26c>)
 800724a:	685b      	ldr	r3, [r3, #4]
 800724c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007250:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007254:	d10b      	bne.n	800726e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007256:	4b89      	ldr	r3, [pc, #548]	; (800747c <HAL_RCC_OscConfig+0x26c>)
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800725e:	2b00      	cmp	r3, #0
 8007260:	d06c      	beq.n	800733c <HAL_RCC_OscConfig+0x12c>
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	685b      	ldr	r3, [r3, #4]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d168      	bne.n	800733c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800726a:	2301      	movs	r3, #1
 800726c:	e246      	b.n	80076fc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	685b      	ldr	r3, [r3, #4]
 8007272:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007276:	d106      	bne.n	8007286 <HAL_RCC_OscConfig+0x76>
 8007278:	4b80      	ldr	r3, [pc, #512]	; (800747c <HAL_RCC_OscConfig+0x26c>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4a7f      	ldr	r2, [pc, #508]	; (800747c <HAL_RCC_OscConfig+0x26c>)
 800727e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007282:	6013      	str	r3, [r2, #0]
 8007284:	e02e      	b.n	80072e4 <HAL_RCC_OscConfig+0xd4>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	685b      	ldr	r3, [r3, #4]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d10c      	bne.n	80072a8 <HAL_RCC_OscConfig+0x98>
 800728e:	4b7b      	ldr	r3, [pc, #492]	; (800747c <HAL_RCC_OscConfig+0x26c>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	4a7a      	ldr	r2, [pc, #488]	; (800747c <HAL_RCC_OscConfig+0x26c>)
 8007294:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007298:	6013      	str	r3, [r2, #0]
 800729a:	4b78      	ldr	r3, [pc, #480]	; (800747c <HAL_RCC_OscConfig+0x26c>)
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	4a77      	ldr	r2, [pc, #476]	; (800747c <HAL_RCC_OscConfig+0x26c>)
 80072a0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80072a4:	6013      	str	r3, [r2, #0]
 80072a6:	e01d      	b.n	80072e4 <HAL_RCC_OscConfig+0xd4>
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	685b      	ldr	r3, [r3, #4]
 80072ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80072b0:	d10c      	bne.n	80072cc <HAL_RCC_OscConfig+0xbc>
 80072b2:	4b72      	ldr	r3, [pc, #456]	; (800747c <HAL_RCC_OscConfig+0x26c>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	4a71      	ldr	r2, [pc, #452]	; (800747c <HAL_RCC_OscConfig+0x26c>)
 80072b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80072bc:	6013      	str	r3, [r2, #0]
 80072be:	4b6f      	ldr	r3, [pc, #444]	; (800747c <HAL_RCC_OscConfig+0x26c>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	4a6e      	ldr	r2, [pc, #440]	; (800747c <HAL_RCC_OscConfig+0x26c>)
 80072c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80072c8:	6013      	str	r3, [r2, #0]
 80072ca:	e00b      	b.n	80072e4 <HAL_RCC_OscConfig+0xd4>
 80072cc:	4b6b      	ldr	r3, [pc, #428]	; (800747c <HAL_RCC_OscConfig+0x26c>)
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	4a6a      	ldr	r2, [pc, #424]	; (800747c <HAL_RCC_OscConfig+0x26c>)
 80072d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80072d6:	6013      	str	r3, [r2, #0]
 80072d8:	4b68      	ldr	r3, [pc, #416]	; (800747c <HAL_RCC_OscConfig+0x26c>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	4a67      	ldr	r2, [pc, #412]	; (800747c <HAL_RCC_OscConfig+0x26c>)
 80072de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80072e2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	685b      	ldr	r3, [r3, #4]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d013      	beq.n	8007314 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80072ec:	f7fd fa46 	bl	800477c <HAL_GetTick>
 80072f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80072f2:	e008      	b.n	8007306 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80072f4:	f7fd fa42 	bl	800477c <HAL_GetTick>
 80072f8:	4602      	mov	r2, r0
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	1ad3      	subs	r3, r2, r3
 80072fe:	2b64      	cmp	r3, #100	; 0x64
 8007300:	d901      	bls.n	8007306 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8007302:	2303      	movs	r3, #3
 8007304:	e1fa      	b.n	80076fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007306:	4b5d      	ldr	r3, [pc, #372]	; (800747c <HAL_RCC_OscConfig+0x26c>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800730e:	2b00      	cmp	r3, #0
 8007310:	d0f0      	beq.n	80072f4 <HAL_RCC_OscConfig+0xe4>
 8007312:	e014      	b.n	800733e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007314:	f7fd fa32 	bl	800477c <HAL_GetTick>
 8007318:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800731a:	e008      	b.n	800732e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800731c:	f7fd fa2e 	bl	800477c <HAL_GetTick>
 8007320:	4602      	mov	r2, r0
 8007322:	693b      	ldr	r3, [r7, #16]
 8007324:	1ad3      	subs	r3, r2, r3
 8007326:	2b64      	cmp	r3, #100	; 0x64
 8007328:	d901      	bls.n	800732e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800732a:	2303      	movs	r3, #3
 800732c:	e1e6      	b.n	80076fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800732e:	4b53      	ldr	r3, [pc, #332]	; (800747c <HAL_RCC_OscConfig+0x26c>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007336:	2b00      	cmp	r3, #0
 8007338:	d1f0      	bne.n	800731c <HAL_RCC_OscConfig+0x10c>
 800733a:	e000      	b.n	800733e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800733c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f003 0302 	and.w	r3, r3, #2
 8007346:	2b00      	cmp	r3, #0
 8007348:	d063      	beq.n	8007412 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800734a:	4b4c      	ldr	r3, [pc, #304]	; (800747c <HAL_RCC_OscConfig+0x26c>)
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	f003 030c 	and.w	r3, r3, #12
 8007352:	2b00      	cmp	r3, #0
 8007354:	d00b      	beq.n	800736e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8007356:	4b49      	ldr	r3, [pc, #292]	; (800747c <HAL_RCC_OscConfig+0x26c>)
 8007358:	685b      	ldr	r3, [r3, #4]
 800735a:	f003 030c 	and.w	r3, r3, #12
 800735e:	2b08      	cmp	r3, #8
 8007360:	d11c      	bne.n	800739c <HAL_RCC_OscConfig+0x18c>
 8007362:	4b46      	ldr	r3, [pc, #280]	; (800747c <HAL_RCC_OscConfig+0x26c>)
 8007364:	685b      	ldr	r3, [r3, #4]
 8007366:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800736a:	2b00      	cmp	r3, #0
 800736c:	d116      	bne.n	800739c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800736e:	4b43      	ldr	r3, [pc, #268]	; (800747c <HAL_RCC_OscConfig+0x26c>)
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f003 0302 	and.w	r3, r3, #2
 8007376:	2b00      	cmp	r3, #0
 8007378:	d005      	beq.n	8007386 <HAL_RCC_OscConfig+0x176>
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	691b      	ldr	r3, [r3, #16]
 800737e:	2b01      	cmp	r3, #1
 8007380:	d001      	beq.n	8007386 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8007382:	2301      	movs	r3, #1
 8007384:	e1ba      	b.n	80076fc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007386:	4b3d      	ldr	r3, [pc, #244]	; (800747c <HAL_RCC_OscConfig+0x26c>)
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	695b      	ldr	r3, [r3, #20]
 8007392:	00db      	lsls	r3, r3, #3
 8007394:	4939      	ldr	r1, [pc, #228]	; (800747c <HAL_RCC_OscConfig+0x26c>)
 8007396:	4313      	orrs	r3, r2
 8007398:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800739a:	e03a      	b.n	8007412 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	691b      	ldr	r3, [r3, #16]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d020      	beq.n	80073e6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80073a4:	4b36      	ldr	r3, [pc, #216]	; (8007480 <HAL_RCC_OscConfig+0x270>)
 80073a6:	2201      	movs	r2, #1
 80073a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80073aa:	f7fd f9e7 	bl	800477c <HAL_GetTick>
 80073ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80073b0:	e008      	b.n	80073c4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80073b2:	f7fd f9e3 	bl	800477c <HAL_GetTick>
 80073b6:	4602      	mov	r2, r0
 80073b8:	693b      	ldr	r3, [r7, #16]
 80073ba:	1ad3      	subs	r3, r2, r3
 80073bc:	2b02      	cmp	r3, #2
 80073be:	d901      	bls.n	80073c4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80073c0:	2303      	movs	r3, #3
 80073c2:	e19b      	b.n	80076fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80073c4:	4b2d      	ldr	r3, [pc, #180]	; (800747c <HAL_RCC_OscConfig+0x26c>)
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f003 0302 	and.w	r3, r3, #2
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d0f0      	beq.n	80073b2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073d0:	4b2a      	ldr	r3, [pc, #168]	; (800747c <HAL_RCC_OscConfig+0x26c>)
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	695b      	ldr	r3, [r3, #20]
 80073dc:	00db      	lsls	r3, r3, #3
 80073de:	4927      	ldr	r1, [pc, #156]	; (800747c <HAL_RCC_OscConfig+0x26c>)
 80073e0:	4313      	orrs	r3, r2
 80073e2:	600b      	str	r3, [r1, #0]
 80073e4:	e015      	b.n	8007412 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80073e6:	4b26      	ldr	r3, [pc, #152]	; (8007480 <HAL_RCC_OscConfig+0x270>)
 80073e8:	2200      	movs	r2, #0
 80073ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80073ec:	f7fd f9c6 	bl	800477c <HAL_GetTick>
 80073f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80073f2:	e008      	b.n	8007406 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80073f4:	f7fd f9c2 	bl	800477c <HAL_GetTick>
 80073f8:	4602      	mov	r2, r0
 80073fa:	693b      	ldr	r3, [r7, #16]
 80073fc:	1ad3      	subs	r3, r2, r3
 80073fe:	2b02      	cmp	r3, #2
 8007400:	d901      	bls.n	8007406 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8007402:	2303      	movs	r3, #3
 8007404:	e17a      	b.n	80076fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007406:	4b1d      	ldr	r3, [pc, #116]	; (800747c <HAL_RCC_OscConfig+0x26c>)
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	f003 0302 	and.w	r3, r3, #2
 800740e:	2b00      	cmp	r3, #0
 8007410:	d1f0      	bne.n	80073f4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f003 0308 	and.w	r3, r3, #8
 800741a:	2b00      	cmp	r3, #0
 800741c:	d03a      	beq.n	8007494 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	699b      	ldr	r3, [r3, #24]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d019      	beq.n	800745a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007426:	4b17      	ldr	r3, [pc, #92]	; (8007484 <HAL_RCC_OscConfig+0x274>)
 8007428:	2201      	movs	r2, #1
 800742a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800742c:	f7fd f9a6 	bl	800477c <HAL_GetTick>
 8007430:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007432:	e008      	b.n	8007446 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007434:	f7fd f9a2 	bl	800477c <HAL_GetTick>
 8007438:	4602      	mov	r2, r0
 800743a:	693b      	ldr	r3, [r7, #16]
 800743c:	1ad3      	subs	r3, r2, r3
 800743e:	2b02      	cmp	r3, #2
 8007440:	d901      	bls.n	8007446 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8007442:	2303      	movs	r3, #3
 8007444:	e15a      	b.n	80076fc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007446:	4b0d      	ldr	r3, [pc, #52]	; (800747c <HAL_RCC_OscConfig+0x26c>)
 8007448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800744a:	f003 0302 	and.w	r3, r3, #2
 800744e:	2b00      	cmp	r3, #0
 8007450:	d0f0      	beq.n	8007434 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8007452:	2001      	movs	r0, #1
 8007454:	f000 face 	bl	80079f4 <RCC_Delay>
 8007458:	e01c      	b.n	8007494 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800745a:	4b0a      	ldr	r3, [pc, #40]	; (8007484 <HAL_RCC_OscConfig+0x274>)
 800745c:	2200      	movs	r2, #0
 800745e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007460:	f7fd f98c 	bl	800477c <HAL_GetTick>
 8007464:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007466:	e00f      	b.n	8007488 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007468:	f7fd f988 	bl	800477c <HAL_GetTick>
 800746c:	4602      	mov	r2, r0
 800746e:	693b      	ldr	r3, [r7, #16]
 8007470:	1ad3      	subs	r3, r2, r3
 8007472:	2b02      	cmp	r3, #2
 8007474:	d908      	bls.n	8007488 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8007476:	2303      	movs	r3, #3
 8007478:	e140      	b.n	80076fc <HAL_RCC_OscConfig+0x4ec>
 800747a:	bf00      	nop
 800747c:	40021000 	.word	0x40021000
 8007480:	42420000 	.word	0x42420000
 8007484:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007488:	4b9e      	ldr	r3, [pc, #632]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 800748a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800748c:	f003 0302 	and.w	r3, r3, #2
 8007490:	2b00      	cmp	r3, #0
 8007492:	d1e9      	bne.n	8007468 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f003 0304 	and.w	r3, r3, #4
 800749c:	2b00      	cmp	r3, #0
 800749e:	f000 80a6 	beq.w	80075ee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80074a2:	2300      	movs	r3, #0
 80074a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80074a6:	4b97      	ldr	r3, [pc, #604]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 80074a8:	69db      	ldr	r3, [r3, #28]
 80074aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d10d      	bne.n	80074ce <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80074b2:	4b94      	ldr	r3, [pc, #592]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 80074b4:	69db      	ldr	r3, [r3, #28]
 80074b6:	4a93      	ldr	r2, [pc, #588]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 80074b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80074bc:	61d3      	str	r3, [r2, #28]
 80074be:	4b91      	ldr	r3, [pc, #580]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 80074c0:	69db      	ldr	r3, [r3, #28]
 80074c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80074c6:	60bb      	str	r3, [r7, #8]
 80074c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80074ca:	2301      	movs	r3, #1
 80074cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80074ce:	4b8e      	ldr	r3, [pc, #568]	; (8007708 <HAL_RCC_OscConfig+0x4f8>)
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d118      	bne.n	800750c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80074da:	4b8b      	ldr	r3, [pc, #556]	; (8007708 <HAL_RCC_OscConfig+0x4f8>)
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	4a8a      	ldr	r2, [pc, #552]	; (8007708 <HAL_RCC_OscConfig+0x4f8>)
 80074e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80074e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80074e6:	f7fd f949 	bl	800477c <HAL_GetTick>
 80074ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80074ec:	e008      	b.n	8007500 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80074ee:	f7fd f945 	bl	800477c <HAL_GetTick>
 80074f2:	4602      	mov	r2, r0
 80074f4:	693b      	ldr	r3, [r7, #16]
 80074f6:	1ad3      	subs	r3, r2, r3
 80074f8:	2b64      	cmp	r3, #100	; 0x64
 80074fa:	d901      	bls.n	8007500 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80074fc:	2303      	movs	r3, #3
 80074fe:	e0fd      	b.n	80076fc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007500:	4b81      	ldr	r3, [pc, #516]	; (8007708 <HAL_RCC_OscConfig+0x4f8>)
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007508:	2b00      	cmp	r3, #0
 800750a:	d0f0      	beq.n	80074ee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	68db      	ldr	r3, [r3, #12]
 8007510:	2b01      	cmp	r3, #1
 8007512:	d106      	bne.n	8007522 <HAL_RCC_OscConfig+0x312>
 8007514:	4b7b      	ldr	r3, [pc, #492]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 8007516:	6a1b      	ldr	r3, [r3, #32]
 8007518:	4a7a      	ldr	r2, [pc, #488]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 800751a:	f043 0301 	orr.w	r3, r3, #1
 800751e:	6213      	str	r3, [r2, #32]
 8007520:	e02d      	b.n	800757e <HAL_RCC_OscConfig+0x36e>
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	68db      	ldr	r3, [r3, #12]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d10c      	bne.n	8007544 <HAL_RCC_OscConfig+0x334>
 800752a:	4b76      	ldr	r3, [pc, #472]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 800752c:	6a1b      	ldr	r3, [r3, #32]
 800752e:	4a75      	ldr	r2, [pc, #468]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 8007530:	f023 0301 	bic.w	r3, r3, #1
 8007534:	6213      	str	r3, [r2, #32]
 8007536:	4b73      	ldr	r3, [pc, #460]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 8007538:	6a1b      	ldr	r3, [r3, #32]
 800753a:	4a72      	ldr	r2, [pc, #456]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 800753c:	f023 0304 	bic.w	r3, r3, #4
 8007540:	6213      	str	r3, [r2, #32]
 8007542:	e01c      	b.n	800757e <HAL_RCC_OscConfig+0x36e>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	68db      	ldr	r3, [r3, #12]
 8007548:	2b05      	cmp	r3, #5
 800754a:	d10c      	bne.n	8007566 <HAL_RCC_OscConfig+0x356>
 800754c:	4b6d      	ldr	r3, [pc, #436]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 800754e:	6a1b      	ldr	r3, [r3, #32]
 8007550:	4a6c      	ldr	r2, [pc, #432]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 8007552:	f043 0304 	orr.w	r3, r3, #4
 8007556:	6213      	str	r3, [r2, #32]
 8007558:	4b6a      	ldr	r3, [pc, #424]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 800755a:	6a1b      	ldr	r3, [r3, #32]
 800755c:	4a69      	ldr	r2, [pc, #420]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 800755e:	f043 0301 	orr.w	r3, r3, #1
 8007562:	6213      	str	r3, [r2, #32]
 8007564:	e00b      	b.n	800757e <HAL_RCC_OscConfig+0x36e>
 8007566:	4b67      	ldr	r3, [pc, #412]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 8007568:	6a1b      	ldr	r3, [r3, #32]
 800756a:	4a66      	ldr	r2, [pc, #408]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 800756c:	f023 0301 	bic.w	r3, r3, #1
 8007570:	6213      	str	r3, [r2, #32]
 8007572:	4b64      	ldr	r3, [pc, #400]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 8007574:	6a1b      	ldr	r3, [r3, #32]
 8007576:	4a63      	ldr	r2, [pc, #396]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 8007578:	f023 0304 	bic.w	r3, r3, #4
 800757c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	68db      	ldr	r3, [r3, #12]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d015      	beq.n	80075b2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007586:	f7fd f8f9 	bl	800477c <HAL_GetTick>
 800758a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800758c:	e00a      	b.n	80075a4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800758e:	f7fd f8f5 	bl	800477c <HAL_GetTick>
 8007592:	4602      	mov	r2, r0
 8007594:	693b      	ldr	r3, [r7, #16]
 8007596:	1ad3      	subs	r3, r2, r3
 8007598:	f241 3288 	movw	r2, #5000	; 0x1388
 800759c:	4293      	cmp	r3, r2
 800759e:	d901      	bls.n	80075a4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80075a0:	2303      	movs	r3, #3
 80075a2:	e0ab      	b.n	80076fc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075a4:	4b57      	ldr	r3, [pc, #348]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 80075a6:	6a1b      	ldr	r3, [r3, #32]
 80075a8:	f003 0302 	and.w	r3, r3, #2
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d0ee      	beq.n	800758e <HAL_RCC_OscConfig+0x37e>
 80075b0:	e014      	b.n	80075dc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80075b2:	f7fd f8e3 	bl	800477c <HAL_GetTick>
 80075b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80075b8:	e00a      	b.n	80075d0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075ba:	f7fd f8df 	bl	800477c <HAL_GetTick>
 80075be:	4602      	mov	r2, r0
 80075c0:	693b      	ldr	r3, [r7, #16]
 80075c2:	1ad3      	subs	r3, r2, r3
 80075c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80075c8:	4293      	cmp	r3, r2
 80075ca:	d901      	bls.n	80075d0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80075cc:	2303      	movs	r3, #3
 80075ce:	e095      	b.n	80076fc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80075d0:	4b4c      	ldr	r3, [pc, #304]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 80075d2:	6a1b      	ldr	r3, [r3, #32]
 80075d4:	f003 0302 	and.w	r3, r3, #2
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d1ee      	bne.n	80075ba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80075dc:	7dfb      	ldrb	r3, [r7, #23]
 80075de:	2b01      	cmp	r3, #1
 80075e0:	d105      	bne.n	80075ee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80075e2:	4b48      	ldr	r3, [pc, #288]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 80075e4:	69db      	ldr	r3, [r3, #28]
 80075e6:	4a47      	ldr	r2, [pc, #284]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 80075e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80075ec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	69db      	ldr	r3, [r3, #28]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	f000 8081 	beq.w	80076fa <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80075f8:	4b42      	ldr	r3, [pc, #264]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 80075fa:	685b      	ldr	r3, [r3, #4]
 80075fc:	f003 030c 	and.w	r3, r3, #12
 8007600:	2b08      	cmp	r3, #8
 8007602:	d061      	beq.n	80076c8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	69db      	ldr	r3, [r3, #28]
 8007608:	2b02      	cmp	r3, #2
 800760a:	d146      	bne.n	800769a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800760c:	4b3f      	ldr	r3, [pc, #252]	; (800770c <HAL_RCC_OscConfig+0x4fc>)
 800760e:	2200      	movs	r2, #0
 8007610:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007612:	f7fd f8b3 	bl	800477c <HAL_GetTick>
 8007616:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007618:	e008      	b.n	800762c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800761a:	f7fd f8af 	bl	800477c <HAL_GetTick>
 800761e:	4602      	mov	r2, r0
 8007620:	693b      	ldr	r3, [r7, #16]
 8007622:	1ad3      	subs	r3, r2, r3
 8007624:	2b02      	cmp	r3, #2
 8007626:	d901      	bls.n	800762c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8007628:	2303      	movs	r3, #3
 800762a:	e067      	b.n	80076fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800762c:	4b35      	ldr	r3, [pc, #212]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007634:	2b00      	cmp	r3, #0
 8007636:	d1f0      	bne.n	800761a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	6a1b      	ldr	r3, [r3, #32]
 800763c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007640:	d108      	bne.n	8007654 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8007642:	4b30      	ldr	r3, [pc, #192]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 8007644:	685b      	ldr	r3, [r3, #4]
 8007646:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	689b      	ldr	r3, [r3, #8]
 800764e:	492d      	ldr	r1, [pc, #180]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 8007650:	4313      	orrs	r3, r2
 8007652:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007654:	4b2b      	ldr	r3, [pc, #172]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 8007656:	685b      	ldr	r3, [r3, #4]
 8007658:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6a19      	ldr	r1, [r3, #32]
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007664:	430b      	orrs	r3, r1
 8007666:	4927      	ldr	r1, [pc, #156]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 8007668:	4313      	orrs	r3, r2
 800766a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800766c:	4b27      	ldr	r3, [pc, #156]	; (800770c <HAL_RCC_OscConfig+0x4fc>)
 800766e:	2201      	movs	r2, #1
 8007670:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007672:	f7fd f883 	bl	800477c <HAL_GetTick>
 8007676:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007678:	e008      	b.n	800768c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800767a:	f7fd f87f 	bl	800477c <HAL_GetTick>
 800767e:	4602      	mov	r2, r0
 8007680:	693b      	ldr	r3, [r7, #16]
 8007682:	1ad3      	subs	r3, r2, r3
 8007684:	2b02      	cmp	r3, #2
 8007686:	d901      	bls.n	800768c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8007688:	2303      	movs	r3, #3
 800768a:	e037      	b.n	80076fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800768c:	4b1d      	ldr	r3, [pc, #116]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007694:	2b00      	cmp	r3, #0
 8007696:	d0f0      	beq.n	800767a <HAL_RCC_OscConfig+0x46a>
 8007698:	e02f      	b.n	80076fa <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800769a:	4b1c      	ldr	r3, [pc, #112]	; (800770c <HAL_RCC_OscConfig+0x4fc>)
 800769c:	2200      	movs	r2, #0
 800769e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076a0:	f7fd f86c 	bl	800477c <HAL_GetTick>
 80076a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80076a6:	e008      	b.n	80076ba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80076a8:	f7fd f868 	bl	800477c <HAL_GetTick>
 80076ac:	4602      	mov	r2, r0
 80076ae:	693b      	ldr	r3, [r7, #16]
 80076b0:	1ad3      	subs	r3, r2, r3
 80076b2:	2b02      	cmp	r3, #2
 80076b4:	d901      	bls.n	80076ba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80076b6:	2303      	movs	r3, #3
 80076b8:	e020      	b.n	80076fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80076ba:	4b12      	ldr	r3, [pc, #72]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d1f0      	bne.n	80076a8 <HAL_RCC_OscConfig+0x498>
 80076c6:	e018      	b.n	80076fa <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	69db      	ldr	r3, [r3, #28]
 80076cc:	2b01      	cmp	r3, #1
 80076ce:	d101      	bne.n	80076d4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80076d0:	2301      	movs	r3, #1
 80076d2:	e013      	b.n	80076fc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80076d4:	4b0b      	ldr	r3, [pc, #44]	; (8007704 <HAL_RCC_OscConfig+0x4f4>)
 80076d6:	685b      	ldr	r3, [r3, #4]
 80076d8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	6a1b      	ldr	r3, [r3, #32]
 80076e4:	429a      	cmp	r2, r3
 80076e6:	d106      	bne.n	80076f6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80076f2:	429a      	cmp	r2, r3
 80076f4:	d001      	beq.n	80076fa <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80076f6:	2301      	movs	r3, #1
 80076f8:	e000      	b.n	80076fc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80076fa:	2300      	movs	r3, #0
}
 80076fc:	4618      	mov	r0, r3
 80076fe:	3718      	adds	r7, #24
 8007700:	46bd      	mov	sp, r7
 8007702:	bd80      	pop	{r7, pc}
 8007704:	40021000 	.word	0x40021000
 8007708:	40007000 	.word	0x40007000
 800770c:	42420060 	.word	0x42420060

08007710 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007710:	b580      	push	{r7, lr}
 8007712:	b084      	sub	sp, #16
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]
 8007718:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d101      	bne.n	8007724 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007720:	2301      	movs	r3, #1
 8007722:	e0d0      	b.n	80078c6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007724:	4b6a      	ldr	r3, [pc, #424]	; (80078d0 <HAL_RCC_ClockConfig+0x1c0>)
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f003 0307 	and.w	r3, r3, #7
 800772c:	683a      	ldr	r2, [r7, #0]
 800772e:	429a      	cmp	r2, r3
 8007730:	d910      	bls.n	8007754 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007732:	4b67      	ldr	r3, [pc, #412]	; (80078d0 <HAL_RCC_ClockConfig+0x1c0>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f023 0207 	bic.w	r2, r3, #7
 800773a:	4965      	ldr	r1, [pc, #404]	; (80078d0 <HAL_RCC_ClockConfig+0x1c0>)
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	4313      	orrs	r3, r2
 8007740:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007742:	4b63      	ldr	r3, [pc, #396]	; (80078d0 <HAL_RCC_ClockConfig+0x1c0>)
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f003 0307 	and.w	r3, r3, #7
 800774a:	683a      	ldr	r2, [r7, #0]
 800774c:	429a      	cmp	r2, r3
 800774e:	d001      	beq.n	8007754 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8007750:	2301      	movs	r3, #1
 8007752:	e0b8      	b.n	80078c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f003 0302 	and.w	r3, r3, #2
 800775c:	2b00      	cmp	r3, #0
 800775e:	d020      	beq.n	80077a2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f003 0304 	and.w	r3, r3, #4
 8007768:	2b00      	cmp	r3, #0
 800776a:	d005      	beq.n	8007778 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800776c:	4b59      	ldr	r3, [pc, #356]	; (80078d4 <HAL_RCC_ClockConfig+0x1c4>)
 800776e:	685b      	ldr	r3, [r3, #4]
 8007770:	4a58      	ldr	r2, [pc, #352]	; (80078d4 <HAL_RCC_ClockConfig+0x1c4>)
 8007772:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8007776:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	f003 0308 	and.w	r3, r3, #8
 8007780:	2b00      	cmp	r3, #0
 8007782:	d005      	beq.n	8007790 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007784:	4b53      	ldr	r3, [pc, #332]	; (80078d4 <HAL_RCC_ClockConfig+0x1c4>)
 8007786:	685b      	ldr	r3, [r3, #4]
 8007788:	4a52      	ldr	r2, [pc, #328]	; (80078d4 <HAL_RCC_ClockConfig+0x1c4>)
 800778a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800778e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007790:	4b50      	ldr	r3, [pc, #320]	; (80078d4 <HAL_RCC_ClockConfig+0x1c4>)
 8007792:	685b      	ldr	r3, [r3, #4]
 8007794:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	689b      	ldr	r3, [r3, #8]
 800779c:	494d      	ldr	r1, [pc, #308]	; (80078d4 <HAL_RCC_ClockConfig+0x1c4>)
 800779e:	4313      	orrs	r3, r2
 80077a0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f003 0301 	and.w	r3, r3, #1
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d040      	beq.n	8007830 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	685b      	ldr	r3, [r3, #4]
 80077b2:	2b01      	cmp	r3, #1
 80077b4:	d107      	bne.n	80077c6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80077b6:	4b47      	ldr	r3, [pc, #284]	; (80078d4 <HAL_RCC_ClockConfig+0x1c4>)
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d115      	bne.n	80077ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80077c2:	2301      	movs	r3, #1
 80077c4:	e07f      	b.n	80078c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	685b      	ldr	r3, [r3, #4]
 80077ca:	2b02      	cmp	r3, #2
 80077cc:	d107      	bne.n	80077de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80077ce:	4b41      	ldr	r3, [pc, #260]	; (80078d4 <HAL_RCC_ClockConfig+0x1c4>)
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d109      	bne.n	80077ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80077da:	2301      	movs	r3, #1
 80077dc:	e073      	b.n	80078c6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80077de:	4b3d      	ldr	r3, [pc, #244]	; (80078d4 <HAL_RCC_ClockConfig+0x1c4>)
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	f003 0302 	and.w	r3, r3, #2
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d101      	bne.n	80077ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80077ea:	2301      	movs	r3, #1
 80077ec:	e06b      	b.n	80078c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80077ee:	4b39      	ldr	r3, [pc, #228]	; (80078d4 <HAL_RCC_ClockConfig+0x1c4>)
 80077f0:	685b      	ldr	r3, [r3, #4]
 80077f2:	f023 0203 	bic.w	r2, r3, #3
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	685b      	ldr	r3, [r3, #4]
 80077fa:	4936      	ldr	r1, [pc, #216]	; (80078d4 <HAL_RCC_ClockConfig+0x1c4>)
 80077fc:	4313      	orrs	r3, r2
 80077fe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007800:	f7fc ffbc 	bl	800477c <HAL_GetTick>
 8007804:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007806:	e00a      	b.n	800781e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007808:	f7fc ffb8 	bl	800477c <HAL_GetTick>
 800780c:	4602      	mov	r2, r0
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	1ad3      	subs	r3, r2, r3
 8007812:	f241 3288 	movw	r2, #5000	; 0x1388
 8007816:	4293      	cmp	r3, r2
 8007818:	d901      	bls.n	800781e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800781a:	2303      	movs	r3, #3
 800781c:	e053      	b.n	80078c6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800781e:	4b2d      	ldr	r3, [pc, #180]	; (80078d4 <HAL_RCC_ClockConfig+0x1c4>)
 8007820:	685b      	ldr	r3, [r3, #4]
 8007822:	f003 020c 	and.w	r2, r3, #12
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	685b      	ldr	r3, [r3, #4]
 800782a:	009b      	lsls	r3, r3, #2
 800782c:	429a      	cmp	r2, r3
 800782e:	d1eb      	bne.n	8007808 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007830:	4b27      	ldr	r3, [pc, #156]	; (80078d0 <HAL_RCC_ClockConfig+0x1c0>)
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f003 0307 	and.w	r3, r3, #7
 8007838:	683a      	ldr	r2, [r7, #0]
 800783a:	429a      	cmp	r2, r3
 800783c:	d210      	bcs.n	8007860 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800783e:	4b24      	ldr	r3, [pc, #144]	; (80078d0 <HAL_RCC_ClockConfig+0x1c0>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f023 0207 	bic.w	r2, r3, #7
 8007846:	4922      	ldr	r1, [pc, #136]	; (80078d0 <HAL_RCC_ClockConfig+0x1c0>)
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	4313      	orrs	r3, r2
 800784c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800784e:	4b20      	ldr	r3, [pc, #128]	; (80078d0 <HAL_RCC_ClockConfig+0x1c0>)
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	f003 0307 	and.w	r3, r3, #7
 8007856:	683a      	ldr	r2, [r7, #0]
 8007858:	429a      	cmp	r2, r3
 800785a:	d001      	beq.n	8007860 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800785c:	2301      	movs	r3, #1
 800785e:	e032      	b.n	80078c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	f003 0304 	and.w	r3, r3, #4
 8007868:	2b00      	cmp	r3, #0
 800786a:	d008      	beq.n	800787e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800786c:	4b19      	ldr	r3, [pc, #100]	; (80078d4 <HAL_RCC_ClockConfig+0x1c4>)
 800786e:	685b      	ldr	r3, [r3, #4]
 8007870:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	68db      	ldr	r3, [r3, #12]
 8007878:	4916      	ldr	r1, [pc, #88]	; (80078d4 <HAL_RCC_ClockConfig+0x1c4>)
 800787a:	4313      	orrs	r3, r2
 800787c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f003 0308 	and.w	r3, r3, #8
 8007886:	2b00      	cmp	r3, #0
 8007888:	d009      	beq.n	800789e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800788a:	4b12      	ldr	r3, [pc, #72]	; (80078d4 <HAL_RCC_ClockConfig+0x1c4>)
 800788c:	685b      	ldr	r3, [r3, #4]
 800788e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	691b      	ldr	r3, [r3, #16]
 8007896:	00db      	lsls	r3, r3, #3
 8007898:	490e      	ldr	r1, [pc, #56]	; (80078d4 <HAL_RCC_ClockConfig+0x1c4>)
 800789a:	4313      	orrs	r3, r2
 800789c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800789e:	f000 f821 	bl	80078e4 <HAL_RCC_GetSysClockFreq>
 80078a2:	4602      	mov	r2, r0
 80078a4:	4b0b      	ldr	r3, [pc, #44]	; (80078d4 <HAL_RCC_ClockConfig+0x1c4>)
 80078a6:	685b      	ldr	r3, [r3, #4]
 80078a8:	091b      	lsrs	r3, r3, #4
 80078aa:	f003 030f 	and.w	r3, r3, #15
 80078ae:	490a      	ldr	r1, [pc, #40]	; (80078d8 <HAL_RCC_ClockConfig+0x1c8>)
 80078b0:	5ccb      	ldrb	r3, [r1, r3]
 80078b2:	fa22 f303 	lsr.w	r3, r2, r3
 80078b6:	4a09      	ldr	r2, [pc, #36]	; (80078dc <HAL_RCC_ClockConfig+0x1cc>)
 80078b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80078ba:	4b09      	ldr	r3, [pc, #36]	; (80078e0 <HAL_RCC_ClockConfig+0x1d0>)
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	4618      	mov	r0, r3
 80078c0:	f7fc ff2c 	bl	800471c <HAL_InitTick>

  return HAL_OK;
 80078c4:	2300      	movs	r3, #0
}
 80078c6:	4618      	mov	r0, r3
 80078c8:	3710      	adds	r7, #16
 80078ca:	46bd      	mov	sp, r7
 80078cc:	bd80      	pop	{r7, pc}
 80078ce:	bf00      	nop
 80078d0:	40022000 	.word	0x40022000
 80078d4:	40021000 	.word	0x40021000
 80078d8:	08009d3c 	.word	0x08009d3c
 80078dc:	20000000 	.word	0x20000000
 80078e0:	20000004 	.word	0x20000004

080078e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80078e4:	b480      	push	{r7}
 80078e6:	b087      	sub	sp, #28
 80078e8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80078ea:	2300      	movs	r3, #0
 80078ec:	60fb      	str	r3, [r7, #12]
 80078ee:	2300      	movs	r3, #0
 80078f0:	60bb      	str	r3, [r7, #8]
 80078f2:	2300      	movs	r3, #0
 80078f4:	617b      	str	r3, [r7, #20]
 80078f6:	2300      	movs	r3, #0
 80078f8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80078fa:	2300      	movs	r3, #0
 80078fc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80078fe:	4b1e      	ldr	r3, [pc, #120]	; (8007978 <HAL_RCC_GetSysClockFreq+0x94>)
 8007900:	685b      	ldr	r3, [r3, #4]
 8007902:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	f003 030c 	and.w	r3, r3, #12
 800790a:	2b04      	cmp	r3, #4
 800790c:	d002      	beq.n	8007914 <HAL_RCC_GetSysClockFreq+0x30>
 800790e:	2b08      	cmp	r3, #8
 8007910:	d003      	beq.n	800791a <HAL_RCC_GetSysClockFreq+0x36>
 8007912:	e027      	b.n	8007964 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007914:	4b19      	ldr	r3, [pc, #100]	; (800797c <HAL_RCC_GetSysClockFreq+0x98>)
 8007916:	613b      	str	r3, [r7, #16]
      break;
 8007918:	e027      	b.n	800796a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	0c9b      	lsrs	r3, r3, #18
 800791e:	f003 030f 	and.w	r3, r3, #15
 8007922:	4a17      	ldr	r2, [pc, #92]	; (8007980 <HAL_RCC_GetSysClockFreq+0x9c>)
 8007924:	5cd3      	ldrb	r3, [r2, r3]
 8007926:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800792e:	2b00      	cmp	r3, #0
 8007930:	d010      	beq.n	8007954 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007932:	4b11      	ldr	r3, [pc, #68]	; (8007978 <HAL_RCC_GetSysClockFreq+0x94>)
 8007934:	685b      	ldr	r3, [r3, #4]
 8007936:	0c5b      	lsrs	r3, r3, #17
 8007938:	f003 0301 	and.w	r3, r3, #1
 800793c:	4a11      	ldr	r2, [pc, #68]	; (8007984 <HAL_RCC_GetSysClockFreq+0xa0>)
 800793e:	5cd3      	ldrb	r3, [r2, r3]
 8007940:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	4a0d      	ldr	r2, [pc, #52]	; (800797c <HAL_RCC_GetSysClockFreq+0x98>)
 8007946:	fb02 f203 	mul.w	r2, r2, r3
 800794a:	68bb      	ldr	r3, [r7, #8]
 800794c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007950:	617b      	str	r3, [r7, #20]
 8007952:	e004      	b.n	800795e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	4a0c      	ldr	r2, [pc, #48]	; (8007988 <HAL_RCC_GetSysClockFreq+0xa4>)
 8007958:	fb02 f303 	mul.w	r3, r2, r3
 800795c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800795e:	697b      	ldr	r3, [r7, #20]
 8007960:	613b      	str	r3, [r7, #16]
      break;
 8007962:	e002      	b.n	800796a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007964:	4b09      	ldr	r3, [pc, #36]	; (800798c <HAL_RCC_GetSysClockFreq+0xa8>)
 8007966:	613b      	str	r3, [r7, #16]
      break;
 8007968:	bf00      	nop
    }
  }
  return sysclockfreq;
 800796a:	693b      	ldr	r3, [r7, #16]
}
 800796c:	4618      	mov	r0, r3
 800796e:	371c      	adds	r7, #28
 8007970:	46bd      	mov	sp, r7
 8007972:	bc80      	pop	{r7}
 8007974:	4770      	bx	lr
 8007976:	bf00      	nop
 8007978:	40021000 	.word	0x40021000
 800797c:	00f42400 	.word	0x00f42400
 8007980:	08009d54 	.word	0x08009d54
 8007984:	08009d64 	.word	0x08009d64
 8007988:	003d0900 	.word	0x003d0900
 800798c:	007a1200 	.word	0x007a1200

08007990 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007990:	b480      	push	{r7}
 8007992:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007994:	4b02      	ldr	r3, [pc, #8]	; (80079a0 <HAL_RCC_GetHCLKFreq+0x10>)
 8007996:	681b      	ldr	r3, [r3, #0]
}
 8007998:	4618      	mov	r0, r3
 800799a:	46bd      	mov	sp, r7
 800799c:	bc80      	pop	{r7}
 800799e:	4770      	bx	lr
 80079a0:	20000000 	.word	0x20000000

080079a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80079a4:	b580      	push	{r7, lr}
 80079a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80079a8:	f7ff fff2 	bl	8007990 <HAL_RCC_GetHCLKFreq>
 80079ac:	4602      	mov	r2, r0
 80079ae:	4b05      	ldr	r3, [pc, #20]	; (80079c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80079b0:	685b      	ldr	r3, [r3, #4]
 80079b2:	0a1b      	lsrs	r3, r3, #8
 80079b4:	f003 0307 	and.w	r3, r3, #7
 80079b8:	4903      	ldr	r1, [pc, #12]	; (80079c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80079ba:	5ccb      	ldrb	r3, [r1, r3]
 80079bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80079c0:	4618      	mov	r0, r3
 80079c2:	bd80      	pop	{r7, pc}
 80079c4:	40021000 	.word	0x40021000
 80079c8:	08009d4c 	.word	0x08009d4c

080079cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80079d0:	f7ff ffde 	bl	8007990 <HAL_RCC_GetHCLKFreq>
 80079d4:	4602      	mov	r2, r0
 80079d6:	4b05      	ldr	r3, [pc, #20]	; (80079ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80079d8:	685b      	ldr	r3, [r3, #4]
 80079da:	0adb      	lsrs	r3, r3, #11
 80079dc:	f003 0307 	and.w	r3, r3, #7
 80079e0:	4903      	ldr	r1, [pc, #12]	; (80079f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80079e2:	5ccb      	ldrb	r3, [r1, r3]
 80079e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80079e8:	4618      	mov	r0, r3
 80079ea:	bd80      	pop	{r7, pc}
 80079ec:	40021000 	.word	0x40021000
 80079f0:	08009d4c 	.word	0x08009d4c

080079f4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80079f4:	b480      	push	{r7}
 80079f6:	b085      	sub	sp, #20
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80079fc:	4b0a      	ldr	r3, [pc, #40]	; (8007a28 <RCC_Delay+0x34>)
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	4a0a      	ldr	r2, [pc, #40]	; (8007a2c <RCC_Delay+0x38>)
 8007a02:	fba2 2303 	umull	r2, r3, r2, r3
 8007a06:	0a5b      	lsrs	r3, r3, #9
 8007a08:	687a      	ldr	r2, [r7, #4]
 8007a0a:	fb02 f303 	mul.w	r3, r2, r3
 8007a0e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007a10:	bf00      	nop
  }
  while (Delay --);
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	1e5a      	subs	r2, r3, #1
 8007a16:	60fa      	str	r2, [r7, #12]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d1f9      	bne.n	8007a10 <RCC_Delay+0x1c>
}
 8007a1c:	bf00      	nop
 8007a1e:	bf00      	nop
 8007a20:	3714      	adds	r7, #20
 8007a22:	46bd      	mov	sp, r7
 8007a24:	bc80      	pop	{r7}
 8007a26:	4770      	bx	lr
 8007a28:	20000000 	.word	0x20000000
 8007a2c:	10624dd3 	.word	0x10624dd3

08007a30 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b086      	sub	sp, #24
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8007a38:	2300      	movs	r3, #0
 8007a3a:	613b      	str	r3, [r7, #16]
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f003 0301 	and.w	r3, r3, #1
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d07d      	beq.n	8007b48 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007a50:	4b4f      	ldr	r3, [pc, #316]	; (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007a52:	69db      	ldr	r3, [r3, #28]
 8007a54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d10d      	bne.n	8007a78 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007a5c:	4b4c      	ldr	r3, [pc, #304]	; (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007a5e:	69db      	ldr	r3, [r3, #28]
 8007a60:	4a4b      	ldr	r2, [pc, #300]	; (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007a62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a66:	61d3      	str	r3, [r2, #28]
 8007a68:	4b49      	ldr	r3, [pc, #292]	; (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007a6a:	69db      	ldr	r3, [r3, #28]
 8007a6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a70:	60bb      	str	r3, [r7, #8]
 8007a72:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007a74:	2301      	movs	r3, #1
 8007a76:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007a78:	4b46      	ldr	r3, [pc, #280]	; (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d118      	bne.n	8007ab6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007a84:	4b43      	ldr	r3, [pc, #268]	; (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	4a42      	ldr	r2, [pc, #264]	; (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007a8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a8e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007a90:	f7fc fe74 	bl	800477c <HAL_GetTick>
 8007a94:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007a96:	e008      	b.n	8007aaa <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007a98:	f7fc fe70 	bl	800477c <HAL_GetTick>
 8007a9c:	4602      	mov	r2, r0
 8007a9e:	693b      	ldr	r3, [r7, #16]
 8007aa0:	1ad3      	subs	r3, r2, r3
 8007aa2:	2b64      	cmp	r3, #100	; 0x64
 8007aa4:	d901      	bls.n	8007aaa <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8007aa6:	2303      	movs	r3, #3
 8007aa8:	e06d      	b.n	8007b86 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007aaa:	4b3a      	ldr	r3, [pc, #232]	; (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d0f0      	beq.n	8007a98 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007ab6:	4b36      	ldr	r3, [pc, #216]	; (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007ab8:	6a1b      	ldr	r3, [r3, #32]
 8007aba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007abe:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d02e      	beq.n	8007b24 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	685b      	ldr	r3, [r3, #4]
 8007aca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007ace:	68fa      	ldr	r2, [r7, #12]
 8007ad0:	429a      	cmp	r2, r3
 8007ad2:	d027      	beq.n	8007b24 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007ad4:	4b2e      	ldr	r3, [pc, #184]	; (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007ad6:	6a1b      	ldr	r3, [r3, #32]
 8007ad8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007adc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007ade:	4b2e      	ldr	r3, [pc, #184]	; (8007b98 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007ae0:	2201      	movs	r2, #1
 8007ae2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007ae4:	4b2c      	ldr	r3, [pc, #176]	; (8007b98 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8007aea:	4a29      	ldr	r2, [pc, #164]	; (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	f003 0301 	and.w	r3, r3, #1
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d014      	beq.n	8007b24 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007afa:	f7fc fe3f 	bl	800477c <HAL_GetTick>
 8007afe:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007b00:	e00a      	b.n	8007b18 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b02:	f7fc fe3b 	bl	800477c <HAL_GetTick>
 8007b06:	4602      	mov	r2, r0
 8007b08:	693b      	ldr	r3, [r7, #16]
 8007b0a:	1ad3      	subs	r3, r2, r3
 8007b0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b10:	4293      	cmp	r3, r2
 8007b12:	d901      	bls.n	8007b18 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8007b14:	2303      	movs	r3, #3
 8007b16:	e036      	b.n	8007b86 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007b18:	4b1d      	ldr	r3, [pc, #116]	; (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b1a:	6a1b      	ldr	r3, [r3, #32]
 8007b1c:	f003 0302 	and.w	r3, r3, #2
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d0ee      	beq.n	8007b02 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007b24:	4b1a      	ldr	r3, [pc, #104]	; (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b26:	6a1b      	ldr	r3, [r3, #32]
 8007b28:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	685b      	ldr	r3, [r3, #4]
 8007b30:	4917      	ldr	r1, [pc, #92]	; (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b32:	4313      	orrs	r3, r2
 8007b34:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007b36:	7dfb      	ldrb	r3, [r7, #23]
 8007b38:	2b01      	cmp	r3, #1
 8007b3a:	d105      	bne.n	8007b48 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007b3c:	4b14      	ldr	r3, [pc, #80]	; (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b3e:	69db      	ldr	r3, [r3, #28]
 8007b40:	4a13      	ldr	r2, [pc, #76]	; (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007b46:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f003 0302 	and.w	r3, r3, #2
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d008      	beq.n	8007b66 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007b54:	4b0e      	ldr	r3, [pc, #56]	; (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b56:	685b      	ldr	r3, [r3, #4]
 8007b58:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	689b      	ldr	r3, [r3, #8]
 8007b60:	490b      	ldr	r1, [pc, #44]	; (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b62:	4313      	orrs	r3, r2
 8007b64:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f003 0310 	and.w	r3, r3, #16
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d008      	beq.n	8007b84 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007b72:	4b07      	ldr	r3, [pc, #28]	; (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b74:	685b      	ldr	r3, [r3, #4]
 8007b76:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	695b      	ldr	r3, [r3, #20]
 8007b7e:	4904      	ldr	r1, [pc, #16]	; (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b80:	4313      	orrs	r3, r2
 8007b82:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8007b84:	2300      	movs	r3, #0
}
 8007b86:	4618      	mov	r0, r3
 8007b88:	3718      	adds	r7, #24
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	bd80      	pop	{r7, pc}
 8007b8e:	bf00      	nop
 8007b90:	40021000 	.word	0x40021000
 8007b94:	40007000 	.word	0x40007000
 8007b98:	42420440 	.word	0x42420440

08007b9c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007b9c:	b480      	push	{r7}
 8007b9e:	b085      	sub	sp, #20
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007baa:	b2db      	uxtb	r3, r3
 8007bac:	2b01      	cmp	r3, #1
 8007bae:	d001      	beq.n	8007bb4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007bb0:	2301      	movs	r3, #1
 8007bb2:	e044      	b.n	8007c3e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2202      	movs	r2, #2
 8007bb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	68da      	ldr	r2, [r3, #12]
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	f042 0201 	orr.w	r2, r2, #1
 8007bca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	4a1d      	ldr	r2, [pc, #116]	; (8007c48 <HAL_TIM_Base_Start_IT+0xac>)
 8007bd2:	4293      	cmp	r3, r2
 8007bd4:	d018      	beq.n	8007c08 <HAL_TIM_Base_Start_IT+0x6c>
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	4a1c      	ldr	r2, [pc, #112]	; (8007c4c <HAL_TIM_Base_Start_IT+0xb0>)
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d013      	beq.n	8007c08 <HAL_TIM_Base_Start_IT+0x6c>
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007be8:	d00e      	beq.n	8007c08 <HAL_TIM_Base_Start_IT+0x6c>
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	4a18      	ldr	r2, [pc, #96]	; (8007c50 <HAL_TIM_Base_Start_IT+0xb4>)
 8007bf0:	4293      	cmp	r3, r2
 8007bf2:	d009      	beq.n	8007c08 <HAL_TIM_Base_Start_IT+0x6c>
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	4a16      	ldr	r2, [pc, #88]	; (8007c54 <HAL_TIM_Base_Start_IT+0xb8>)
 8007bfa:	4293      	cmp	r3, r2
 8007bfc:	d004      	beq.n	8007c08 <HAL_TIM_Base_Start_IT+0x6c>
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	4a15      	ldr	r2, [pc, #84]	; (8007c58 <HAL_TIM_Base_Start_IT+0xbc>)
 8007c04:	4293      	cmp	r3, r2
 8007c06:	d111      	bne.n	8007c2c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	689b      	ldr	r3, [r3, #8]
 8007c0e:	f003 0307 	and.w	r3, r3, #7
 8007c12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	2b06      	cmp	r3, #6
 8007c18:	d010      	beq.n	8007c3c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	681a      	ldr	r2, [r3, #0]
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f042 0201 	orr.w	r2, r2, #1
 8007c28:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c2a:	e007      	b.n	8007c3c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	681a      	ldr	r2, [r3, #0]
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f042 0201 	orr.w	r2, r2, #1
 8007c3a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007c3c:	2300      	movs	r3, #0
}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	3714      	adds	r7, #20
 8007c42:	46bd      	mov	sp, r7
 8007c44:	bc80      	pop	{r7}
 8007c46:	4770      	bx	lr
 8007c48:	40012c00 	.word	0x40012c00
 8007c4c:	40013400 	.word	0x40013400
 8007c50:	40000400 	.word	0x40000400
 8007c54:	40000800 	.word	0x40000800
 8007c58:	40000c00 	.word	0x40000c00

08007c5c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007c5c:	b480      	push	{r7}
 8007c5e:	b083      	sub	sp, #12
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	68da      	ldr	r2, [r3, #12]
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f022 0201 	bic.w	r2, r2, #1
 8007c72:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	6a1a      	ldr	r2, [r3, #32]
 8007c7a:	f241 1311 	movw	r3, #4369	; 0x1111
 8007c7e:	4013      	ands	r3, r2
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d10f      	bne.n	8007ca4 <HAL_TIM_Base_Stop_IT+0x48>
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	6a1a      	ldr	r2, [r3, #32]
 8007c8a:	f240 4344 	movw	r3, #1092	; 0x444
 8007c8e:	4013      	ands	r3, r2
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d107      	bne.n	8007ca4 <HAL_TIM_Base_Stop_IT+0x48>
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	681a      	ldr	r2, [r3, #0]
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	f022 0201 	bic.w	r2, r2, #1
 8007ca2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2201      	movs	r2, #1
 8007ca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007cac:	2300      	movs	r3, #0
}
 8007cae:	4618      	mov	r0, r3
 8007cb0:	370c      	adds	r7, #12
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	bc80      	pop	{r7}
 8007cb6:	4770      	bx	lr

08007cb8 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b082      	sub	sp, #8
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d101      	bne.n	8007cca <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	e041      	b.n	8007d4e <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cd0:	b2db      	uxtb	r3, r3
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d106      	bne.n	8007ce4 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2200      	movs	r2, #0
 8007cda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8007cde:	6878      	ldr	r0, [r7, #4]
 8007ce0:	f7fc faf8 	bl	80042d4 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2202      	movs	r2, #2
 8007ce8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681a      	ldr	r2, [r3, #0]
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	3304      	adds	r3, #4
 8007cf4:	4619      	mov	r1, r3
 8007cf6:	4610      	mov	r0, r2
 8007cf8:	f000 fbf0 	bl	80084dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2201      	movs	r2, #1
 8007d00:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2201      	movs	r2, #1
 8007d08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2201      	movs	r2, #1
 8007d10:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2201      	movs	r2, #1
 8007d18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2201      	movs	r2, #1
 8007d20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2201      	movs	r2, #1
 8007d28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2201      	movs	r2, #1
 8007d30:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2201      	movs	r2, #1
 8007d38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	2201      	movs	r2, #1
 8007d40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	2201      	movs	r2, #1
 8007d48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007d4c:	2300      	movs	r3, #0
}
 8007d4e:	4618      	mov	r0, r3
 8007d50:	3708      	adds	r7, #8
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bd80      	pop	{r7, pc}

08007d56 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007d56:	b580      	push	{r7, lr}
 8007d58:	b082      	sub	sp, #8
 8007d5a:	af00      	add	r7, sp, #0
 8007d5c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d101      	bne.n	8007d68 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007d64:	2301      	movs	r3, #1
 8007d66:	e041      	b.n	8007dec <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d6e:	b2db      	uxtb	r3, r3
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d106      	bne.n	8007d82 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2200      	movs	r2, #0
 8007d78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007d7c:	6878      	ldr	r0, [r7, #4]
 8007d7e:	f7fc fa69 	bl	8004254 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2202      	movs	r2, #2
 8007d86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681a      	ldr	r2, [r3, #0]
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	3304      	adds	r3, #4
 8007d92:	4619      	mov	r1, r3
 8007d94:	4610      	mov	r0, r2
 8007d96:	f000 fba1 	bl	80084dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2201      	movs	r2, #1
 8007d9e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	2201      	movs	r2, #1
 8007da6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	2201      	movs	r2, #1
 8007dae:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2201      	movs	r2, #1
 8007db6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	2201      	movs	r2, #1
 8007dbe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	2201      	movs	r2, #1
 8007dc6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	2201      	movs	r2, #1
 8007dce:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2201      	movs	r2, #1
 8007dd6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2201      	movs	r2, #1
 8007dde:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2201      	movs	r2, #1
 8007de6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007dea:	2300      	movs	r3, #0
}
 8007dec:	4618      	mov	r0, r3
 8007dee:	3708      	adds	r7, #8
 8007df0:	46bd      	mov	sp, r7
 8007df2:	bd80      	pop	{r7, pc}

08007df4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b084      	sub	sp, #16
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	6078      	str	r0, [r7, #4]
 8007dfc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d109      	bne.n	8007e18 <HAL_TIM_PWM_Start+0x24>
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007e0a:	b2db      	uxtb	r3, r3
 8007e0c:	2b01      	cmp	r3, #1
 8007e0e:	bf14      	ite	ne
 8007e10:	2301      	movne	r3, #1
 8007e12:	2300      	moveq	r3, #0
 8007e14:	b2db      	uxtb	r3, r3
 8007e16:	e022      	b.n	8007e5e <HAL_TIM_PWM_Start+0x6a>
 8007e18:	683b      	ldr	r3, [r7, #0]
 8007e1a:	2b04      	cmp	r3, #4
 8007e1c:	d109      	bne.n	8007e32 <HAL_TIM_PWM_Start+0x3e>
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007e24:	b2db      	uxtb	r3, r3
 8007e26:	2b01      	cmp	r3, #1
 8007e28:	bf14      	ite	ne
 8007e2a:	2301      	movne	r3, #1
 8007e2c:	2300      	moveq	r3, #0
 8007e2e:	b2db      	uxtb	r3, r3
 8007e30:	e015      	b.n	8007e5e <HAL_TIM_PWM_Start+0x6a>
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	2b08      	cmp	r3, #8
 8007e36:	d109      	bne.n	8007e4c <HAL_TIM_PWM_Start+0x58>
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007e3e:	b2db      	uxtb	r3, r3
 8007e40:	2b01      	cmp	r3, #1
 8007e42:	bf14      	ite	ne
 8007e44:	2301      	movne	r3, #1
 8007e46:	2300      	moveq	r3, #0
 8007e48:	b2db      	uxtb	r3, r3
 8007e4a:	e008      	b.n	8007e5e <HAL_TIM_PWM_Start+0x6a>
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007e52:	b2db      	uxtb	r3, r3
 8007e54:	2b01      	cmp	r3, #1
 8007e56:	bf14      	ite	ne
 8007e58:	2301      	movne	r3, #1
 8007e5a:	2300      	moveq	r3, #0
 8007e5c:	b2db      	uxtb	r3, r3
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d001      	beq.n	8007e66 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007e62:	2301      	movs	r3, #1
 8007e64:	e072      	b.n	8007f4c <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d104      	bne.n	8007e76 <HAL_TIM_PWM_Start+0x82>
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2202      	movs	r2, #2
 8007e70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007e74:	e013      	b.n	8007e9e <HAL_TIM_PWM_Start+0xaa>
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	2b04      	cmp	r3, #4
 8007e7a:	d104      	bne.n	8007e86 <HAL_TIM_PWM_Start+0x92>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2202      	movs	r2, #2
 8007e80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007e84:	e00b      	b.n	8007e9e <HAL_TIM_PWM_Start+0xaa>
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	2b08      	cmp	r3, #8
 8007e8a:	d104      	bne.n	8007e96 <HAL_TIM_PWM_Start+0xa2>
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	2202      	movs	r2, #2
 8007e90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007e94:	e003      	b.n	8007e9e <HAL_TIM_PWM_Start+0xaa>
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	2202      	movs	r2, #2
 8007e9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	2201      	movs	r2, #1
 8007ea4:	6839      	ldr	r1, [r7, #0]
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	f000 fd3e 	bl	8008928 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	4a28      	ldr	r2, [pc, #160]	; (8007f54 <HAL_TIM_PWM_Start+0x160>)
 8007eb2:	4293      	cmp	r3, r2
 8007eb4:	d004      	beq.n	8007ec0 <HAL_TIM_PWM_Start+0xcc>
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	4a27      	ldr	r2, [pc, #156]	; (8007f58 <HAL_TIM_PWM_Start+0x164>)
 8007ebc:	4293      	cmp	r3, r2
 8007ebe:	d101      	bne.n	8007ec4 <HAL_TIM_PWM_Start+0xd0>
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	e000      	b.n	8007ec6 <HAL_TIM_PWM_Start+0xd2>
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d007      	beq.n	8007eda <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007ed8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	4a1d      	ldr	r2, [pc, #116]	; (8007f54 <HAL_TIM_PWM_Start+0x160>)
 8007ee0:	4293      	cmp	r3, r2
 8007ee2:	d018      	beq.n	8007f16 <HAL_TIM_PWM_Start+0x122>
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	4a1b      	ldr	r2, [pc, #108]	; (8007f58 <HAL_TIM_PWM_Start+0x164>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d013      	beq.n	8007f16 <HAL_TIM_PWM_Start+0x122>
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ef6:	d00e      	beq.n	8007f16 <HAL_TIM_PWM_Start+0x122>
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	4a17      	ldr	r2, [pc, #92]	; (8007f5c <HAL_TIM_PWM_Start+0x168>)
 8007efe:	4293      	cmp	r3, r2
 8007f00:	d009      	beq.n	8007f16 <HAL_TIM_PWM_Start+0x122>
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	4a16      	ldr	r2, [pc, #88]	; (8007f60 <HAL_TIM_PWM_Start+0x16c>)
 8007f08:	4293      	cmp	r3, r2
 8007f0a:	d004      	beq.n	8007f16 <HAL_TIM_PWM_Start+0x122>
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	4a14      	ldr	r2, [pc, #80]	; (8007f64 <HAL_TIM_PWM_Start+0x170>)
 8007f12:	4293      	cmp	r3, r2
 8007f14:	d111      	bne.n	8007f3a <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	689b      	ldr	r3, [r3, #8]
 8007f1c:	f003 0307 	and.w	r3, r3, #7
 8007f20:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	2b06      	cmp	r3, #6
 8007f26:	d010      	beq.n	8007f4a <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	681a      	ldr	r2, [r3, #0]
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f042 0201 	orr.w	r2, r2, #1
 8007f36:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f38:	e007      	b.n	8007f4a <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	681a      	ldr	r2, [r3, #0]
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	f042 0201 	orr.w	r2, r2, #1
 8007f48:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007f4a:	2300      	movs	r3, #0
}
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	3710      	adds	r7, #16
 8007f50:	46bd      	mov	sp, r7
 8007f52:	bd80      	pop	{r7, pc}
 8007f54:	40012c00 	.word	0x40012c00
 8007f58:	40013400 	.word	0x40013400
 8007f5c:	40000400 	.word	0x40000400
 8007f60:	40000800 	.word	0x40000800
 8007f64:	40000c00 	.word	0x40000c00

08007f68 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b082      	sub	sp, #8
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
 8007f70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	2200      	movs	r2, #0
 8007f78:	6839      	ldr	r1, [r7, #0]
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	f000 fcd4 	bl	8008928 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	4a2e      	ldr	r2, [pc, #184]	; (8008040 <HAL_TIM_PWM_Stop+0xd8>)
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d004      	beq.n	8007f94 <HAL_TIM_PWM_Stop+0x2c>
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	4a2d      	ldr	r2, [pc, #180]	; (8008044 <HAL_TIM_PWM_Stop+0xdc>)
 8007f90:	4293      	cmp	r3, r2
 8007f92:	d101      	bne.n	8007f98 <HAL_TIM_PWM_Stop+0x30>
 8007f94:	2301      	movs	r3, #1
 8007f96:	e000      	b.n	8007f9a <HAL_TIM_PWM_Stop+0x32>
 8007f98:	2300      	movs	r3, #0
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d017      	beq.n	8007fce <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	6a1a      	ldr	r2, [r3, #32]
 8007fa4:	f241 1311 	movw	r3, #4369	; 0x1111
 8007fa8:	4013      	ands	r3, r2
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d10f      	bne.n	8007fce <HAL_TIM_PWM_Stop+0x66>
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	6a1a      	ldr	r2, [r3, #32]
 8007fb4:	f240 4344 	movw	r3, #1092	; 0x444
 8007fb8:	4013      	ands	r3, r2
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d107      	bne.n	8007fce <HAL_TIM_PWM_Stop+0x66>
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007fcc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	6a1a      	ldr	r2, [r3, #32]
 8007fd4:	f241 1311 	movw	r3, #4369	; 0x1111
 8007fd8:	4013      	ands	r3, r2
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d10f      	bne.n	8007ffe <HAL_TIM_PWM_Stop+0x96>
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	6a1a      	ldr	r2, [r3, #32]
 8007fe4:	f240 4344 	movw	r3, #1092	; 0x444
 8007fe8:	4013      	ands	r3, r2
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d107      	bne.n	8007ffe <HAL_TIM_PWM_Stop+0x96>
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	681a      	ldr	r2, [r3, #0]
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f022 0201 	bic.w	r2, r2, #1
 8007ffc:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d104      	bne.n	800800e <HAL_TIM_PWM_Stop+0xa6>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2201      	movs	r2, #1
 8008008:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800800c:	e013      	b.n	8008036 <HAL_TIM_PWM_Stop+0xce>
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	2b04      	cmp	r3, #4
 8008012:	d104      	bne.n	800801e <HAL_TIM_PWM_Stop+0xb6>
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2201      	movs	r2, #1
 8008018:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800801c:	e00b      	b.n	8008036 <HAL_TIM_PWM_Stop+0xce>
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	2b08      	cmp	r3, #8
 8008022:	d104      	bne.n	800802e <HAL_TIM_PWM_Stop+0xc6>
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2201      	movs	r2, #1
 8008028:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800802c:	e003      	b.n	8008036 <HAL_TIM_PWM_Stop+0xce>
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	2201      	movs	r2, #1
 8008032:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8008036:	2300      	movs	r3, #0
}
 8008038:	4618      	mov	r0, r3
 800803a:	3708      	adds	r7, #8
 800803c:	46bd      	mov	sp, r7
 800803e:	bd80      	pop	{r7, pc}
 8008040:	40012c00 	.word	0x40012c00
 8008044:	40013400 	.word	0x40013400

08008048 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b082      	sub	sp, #8
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	691b      	ldr	r3, [r3, #16]
 8008056:	f003 0302 	and.w	r3, r3, #2
 800805a:	2b02      	cmp	r3, #2
 800805c:	d122      	bne.n	80080a4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	68db      	ldr	r3, [r3, #12]
 8008064:	f003 0302 	and.w	r3, r3, #2
 8008068:	2b02      	cmp	r3, #2
 800806a:	d11b      	bne.n	80080a4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	f06f 0202 	mvn.w	r2, #2
 8008074:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	2201      	movs	r2, #1
 800807a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	699b      	ldr	r3, [r3, #24]
 8008082:	f003 0303 	and.w	r3, r3, #3
 8008086:	2b00      	cmp	r3, #0
 8008088:	d003      	beq.n	8008092 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800808a:	6878      	ldr	r0, [r7, #4]
 800808c:	f000 fa0b 	bl	80084a6 <HAL_TIM_IC_CaptureCallback>
 8008090:	e005      	b.n	800809e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008092:	6878      	ldr	r0, [r7, #4]
 8008094:	f000 f9fe 	bl	8008494 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008098:	6878      	ldr	r0, [r7, #4]
 800809a:	f000 fa0d 	bl	80084b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	2200      	movs	r2, #0
 80080a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	691b      	ldr	r3, [r3, #16]
 80080aa:	f003 0304 	and.w	r3, r3, #4
 80080ae:	2b04      	cmp	r3, #4
 80080b0:	d122      	bne.n	80080f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	68db      	ldr	r3, [r3, #12]
 80080b8:	f003 0304 	and.w	r3, r3, #4
 80080bc:	2b04      	cmp	r3, #4
 80080be:	d11b      	bne.n	80080f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	f06f 0204 	mvn.w	r2, #4
 80080c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2202      	movs	r2, #2
 80080ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	699b      	ldr	r3, [r3, #24]
 80080d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d003      	beq.n	80080e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80080de:	6878      	ldr	r0, [r7, #4]
 80080e0:	f000 f9e1 	bl	80084a6 <HAL_TIM_IC_CaptureCallback>
 80080e4:	e005      	b.n	80080f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	f000 f9d4 	bl	8008494 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080ec:	6878      	ldr	r0, [r7, #4]
 80080ee:	f000 f9e3 	bl	80084b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2200      	movs	r2, #0
 80080f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	691b      	ldr	r3, [r3, #16]
 80080fe:	f003 0308 	and.w	r3, r3, #8
 8008102:	2b08      	cmp	r3, #8
 8008104:	d122      	bne.n	800814c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	68db      	ldr	r3, [r3, #12]
 800810c:	f003 0308 	and.w	r3, r3, #8
 8008110:	2b08      	cmp	r3, #8
 8008112:	d11b      	bne.n	800814c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	f06f 0208 	mvn.w	r2, #8
 800811c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2204      	movs	r2, #4
 8008122:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	69db      	ldr	r3, [r3, #28]
 800812a:	f003 0303 	and.w	r3, r3, #3
 800812e:	2b00      	cmp	r3, #0
 8008130:	d003      	beq.n	800813a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008132:	6878      	ldr	r0, [r7, #4]
 8008134:	f000 f9b7 	bl	80084a6 <HAL_TIM_IC_CaptureCallback>
 8008138:	e005      	b.n	8008146 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800813a:	6878      	ldr	r0, [r7, #4]
 800813c:	f000 f9aa 	bl	8008494 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008140:	6878      	ldr	r0, [r7, #4]
 8008142:	f000 f9b9 	bl	80084b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	2200      	movs	r2, #0
 800814a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	691b      	ldr	r3, [r3, #16]
 8008152:	f003 0310 	and.w	r3, r3, #16
 8008156:	2b10      	cmp	r3, #16
 8008158:	d122      	bne.n	80081a0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	68db      	ldr	r3, [r3, #12]
 8008160:	f003 0310 	and.w	r3, r3, #16
 8008164:	2b10      	cmp	r3, #16
 8008166:	d11b      	bne.n	80081a0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f06f 0210 	mvn.w	r2, #16
 8008170:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	2208      	movs	r2, #8
 8008176:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	69db      	ldr	r3, [r3, #28]
 800817e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008182:	2b00      	cmp	r3, #0
 8008184:	d003      	beq.n	800818e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008186:	6878      	ldr	r0, [r7, #4]
 8008188:	f000 f98d 	bl	80084a6 <HAL_TIM_IC_CaptureCallback>
 800818c:	e005      	b.n	800819a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800818e:	6878      	ldr	r0, [r7, #4]
 8008190:	f000 f980 	bl	8008494 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	f000 f98f 	bl	80084b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	2200      	movs	r2, #0
 800819e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	691b      	ldr	r3, [r3, #16]
 80081a6:	f003 0301 	and.w	r3, r3, #1
 80081aa:	2b01      	cmp	r3, #1
 80081ac:	d10e      	bne.n	80081cc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	68db      	ldr	r3, [r3, #12]
 80081b4:	f003 0301 	and.w	r3, r3, #1
 80081b8:	2b01      	cmp	r3, #1
 80081ba:	d107      	bne.n	80081cc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	f06f 0201 	mvn.w	r2, #1
 80081c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80081c6:	6878      	ldr	r0, [r7, #4]
 80081c8:	f7f9 fc26 	bl	8001a18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	691b      	ldr	r3, [r3, #16]
 80081d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081d6:	2b80      	cmp	r3, #128	; 0x80
 80081d8:	d10e      	bne.n	80081f8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	68db      	ldr	r3, [r3, #12]
 80081e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081e4:	2b80      	cmp	r3, #128	; 0x80
 80081e6:	d107      	bne.n	80081f8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80081f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80081f2:	6878      	ldr	r0, [r7, #4]
 80081f4:	f000 fc82 	bl	8008afc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	691b      	ldr	r3, [r3, #16]
 80081fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008202:	2b40      	cmp	r3, #64	; 0x40
 8008204:	d10e      	bne.n	8008224 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	68db      	ldr	r3, [r3, #12]
 800820c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008210:	2b40      	cmp	r3, #64	; 0x40
 8008212:	d107      	bne.n	8008224 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800821c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	f000 f953 	bl	80084ca <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	691b      	ldr	r3, [r3, #16]
 800822a:	f003 0320 	and.w	r3, r3, #32
 800822e:	2b20      	cmp	r3, #32
 8008230:	d10e      	bne.n	8008250 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	68db      	ldr	r3, [r3, #12]
 8008238:	f003 0320 	and.w	r3, r3, #32
 800823c:	2b20      	cmp	r3, #32
 800823e:	d107      	bne.n	8008250 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f06f 0220 	mvn.w	r2, #32
 8008248:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800824a:	6878      	ldr	r0, [r7, #4]
 800824c:	f000 fc4d 	bl	8008aea <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008250:	bf00      	nop
 8008252:	3708      	adds	r7, #8
 8008254:	46bd      	mov	sp, r7
 8008256:	bd80      	pop	{r7, pc}

08008258 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b086      	sub	sp, #24
 800825c:	af00      	add	r7, sp, #0
 800825e:	60f8      	str	r0, [r7, #12]
 8008260:	60b9      	str	r1, [r7, #8]
 8008262:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008264:	2300      	movs	r3, #0
 8008266:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800826e:	2b01      	cmp	r3, #1
 8008270:	d101      	bne.n	8008276 <HAL_TIM_OC_ConfigChannel+0x1e>
 8008272:	2302      	movs	r3, #2
 8008274:	e048      	b.n	8008308 <HAL_TIM_OC_ConfigChannel+0xb0>
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	2201      	movs	r2, #1
 800827a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	2b0c      	cmp	r3, #12
 8008282:	d839      	bhi.n	80082f8 <HAL_TIM_OC_ConfigChannel+0xa0>
 8008284:	a201      	add	r2, pc, #4	; (adr r2, 800828c <HAL_TIM_OC_ConfigChannel+0x34>)
 8008286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800828a:	bf00      	nop
 800828c:	080082c1 	.word	0x080082c1
 8008290:	080082f9 	.word	0x080082f9
 8008294:	080082f9 	.word	0x080082f9
 8008298:	080082f9 	.word	0x080082f9
 800829c:	080082cf 	.word	0x080082cf
 80082a0:	080082f9 	.word	0x080082f9
 80082a4:	080082f9 	.word	0x080082f9
 80082a8:	080082f9 	.word	0x080082f9
 80082ac:	080082dd 	.word	0x080082dd
 80082b0:	080082f9 	.word	0x080082f9
 80082b4:	080082f9 	.word	0x080082f9
 80082b8:	080082f9 	.word	0x080082f9
 80082bc:	080082eb 	.word	0x080082eb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	68b9      	ldr	r1, [r7, #8]
 80082c6:	4618      	mov	r0, r3
 80082c8:	f000 f982 	bl	80085d0 <TIM_OC1_SetConfig>
      break;
 80082cc:	e017      	b.n	80082fe <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	68b9      	ldr	r1, [r7, #8]
 80082d4:	4618      	mov	r0, r3
 80082d6:	f000 f9eb 	bl	80086b0 <TIM_OC2_SetConfig>
      break;
 80082da:	e010      	b.n	80082fe <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	68b9      	ldr	r1, [r7, #8]
 80082e2:	4618      	mov	r0, r3
 80082e4:	f000 fa58 	bl	8008798 <TIM_OC3_SetConfig>
      break;
 80082e8:	e009      	b.n	80082fe <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	68b9      	ldr	r1, [r7, #8]
 80082f0:	4618      	mov	r0, r3
 80082f2:	f000 fac5 	bl	8008880 <TIM_OC4_SetConfig>
      break;
 80082f6:	e002      	b.n	80082fe <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80082f8:	2301      	movs	r3, #1
 80082fa:	75fb      	strb	r3, [r7, #23]
      break;
 80082fc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	2200      	movs	r2, #0
 8008302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008306:	7dfb      	ldrb	r3, [r7, #23]
}
 8008308:	4618      	mov	r0, r3
 800830a:	3718      	adds	r7, #24
 800830c:	46bd      	mov	sp, r7
 800830e:	bd80      	pop	{r7, pc}

08008310 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008310:	b580      	push	{r7, lr}
 8008312:	b086      	sub	sp, #24
 8008314:	af00      	add	r7, sp, #0
 8008316:	60f8      	str	r0, [r7, #12]
 8008318:	60b9      	str	r1, [r7, #8]
 800831a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800831c:	2300      	movs	r3, #0
 800831e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008326:	2b01      	cmp	r3, #1
 8008328:	d101      	bne.n	800832e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800832a:	2302      	movs	r3, #2
 800832c:	e0ae      	b.n	800848c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	2201      	movs	r2, #1
 8008332:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	2b0c      	cmp	r3, #12
 800833a:	f200 809f 	bhi.w	800847c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800833e:	a201      	add	r2, pc, #4	; (adr r2, 8008344 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008344:	08008379 	.word	0x08008379
 8008348:	0800847d 	.word	0x0800847d
 800834c:	0800847d 	.word	0x0800847d
 8008350:	0800847d 	.word	0x0800847d
 8008354:	080083b9 	.word	0x080083b9
 8008358:	0800847d 	.word	0x0800847d
 800835c:	0800847d 	.word	0x0800847d
 8008360:	0800847d 	.word	0x0800847d
 8008364:	080083fb 	.word	0x080083fb
 8008368:	0800847d 	.word	0x0800847d
 800836c:	0800847d 	.word	0x0800847d
 8008370:	0800847d 	.word	0x0800847d
 8008374:	0800843b 	.word	0x0800843b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	68b9      	ldr	r1, [r7, #8]
 800837e:	4618      	mov	r0, r3
 8008380:	f000 f926 	bl	80085d0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	699a      	ldr	r2, [r3, #24]
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	f042 0208 	orr.w	r2, r2, #8
 8008392:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	699a      	ldr	r2, [r3, #24]
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	f022 0204 	bic.w	r2, r2, #4
 80083a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	6999      	ldr	r1, [r3, #24]
 80083aa:	68bb      	ldr	r3, [r7, #8]
 80083ac:	691a      	ldr	r2, [r3, #16]
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	430a      	orrs	r2, r1
 80083b4:	619a      	str	r2, [r3, #24]
      break;
 80083b6:	e064      	b.n	8008482 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	68b9      	ldr	r1, [r7, #8]
 80083be:	4618      	mov	r0, r3
 80083c0:	f000 f976 	bl	80086b0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	699a      	ldr	r2, [r3, #24]
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80083d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	699a      	ldr	r2, [r3, #24]
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80083e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	6999      	ldr	r1, [r3, #24]
 80083ea:	68bb      	ldr	r3, [r7, #8]
 80083ec:	691b      	ldr	r3, [r3, #16]
 80083ee:	021a      	lsls	r2, r3, #8
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	430a      	orrs	r2, r1
 80083f6:	619a      	str	r2, [r3, #24]
      break;
 80083f8:	e043      	b.n	8008482 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	68b9      	ldr	r1, [r7, #8]
 8008400:	4618      	mov	r0, r3
 8008402:	f000 f9c9 	bl	8008798 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	69da      	ldr	r2, [r3, #28]
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	f042 0208 	orr.w	r2, r2, #8
 8008414:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	69da      	ldr	r2, [r3, #28]
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	f022 0204 	bic.w	r2, r2, #4
 8008424:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	69d9      	ldr	r1, [r3, #28]
 800842c:	68bb      	ldr	r3, [r7, #8]
 800842e:	691a      	ldr	r2, [r3, #16]
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	430a      	orrs	r2, r1
 8008436:	61da      	str	r2, [r3, #28]
      break;
 8008438:	e023      	b.n	8008482 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	68b9      	ldr	r1, [r7, #8]
 8008440:	4618      	mov	r0, r3
 8008442:	f000 fa1d 	bl	8008880 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	69da      	ldr	r2, [r3, #28]
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008454:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	69da      	ldr	r2, [r3, #28]
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008464:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	69d9      	ldr	r1, [r3, #28]
 800846c:	68bb      	ldr	r3, [r7, #8]
 800846e:	691b      	ldr	r3, [r3, #16]
 8008470:	021a      	lsls	r2, r3, #8
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	430a      	orrs	r2, r1
 8008478:	61da      	str	r2, [r3, #28]
      break;
 800847a:	e002      	b.n	8008482 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800847c:	2301      	movs	r3, #1
 800847e:	75fb      	strb	r3, [r7, #23]
      break;
 8008480:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	2200      	movs	r2, #0
 8008486:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800848a:	7dfb      	ldrb	r3, [r7, #23]
}
 800848c:	4618      	mov	r0, r3
 800848e:	3718      	adds	r7, #24
 8008490:	46bd      	mov	sp, r7
 8008492:	bd80      	pop	{r7, pc}

08008494 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008494:	b480      	push	{r7}
 8008496:	b083      	sub	sp, #12
 8008498:	af00      	add	r7, sp, #0
 800849a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800849c:	bf00      	nop
 800849e:	370c      	adds	r7, #12
 80084a0:	46bd      	mov	sp, r7
 80084a2:	bc80      	pop	{r7}
 80084a4:	4770      	bx	lr

080084a6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80084a6:	b480      	push	{r7}
 80084a8:	b083      	sub	sp, #12
 80084aa:	af00      	add	r7, sp, #0
 80084ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80084ae:	bf00      	nop
 80084b0:	370c      	adds	r7, #12
 80084b2:	46bd      	mov	sp, r7
 80084b4:	bc80      	pop	{r7}
 80084b6:	4770      	bx	lr

080084b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80084b8:	b480      	push	{r7}
 80084ba:	b083      	sub	sp, #12
 80084bc:	af00      	add	r7, sp, #0
 80084be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80084c0:	bf00      	nop
 80084c2:	370c      	adds	r7, #12
 80084c4:	46bd      	mov	sp, r7
 80084c6:	bc80      	pop	{r7}
 80084c8:	4770      	bx	lr

080084ca <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80084ca:	b480      	push	{r7}
 80084cc:	b083      	sub	sp, #12
 80084ce:	af00      	add	r7, sp, #0
 80084d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80084d2:	bf00      	nop
 80084d4:	370c      	adds	r7, #12
 80084d6:	46bd      	mov	sp, r7
 80084d8:	bc80      	pop	{r7}
 80084da:	4770      	bx	lr

080084dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80084dc:	b480      	push	{r7}
 80084de:	b085      	sub	sp, #20
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
 80084e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	4a33      	ldr	r2, [pc, #204]	; (80085bc <TIM_Base_SetConfig+0xe0>)
 80084f0:	4293      	cmp	r3, r2
 80084f2:	d013      	beq.n	800851c <TIM_Base_SetConfig+0x40>
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	4a32      	ldr	r2, [pc, #200]	; (80085c0 <TIM_Base_SetConfig+0xe4>)
 80084f8:	4293      	cmp	r3, r2
 80084fa:	d00f      	beq.n	800851c <TIM_Base_SetConfig+0x40>
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008502:	d00b      	beq.n	800851c <TIM_Base_SetConfig+0x40>
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	4a2f      	ldr	r2, [pc, #188]	; (80085c4 <TIM_Base_SetConfig+0xe8>)
 8008508:	4293      	cmp	r3, r2
 800850a:	d007      	beq.n	800851c <TIM_Base_SetConfig+0x40>
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	4a2e      	ldr	r2, [pc, #184]	; (80085c8 <TIM_Base_SetConfig+0xec>)
 8008510:	4293      	cmp	r3, r2
 8008512:	d003      	beq.n	800851c <TIM_Base_SetConfig+0x40>
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	4a2d      	ldr	r2, [pc, #180]	; (80085cc <TIM_Base_SetConfig+0xf0>)
 8008518:	4293      	cmp	r3, r2
 800851a:	d108      	bne.n	800852e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008522:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008524:	683b      	ldr	r3, [r7, #0]
 8008526:	685b      	ldr	r3, [r3, #4]
 8008528:	68fa      	ldr	r2, [r7, #12]
 800852a:	4313      	orrs	r3, r2
 800852c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	4a22      	ldr	r2, [pc, #136]	; (80085bc <TIM_Base_SetConfig+0xe0>)
 8008532:	4293      	cmp	r3, r2
 8008534:	d013      	beq.n	800855e <TIM_Base_SetConfig+0x82>
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	4a21      	ldr	r2, [pc, #132]	; (80085c0 <TIM_Base_SetConfig+0xe4>)
 800853a:	4293      	cmp	r3, r2
 800853c:	d00f      	beq.n	800855e <TIM_Base_SetConfig+0x82>
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008544:	d00b      	beq.n	800855e <TIM_Base_SetConfig+0x82>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	4a1e      	ldr	r2, [pc, #120]	; (80085c4 <TIM_Base_SetConfig+0xe8>)
 800854a:	4293      	cmp	r3, r2
 800854c:	d007      	beq.n	800855e <TIM_Base_SetConfig+0x82>
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	4a1d      	ldr	r2, [pc, #116]	; (80085c8 <TIM_Base_SetConfig+0xec>)
 8008552:	4293      	cmp	r3, r2
 8008554:	d003      	beq.n	800855e <TIM_Base_SetConfig+0x82>
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	4a1c      	ldr	r2, [pc, #112]	; (80085cc <TIM_Base_SetConfig+0xf0>)
 800855a:	4293      	cmp	r3, r2
 800855c:	d108      	bne.n	8008570 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008564:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	68db      	ldr	r3, [r3, #12]
 800856a:	68fa      	ldr	r2, [r7, #12]
 800856c:	4313      	orrs	r3, r2
 800856e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008576:	683b      	ldr	r3, [r7, #0]
 8008578:	695b      	ldr	r3, [r3, #20]
 800857a:	4313      	orrs	r3, r2
 800857c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	68fa      	ldr	r2, [r7, #12]
 8008582:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	689a      	ldr	r2, [r3, #8]
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	681a      	ldr	r2, [r3, #0]
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	4a09      	ldr	r2, [pc, #36]	; (80085bc <TIM_Base_SetConfig+0xe0>)
 8008598:	4293      	cmp	r3, r2
 800859a:	d003      	beq.n	80085a4 <TIM_Base_SetConfig+0xc8>
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	4a08      	ldr	r2, [pc, #32]	; (80085c0 <TIM_Base_SetConfig+0xe4>)
 80085a0:	4293      	cmp	r3, r2
 80085a2:	d103      	bne.n	80085ac <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	691a      	ldr	r2, [r3, #16]
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	2201      	movs	r2, #1
 80085b0:	615a      	str	r2, [r3, #20]
}
 80085b2:	bf00      	nop
 80085b4:	3714      	adds	r7, #20
 80085b6:	46bd      	mov	sp, r7
 80085b8:	bc80      	pop	{r7}
 80085ba:	4770      	bx	lr
 80085bc:	40012c00 	.word	0x40012c00
 80085c0:	40013400 	.word	0x40013400
 80085c4:	40000400 	.word	0x40000400
 80085c8:	40000800 	.word	0x40000800
 80085cc:	40000c00 	.word	0x40000c00

080085d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80085d0:	b480      	push	{r7}
 80085d2:	b087      	sub	sp, #28
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
 80085d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	6a1b      	ldr	r3, [r3, #32]
 80085de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	6a1b      	ldr	r3, [r3, #32]
 80085e4:	f023 0201 	bic.w	r2, r3, #1
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	685b      	ldr	r3, [r3, #4]
 80085f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	699b      	ldr	r3, [r3, #24]
 80085f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80085fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	f023 0303 	bic.w	r3, r3, #3
 8008606:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	68fa      	ldr	r2, [r7, #12]
 800860e:	4313      	orrs	r3, r2
 8008610:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008612:	697b      	ldr	r3, [r7, #20]
 8008614:	f023 0302 	bic.w	r3, r3, #2
 8008618:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	689b      	ldr	r3, [r3, #8]
 800861e:	697a      	ldr	r2, [r7, #20]
 8008620:	4313      	orrs	r3, r2
 8008622:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	4a20      	ldr	r2, [pc, #128]	; (80086a8 <TIM_OC1_SetConfig+0xd8>)
 8008628:	4293      	cmp	r3, r2
 800862a:	d003      	beq.n	8008634 <TIM_OC1_SetConfig+0x64>
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	4a1f      	ldr	r2, [pc, #124]	; (80086ac <TIM_OC1_SetConfig+0xdc>)
 8008630:	4293      	cmp	r3, r2
 8008632:	d10c      	bne.n	800864e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008634:	697b      	ldr	r3, [r7, #20]
 8008636:	f023 0308 	bic.w	r3, r3, #8
 800863a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	68db      	ldr	r3, [r3, #12]
 8008640:	697a      	ldr	r2, [r7, #20]
 8008642:	4313      	orrs	r3, r2
 8008644:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008646:	697b      	ldr	r3, [r7, #20]
 8008648:	f023 0304 	bic.w	r3, r3, #4
 800864c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	4a15      	ldr	r2, [pc, #84]	; (80086a8 <TIM_OC1_SetConfig+0xd8>)
 8008652:	4293      	cmp	r3, r2
 8008654:	d003      	beq.n	800865e <TIM_OC1_SetConfig+0x8e>
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	4a14      	ldr	r2, [pc, #80]	; (80086ac <TIM_OC1_SetConfig+0xdc>)
 800865a:	4293      	cmp	r3, r2
 800865c:	d111      	bne.n	8008682 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800865e:	693b      	ldr	r3, [r7, #16]
 8008660:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008664:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008666:	693b      	ldr	r3, [r7, #16]
 8008668:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800866c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	695b      	ldr	r3, [r3, #20]
 8008672:	693a      	ldr	r2, [r7, #16]
 8008674:	4313      	orrs	r3, r2
 8008676:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008678:	683b      	ldr	r3, [r7, #0]
 800867a:	699b      	ldr	r3, [r3, #24]
 800867c:	693a      	ldr	r2, [r7, #16]
 800867e:	4313      	orrs	r3, r2
 8008680:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	693a      	ldr	r2, [r7, #16]
 8008686:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	68fa      	ldr	r2, [r7, #12]
 800868c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800868e:	683b      	ldr	r3, [r7, #0]
 8008690:	685a      	ldr	r2, [r3, #4]
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	697a      	ldr	r2, [r7, #20]
 800869a:	621a      	str	r2, [r3, #32]
}
 800869c:	bf00      	nop
 800869e:	371c      	adds	r7, #28
 80086a0:	46bd      	mov	sp, r7
 80086a2:	bc80      	pop	{r7}
 80086a4:	4770      	bx	lr
 80086a6:	bf00      	nop
 80086a8:	40012c00 	.word	0x40012c00
 80086ac:	40013400 	.word	0x40013400

080086b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80086b0:	b480      	push	{r7}
 80086b2:	b087      	sub	sp, #28
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
 80086b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	6a1b      	ldr	r3, [r3, #32]
 80086be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	6a1b      	ldr	r3, [r3, #32]
 80086c4:	f023 0210 	bic.w	r2, r3, #16
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	685b      	ldr	r3, [r3, #4]
 80086d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	699b      	ldr	r3, [r3, #24]
 80086d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80086de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80086e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	021b      	lsls	r3, r3, #8
 80086ee:	68fa      	ldr	r2, [r7, #12]
 80086f0:	4313      	orrs	r3, r2
 80086f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80086f4:	697b      	ldr	r3, [r7, #20]
 80086f6:	f023 0320 	bic.w	r3, r3, #32
 80086fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80086fc:	683b      	ldr	r3, [r7, #0]
 80086fe:	689b      	ldr	r3, [r3, #8]
 8008700:	011b      	lsls	r3, r3, #4
 8008702:	697a      	ldr	r2, [r7, #20]
 8008704:	4313      	orrs	r3, r2
 8008706:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	4a21      	ldr	r2, [pc, #132]	; (8008790 <TIM_OC2_SetConfig+0xe0>)
 800870c:	4293      	cmp	r3, r2
 800870e:	d003      	beq.n	8008718 <TIM_OC2_SetConfig+0x68>
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	4a20      	ldr	r2, [pc, #128]	; (8008794 <TIM_OC2_SetConfig+0xe4>)
 8008714:	4293      	cmp	r3, r2
 8008716:	d10d      	bne.n	8008734 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008718:	697b      	ldr	r3, [r7, #20]
 800871a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800871e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008720:	683b      	ldr	r3, [r7, #0]
 8008722:	68db      	ldr	r3, [r3, #12]
 8008724:	011b      	lsls	r3, r3, #4
 8008726:	697a      	ldr	r2, [r7, #20]
 8008728:	4313      	orrs	r3, r2
 800872a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800872c:	697b      	ldr	r3, [r7, #20]
 800872e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008732:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	4a16      	ldr	r2, [pc, #88]	; (8008790 <TIM_OC2_SetConfig+0xe0>)
 8008738:	4293      	cmp	r3, r2
 800873a:	d003      	beq.n	8008744 <TIM_OC2_SetConfig+0x94>
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	4a15      	ldr	r2, [pc, #84]	; (8008794 <TIM_OC2_SetConfig+0xe4>)
 8008740:	4293      	cmp	r3, r2
 8008742:	d113      	bne.n	800876c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008744:	693b      	ldr	r3, [r7, #16]
 8008746:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800874a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800874c:	693b      	ldr	r3, [r7, #16]
 800874e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008752:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	695b      	ldr	r3, [r3, #20]
 8008758:	009b      	lsls	r3, r3, #2
 800875a:	693a      	ldr	r2, [r7, #16]
 800875c:	4313      	orrs	r3, r2
 800875e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008760:	683b      	ldr	r3, [r7, #0]
 8008762:	699b      	ldr	r3, [r3, #24]
 8008764:	009b      	lsls	r3, r3, #2
 8008766:	693a      	ldr	r2, [r7, #16]
 8008768:	4313      	orrs	r3, r2
 800876a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	693a      	ldr	r2, [r7, #16]
 8008770:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	68fa      	ldr	r2, [r7, #12]
 8008776:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	685a      	ldr	r2, [r3, #4]
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	697a      	ldr	r2, [r7, #20]
 8008784:	621a      	str	r2, [r3, #32]
}
 8008786:	bf00      	nop
 8008788:	371c      	adds	r7, #28
 800878a:	46bd      	mov	sp, r7
 800878c:	bc80      	pop	{r7}
 800878e:	4770      	bx	lr
 8008790:	40012c00 	.word	0x40012c00
 8008794:	40013400 	.word	0x40013400

08008798 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008798:	b480      	push	{r7}
 800879a:	b087      	sub	sp, #28
 800879c:	af00      	add	r7, sp, #0
 800879e:	6078      	str	r0, [r7, #4]
 80087a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	6a1b      	ldr	r3, [r3, #32]
 80087a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	6a1b      	ldr	r3, [r3, #32]
 80087ac:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	685b      	ldr	r3, [r3, #4]
 80087b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	69db      	ldr	r3, [r3, #28]
 80087be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80087c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	f023 0303 	bic.w	r3, r3, #3
 80087ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80087d0:	683b      	ldr	r3, [r7, #0]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	68fa      	ldr	r2, [r7, #12]
 80087d6:	4313      	orrs	r3, r2
 80087d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80087da:	697b      	ldr	r3, [r7, #20]
 80087dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80087e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	689b      	ldr	r3, [r3, #8]
 80087e6:	021b      	lsls	r3, r3, #8
 80087e8:	697a      	ldr	r2, [r7, #20]
 80087ea:	4313      	orrs	r3, r2
 80087ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	4a21      	ldr	r2, [pc, #132]	; (8008878 <TIM_OC3_SetConfig+0xe0>)
 80087f2:	4293      	cmp	r3, r2
 80087f4:	d003      	beq.n	80087fe <TIM_OC3_SetConfig+0x66>
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	4a20      	ldr	r2, [pc, #128]	; (800887c <TIM_OC3_SetConfig+0xe4>)
 80087fa:	4293      	cmp	r3, r2
 80087fc:	d10d      	bne.n	800881a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80087fe:	697b      	ldr	r3, [r7, #20]
 8008800:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008804:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	68db      	ldr	r3, [r3, #12]
 800880a:	021b      	lsls	r3, r3, #8
 800880c:	697a      	ldr	r2, [r7, #20]
 800880e:	4313      	orrs	r3, r2
 8008810:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008812:	697b      	ldr	r3, [r7, #20]
 8008814:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008818:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	4a16      	ldr	r2, [pc, #88]	; (8008878 <TIM_OC3_SetConfig+0xe0>)
 800881e:	4293      	cmp	r3, r2
 8008820:	d003      	beq.n	800882a <TIM_OC3_SetConfig+0x92>
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	4a15      	ldr	r2, [pc, #84]	; (800887c <TIM_OC3_SetConfig+0xe4>)
 8008826:	4293      	cmp	r3, r2
 8008828:	d113      	bne.n	8008852 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800882a:	693b      	ldr	r3, [r7, #16]
 800882c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008830:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008832:	693b      	ldr	r3, [r7, #16]
 8008834:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008838:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800883a:	683b      	ldr	r3, [r7, #0]
 800883c:	695b      	ldr	r3, [r3, #20]
 800883e:	011b      	lsls	r3, r3, #4
 8008840:	693a      	ldr	r2, [r7, #16]
 8008842:	4313      	orrs	r3, r2
 8008844:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	699b      	ldr	r3, [r3, #24]
 800884a:	011b      	lsls	r3, r3, #4
 800884c:	693a      	ldr	r2, [r7, #16]
 800884e:	4313      	orrs	r3, r2
 8008850:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	693a      	ldr	r2, [r7, #16]
 8008856:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	68fa      	ldr	r2, [r7, #12]
 800885c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800885e:	683b      	ldr	r3, [r7, #0]
 8008860:	685a      	ldr	r2, [r3, #4]
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	697a      	ldr	r2, [r7, #20]
 800886a:	621a      	str	r2, [r3, #32]
}
 800886c:	bf00      	nop
 800886e:	371c      	adds	r7, #28
 8008870:	46bd      	mov	sp, r7
 8008872:	bc80      	pop	{r7}
 8008874:	4770      	bx	lr
 8008876:	bf00      	nop
 8008878:	40012c00 	.word	0x40012c00
 800887c:	40013400 	.word	0x40013400

08008880 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008880:	b480      	push	{r7}
 8008882:	b087      	sub	sp, #28
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
 8008888:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6a1b      	ldr	r3, [r3, #32]
 800888e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	6a1b      	ldr	r3, [r3, #32]
 8008894:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	685b      	ldr	r3, [r3, #4]
 80088a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	69db      	ldr	r3, [r3, #28]
 80088a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80088ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80088b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80088b8:	683b      	ldr	r3, [r7, #0]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	021b      	lsls	r3, r3, #8
 80088be:	68fa      	ldr	r2, [r7, #12]
 80088c0:	4313      	orrs	r3, r2
 80088c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80088c4:	693b      	ldr	r3, [r7, #16]
 80088c6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80088ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	689b      	ldr	r3, [r3, #8]
 80088d0:	031b      	lsls	r3, r3, #12
 80088d2:	693a      	ldr	r2, [r7, #16]
 80088d4:	4313      	orrs	r3, r2
 80088d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	4a11      	ldr	r2, [pc, #68]	; (8008920 <TIM_OC4_SetConfig+0xa0>)
 80088dc:	4293      	cmp	r3, r2
 80088de:	d003      	beq.n	80088e8 <TIM_OC4_SetConfig+0x68>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	4a10      	ldr	r2, [pc, #64]	; (8008924 <TIM_OC4_SetConfig+0xa4>)
 80088e4:	4293      	cmp	r3, r2
 80088e6:	d109      	bne.n	80088fc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80088e8:	697b      	ldr	r3, [r7, #20]
 80088ea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80088ee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80088f0:	683b      	ldr	r3, [r7, #0]
 80088f2:	695b      	ldr	r3, [r3, #20]
 80088f4:	019b      	lsls	r3, r3, #6
 80088f6:	697a      	ldr	r2, [r7, #20]
 80088f8:	4313      	orrs	r3, r2
 80088fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	697a      	ldr	r2, [r7, #20]
 8008900:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	68fa      	ldr	r2, [r7, #12]
 8008906:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	685a      	ldr	r2, [r3, #4]
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	693a      	ldr	r2, [r7, #16]
 8008914:	621a      	str	r2, [r3, #32]
}
 8008916:	bf00      	nop
 8008918:	371c      	adds	r7, #28
 800891a:	46bd      	mov	sp, r7
 800891c:	bc80      	pop	{r7}
 800891e:	4770      	bx	lr
 8008920:	40012c00 	.word	0x40012c00
 8008924:	40013400 	.word	0x40013400

08008928 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008928:	b480      	push	{r7}
 800892a:	b087      	sub	sp, #28
 800892c:	af00      	add	r7, sp, #0
 800892e:	60f8      	str	r0, [r7, #12]
 8008930:	60b9      	str	r1, [r7, #8]
 8008932:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008934:	68bb      	ldr	r3, [r7, #8]
 8008936:	f003 031f 	and.w	r3, r3, #31
 800893a:	2201      	movs	r2, #1
 800893c:	fa02 f303 	lsl.w	r3, r2, r3
 8008940:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	6a1a      	ldr	r2, [r3, #32]
 8008946:	697b      	ldr	r3, [r7, #20]
 8008948:	43db      	mvns	r3, r3
 800894a:	401a      	ands	r2, r3
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	6a1a      	ldr	r2, [r3, #32]
 8008954:	68bb      	ldr	r3, [r7, #8]
 8008956:	f003 031f 	and.w	r3, r3, #31
 800895a:	6879      	ldr	r1, [r7, #4]
 800895c:	fa01 f303 	lsl.w	r3, r1, r3
 8008960:	431a      	orrs	r2, r3
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	621a      	str	r2, [r3, #32]
}
 8008966:	bf00      	nop
 8008968:	371c      	adds	r7, #28
 800896a:	46bd      	mov	sp, r7
 800896c:	bc80      	pop	{r7}
 800896e:	4770      	bx	lr

08008970 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008970:	b480      	push	{r7}
 8008972:	b085      	sub	sp, #20
 8008974:	af00      	add	r7, sp, #0
 8008976:	6078      	str	r0, [r7, #4]
 8008978:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008980:	2b01      	cmp	r3, #1
 8008982:	d101      	bne.n	8008988 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008984:	2302      	movs	r3, #2
 8008986:	e050      	b.n	8008a2a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	2201      	movs	r2, #1
 800898c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	2202      	movs	r2, #2
 8008994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	685b      	ldr	r3, [r3, #4]
 800899e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	689b      	ldr	r3, [r3, #8]
 80089a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	68fa      	ldr	r2, [r7, #12]
 80089b6:	4313      	orrs	r3, r2
 80089b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	68fa      	ldr	r2, [r7, #12]
 80089c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	4a1b      	ldr	r2, [pc, #108]	; (8008a34 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d018      	beq.n	80089fe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	4a19      	ldr	r2, [pc, #100]	; (8008a38 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80089d2:	4293      	cmp	r3, r2
 80089d4:	d013      	beq.n	80089fe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80089de:	d00e      	beq.n	80089fe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	4a15      	ldr	r2, [pc, #84]	; (8008a3c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80089e6:	4293      	cmp	r3, r2
 80089e8:	d009      	beq.n	80089fe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	4a14      	ldr	r2, [pc, #80]	; (8008a40 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80089f0:	4293      	cmp	r3, r2
 80089f2:	d004      	beq.n	80089fe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	4a12      	ldr	r2, [pc, #72]	; (8008a44 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80089fa:	4293      	cmp	r3, r2
 80089fc:	d10c      	bne.n	8008a18 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80089fe:	68bb      	ldr	r3, [r7, #8]
 8008a00:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008a04:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008a06:	683b      	ldr	r3, [r7, #0]
 8008a08:	685b      	ldr	r3, [r3, #4]
 8008a0a:	68ba      	ldr	r2, [r7, #8]
 8008a0c:	4313      	orrs	r3, r2
 8008a0e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	68ba      	ldr	r2, [r7, #8]
 8008a16:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	2201      	movs	r2, #1
 8008a1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2200      	movs	r2, #0
 8008a24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008a28:	2300      	movs	r3, #0
}
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	3714      	adds	r7, #20
 8008a2e:	46bd      	mov	sp, r7
 8008a30:	bc80      	pop	{r7}
 8008a32:	4770      	bx	lr
 8008a34:	40012c00 	.word	0x40012c00
 8008a38:	40013400 	.word	0x40013400
 8008a3c:	40000400 	.word	0x40000400
 8008a40:	40000800 	.word	0x40000800
 8008a44:	40000c00 	.word	0x40000c00

08008a48 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008a48:	b480      	push	{r7}
 8008a4a:	b085      	sub	sp, #20
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
 8008a50:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008a52:	2300      	movs	r3, #0
 8008a54:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008a5c:	2b01      	cmp	r3, #1
 8008a5e:	d101      	bne.n	8008a64 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008a60:	2302      	movs	r3, #2
 8008a62:	e03d      	b.n	8008ae0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	2201      	movs	r2, #1
 8008a68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	68db      	ldr	r3, [r3, #12]
 8008a76:	4313      	orrs	r3, r2
 8008a78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008a80:	683b      	ldr	r3, [r7, #0]
 8008a82:	689b      	ldr	r3, [r3, #8]
 8008a84:	4313      	orrs	r3, r2
 8008a86:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	685b      	ldr	r3, [r3, #4]
 8008a92:	4313      	orrs	r3, r2
 8008a94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008a9c:	683b      	ldr	r3, [r7, #0]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	4313      	orrs	r3, r2
 8008aa2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	691b      	ldr	r3, [r3, #16]
 8008aae:	4313      	orrs	r3, r2
 8008ab0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008ab8:	683b      	ldr	r3, [r7, #0]
 8008aba:	695b      	ldr	r3, [r3, #20]
 8008abc:	4313      	orrs	r3, r2
 8008abe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008ac6:	683b      	ldr	r3, [r7, #0]
 8008ac8:	69db      	ldr	r3, [r3, #28]
 8008aca:	4313      	orrs	r3, r2
 8008acc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	68fa      	ldr	r2, [r7, #12]
 8008ad4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	2200      	movs	r2, #0
 8008ada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008ade:	2300      	movs	r3, #0
}
 8008ae0:	4618      	mov	r0, r3
 8008ae2:	3714      	adds	r7, #20
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	bc80      	pop	{r7}
 8008ae8:	4770      	bx	lr

08008aea <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008aea:	b480      	push	{r7}
 8008aec:	b083      	sub	sp, #12
 8008aee:	af00      	add	r7, sp, #0
 8008af0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008af2:	bf00      	nop
 8008af4:	370c      	adds	r7, #12
 8008af6:	46bd      	mov	sp, r7
 8008af8:	bc80      	pop	{r7}
 8008afa:	4770      	bx	lr

08008afc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008afc:	b480      	push	{r7}
 8008afe:	b083      	sub	sp, #12
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008b04:	bf00      	nop
 8008b06:	370c      	adds	r7, #12
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	bc80      	pop	{r7}
 8008b0c:	4770      	bx	lr

08008b0e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008b0e:	b580      	push	{r7, lr}
 8008b10:	b082      	sub	sp, #8
 8008b12:	af00      	add	r7, sp, #0
 8008b14:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d101      	bne.n	8008b20 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008b1c:	2301      	movs	r3, #1
 8008b1e:	e042      	b.n	8008ba6 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008b26:	b2db      	uxtb	r3, r3
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d106      	bne.n	8008b3a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2200      	movs	r2, #0
 8008b30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008b34:	6878      	ldr	r0, [r7, #4]
 8008b36:	f7fb fc27 	bl	8004388 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	2224      	movs	r2, #36	; 0x24
 8008b3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	68da      	ldr	r2, [r3, #12]
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008b50:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008b52:	6878      	ldr	r0, [r7, #4]
 8008b54:	f000 ff66 	bl	8009a24 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	691a      	ldr	r2, [r3, #16]
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008b66:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	695a      	ldr	r2, [r3, #20]
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008b76:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	68da      	ldr	r2, [r3, #12]
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008b86:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	2220      	movs	r2, #32
 8008b92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2220      	movs	r2, #32
 8008b9a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8008ba4:	2300      	movs	r3, #0
}
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	3708      	adds	r7, #8
 8008baa:	46bd      	mov	sp, r7
 8008bac:	bd80      	pop	{r7, pc}
	...

08008bb0 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008bb0:	b580      	push	{r7, lr}
 8008bb2:	b08c      	sub	sp, #48	; 0x30
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	60f8      	str	r0, [r7, #12]
 8008bb8:	60b9      	str	r1, [r7, #8]
 8008bba:	4613      	mov	r3, r2
 8008bbc:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008bc4:	b2db      	uxtb	r3, r3
 8008bc6:	2b20      	cmp	r3, #32
 8008bc8:	d156      	bne.n	8008c78 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8008bca:	68bb      	ldr	r3, [r7, #8]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d002      	beq.n	8008bd6 <HAL_UART_Transmit_DMA+0x26>
 8008bd0:	88fb      	ldrh	r3, [r7, #6]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d101      	bne.n	8008bda <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8008bd6:	2301      	movs	r3, #1
 8008bd8:	e04f      	b.n	8008c7a <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8008bda:	68ba      	ldr	r2, [r7, #8]
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	88fa      	ldrh	r2, [r7, #6]
 8008be4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	88fa      	ldrh	r2, [r7, #6]
 8008bea:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	2200      	movs	r2, #0
 8008bf0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	2221      	movs	r2, #33	; 0x21
 8008bf6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bfe:	4a21      	ldr	r2, [pc, #132]	; (8008c84 <HAL_UART_Transmit_DMA+0xd4>)
 8008c00:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c06:	4a20      	ldr	r2, [pc, #128]	; (8008c88 <HAL_UART_Transmit_DMA+0xd8>)
 8008c08:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c0e:	4a1f      	ldr	r2, [pc, #124]	; (8008c8c <HAL_UART_Transmit_DMA+0xdc>)
 8008c10:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c16:	2200      	movs	r2, #0
 8008c18:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 8008c1a:	f107 0308 	add.w	r3, r7, #8
 8008c1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8008c24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c26:	6819      	ldr	r1, [r3, #0]
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	3304      	adds	r3, #4
 8008c2e:	461a      	mov	r2, r3
 8008c30:	88fb      	ldrh	r3, [r7, #6]
 8008c32:	f7fd fd03 	bl	800663c <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008c3e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	3314      	adds	r3, #20
 8008c46:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c48:	69bb      	ldr	r3, [r7, #24]
 8008c4a:	e853 3f00 	ldrex	r3, [r3]
 8008c4e:	617b      	str	r3, [r7, #20]
   return(result);
 8008c50:	697b      	ldr	r3, [r7, #20]
 8008c52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c56:	62bb      	str	r3, [r7, #40]	; 0x28
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	3314      	adds	r3, #20
 8008c5e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008c60:	627a      	str	r2, [r7, #36]	; 0x24
 8008c62:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c64:	6a39      	ldr	r1, [r7, #32]
 8008c66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c68:	e841 2300 	strex	r3, r2, [r1]
 8008c6c:	61fb      	str	r3, [r7, #28]
   return(result);
 8008c6e:	69fb      	ldr	r3, [r7, #28]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d1e5      	bne.n	8008c40 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8008c74:	2300      	movs	r3, #0
 8008c76:	e000      	b.n	8008c7a <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8008c78:	2302      	movs	r3, #2
  }
}
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	3730      	adds	r7, #48	; 0x30
 8008c7e:	46bd      	mov	sp, r7
 8008c80:	bd80      	pop	{r7, pc}
 8008c82:	bf00      	nop
 8008c84:	080092b9 	.word	0x080092b9
 8008c88:	08009353 	.word	0x08009353
 8008c8c:	080094d7 	.word	0x080094d7

08008c90 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008c90:	b580      	push	{r7, lr}
 8008c92:	b08c      	sub	sp, #48	; 0x30
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	60f8      	str	r0, [r7, #12]
 8008c98:	60b9      	str	r1, [r7, #8]
 8008c9a:	4613      	mov	r3, r2
 8008c9c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008ca4:	b2db      	uxtb	r3, r3
 8008ca6:	2b20      	cmp	r3, #32
 8008ca8:	d14a      	bne.n	8008d40 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8008caa:	68bb      	ldr	r3, [r7, #8]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d002      	beq.n	8008cb6 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8008cb0:	88fb      	ldrh	r3, [r7, #6]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d101      	bne.n	8008cba <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8008cb6:	2301      	movs	r3, #1
 8008cb8:	e043      	b.n	8008d42 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	2201      	movs	r2, #1
 8008cbe:	631a      	str	r2, [r3, #48]	; 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	635a      	str	r2, [r3, #52]	; 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8008cc6:	88fb      	ldrh	r3, [r7, #6]
 8008cc8:	461a      	mov	r2, r3
 8008cca:	68b9      	ldr	r1, [r7, #8]
 8008ccc:	68f8      	ldr	r0, [r7, #12]
 8008cce:	f000 fc4d 	bl	800956c <UART_Start_Receive_DMA>
 8008cd2:	4603      	mov	r3, r0
 8008cd4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8008cd8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d12c      	bne.n	8008d3a <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ce4:	2b01      	cmp	r3, #1
 8008ce6:	d125      	bne.n	8008d34 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008ce8:	2300      	movs	r3, #0
 8008cea:	613b      	str	r3, [r7, #16]
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	613b      	str	r3, [r7, #16]
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	685b      	ldr	r3, [r3, #4]
 8008cfa:	613b      	str	r3, [r7, #16]
 8008cfc:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	330c      	adds	r3, #12
 8008d04:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d06:	69bb      	ldr	r3, [r7, #24]
 8008d08:	e853 3f00 	ldrex	r3, [r3]
 8008d0c:	617b      	str	r3, [r7, #20]
   return(result);
 8008d0e:	697b      	ldr	r3, [r7, #20]
 8008d10:	f043 0310 	orr.w	r3, r3, #16
 8008d14:	62bb      	str	r3, [r7, #40]	; 0x28
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	330c      	adds	r3, #12
 8008d1c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008d1e:	627a      	str	r2, [r7, #36]	; 0x24
 8008d20:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d22:	6a39      	ldr	r1, [r7, #32]
 8008d24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d26:	e841 2300 	strex	r3, r2, [r1]
 8008d2a:	61fb      	str	r3, [r7, #28]
   return(result);
 8008d2c:	69fb      	ldr	r3, [r7, #28]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d1e5      	bne.n	8008cfe <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8008d32:	e002      	b.n	8008d3a <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8008d34:	2301      	movs	r3, #1
 8008d36:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8008d3a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008d3e:	e000      	b.n	8008d42 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8008d40:	2302      	movs	r3, #2
  }
}
 8008d42:	4618      	mov	r0, r3
 8008d44:	3730      	adds	r7, #48	; 0x30
 8008d46:	46bd      	mov	sp, r7
 8008d48:	bd80      	pop	{r7, pc}
	...

08008d4c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	b0ba      	sub	sp, #232	; 0xe8
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	68db      	ldr	r3, [r3, #12]
 8008d64:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	695b      	ldr	r3, [r3, #20]
 8008d6e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8008d72:	2300      	movs	r3, #0
 8008d74:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008d78:	2300      	movs	r3, #0
 8008d7a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008d7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008d82:	f003 030f 	and.w	r3, r3, #15
 8008d86:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008d8a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d10f      	bne.n	8008db2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008d92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008d96:	f003 0320 	and.w	r3, r3, #32
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d009      	beq.n	8008db2 <HAL_UART_IRQHandler+0x66>
 8008d9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008da2:	f003 0320 	and.w	r3, r3, #32
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d003      	beq.n	8008db2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008daa:	6878      	ldr	r0, [r7, #4]
 8008dac:	f000 fd7c 	bl	80098a8 <UART_Receive_IT>
      return;
 8008db0:	e25b      	b.n	800926a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008db2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	f000 80de 	beq.w	8008f78 <HAL_UART_IRQHandler+0x22c>
 8008dbc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008dc0:	f003 0301 	and.w	r3, r3, #1
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d106      	bne.n	8008dd6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008dc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008dcc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	f000 80d1 	beq.w	8008f78 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008dd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008dda:	f003 0301 	and.w	r3, r3, #1
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d00b      	beq.n	8008dfa <HAL_UART_IRQHandler+0xae>
 8008de2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008de6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d005      	beq.n	8008dfa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008df2:	f043 0201 	orr.w	r2, r3, #1
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008dfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008dfe:	f003 0304 	and.w	r3, r3, #4
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d00b      	beq.n	8008e1e <HAL_UART_IRQHandler+0xd2>
 8008e06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008e0a:	f003 0301 	and.w	r3, r3, #1
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d005      	beq.n	8008e1e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e16:	f043 0202 	orr.w	r2, r3, #2
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008e1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e22:	f003 0302 	and.w	r3, r3, #2
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d00b      	beq.n	8008e42 <HAL_UART_IRQHandler+0xf6>
 8008e2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008e2e:	f003 0301 	and.w	r3, r3, #1
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d005      	beq.n	8008e42 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e3a:	f043 0204 	orr.w	r2, r3, #4
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008e42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e46:	f003 0308 	and.w	r3, r3, #8
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d011      	beq.n	8008e72 <HAL_UART_IRQHandler+0x126>
 8008e4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008e52:	f003 0320 	and.w	r3, r3, #32
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d105      	bne.n	8008e66 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008e5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008e5e:	f003 0301 	and.w	r3, r3, #1
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d005      	beq.n	8008e72 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e6a:	f043 0208 	orr.w	r2, r3, #8
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	f000 81f2 	beq.w	8009260 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008e7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e80:	f003 0320 	and.w	r3, r3, #32
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d008      	beq.n	8008e9a <HAL_UART_IRQHandler+0x14e>
 8008e88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008e8c:	f003 0320 	and.w	r3, r3, #32
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d002      	beq.n	8008e9a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008e94:	6878      	ldr	r0, [r7, #4]
 8008e96:	f000 fd07 	bl	80098a8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	695b      	ldr	r3, [r3, #20]
 8008ea0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	bf14      	ite	ne
 8008ea8:	2301      	movne	r3, #1
 8008eaa:	2300      	moveq	r3, #0
 8008eac:	b2db      	uxtb	r3, r3
 8008eae:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008eb6:	f003 0308 	and.w	r3, r3, #8
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d103      	bne.n	8008ec6 <HAL_UART_IRQHandler+0x17a>
 8008ebe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d04f      	beq.n	8008f66 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008ec6:	6878      	ldr	r0, [r7, #4]
 8008ec8:	f000 fc11 	bl	80096ee <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	695b      	ldr	r3, [r3, #20]
 8008ed2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d041      	beq.n	8008f5e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	3314      	adds	r3, #20
 8008ee0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ee4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008ee8:	e853 3f00 	ldrex	r3, [r3]
 8008eec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008ef0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008ef4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008ef8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	3314      	adds	r3, #20
 8008f02:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008f06:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008f0a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f0e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008f12:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008f16:	e841 2300 	strex	r3, r2, [r1]
 8008f1a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008f1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d1d9      	bne.n	8008eda <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d013      	beq.n	8008f56 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f32:	4a7e      	ldr	r2, [pc, #504]	; (800912c <HAL_UART_IRQHandler+0x3e0>)
 8008f34:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	f7fd fc1a 	bl	8006774 <HAL_DMA_Abort_IT>
 8008f40:	4603      	mov	r3, r0
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d016      	beq.n	8008f74 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f4c:	687a      	ldr	r2, [r7, #4]
 8008f4e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8008f50:	4610      	mov	r0, r2
 8008f52:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f54:	e00e      	b.n	8008f74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008f56:	6878      	ldr	r0, [r7, #4]
 8008f58:	f000 f9a5 	bl	80092a6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f5c:	e00a      	b.n	8008f74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008f5e:	6878      	ldr	r0, [r7, #4]
 8008f60:	f000 f9a1 	bl	80092a6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f64:	e006      	b.n	8008f74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008f66:	6878      	ldr	r0, [r7, #4]
 8008f68:	f000 f99d 	bl	80092a6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	2200      	movs	r2, #0
 8008f70:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8008f72:	e175      	b.n	8009260 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f74:	bf00      	nop
    return;
 8008f76:	e173      	b.n	8009260 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f7c:	2b01      	cmp	r3, #1
 8008f7e:	f040 814f 	bne.w	8009220 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008f82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008f86:	f003 0310 	and.w	r3, r3, #16
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	f000 8148 	beq.w	8009220 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008f90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008f94:	f003 0310 	and.w	r3, r3, #16
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	f000 8141 	beq.w	8009220 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	60bb      	str	r3, [r7, #8]
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	60bb      	str	r3, [r7, #8]
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	685b      	ldr	r3, [r3, #4]
 8008fb0:	60bb      	str	r3, [r7, #8]
 8008fb2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	695b      	ldr	r3, [r3, #20]
 8008fba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	f000 80b6 	beq.w	8009130 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	685b      	ldr	r3, [r3, #4]
 8008fcc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008fd0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	f000 8145 	beq.w	8009264 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008fde:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008fe2:	429a      	cmp	r2, r3
 8008fe4:	f080 813e 	bcs.w	8009264 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008fee:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ff4:	699b      	ldr	r3, [r3, #24]
 8008ff6:	2b20      	cmp	r3, #32
 8008ff8:	f000 8088 	beq.w	800910c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	330c      	adds	r3, #12
 8009002:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009006:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800900a:	e853 3f00 	ldrex	r3, [r3]
 800900e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009012:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009016:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800901a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	330c      	adds	r3, #12
 8009024:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009028:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800902c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009030:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009034:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009038:	e841 2300 	strex	r3, r2, [r1]
 800903c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009040:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009044:	2b00      	cmp	r3, #0
 8009046:	d1d9      	bne.n	8008ffc <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	3314      	adds	r3, #20
 800904e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009050:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009052:	e853 3f00 	ldrex	r3, [r3]
 8009056:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009058:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800905a:	f023 0301 	bic.w	r3, r3, #1
 800905e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	3314      	adds	r3, #20
 8009068:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800906c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009070:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009072:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009074:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009078:	e841 2300 	strex	r3, r2, [r1]
 800907c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800907e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009080:	2b00      	cmp	r3, #0
 8009082:	d1e1      	bne.n	8009048 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	3314      	adds	r3, #20
 800908a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800908c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800908e:	e853 3f00 	ldrex	r3, [r3]
 8009092:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009094:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009096:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800909a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	3314      	adds	r3, #20
 80090a4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80090a8:	66fa      	str	r2, [r7, #108]	; 0x6c
 80090aa:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090ac:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80090ae:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80090b0:	e841 2300 	strex	r3, r2, [r1]
 80090b4:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80090b6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d1e3      	bne.n	8009084 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	2220      	movs	r2, #32
 80090c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	2200      	movs	r2, #0
 80090c8:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	330c      	adds	r3, #12
 80090d0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80090d4:	e853 3f00 	ldrex	r3, [r3]
 80090d8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80090da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80090dc:	f023 0310 	bic.w	r3, r3, #16
 80090e0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	330c      	adds	r3, #12
 80090ea:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80090ee:	65ba      	str	r2, [r7, #88]	; 0x58
 80090f0:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090f2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80090f4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80090f6:	e841 2300 	strex	r3, r2, [r1]
 80090fa:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80090fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d1e3      	bne.n	80090ca <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009106:	4618      	mov	r0, r3
 8009108:	f7fd faf8 	bl	80066fc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	2202      	movs	r2, #2
 8009110:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800911a:	b29b      	uxth	r3, r3
 800911c:	1ad3      	subs	r3, r2, r3
 800911e:	b29b      	uxth	r3, r3
 8009120:	4619      	mov	r1, r3
 8009122:	6878      	ldr	r0, [r7, #4]
 8009124:	f7f7 feb8 	bl	8000e98 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009128:	e09c      	b.n	8009264 <HAL_UART_IRQHandler+0x518>
 800912a:	bf00      	nop
 800912c:	080097b3 	.word	0x080097b3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009138:	b29b      	uxth	r3, r3
 800913a:	1ad3      	subs	r3, r2, r3
 800913c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009144:	b29b      	uxth	r3, r3
 8009146:	2b00      	cmp	r3, #0
 8009148:	f000 808e 	beq.w	8009268 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800914c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009150:	2b00      	cmp	r3, #0
 8009152:	f000 8089 	beq.w	8009268 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	330c      	adds	r3, #12
 800915c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800915e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009160:	e853 3f00 	ldrex	r3, [r3]
 8009164:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009166:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009168:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800916c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	330c      	adds	r3, #12
 8009176:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800917a:	647a      	str	r2, [r7, #68]	; 0x44
 800917c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800917e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009180:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009182:	e841 2300 	strex	r3, r2, [r1]
 8009186:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009188:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800918a:	2b00      	cmp	r3, #0
 800918c:	d1e3      	bne.n	8009156 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	3314      	adds	r3, #20
 8009194:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009198:	e853 3f00 	ldrex	r3, [r3]
 800919c:	623b      	str	r3, [r7, #32]
   return(result);
 800919e:	6a3b      	ldr	r3, [r7, #32]
 80091a0:	f023 0301 	bic.w	r3, r3, #1
 80091a4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	3314      	adds	r3, #20
 80091ae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80091b2:	633a      	str	r2, [r7, #48]	; 0x30
 80091b4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091b6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80091b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80091ba:	e841 2300 	strex	r3, r2, [r1]
 80091be:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80091c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d1e3      	bne.n	800918e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	2220      	movs	r2, #32
 80091ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	2200      	movs	r2, #0
 80091d2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	330c      	adds	r3, #12
 80091da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091dc:	693b      	ldr	r3, [r7, #16]
 80091de:	e853 3f00 	ldrex	r3, [r3]
 80091e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	f023 0310 	bic.w	r3, r3, #16
 80091ea:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	330c      	adds	r3, #12
 80091f4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80091f8:	61fa      	str	r2, [r7, #28]
 80091fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091fc:	69b9      	ldr	r1, [r7, #24]
 80091fe:	69fa      	ldr	r2, [r7, #28]
 8009200:	e841 2300 	strex	r3, r2, [r1]
 8009204:	617b      	str	r3, [r7, #20]
   return(result);
 8009206:	697b      	ldr	r3, [r7, #20]
 8009208:	2b00      	cmp	r3, #0
 800920a:	d1e3      	bne.n	80091d4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	2202      	movs	r2, #2
 8009210:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009212:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009216:	4619      	mov	r1, r3
 8009218:	6878      	ldr	r0, [r7, #4]
 800921a:	f7f7 fe3d 	bl	8000e98 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800921e:	e023      	b.n	8009268 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009220:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009224:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009228:	2b00      	cmp	r3, #0
 800922a:	d009      	beq.n	8009240 <HAL_UART_IRQHandler+0x4f4>
 800922c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009230:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009234:	2b00      	cmp	r3, #0
 8009236:	d003      	beq.n	8009240 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8009238:	6878      	ldr	r0, [r7, #4]
 800923a:	f000 face 	bl	80097da <UART_Transmit_IT>
    return;
 800923e:	e014      	b.n	800926a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009240:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009244:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009248:	2b00      	cmp	r3, #0
 800924a:	d00e      	beq.n	800926a <HAL_UART_IRQHandler+0x51e>
 800924c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009250:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009254:	2b00      	cmp	r3, #0
 8009256:	d008      	beq.n	800926a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8009258:	6878      	ldr	r0, [r7, #4]
 800925a:	f000 fb0d 	bl	8009878 <UART_EndTransmit_IT>
    return;
 800925e:	e004      	b.n	800926a <HAL_UART_IRQHandler+0x51e>
    return;
 8009260:	bf00      	nop
 8009262:	e002      	b.n	800926a <HAL_UART_IRQHandler+0x51e>
      return;
 8009264:	bf00      	nop
 8009266:	e000      	b.n	800926a <HAL_UART_IRQHandler+0x51e>
      return;
 8009268:	bf00      	nop
  }
}
 800926a:	37e8      	adds	r7, #232	; 0xe8
 800926c:	46bd      	mov	sp, r7
 800926e:	bd80      	pop	{r7, pc}

08009270 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009270:	b480      	push	{r7}
 8009272:	b083      	sub	sp, #12
 8009274:	af00      	add	r7, sp, #0
 8009276:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8009278:	bf00      	nop
 800927a:	370c      	adds	r7, #12
 800927c:	46bd      	mov	sp, r7
 800927e:	bc80      	pop	{r7}
 8009280:	4770      	bx	lr

08009282 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009282:	b480      	push	{r7}
 8009284:	b083      	sub	sp, #12
 8009286:	af00      	add	r7, sp, #0
 8009288:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800928a:	bf00      	nop
 800928c:	370c      	adds	r7, #12
 800928e:	46bd      	mov	sp, r7
 8009290:	bc80      	pop	{r7}
 8009292:	4770      	bx	lr

08009294 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009294:	b480      	push	{r7}
 8009296:	b083      	sub	sp, #12
 8009298:	af00      	add	r7, sp, #0
 800929a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800929c:	bf00      	nop
 800929e:	370c      	adds	r7, #12
 80092a0:	46bd      	mov	sp, r7
 80092a2:	bc80      	pop	{r7}
 80092a4:	4770      	bx	lr

080092a6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80092a6:	b480      	push	{r7}
 80092a8:	b083      	sub	sp, #12
 80092aa:	af00      	add	r7, sp, #0
 80092ac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80092ae:	bf00      	nop
 80092b0:	370c      	adds	r7, #12
 80092b2:	46bd      	mov	sp, r7
 80092b4:	bc80      	pop	{r7}
 80092b6:	4770      	bx	lr

080092b8 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b090      	sub	sp, #64	; 0x40
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	f003 0320 	and.w	r3, r3, #32
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d137      	bne.n	8009344 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80092d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092d6:	2200      	movs	r2, #0
 80092d8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80092da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	3314      	adds	r3, #20
 80092e0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092e4:	e853 3f00 	ldrex	r3, [r3]
 80092e8:	623b      	str	r3, [r7, #32]
   return(result);
 80092ea:	6a3b      	ldr	r3, [r7, #32]
 80092ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80092f0:	63bb      	str	r3, [r7, #56]	; 0x38
 80092f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	3314      	adds	r3, #20
 80092f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80092fa:	633a      	str	r2, [r7, #48]	; 0x30
 80092fc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092fe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009300:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009302:	e841 2300 	strex	r3, r2, [r1]
 8009306:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800930a:	2b00      	cmp	r3, #0
 800930c:	d1e5      	bne.n	80092da <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800930e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	330c      	adds	r3, #12
 8009314:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009316:	693b      	ldr	r3, [r7, #16]
 8009318:	e853 3f00 	ldrex	r3, [r3]
 800931c:	60fb      	str	r3, [r7, #12]
   return(result);
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009324:	637b      	str	r3, [r7, #52]	; 0x34
 8009326:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	330c      	adds	r3, #12
 800932c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800932e:	61fa      	str	r2, [r7, #28]
 8009330:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009332:	69b9      	ldr	r1, [r7, #24]
 8009334:	69fa      	ldr	r2, [r7, #28]
 8009336:	e841 2300 	strex	r3, r2, [r1]
 800933a:	617b      	str	r3, [r7, #20]
   return(result);
 800933c:	697b      	ldr	r3, [r7, #20]
 800933e:	2b00      	cmp	r3, #0
 8009340:	d1e5      	bne.n	800930e <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009342:	e002      	b.n	800934a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8009344:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8009346:	f7f7 fd93 	bl	8000e70 <HAL_UART_TxCpltCallback>
}
 800934a:	bf00      	nop
 800934c:	3740      	adds	r7, #64	; 0x40
 800934e:	46bd      	mov	sp, r7
 8009350:	bd80      	pop	{r7, pc}

08009352 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009352:	b580      	push	{r7, lr}
 8009354:	b084      	sub	sp, #16
 8009356:	af00      	add	r7, sp, #0
 8009358:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800935e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009360:	68f8      	ldr	r0, [r7, #12]
 8009362:	f7ff ff85 	bl	8009270 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009366:	bf00      	nop
 8009368:	3710      	adds	r7, #16
 800936a:	46bd      	mov	sp, r7
 800936c:	bd80      	pop	{r7, pc}

0800936e <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800936e:	b580      	push	{r7, lr}
 8009370:	b09c      	sub	sp, #112	; 0x70
 8009372:	af00      	add	r7, sp, #0
 8009374:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800937a:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	f003 0320 	and.w	r3, r3, #32
 8009386:	2b00      	cmp	r3, #0
 8009388:	d172      	bne.n	8009470 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800938a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800938c:	2200      	movs	r2, #0
 800938e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009390:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	330c      	adds	r3, #12
 8009396:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009398:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800939a:	e853 3f00 	ldrex	r3, [r3]
 800939e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80093a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80093a2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80093a6:	66bb      	str	r3, [r7, #104]	; 0x68
 80093a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	330c      	adds	r3, #12
 80093ae:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80093b0:	65ba      	str	r2, [r7, #88]	; 0x58
 80093b2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093b4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80093b6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80093b8:	e841 2300 	strex	r3, r2, [r1]
 80093bc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80093be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d1e5      	bne.n	8009390 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	3314      	adds	r3, #20
 80093ca:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093ce:	e853 3f00 	ldrex	r3, [r3]
 80093d2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80093d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80093d6:	f023 0301 	bic.w	r3, r3, #1
 80093da:	667b      	str	r3, [r7, #100]	; 0x64
 80093dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	3314      	adds	r3, #20
 80093e2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80093e4:	647a      	str	r2, [r7, #68]	; 0x44
 80093e6:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093e8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80093ea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80093ec:	e841 2300 	strex	r3, r2, [r1]
 80093f0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80093f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d1e5      	bne.n	80093c4 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80093f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	3314      	adds	r3, #20
 80093fe:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009402:	e853 3f00 	ldrex	r3, [r3]
 8009406:	623b      	str	r3, [r7, #32]
   return(result);
 8009408:	6a3b      	ldr	r3, [r7, #32]
 800940a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800940e:	663b      	str	r3, [r7, #96]	; 0x60
 8009410:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	3314      	adds	r3, #20
 8009416:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009418:	633a      	str	r2, [r7, #48]	; 0x30
 800941a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800941c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800941e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009420:	e841 2300 	strex	r3, r2, [r1]
 8009424:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009428:	2b00      	cmp	r3, #0
 800942a:	d1e5      	bne.n	80093f8 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800942c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800942e:	2220      	movs	r2, #32
 8009430:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009434:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009438:	2b01      	cmp	r3, #1
 800943a:	d119      	bne.n	8009470 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800943c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	330c      	adds	r3, #12
 8009442:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009444:	693b      	ldr	r3, [r7, #16]
 8009446:	e853 3f00 	ldrex	r3, [r3]
 800944a:	60fb      	str	r3, [r7, #12]
   return(result);
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	f023 0310 	bic.w	r3, r3, #16
 8009452:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009454:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	330c      	adds	r3, #12
 800945a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800945c:	61fa      	str	r2, [r7, #28]
 800945e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009460:	69b9      	ldr	r1, [r7, #24]
 8009462:	69fa      	ldr	r2, [r7, #28]
 8009464:	e841 2300 	strex	r3, r2, [r1]
 8009468:	617b      	str	r3, [r7, #20]
   return(result);
 800946a:	697b      	ldr	r3, [r7, #20]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d1e5      	bne.n	800943c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009470:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009472:	2200      	movs	r2, #0
 8009474:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009476:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800947a:	2b01      	cmp	r3, #1
 800947c:	d106      	bne.n	800948c <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800947e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009480:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009482:	4619      	mov	r1, r3
 8009484:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009486:	f7f7 fd07 	bl	8000e98 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800948a:	e002      	b.n	8009492 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800948c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800948e:	f7ff fef8 	bl	8009282 <HAL_UART_RxCpltCallback>
}
 8009492:	bf00      	nop
 8009494:	3770      	adds	r7, #112	; 0x70
 8009496:	46bd      	mov	sp, r7
 8009498:	bd80      	pop	{r7, pc}

0800949a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800949a:	b580      	push	{r7, lr}
 800949c:	b084      	sub	sp, #16
 800949e:	af00      	add	r7, sp, #0
 80094a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094a6:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	2201      	movs	r2, #1
 80094ac:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094b2:	2b01      	cmp	r3, #1
 80094b4:	d108      	bne.n	80094c8 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80094ba:	085b      	lsrs	r3, r3, #1
 80094bc:	b29b      	uxth	r3, r3
 80094be:	4619      	mov	r1, r3
 80094c0:	68f8      	ldr	r0, [r7, #12]
 80094c2:	f7f7 fce9 	bl	8000e98 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80094c6:	e002      	b.n	80094ce <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80094c8:	68f8      	ldr	r0, [r7, #12]
 80094ca:	f7ff fee3 	bl	8009294 <HAL_UART_RxHalfCpltCallback>
}
 80094ce:	bf00      	nop
 80094d0:	3710      	adds	r7, #16
 80094d2:	46bd      	mov	sp, r7
 80094d4:	bd80      	pop	{r7, pc}

080094d6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80094d6:	b580      	push	{r7, lr}
 80094d8:	b084      	sub	sp, #16
 80094da:	af00      	add	r7, sp, #0
 80094dc:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80094de:	2300      	movs	r3, #0
 80094e0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094e6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80094e8:	68bb      	ldr	r3, [r7, #8]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	695b      	ldr	r3, [r3, #20]
 80094ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	bf14      	ite	ne
 80094f6:	2301      	movne	r3, #1
 80094f8:	2300      	moveq	r3, #0
 80094fa:	b2db      	uxtb	r3, r3
 80094fc:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80094fe:	68bb      	ldr	r3, [r7, #8]
 8009500:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009504:	b2db      	uxtb	r3, r3
 8009506:	2b21      	cmp	r3, #33	; 0x21
 8009508:	d108      	bne.n	800951c <UART_DMAError+0x46>
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	2b00      	cmp	r3, #0
 800950e:	d005      	beq.n	800951c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009510:	68bb      	ldr	r3, [r7, #8]
 8009512:	2200      	movs	r2, #0
 8009514:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8009516:	68b8      	ldr	r0, [r7, #8]
 8009518:	f000 f8c2 	bl	80096a0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800951c:	68bb      	ldr	r3, [r7, #8]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	695b      	ldr	r3, [r3, #20]
 8009522:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009526:	2b00      	cmp	r3, #0
 8009528:	bf14      	ite	ne
 800952a:	2301      	movne	r3, #1
 800952c:	2300      	moveq	r3, #0
 800952e:	b2db      	uxtb	r3, r3
 8009530:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009532:	68bb      	ldr	r3, [r7, #8]
 8009534:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009538:	b2db      	uxtb	r3, r3
 800953a:	2b22      	cmp	r3, #34	; 0x22
 800953c:	d108      	bne.n	8009550 <UART_DMAError+0x7a>
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	2b00      	cmp	r3, #0
 8009542:	d005      	beq.n	8009550 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009544:	68bb      	ldr	r3, [r7, #8]
 8009546:	2200      	movs	r2, #0
 8009548:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800954a:	68b8      	ldr	r0, [r7, #8]
 800954c:	f000 f8cf 	bl	80096ee <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009550:	68bb      	ldr	r3, [r7, #8]
 8009552:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009554:	f043 0210 	orr.w	r2, r3, #16
 8009558:	68bb      	ldr	r3, [r7, #8]
 800955a:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800955c:	68b8      	ldr	r0, [r7, #8]
 800955e:	f7ff fea2 	bl	80092a6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009562:	bf00      	nop
 8009564:	3710      	adds	r7, #16
 8009566:	46bd      	mov	sp, r7
 8009568:	bd80      	pop	{r7, pc}
	...

0800956c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800956c:	b580      	push	{r7, lr}
 800956e:	b098      	sub	sp, #96	; 0x60
 8009570:	af00      	add	r7, sp, #0
 8009572:	60f8      	str	r0, [r7, #12]
 8009574:	60b9      	str	r1, [r7, #8]
 8009576:	4613      	mov	r3, r2
 8009578:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800957a:	68ba      	ldr	r2, [r7, #8]
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	88fa      	ldrh	r2, [r7, #6]
 8009584:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	2200      	movs	r2, #0
 800958a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	2222      	movs	r2, #34	; 0x22
 8009590:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009598:	4a3e      	ldr	r2, [pc, #248]	; (8009694 <UART_Start_Receive_DMA+0x128>)
 800959a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80095a0:	4a3d      	ldr	r2, [pc, #244]	; (8009698 <UART_Start_Receive_DMA+0x12c>)
 80095a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80095a8:	4a3c      	ldr	r2, [pc, #240]	; (800969c <UART_Start_Receive_DMA+0x130>)
 80095aa:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80095b0:	2200      	movs	r2, #0
 80095b2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80095b4:	f107 0308 	add.w	r3, r7, #8
 80095b8:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	3304      	adds	r3, #4
 80095c4:	4619      	mov	r1, r3
 80095c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80095c8:	681a      	ldr	r2, [r3, #0]
 80095ca:	88fb      	ldrh	r3, [r7, #6]
 80095cc:	f7fd f836 	bl	800663c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80095d0:	2300      	movs	r3, #0
 80095d2:	613b      	str	r3, [r7, #16]
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	613b      	str	r3, [r7, #16]
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	685b      	ldr	r3, [r3, #4]
 80095e2:	613b      	str	r3, [r7, #16]
 80095e4:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	691b      	ldr	r3, [r3, #16]
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d019      	beq.n	8009622 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	330c      	adds	r3, #12
 80095f4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80095f8:	e853 3f00 	ldrex	r3, [r3]
 80095fc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80095fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009600:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009604:	65bb      	str	r3, [r7, #88]	; 0x58
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	330c      	adds	r3, #12
 800960c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800960e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8009610:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009612:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8009614:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009616:	e841 2300 	strex	r3, r2, [r1]
 800961a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800961c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800961e:	2b00      	cmp	r3, #0
 8009620:	d1e5      	bne.n	80095ee <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	3314      	adds	r3, #20
 8009628:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800962a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800962c:	e853 3f00 	ldrex	r3, [r3]
 8009630:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009634:	f043 0301 	orr.w	r3, r3, #1
 8009638:	657b      	str	r3, [r7, #84]	; 0x54
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	3314      	adds	r3, #20
 8009640:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009642:	63ba      	str	r2, [r7, #56]	; 0x38
 8009644:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009646:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009648:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800964a:	e841 2300 	strex	r3, r2, [r1]
 800964e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009650:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009652:	2b00      	cmp	r3, #0
 8009654:	d1e5      	bne.n	8009622 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	3314      	adds	r3, #20
 800965c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800965e:	69bb      	ldr	r3, [r7, #24]
 8009660:	e853 3f00 	ldrex	r3, [r3]
 8009664:	617b      	str	r3, [r7, #20]
   return(result);
 8009666:	697b      	ldr	r3, [r7, #20]
 8009668:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800966c:	653b      	str	r3, [r7, #80]	; 0x50
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	3314      	adds	r3, #20
 8009674:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009676:	627a      	str	r2, [r7, #36]	; 0x24
 8009678:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800967a:	6a39      	ldr	r1, [r7, #32]
 800967c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800967e:	e841 2300 	strex	r3, r2, [r1]
 8009682:	61fb      	str	r3, [r7, #28]
   return(result);
 8009684:	69fb      	ldr	r3, [r7, #28]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d1e5      	bne.n	8009656 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800968a:	2300      	movs	r3, #0
}
 800968c:	4618      	mov	r0, r3
 800968e:	3760      	adds	r7, #96	; 0x60
 8009690:	46bd      	mov	sp, r7
 8009692:	bd80      	pop	{r7, pc}
 8009694:	0800936f 	.word	0x0800936f
 8009698:	0800949b 	.word	0x0800949b
 800969c:	080094d7 	.word	0x080094d7

080096a0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80096a0:	b480      	push	{r7}
 80096a2:	b089      	sub	sp, #36	; 0x24
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	330c      	adds	r3, #12
 80096ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	e853 3f00 	ldrex	r3, [r3]
 80096b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80096b8:	68bb      	ldr	r3, [r7, #8]
 80096ba:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80096be:	61fb      	str	r3, [r7, #28]
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	330c      	adds	r3, #12
 80096c6:	69fa      	ldr	r2, [r7, #28]
 80096c8:	61ba      	str	r2, [r7, #24]
 80096ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096cc:	6979      	ldr	r1, [r7, #20]
 80096ce:	69ba      	ldr	r2, [r7, #24]
 80096d0:	e841 2300 	strex	r3, r2, [r1]
 80096d4:	613b      	str	r3, [r7, #16]
   return(result);
 80096d6:	693b      	ldr	r3, [r7, #16]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d1e5      	bne.n	80096a8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	2220      	movs	r2, #32
 80096e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 80096e4:	bf00      	nop
 80096e6:	3724      	adds	r7, #36	; 0x24
 80096e8:	46bd      	mov	sp, r7
 80096ea:	bc80      	pop	{r7}
 80096ec:	4770      	bx	lr

080096ee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80096ee:	b480      	push	{r7}
 80096f0:	b095      	sub	sp, #84	; 0x54
 80096f2:	af00      	add	r7, sp, #0
 80096f4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	330c      	adds	r3, #12
 80096fc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009700:	e853 3f00 	ldrex	r3, [r3]
 8009704:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009706:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009708:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800970c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	330c      	adds	r3, #12
 8009714:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009716:	643a      	str	r2, [r7, #64]	; 0x40
 8009718:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800971a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800971c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800971e:	e841 2300 	strex	r3, r2, [r1]
 8009722:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009724:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009726:	2b00      	cmp	r3, #0
 8009728:	d1e5      	bne.n	80096f6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	3314      	adds	r3, #20
 8009730:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009732:	6a3b      	ldr	r3, [r7, #32]
 8009734:	e853 3f00 	ldrex	r3, [r3]
 8009738:	61fb      	str	r3, [r7, #28]
   return(result);
 800973a:	69fb      	ldr	r3, [r7, #28]
 800973c:	f023 0301 	bic.w	r3, r3, #1
 8009740:	64bb      	str	r3, [r7, #72]	; 0x48
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	3314      	adds	r3, #20
 8009748:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800974a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800974c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800974e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009750:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009752:	e841 2300 	strex	r3, r2, [r1]
 8009756:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800975a:	2b00      	cmp	r3, #0
 800975c:	d1e5      	bne.n	800972a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009762:	2b01      	cmp	r3, #1
 8009764:	d119      	bne.n	800979a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	330c      	adds	r3, #12
 800976c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	e853 3f00 	ldrex	r3, [r3]
 8009774:	60bb      	str	r3, [r7, #8]
   return(result);
 8009776:	68bb      	ldr	r3, [r7, #8]
 8009778:	f023 0310 	bic.w	r3, r3, #16
 800977c:	647b      	str	r3, [r7, #68]	; 0x44
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	330c      	adds	r3, #12
 8009784:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009786:	61ba      	str	r2, [r7, #24]
 8009788:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800978a:	6979      	ldr	r1, [r7, #20]
 800978c:	69ba      	ldr	r2, [r7, #24]
 800978e:	e841 2300 	strex	r3, r2, [r1]
 8009792:	613b      	str	r3, [r7, #16]
   return(result);
 8009794:	693b      	ldr	r3, [r7, #16]
 8009796:	2b00      	cmp	r3, #0
 8009798:	d1e5      	bne.n	8009766 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	2220      	movs	r2, #32
 800979e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	2200      	movs	r2, #0
 80097a6:	631a      	str	r2, [r3, #48]	; 0x30
}
 80097a8:	bf00      	nop
 80097aa:	3754      	adds	r7, #84	; 0x54
 80097ac:	46bd      	mov	sp, r7
 80097ae:	bc80      	pop	{r7}
 80097b0:	4770      	bx	lr

080097b2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80097b2:	b580      	push	{r7, lr}
 80097b4:	b084      	sub	sp, #16
 80097b6:	af00      	add	r7, sp, #0
 80097b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097be:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	2200      	movs	r2, #0
 80097c4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	2200      	movs	r2, #0
 80097ca:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80097cc:	68f8      	ldr	r0, [r7, #12]
 80097ce:	f7ff fd6a 	bl	80092a6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80097d2:	bf00      	nop
 80097d4:	3710      	adds	r7, #16
 80097d6:	46bd      	mov	sp, r7
 80097d8:	bd80      	pop	{r7, pc}

080097da <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80097da:	b480      	push	{r7}
 80097dc:	b085      	sub	sp, #20
 80097de:	af00      	add	r7, sp, #0
 80097e0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80097e8:	b2db      	uxtb	r3, r3
 80097ea:	2b21      	cmp	r3, #33	; 0x21
 80097ec:	d13e      	bne.n	800986c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	689b      	ldr	r3, [r3, #8]
 80097f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80097f6:	d114      	bne.n	8009822 <UART_Transmit_IT+0x48>
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	691b      	ldr	r3, [r3, #16]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d110      	bne.n	8009822 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	6a1b      	ldr	r3, [r3, #32]
 8009804:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	881b      	ldrh	r3, [r3, #0]
 800980a:	461a      	mov	r2, r3
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009814:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	6a1b      	ldr	r3, [r3, #32]
 800981a:	1c9a      	adds	r2, r3, #2
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	621a      	str	r2, [r3, #32]
 8009820:	e008      	b.n	8009834 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	6a1b      	ldr	r3, [r3, #32]
 8009826:	1c59      	adds	r1, r3, #1
 8009828:	687a      	ldr	r2, [r7, #4]
 800982a:	6211      	str	r1, [r2, #32]
 800982c:	781a      	ldrb	r2, [r3, #0]
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009838:	b29b      	uxth	r3, r3
 800983a:	3b01      	subs	r3, #1
 800983c:	b29b      	uxth	r3, r3
 800983e:	687a      	ldr	r2, [r7, #4]
 8009840:	4619      	mov	r1, r3
 8009842:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009844:	2b00      	cmp	r3, #0
 8009846:	d10f      	bne.n	8009868 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	68da      	ldr	r2, [r3, #12]
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009856:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	68da      	ldr	r2, [r3, #12]
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009866:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009868:	2300      	movs	r3, #0
 800986a:	e000      	b.n	800986e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800986c:	2302      	movs	r3, #2
  }
}
 800986e:	4618      	mov	r0, r3
 8009870:	3714      	adds	r7, #20
 8009872:	46bd      	mov	sp, r7
 8009874:	bc80      	pop	{r7}
 8009876:	4770      	bx	lr

08009878 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009878:	b580      	push	{r7, lr}
 800987a:	b082      	sub	sp, #8
 800987c:	af00      	add	r7, sp, #0
 800987e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	68da      	ldr	r2, [r3, #12]
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800988e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	2220      	movs	r2, #32
 8009894:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009898:	6878      	ldr	r0, [r7, #4]
 800989a:	f7f7 fae9 	bl	8000e70 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800989e:	2300      	movs	r3, #0
}
 80098a0:	4618      	mov	r0, r3
 80098a2:	3708      	adds	r7, #8
 80098a4:	46bd      	mov	sp, r7
 80098a6:	bd80      	pop	{r7, pc}

080098a8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80098a8:	b580      	push	{r7, lr}
 80098aa:	b08c      	sub	sp, #48	; 0x30
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80098b6:	b2db      	uxtb	r3, r3
 80098b8:	2b22      	cmp	r3, #34	; 0x22
 80098ba:	f040 80ae 	bne.w	8009a1a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	689b      	ldr	r3, [r3, #8]
 80098c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80098c6:	d117      	bne.n	80098f8 <UART_Receive_IT+0x50>
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	691b      	ldr	r3, [r3, #16]
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d113      	bne.n	80098f8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80098d0:	2300      	movs	r3, #0
 80098d2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098d8:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	685b      	ldr	r3, [r3, #4]
 80098e0:	b29b      	uxth	r3, r3
 80098e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098e6:	b29a      	uxth	r2, r3
 80098e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098ea:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098f0:	1c9a      	adds	r2, r3, #2
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	629a      	str	r2, [r3, #40]	; 0x28
 80098f6:	e026      	b.n	8009946 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098fc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80098fe:	2300      	movs	r3, #0
 8009900:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	689b      	ldr	r3, [r3, #8]
 8009906:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800990a:	d007      	beq.n	800991c <UART_Receive_IT+0x74>
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	689b      	ldr	r3, [r3, #8]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d10a      	bne.n	800992a <UART_Receive_IT+0x82>
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	691b      	ldr	r3, [r3, #16]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d106      	bne.n	800992a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	685b      	ldr	r3, [r3, #4]
 8009922:	b2da      	uxtb	r2, r3
 8009924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009926:	701a      	strb	r2, [r3, #0]
 8009928:	e008      	b.n	800993c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	685b      	ldr	r3, [r3, #4]
 8009930:	b2db      	uxtb	r3, r3
 8009932:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009936:	b2da      	uxtb	r2, r3
 8009938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800993a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009940:	1c5a      	adds	r2, r3, #1
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800994a:	b29b      	uxth	r3, r3
 800994c:	3b01      	subs	r3, #1
 800994e:	b29b      	uxth	r3, r3
 8009950:	687a      	ldr	r2, [r7, #4]
 8009952:	4619      	mov	r1, r3
 8009954:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009956:	2b00      	cmp	r3, #0
 8009958:	d15d      	bne.n	8009a16 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	68da      	ldr	r2, [r3, #12]
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	f022 0220 	bic.w	r2, r2, #32
 8009968:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	68da      	ldr	r2, [r3, #12]
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009978:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	695a      	ldr	r2, [r3, #20]
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	f022 0201 	bic.w	r2, r2, #1
 8009988:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	2220      	movs	r2, #32
 800998e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	2200      	movs	r2, #0
 8009996:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800999c:	2b01      	cmp	r3, #1
 800999e:	d135      	bne.n	8009a0c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	2200      	movs	r2, #0
 80099a4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	330c      	adds	r3, #12
 80099ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099ae:	697b      	ldr	r3, [r7, #20]
 80099b0:	e853 3f00 	ldrex	r3, [r3]
 80099b4:	613b      	str	r3, [r7, #16]
   return(result);
 80099b6:	693b      	ldr	r3, [r7, #16]
 80099b8:	f023 0310 	bic.w	r3, r3, #16
 80099bc:	627b      	str	r3, [r7, #36]	; 0x24
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	330c      	adds	r3, #12
 80099c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80099c6:	623a      	str	r2, [r7, #32]
 80099c8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099ca:	69f9      	ldr	r1, [r7, #28]
 80099cc:	6a3a      	ldr	r2, [r7, #32]
 80099ce:	e841 2300 	strex	r3, r2, [r1]
 80099d2:	61bb      	str	r3, [r7, #24]
   return(result);
 80099d4:	69bb      	ldr	r3, [r7, #24]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d1e5      	bne.n	80099a6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	f003 0310 	and.w	r3, r3, #16
 80099e4:	2b10      	cmp	r3, #16
 80099e6:	d10a      	bne.n	80099fe <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80099e8:	2300      	movs	r3, #0
 80099ea:	60fb      	str	r3, [r7, #12]
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	60fb      	str	r3, [r7, #12]
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	685b      	ldr	r3, [r3, #4]
 80099fa:	60fb      	str	r3, [r7, #12]
 80099fc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009a02:	4619      	mov	r1, r3
 8009a04:	6878      	ldr	r0, [r7, #4]
 8009a06:	f7f7 fa47 	bl	8000e98 <HAL_UARTEx_RxEventCallback>
 8009a0a:	e002      	b.n	8009a12 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009a0c:	6878      	ldr	r0, [r7, #4]
 8009a0e:	f7ff fc38 	bl	8009282 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009a12:	2300      	movs	r3, #0
 8009a14:	e002      	b.n	8009a1c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009a16:	2300      	movs	r3, #0
 8009a18:	e000      	b.n	8009a1c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009a1a:	2302      	movs	r3, #2
  }
}
 8009a1c:	4618      	mov	r0, r3
 8009a1e:	3730      	adds	r7, #48	; 0x30
 8009a20:	46bd      	mov	sp, r7
 8009a22:	bd80      	pop	{r7, pc}

08009a24 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009a24:	b580      	push	{r7, lr}
 8009a26:	b084      	sub	sp, #16
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	691b      	ldr	r3, [r3, #16]
 8009a32:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	68da      	ldr	r2, [r3, #12]
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	430a      	orrs	r2, r1
 8009a40:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	689a      	ldr	r2, [r3, #8]
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	691b      	ldr	r3, [r3, #16]
 8009a4a:	431a      	orrs	r2, r3
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	695b      	ldr	r3, [r3, #20]
 8009a50:	4313      	orrs	r3, r2
 8009a52:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	68db      	ldr	r3, [r3, #12]
 8009a5a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8009a5e:	f023 030c 	bic.w	r3, r3, #12
 8009a62:	687a      	ldr	r2, [r7, #4]
 8009a64:	6812      	ldr	r2, [r2, #0]
 8009a66:	68b9      	ldr	r1, [r7, #8]
 8009a68:	430b      	orrs	r3, r1
 8009a6a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	695b      	ldr	r3, [r3, #20]
 8009a72:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	699a      	ldr	r2, [r3, #24]
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	430a      	orrs	r2, r1
 8009a80:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	4a2c      	ldr	r2, [pc, #176]	; (8009b38 <UART_SetConfig+0x114>)
 8009a88:	4293      	cmp	r3, r2
 8009a8a:	d103      	bne.n	8009a94 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8009a8c:	f7fd ff9e 	bl	80079cc <HAL_RCC_GetPCLK2Freq>
 8009a90:	60f8      	str	r0, [r7, #12]
 8009a92:	e002      	b.n	8009a9a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8009a94:	f7fd ff86 	bl	80079a4 <HAL_RCC_GetPCLK1Freq>
 8009a98:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009a9a:	68fa      	ldr	r2, [r7, #12]
 8009a9c:	4613      	mov	r3, r2
 8009a9e:	009b      	lsls	r3, r3, #2
 8009aa0:	4413      	add	r3, r2
 8009aa2:	009a      	lsls	r2, r3, #2
 8009aa4:	441a      	add	r2, r3
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	685b      	ldr	r3, [r3, #4]
 8009aaa:	009b      	lsls	r3, r3, #2
 8009aac:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ab0:	4a22      	ldr	r2, [pc, #136]	; (8009b3c <UART_SetConfig+0x118>)
 8009ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8009ab6:	095b      	lsrs	r3, r3, #5
 8009ab8:	0119      	lsls	r1, r3, #4
 8009aba:	68fa      	ldr	r2, [r7, #12]
 8009abc:	4613      	mov	r3, r2
 8009abe:	009b      	lsls	r3, r3, #2
 8009ac0:	4413      	add	r3, r2
 8009ac2:	009a      	lsls	r2, r3, #2
 8009ac4:	441a      	add	r2, r3
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	685b      	ldr	r3, [r3, #4]
 8009aca:	009b      	lsls	r3, r3, #2
 8009acc:	fbb2 f2f3 	udiv	r2, r2, r3
 8009ad0:	4b1a      	ldr	r3, [pc, #104]	; (8009b3c <UART_SetConfig+0x118>)
 8009ad2:	fba3 0302 	umull	r0, r3, r3, r2
 8009ad6:	095b      	lsrs	r3, r3, #5
 8009ad8:	2064      	movs	r0, #100	; 0x64
 8009ada:	fb00 f303 	mul.w	r3, r0, r3
 8009ade:	1ad3      	subs	r3, r2, r3
 8009ae0:	011b      	lsls	r3, r3, #4
 8009ae2:	3332      	adds	r3, #50	; 0x32
 8009ae4:	4a15      	ldr	r2, [pc, #84]	; (8009b3c <UART_SetConfig+0x118>)
 8009ae6:	fba2 2303 	umull	r2, r3, r2, r3
 8009aea:	095b      	lsrs	r3, r3, #5
 8009aec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009af0:	4419      	add	r1, r3
 8009af2:	68fa      	ldr	r2, [r7, #12]
 8009af4:	4613      	mov	r3, r2
 8009af6:	009b      	lsls	r3, r3, #2
 8009af8:	4413      	add	r3, r2
 8009afa:	009a      	lsls	r2, r3, #2
 8009afc:	441a      	add	r2, r3
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	685b      	ldr	r3, [r3, #4]
 8009b02:	009b      	lsls	r3, r3, #2
 8009b04:	fbb2 f2f3 	udiv	r2, r2, r3
 8009b08:	4b0c      	ldr	r3, [pc, #48]	; (8009b3c <UART_SetConfig+0x118>)
 8009b0a:	fba3 0302 	umull	r0, r3, r3, r2
 8009b0e:	095b      	lsrs	r3, r3, #5
 8009b10:	2064      	movs	r0, #100	; 0x64
 8009b12:	fb00 f303 	mul.w	r3, r0, r3
 8009b16:	1ad3      	subs	r3, r2, r3
 8009b18:	011b      	lsls	r3, r3, #4
 8009b1a:	3332      	adds	r3, #50	; 0x32
 8009b1c:	4a07      	ldr	r2, [pc, #28]	; (8009b3c <UART_SetConfig+0x118>)
 8009b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8009b22:	095b      	lsrs	r3, r3, #5
 8009b24:	f003 020f 	and.w	r2, r3, #15
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	440a      	add	r2, r1
 8009b2e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8009b30:	bf00      	nop
 8009b32:	3710      	adds	r7, #16
 8009b34:	46bd      	mov	sp, r7
 8009b36:	bd80      	pop	{r7, pc}
 8009b38:	40013800 	.word	0x40013800
 8009b3c:	51eb851f 	.word	0x51eb851f

08009b40 <__cxa_pure_virtual>:
 8009b40:	b508      	push	{r3, lr}
 8009b42:	f000 f80d 	bl	8009b60 <_ZSt9terminatev>

08009b46 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8009b46:	b508      	push	{r3, lr}
 8009b48:	4780      	blx	r0
 8009b4a:	f000 f80e 	bl	8009b6a <abort>
	...

08009b50 <_ZSt13get_terminatev>:
 8009b50:	4b02      	ldr	r3, [pc, #8]	; (8009b5c <_ZSt13get_terminatev+0xc>)
 8009b52:	6818      	ldr	r0, [r3, #0]
 8009b54:	f3bf 8f5b 	dmb	ish
 8009b58:	4770      	bx	lr
 8009b5a:	bf00      	nop
 8009b5c:	2000000c 	.word	0x2000000c

08009b60 <_ZSt9terminatev>:
 8009b60:	b508      	push	{r3, lr}
 8009b62:	f7ff fff5 	bl	8009b50 <_ZSt13get_terminatev>
 8009b66:	f7ff ffee 	bl	8009b46 <_ZN10__cxxabiv111__terminateEPFvvE>

08009b6a <abort>:
 8009b6a:	2006      	movs	r0, #6
 8009b6c:	b508      	push	{r3, lr}
 8009b6e:	f000 f85d 	bl	8009c2c <raise>
 8009b72:	2001      	movs	r0, #1
 8009b74:	f7fa fd85 	bl	8004682 <_exit>

08009b78 <__errno>:
 8009b78:	4b01      	ldr	r3, [pc, #4]	; (8009b80 <__errno+0x8>)
 8009b7a:	6818      	ldr	r0, [r3, #0]
 8009b7c:	4770      	bx	lr
 8009b7e:	bf00      	nop
 8009b80:	20000010 	.word	0x20000010

08009b84 <__libc_init_array>:
 8009b84:	b570      	push	{r4, r5, r6, lr}
 8009b86:	2600      	movs	r6, #0
 8009b88:	4d0c      	ldr	r5, [pc, #48]	; (8009bbc <__libc_init_array+0x38>)
 8009b8a:	4c0d      	ldr	r4, [pc, #52]	; (8009bc0 <__libc_init_array+0x3c>)
 8009b8c:	1b64      	subs	r4, r4, r5
 8009b8e:	10a4      	asrs	r4, r4, #2
 8009b90:	42a6      	cmp	r6, r4
 8009b92:	d109      	bne.n	8009ba8 <__libc_init_array+0x24>
 8009b94:	f000 f866 	bl	8009c64 <_init>
 8009b98:	2600      	movs	r6, #0
 8009b9a:	4d0a      	ldr	r5, [pc, #40]	; (8009bc4 <__libc_init_array+0x40>)
 8009b9c:	4c0a      	ldr	r4, [pc, #40]	; (8009bc8 <__libc_init_array+0x44>)
 8009b9e:	1b64      	subs	r4, r4, r5
 8009ba0:	10a4      	asrs	r4, r4, #2
 8009ba2:	42a6      	cmp	r6, r4
 8009ba4:	d105      	bne.n	8009bb2 <__libc_init_array+0x2e>
 8009ba6:	bd70      	pop	{r4, r5, r6, pc}
 8009ba8:	f855 3b04 	ldr.w	r3, [r5], #4
 8009bac:	4798      	blx	r3
 8009bae:	3601      	adds	r6, #1
 8009bb0:	e7ee      	b.n	8009b90 <__libc_init_array+0xc>
 8009bb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8009bb6:	4798      	blx	r3
 8009bb8:	3601      	adds	r6, #1
 8009bba:	e7f2      	b.n	8009ba2 <__libc_init_array+0x1e>
 8009bbc:	08009d68 	.word	0x08009d68
 8009bc0:	08009d68 	.word	0x08009d68
 8009bc4:	08009d68 	.word	0x08009d68
 8009bc8:	08009d70 	.word	0x08009d70

08009bcc <memset>:
 8009bcc:	4603      	mov	r3, r0
 8009bce:	4402      	add	r2, r0
 8009bd0:	4293      	cmp	r3, r2
 8009bd2:	d100      	bne.n	8009bd6 <memset+0xa>
 8009bd4:	4770      	bx	lr
 8009bd6:	f803 1b01 	strb.w	r1, [r3], #1
 8009bda:	e7f9      	b.n	8009bd0 <memset+0x4>

08009bdc <_raise_r>:
 8009bdc:	291f      	cmp	r1, #31
 8009bde:	b538      	push	{r3, r4, r5, lr}
 8009be0:	4604      	mov	r4, r0
 8009be2:	460d      	mov	r5, r1
 8009be4:	d904      	bls.n	8009bf0 <_raise_r+0x14>
 8009be6:	2316      	movs	r3, #22
 8009be8:	6003      	str	r3, [r0, #0]
 8009bea:	f04f 30ff 	mov.w	r0, #4294967295
 8009bee:	bd38      	pop	{r3, r4, r5, pc}
 8009bf0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009bf2:	b112      	cbz	r2, 8009bfa <_raise_r+0x1e>
 8009bf4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009bf8:	b94b      	cbnz	r3, 8009c0e <_raise_r+0x32>
 8009bfa:	4620      	mov	r0, r4
 8009bfc:	f000 f830 	bl	8009c60 <_getpid_r>
 8009c00:	462a      	mov	r2, r5
 8009c02:	4601      	mov	r1, r0
 8009c04:	4620      	mov	r0, r4
 8009c06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c0a:	f000 b817 	b.w	8009c3c <_kill_r>
 8009c0e:	2b01      	cmp	r3, #1
 8009c10:	d00a      	beq.n	8009c28 <_raise_r+0x4c>
 8009c12:	1c59      	adds	r1, r3, #1
 8009c14:	d103      	bne.n	8009c1e <_raise_r+0x42>
 8009c16:	2316      	movs	r3, #22
 8009c18:	6003      	str	r3, [r0, #0]
 8009c1a:	2001      	movs	r0, #1
 8009c1c:	e7e7      	b.n	8009bee <_raise_r+0x12>
 8009c1e:	2400      	movs	r4, #0
 8009c20:	4628      	mov	r0, r5
 8009c22:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009c26:	4798      	blx	r3
 8009c28:	2000      	movs	r0, #0
 8009c2a:	e7e0      	b.n	8009bee <_raise_r+0x12>

08009c2c <raise>:
 8009c2c:	4b02      	ldr	r3, [pc, #8]	; (8009c38 <raise+0xc>)
 8009c2e:	4601      	mov	r1, r0
 8009c30:	6818      	ldr	r0, [r3, #0]
 8009c32:	f7ff bfd3 	b.w	8009bdc <_raise_r>
 8009c36:	bf00      	nop
 8009c38:	20000010 	.word	0x20000010

08009c3c <_kill_r>:
 8009c3c:	b538      	push	{r3, r4, r5, lr}
 8009c3e:	2300      	movs	r3, #0
 8009c40:	4d06      	ldr	r5, [pc, #24]	; (8009c5c <_kill_r+0x20>)
 8009c42:	4604      	mov	r4, r0
 8009c44:	4608      	mov	r0, r1
 8009c46:	4611      	mov	r1, r2
 8009c48:	602b      	str	r3, [r5, #0]
 8009c4a:	f7fa fd0a 	bl	8004662 <_kill>
 8009c4e:	1c43      	adds	r3, r0, #1
 8009c50:	d102      	bne.n	8009c58 <_kill_r+0x1c>
 8009c52:	682b      	ldr	r3, [r5, #0]
 8009c54:	b103      	cbz	r3, 8009c58 <_kill_r+0x1c>
 8009c56:	6023      	str	r3, [r4, #0]
 8009c58:	bd38      	pop	{r3, r4, r5, pc}
 8009c5a:	bf00      	nop
 8009c5c:	20000358 	.word	0x20000358

08009c60 <_getpid_r>:
 8009c60:	f7fa bcf8 	b.w	8004654 <_getpid>

08009c64 <_init>:
 8009c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c66:	bf00      	nop
 8009c68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c6a:	bc08      	pop	{r3}
 8009c6c:	469e      	mov	lr, r3
 8009c6e:	4770      	bx	lr

08009c70 <_fini>:
 8009c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c72:	bf00      	nop
 8009c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c76:	bc08      	pop	{r3}
 8009c78:	469e      	mov	lr, r3
 8009c7a:	4770      	bx	lr
