
*** Running vivado
    with args -log design_1_StreamCopIPCore_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_StreamCopIPCore_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_StreamCopIPCore_0_0.tcl -notrace
Command: synth_design -top design_1_StreamCopIPCore_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5972 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 352.555 ; gain = 100.484
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_StreamCopIPCore_0_0' [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ip/design_1_StreamCopIPCore_0_0/synth/design_1_StreamCopIPCore_0_0.vhd:75]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'StreamCopIPCore_v1_0' declared at 'c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0.vhd:5' bound to instance 'U0' of component 'StreamCopIPCore_v1_0' [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ip/design_1_StreamCopIPCore_0_0/synth/design_1_StreamCopIPCore_0_0.vhd:130]
INFO: [Synth 8-638] synthesizing module 'StreamCopIPCore_v1_0' [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0.vhd:43]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH_OUT bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'StreamCopIPCore_v1_0_S00_AXIS' declared at 'c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:7' bound to instance 'StreamCopIPCore_v1_0_S00_AXIS_inst' of component 'StreamCopIPCore_v1_0_S00_AXIS' [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'StreamCopIPCore_v1_0_S00_AXIS' [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:42]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH_OUT bound to: 128 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element inputs_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'StreamCopIPCore_v1_0_S00_AXIS' (1#1) [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:42]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'StreamCopIPCore_v1_0_M00_AXIS' declared at 'c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0_M00_AXIS.vhd:5' bound to instance 'StreamCopIPCore_v1_0_M00_AXIS_inst' of component 'StreamCopIPCore_v1_0_M00_AXIS' [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'StreamCopIPCore_v1_0_M00_AXIS' [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0_M00_AXIS.vhd:42]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamCopIPCore_v1_0_M00_AXIS' (2#1) [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0_M00_AXIS.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'StreamCopIPCore_v1_0' (3#1) [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'design_1_StreamCopIPCore_0_0' (4#1) [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ip/design_1_StreamCopIPCore_0_0/synth/design_1_StreamCopIPCore_0_0.vhd:75]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_M00_AXIS has unconnected port M_AXIS_ACLK
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_M00_AXIS has unconnected port M_AXIS_ARESETN
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[511]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[510]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[509]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[508]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[507]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[506]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[505]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[504]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[503]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[502]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[501]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[500]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[499]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[498]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[497]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[496]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[495]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[494]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[493]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[492]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[491]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[490]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[489]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[488]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[487]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[486]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[485]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[484]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[483]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[482]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[481]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[480]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[479]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[478]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[477]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[476]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[475]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[474]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[473]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[472]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[471]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[470]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[469]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[468]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[467]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[466]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[465]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[464]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[463]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[462]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[461]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[460]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[459]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[458]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[457]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[456]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[455]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[454]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[453]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[452]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[451]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[450]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[449]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[448]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[447]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[446]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[445]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[444]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[443]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[442]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[441]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[440]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[439]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[438]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[437]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[436]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[435]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[434]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[433]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[432]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[431]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[430]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[429]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[428]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[427]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[426]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[425]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[424]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[423]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[422]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[421]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[420]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[419]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[418]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[417]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[416]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[415]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[414]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 405.047 ; gain = 152.977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 405.047 ; gain = 152.977
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 741.289 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 741.289 ; gain = 489.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 741.289 ; gain = 489.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 741.289 ; gain = 489.219
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "nextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_dataInStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element b_reg was removed.  [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:232]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:233]
WARNING: [Synth 8-6014] Unused sequential element H0_s_reg was removed.  [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:277]
WARNING: [Synth 8-6014] Unused sequential element H1_s_reg was removed.  [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:278]
WARNING: [Synth 8-6014] Unused sequential element H2_s_reg was removed.  [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:279]
WARNING: [Synth 8-6014] Unused sequential element H3_s_reg was removed.  [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:280]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:146]
WARNING: [Synth 8-327] inferring latch for variable 'startFor2_reg' [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:197]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 741.289 ; gain = 489.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 6     
	                7 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module StreamCopIPCore_v1_0_S00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 6     
	                7 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'i_reg[6:0]' into 'i_reg[6:0]' [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:233]
INFO: [Synth 8-4471] merging register 'i_reg[6:0]' into 'i_reg[6:0]' [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:233]
INFO: [Synth 8-4471] merging register 'i_reg[6:0]' into 'i_reg[6:0]' [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:233]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:233]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:233]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:233]
INFO: [Synth 8-5546] ROM "nextState" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:233]
WARNING: [Synth 8-6014] Unused sequential element b_reg was removed.  [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:232]
WARNING: [Synth 8-6014] Unused sequential element H3_s_reg was removed.  [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:280]
WARNING: [Synth 8-6014] Unused sequential element H2_s_reg was removed.  [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:279]
WARNING: [Synth 8-6014] Unused sequential element H1_s_reg was removed.  [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:278]
WARNING: [Synth 8-6014] Unused sequential element H0_s_reg was removed.  [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:277]
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[15] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[14] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[13] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[12] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[11] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[10] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[9] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[8] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[7] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[6] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[5] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[4] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tlast driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\g_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /s_dataInStart_reg)
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\nextState_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\nextState_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\nextState_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\nextState_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\nextState_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\nextState_reg[0]  is always disabled
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /startFor2_reg)
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\nextState_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\nextState_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\nextState_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\nextState_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\nextState_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\nextState_reg[0]  is always disabled
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\f_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\temp_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /i0_inferred/\i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /i0_inferred/\i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /i0_inferred/\i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /i0_inferred/\i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /i0_inferred/\i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /i0_inferred/\i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /i0_inferred/\i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\d_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\d_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\d_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\d_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\d_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\d_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\d_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\d_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\d_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\d_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\d_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\d_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\d_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\d_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\d_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\d_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\d_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\d_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\d_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\c_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\c_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\c_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\c_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\c_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\c_reg[16] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[24]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[25]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[26]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[27]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[28]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[29]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[30]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[31]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[16]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[17]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[18]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[19]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[20]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[21]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[22]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[23]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[8]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[9]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[10]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[11]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[12]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[13]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[14]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[15]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[1]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[2]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[3]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[4]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[5]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[6]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[7]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/d_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempFinished_reg' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/d_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/c_reg[28]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/c_reg[17]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/c_reg[20]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/c_reg[21]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/c_reg[10]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/c_reg[12]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/c_reg[14]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/c_reg[1]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/c_reg[2]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/c_reg[4]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/c_reg[5]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/c_reg[6]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/a_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/temp_reg[0]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/temp_reg[3]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/temp_reg[7]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/temp_reg[8]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/temp_reg[9]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/temp_reg[11]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/temp_reg[13]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/temp_reg[15]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/temp_reg[16]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/temp_reg[18]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/temp_reg[19]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/temp_reg[22]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/temp_reg[23]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/temp_reg[24]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/temp_reg[25]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/temp_reg[26]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/temp_reg[27]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/temp_reg[29]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/temp_reg[30]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/temp_reg[31]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[0]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[1]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[2]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[3]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[5]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[6]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[7]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[8]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[10]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[11]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[14]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[15]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[16]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[17]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[19]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[21]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[23]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[24]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[27]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[31]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[32]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[33]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[34]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[34]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[37]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[37]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[38]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[40]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[40]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[42]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[42]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[46]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[46]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[48]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[48]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[49]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[49]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[53]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[53]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[56]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[56]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[68]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[68]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[73]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[73]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[76]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[76]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[77]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[77]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[82]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (nextState_reg[2]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (nextState_reg[1]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (nextState_reg[0]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (startFor2_reg) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (currentState_reg[2]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (currentState_reg[1]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (currentState_reg[0]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[0]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[1]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[2]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[3]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[4]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[5]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[6]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[7]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[8]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[9]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[10]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[11]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[12]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[13]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[14]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[15]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[16]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[17]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[18]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[19]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[20]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[21]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[22]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[23]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[24]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[25]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[26]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[27]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[28]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[29]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[30]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (b_reg[31]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (c_reg[31]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (c_reg[30]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (c_reg[29]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (c_reg[27]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (c_reg[26]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (c_reg[25]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (c_reg[24]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (c_reg[23]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (c_reg[22]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (c_reg[19]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (c_reg[18]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (c_reg[16]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (c_reg[15]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (c_reg[13]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (c_reg[11]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (c_reg[9]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (c_reg[8]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (c_reg[7]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (c_reg[3]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (c_reg[0]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (d_reg[31]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (d_reg[29]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (d_reg[28]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (d_reg[27]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (d_reg[26]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (d_reg[25]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (d_reg[24]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (d_reg[23]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (d_reg[22]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (d_reg[21]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (d_reg[20]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (d_reg[19]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (d_reg[18]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (d_reg[17]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (d_reg[16]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (d_reg[15]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (d_reg[14]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (d_reg[13]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (d_reg[12]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (d_reg[11]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (d_reg[10]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (d_reg[9]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (d_reg[8]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (d_reg[7]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (d_reg[6]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (d_reg[5]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (d_reg[4]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (d_reg[3]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (d_reg[2]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (d_reg[1]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (d_reg[0]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (i_reg[6]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (i_reg[5]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (i_reg[4]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (i_reg[3]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (i_reg[2]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (i_reg[1]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (i_reg[0]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (f_reg[31]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (f_reg[30]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (f_reg[29]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 741.289 ; gain = 489.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------+------------+---------------+----------------+
|Module Name                   | RTL Object | Depth x Width | Implemented As | 
+------------------------------+------------+---------------+----------------+
|StreamCopIPCore_v1_0_S00_AXIS | r[0]       | 64x5          | LUT            | 
|StreamCopIPCore_v1_0_S00_AXIS | K[0]       | 64x32         | LUT            | 
|StreamCopIPCore_v1_0_S00_AXIS | r[0]       | 64x5          | LUT            | 
|StreamCopIPCore_v1_0_S00_AXIS | K[0]       | 64x32         | LUT            | 
+------------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 741.984 ; gain = 489.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 742.059 ; gain = 489.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5966] Removing register instance (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_hashCalculated_reg ) from module (design_1_StreamCopIPCore_0_0) as it has self-loop and (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/S_AXIS_TREADY_reg ) is actual driver [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/dda8/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:140]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 761.215 ; gain = 509.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 761.215 ; gain = 509.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 761.215 ; gain = 509.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 761.215 ; gain = 509.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 761.215 ; gain = 509.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 761.215 ; gain = 509.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 761.215 ; gain = 509.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     1|
|2     |FDRE |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------------------+------------------------------+------+
|      |Instance                               |Module                        |Cells |
+------+---------------------------------------+------------------------------+------+
|1     |top                                    |                              |     2|
|2     |  U0                                   |StreamCopIPCore_v1_0          |     2|
|3     |    StreamCopIPCore_v1_0_S00_AXIS_inst |StreamCopIPCore_v1_0_S00_AXIS |     2|
+------+---------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 761.215 ; gain = 509.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 978 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 761.215 ; gain = 172.902
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 761.215 ; gain = 509.145
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
248 Infos, 231 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 763.938 ; gain = 523.340
INFO: [Common 17-1381] The checkpoint 'C:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.runs/design_1_StreamCopIPCore_0_0_synth_1/design_1_StreamCopIPCore_0_0.dcp' has been generated.
