Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Thu Apr 20 13:07:11 2017
| Host              : shirasu running 64-bit Debian GNU/Linux 8.7 (jessie)
| Command           : report_timing -file work/Ctrl_timing_summary_route.rpt
| Design            : ctrl
| Device            : 7v2000t-flg1925
| Speed File        : -1  PRODUCTION 1.10 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.896ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row/r_min_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.826ns  (logic 2.035ns (23.057%)  route 6.791ns (76.943%))
  Logic Levels:           14  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 14.714 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV16                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AV16                 IBUF (Prop_ibuf_I_O)         0.699     0.699 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.603    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.723 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, routed)        2.492     5.215    clk_IBUF_BUFG
    SLR Crossing[0->2]
    SLICE_X90Y335                                                     r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y335        FDCE (Prop_fdce_C_Q)         0.282     5.497 r  r_counter_reg[9]/Q
                         net (fo=39, routed)          1.391     6.888    row/Q[9]
    SLICE_X47Y327        LUT3 (Prop_lut3_I1_O)        0.156     7.044 r  row/r_min[10]_i_230/O
                         net (fo=372, routed)         1.316     8.360    row/n_0_r_min[10]_i_230
    SLICE_X32Y313        LUT6 (Prop_lut6_I0_O)        0.053     8.413 r  row/r_min[4]_i_117/O
                         net (fo=1, routed)           0.000     8.413    row/n_0_r_min[4]_i_117
    SLICE_X32Y313        MUXF7 (Prop_muxf7_I1_O)      0.145     8.558 r  row/r_min_reg[4]_i_56/O
                         net (fo=1, routed)           0.000     8.558    row/n_0_r_min_reg[4]_i_56
    SLICE_X32Y313        MUXF8 (Prop_muxf8_I0_O)      0.056     8.614 r  row/r_min_reg[4]_i_30/O
                         net (fo=1, routed)           0.640     9.254    row/n_0_r_min_reg[4]_i_30
    SLICE_X37Y314        LUT6 (Prop_lut6_I3_O)        0.153     9.407 r  row/r_min[4]_i_12/O
                         net (fo=3, routed)           0.667    10.075    row/n_0_r_min[4]_i_12
    SLICE_X49Y317        LUT6 (Prop_lut6_I2_O)        0.053    10.128 r  row/r_min[4]_i_7/O
                         net (fo=1, routed)           0.704    10.832    row/n_0_r_min[4]_i_7
    SLICE_X56Y319        LUT6 (Prop_lut6_I2_O)        0.053    10.885 f  row/r_min[4]_i_3/O
                         net (fo=2, routed)           0.451    11.336    row/n_0_r_min[4]_i_3
    SLICE_X57Y321        LUT3 (Prop_lut3_I1_O)        0.053    11.389 r  row/r_min[7]_i_8/O
                         net (fo=1, routed)           0.000    11.389    row/n_0_r_min[7]_i_8
    SLICE_X57Y321        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.357    11.746 r  row/r_min_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.309    12.055    row/n_4_r_min_reg[7]_i_2
    SLICE_X57Y323        LUT6 (Prop_lut6_I2_O)        0.142    12.197 r  row/r_min[7]_i_1/O
                         net (fo=3, routed)           0.633    12.830    row/funcabs_return[7]
    SLICE_X60Y321        LUT4 (Prop_lut4_I2_O)        0.053    12.883 r  row/r_min[11]_i_19/O
                         net (fo=1, routed)           0.000    12.883    row/n_0_r_min[11]_i_19
    SLICE_X60Y321        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    13.116 r  row/r_min_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.116    row/n_0_r_min_reg[11]_i_6
    SLICE_X60Y322        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094    13.210 r  row/r_min_reg[11]_i_3/CO[1]
                         net (fo=1, routed)           0.301    13.511    row/n_2_r_min_reg[11]_i_3
    SLICE_X61Y323        LUT5 (Prop_lut5_I0_O)        0.152    13.663 r  row/r_min[11]_i_1/O
                         net (fo=12, routed)          0.379    14.041    row/n_0_r_min[11]_i_1
    SLICE_X58Y321        FDSE                                         r  row/r_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AV16                                              0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    AV16                 IBUF (Prop_ibuf_I_O)         0.574    10.574 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.388    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.501 r  clk_IBUF_BUFG_inst/O
                         net (fo=6163, routed)        2.213    14.714    row/clk_IBUF_BUFG
    SLR Crossing[0->2]
    SLICE_X58Y321                                                     r  row/r_min_reg[0]/C
                         clock pessimism              0.477    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X58Y321        FDSE (Setup_fdse_C_CE)      -0.219    14.937    row/r_min_reg[0]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -14.041    
  -------------------------------------------------------------------
                         slack                                  0.896    




