`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB
// Engineer: Huang Yifan (hyf15@mail.ustc.edu.cn)
// 
// Design Name: Ctrl_WB
// Module Name: Control Signal Seg Reg
// Tool Versions: Vivado 2017.4.1
// Description: Control signal seg reg for MEM\WB
// 
//////////////////////////////////////////////////////////////////////////////////


//  åŠŸèƒ½è¯´æ˜
    // MEM\WBçš„æ§åˆ¶ä¿¡å·æ®µå¯„å­˜å™?
// è¾“å…¥
    // clk                  æ—¶é’Ÿä¿¡å·
    // reg_write_en_MEM     é€šç”¨å¯„å­˜å™¨å†™ä½¿èƒ½
    // bubbleW              WBé˜¶æ®µçš„bubbleä¿¡å·
    // flushW               WBé˜¶æ®µçš„flushä¿¡å·
// è¾“å‡º
    // reg_write_en_WB      ä¼ ç»™ä¸‹ä¸€æµæ°´æ®µçš„é€šç”¨å¯„å­˜å™¨å†™ä½¿èƒ½

// å®éªŒè¦æ±‚  
    // æ— éœ€ä¿®æ”¹



module Ctrl_WB(
    input wire clk, bubbleW, flushW,
    input wire reg_write_en_MEM,
    input wire csrreg_write_en_MEM,
    output reg reg_write_en_WB,
    output reg csrreg_write_en_WB
    );

    initial 
    begin
        reg_write_en_WB = 0;
        csrreg_write_en_WB = 0;
    end
    
    always@(posedge clk)
        if (!bubbleW) 
        begin
            if (flushW)
                begin
                reg_write_en_WB <= 0;
                csrreg_write_en_WB <= 0;
                end
            else
                begin
                reg_write_en_WB <= reg_write_en_MEM;
                csrreg_write_en_WB <= csrreg_write_en_MEM;
                end
        end
    
endmodule