Release 13.3 Map O.76xd (lin64)
Xilinx Map Application Log File for Design 'fft_15_2_18_18_cw'

Design Information
------------------
Command Line   : map -o fft_15_2_18_18_cw_map.ncd -intstyle xflow -detail -ol
high fft_15_2_18_18_cw.ngd fft_15_2_18_18_cw.pcf 
Target Device  : xc5vsx95t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Tue Jan  8 06:16:11 2013

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 2 mins 4 secs 
Total CPU  time at the beginning of Placer: 1 mins 59 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5c71722e) REAL time: 2 mins 13 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:5c71722e) REAL time: 2 mins 14 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5c71722e) REAL time: 2 mins 14 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:5c71722e) REAL time: 2 mins 14 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:5c71722e) REAL time: 2 mins 45 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:5c71722e) REAL time: 2 mins 46 secs 

Phase 7.2  Initial Clock and IO Placement
......
Phase 7.2  Initial Clock and IO Placement (Checksum:18dcf374) REAL time: 2 mins 54 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:18dcf374) REAL time: 2 mins 54 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:18dcf374) REAL time: 2 mins 54 secs 

Phase 10.3  Local Placement Optimization
....
Phase 10.3  Local Placement Optimization (Checksum:63923fc6) REAL time: 2 mins 56 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:63923fc6) REAL time: 2 mins 56 secs 

Phase 12.8  Global Placement
..................................
..........................................................................
.......
........................................................................................
................
................
................
............
Phase 12.8  Global Placement (Checksum:6c5d623) REAL time: 6 mins 8 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:6c5d623) REAL time: 6 mins 8 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:6c5d623) REAL time: 6 mins 10 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:e1121848) REAL time: 7 mins 15 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:e1121848) REAL time: 7 mins 16 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:e1121848) REAL time: 7 mins 18 secs 

Total REAL time to Placer completion: 7 mins 20 secs 
Total CPU  time to Placer completion: 7 mins 15 secs 
Running post-placement packing...
Writing output files...

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                18,343 out of  58,880   31%
    Number used as Flip Flops:              18,343
  Number of Slice LUTs:                     19,372 out of  58,880   32%
    Number used as logic:                   16,974 out of  58,880   28%
      Number using O6 output only:          11,737
      Number using O5 output only:           4,622
      Number using O5 and O6:                  615
    Number used as Memory:                   2,112 out of  24,320    8%
      Number used as Shift Register:         2,112
        Number using O6 output only:         2,112
    Number used as exclusive route-thru:       286
  Number of route-thrus:                     4,905
    Number using O6 output only:             4,904
    Number using O5 output only:                 1

Slice Logic Distribution:
  Number of occupied Slices:                 6,692 out of  14,720   45%
  Number of LUT Flip Flop pairs used:       22,653
    Number with an unused Flip Flop:         4,310 out of  22,653   19%
    Number with an unused LUT:               3,281 out of  22,653   14%
    Number of fully used LUT-FF pairs:      15,062 out of  22,653   66%
    Number of unique control sets:             131
    Number of slice register sites lost
      to control set restrictions:             161 out of  58,880    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       234 out of     640   36%

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                     166 out of     244   68%
    Number using BlockRAM only:                166
    Total primitives used:
      Number of 36k BlockRAM used:             128
      Number of 18k BlockRAM used:              60
    Total Memory used (KB):                  5,688 out of   8,784   64%
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3%
    Number used as BUFGs:                        1
  Number of DSP48Es:                           104 out of     640   16%

Average Fanout of Non-Clock Nets:                2.20

Peak Memory Usage:  1541 MB
Total REAL time to MAP completion:  7 mins 48 secs 
Total CPU time to MAP completion:   7 mins 42 secs 

Mapping completed.
See MAP report file "fft_15_2_18_18_cw_map.mrp" for details.
