{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574053137058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574053137067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 13:58:56 2019 " "Processing started: Mon Nov 18 13:58:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574053137067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053137067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off M0_Simulation -c M0_Simulation " "Command: quartus_map --read_settings_files=on --write_settings_files=off M0_Simulation -c M0_Simulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053137067 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574053137959 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574053137959 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cmsdk_ahb_counter.v(171) " "Verilog HDL information at cmsdk_ahb_counter.v(171): always construct contains both blocking and non-blocking assignments" {  } { { "hardware/cmsdk_ahb_counter.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_ahb_counter.v" 171 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574053150134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_ahb_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_ahb_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_counter " "Found entity 1: cmsdk_ahb_counter" {  } { { "hardware/cmsdk_ahb_counter.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_ahb_counter.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/tb_cmsdk_mcu.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/tb_cmsdk_mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cmsdk_mcu " "Found entity 1: tb_cmsdk_mcu" {  } { { "hardware/tb_cmsdk_mcu.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/tb_cmsdk_mcu.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/m0_simulation.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/m0_simulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 M0_Simulation " "Found entity 1: M0_Simulation" {  } { { "hardware/M0_Simulation.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/M0_Simulation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cortexm0integration.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cortexm0integration.v" { { "Info" "ISGN_ENTITY_NAME" "1 CORTEXM0INTEGRATION " "Found entity 1: CORTEXM0INTEGRATION" {  } { { "hardware/CORTEXM0INTEGRATION.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/CORTEXM0INTEGRATION.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cortexm0ds_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cortexm0ds_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cortexm0ds_logic " "Found entity 1: cortexm0ds_logic" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cortexm0ds.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cortexm0ds.v" { { "Info" "ISGN_ENTITY_NAME" "1 CORTEXM0DS " "Found entity 1: CORTEXM0DS" {  } { { "hardware/CORTEXM0DS.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/CORTEXM0DS.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cortexm0dap.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cortexm0dap.v" { { "Info" "ISGN_ENTITY_NAME" "1 CORTEXM0DAP " "Found entity 1: CORTEXM0DAP" {  } { { "hardware/CORTEXM0DAP.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/CORTEXM0DAP.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cortexm0_wic.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cortexm0_wic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cortexm0_wic " "Found entity 1: cortexm0_wic" {  } { { "hardware/cortexm0_wic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0_wic.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cortexm0_rst_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cortexm0_rst_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 cortexm0_rst_ctl " "Found entity 1: cortexm0_rst_ctl" {  } { { "hardware/cortexm0_rst_ctl.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0_rst_ctl.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150183 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cmsdk_uart_capture.v(133) " "Verilog HDL information at cmsdk_uart_capture.v(133): always construct contains both blocking and non-blocking assignments" {  } { { "hardware/cmsdk_uart_capture.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_uart_capture.v" 133 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574053150185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_uart_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_uart_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_uart_capture " "Found entity 1: cmsdk_uart_capture" {  } { { "hardware/cmsdk_uart_capture.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_uart_capture.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_mcu_system.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_mcu_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_mcu_system " "Found entity 1: cmsdk_mcu_system" {  } { { "hardware/cmsdk_mcu_system.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_system.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_mcu_sysctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_mcu_sysctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_mcu_sysctrl " "Found entity 1: cmsdk_mcu_sysctrl" {  } { { "hardware/cmsdk_mcu_sysctrl.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_sysctrl.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_mcu_stclkctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_mcu_stclkctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_mcu_stclkctrl " "Found entity 1: cmsdk_mcu_stclkctrl" {  } { { "hardware/cmsdk_mcu_stclkctrl.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_stclkctrl.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_mcu_pin_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_mcu_pin_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_mcu_pin_mux " "Found entity 1: cmsdk_mcu_pin_mux" {  } { { "hardware/cmsdk_mcu_pin_mux.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_pin_mux.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_mcu_defs.v 0 0 " "Found 0 design units, including 0 entities, in source file hardware/cmsdk_mcu_defs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_mcu_clkctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_mcu_clkctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_mcu_clkctrl " "Found entity 1: cmsdk_mcu_clkctrl" {  } { { "hardware/cmsdk_mcu_clkctrl.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_clkctrl.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_mcu_addr_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_mcu_addr_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_mcu_addr_decode " "Found entity 1: cmsdk_mcu_addr_decode" {  } { { "hardware/cmsdk_mcu_addr_decode.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_addr_decode.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_mcu.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_mcu " "Found entity 1: cmsdk_mcu" {  } { { "hardware/cmsdk_mcu.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_irq_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_irq_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_irq_sync " "Found entity 1: cmsdk_irq_sync" {  } { { "hardware/cmsdk_irq_sync.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_irq_sync.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_iop_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_iop_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_iop_gpio " "Found entity 1: cmsdk_iop_gpio" {  } { { "hardware/cmsdk_iop_gpio.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_iop_gpio.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_clock_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_clock_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_clock_gate " "Found entity 1: cmsdk_clock_gate" {  } { { "hardware/cmsdk_clock_gate.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_clock_gate.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_clkreset.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_clkreset.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_clkreset " "Found entity 1: cmsdk_clkreset" {  } { { "hardware/cmsdk_clkreset.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_clkreset.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_apb4_eg_slave_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_apb4_eg_slave_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb4_eg_slave_reg " "Found entity 1: cmsdk_apb4_eg_slave_reg" {  } { { "hardware/cmsdk_apb4_eg_slave_reg.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_apb4_eg_slave_reg.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_apb4_eg_slave_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_apb4_eg_slave_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb4_eg_slave_interface " "Found entity 1: cmsdk_apb4_eg_slave_interface" {  } { { "hardware/cmsdk_apb4_eg_slave_interface.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_apb4_eg_slave_interface.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_apb4_eg_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_apb4_eg_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb4_eg_slave " "Found entity 1: cmsdk_apb4_eg_slave" {  } { { "hardware/cmsdk_apb4_eg_slave.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_apb4_eg_slave.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_apb_watchdog_frc.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_apb_watchdog_frc.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_watchdog_frc " "Found entity 1: cmsdk_apb_watchdog_frc" {  } { { "hardware/cmsdk_apb_watchdog_frc.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_apb_watchdog_frc.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_apb_watchdog_defs.v 0 0 " "Found 0 design units, including 0 entities, in source file hardware/cmsdk_apb_watchdog_defs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_apb_watchdog.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_apb_watchdog.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_watchdog " "Found entity 1: cmsdk_apb_watchdog" {  } { { "hardware/cmsdk_apb_watchdog.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_apb_watchdog.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_apb_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_apb_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_uart " "Found entity 1: cmsdk_apb_uart" {  } { { "hardware/cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_apb_uart.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_apb_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_apb_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_timer " "Found entity 1: cmsdk_apb_timer" {  } { { "hardware/cmsdk_apb_timer.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_apb_timer.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_apb_test_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_apb_test_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_test_slave " "Found entity 1: cmsdk_apb_test_slave" {  } { { "hardware/cmsdk_apb_test_slave.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_apb_test_slave.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_apb_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_apb_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_subsystem " "Found entity 1: cmsdk_apb_subsystem" {  } { { "hardware/cmsdk_apb_subsystem.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_apb_subsystem.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_apb_slave_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_apb_slave_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_slave_mux " "Found entity 1: cmsdk_apb_slave_mux" {  } { { "hardware/cmsdk_apb_slave_mux.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_apb_slave_mux.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_apb_dualtimers_frc.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_apb_dualtimers_frc.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_dualtimers_frc " "Found entity 1: cmsdk_apb_dualtimers_frc" {  } { { "hardware/cmsdk_apb_dualtimers_frc.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_apb_dualtimers_frc.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_apb_dualtimers_defs.v 0 0 " "Found 0 design units, including 0 entities, in source file hardware/cmsdk_apb_dualtimers_defs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_apb_dualtimers.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_apb_dualtimers.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_dualtimers " "Found entity 1: cmsdk_apb_dualtimers" {  } { { "hardware/cmsdk_apb_dualtimers.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_apb_dualtimers.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_ahb_to_iop.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_ahb_to_iop.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_iop " "Found entity 1: cmsdk_ahb_to_iop" {  } { { "hardware/cmsdk_ahb_to_iop.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_ahb_to_iop.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_ahb_to_apb.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_ahb_to_apb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_apb " "Found entity 1: cmsdk_ahb_to_apb" {  } { { "hardware/cmsdk_ahb_to_apb.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_ahb_to_apb.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_ahb_slave_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_ahb_slave_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_slave_mux " "Found entity 1: cmsdk_ahb_slave_mux" {  } { { "hardware/cmsdk_ahb_slave_mux.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_ahb_slave_mux.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_ahb_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_ahb_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_rom " "Found entity 1: cmsdk_ahb_rom" {  } { { "hardware/cmsdk_ahb_rom.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_ahb_rom.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_ahb_ram_beh.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_ahb_ram_beh.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_ram_beh " "Found entity 1: cmsdk_ahb_ram_beh" {  } { { "hardware/cmsdk_ahb_ram_beh.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_ahb_ram_beh.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_ahb_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_ahb_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_ram " "Found entity 1: cmsdk_ahb_ram" {  } { { "hardware/cmsdk_ahb_ram.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_ahb_ram.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_ahb_memory_models_defs.v 0 0 " "Found 0 design units, including 0 entities, in source file hardware/cmsdk_ahb_memory_models_defs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_ahb_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_ahb_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_gpio " "Found entity 1: cmsdk_ahb_gpio" {  } { { "hardware/cmsdk_ahb_gpio.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_ahb_gpio.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_ahb_default_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_ahb_default_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_default_slave " "Found entity 1: cmsdk_ahb_default_slave" {  } { { "hardware/cmsdk_ahb_default_slave.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_ahb_default_slave.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cmsdk_ahb_cs_rom_table.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cmsdk_ahb_cs_rom_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_cs_rom_table " "Found entity 1: cmsdk_ahb_cs_rom_table" {  } { { "hardware/cmsdk_ahb_cs_rom_table.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_ahb_cs_rom_table.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cm0_dbg_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cm0_dbg_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 cm0_dbg_reset_sync " "Found entity 1: cm0_dbg_reset_sync" {  } { { "hardware/cm0_dbg_reset_sync.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cm0_dbg_reset_sync.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053150286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053150286 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "M0_Simulation " "Elaborating entity \"M0_Simulation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574053150396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_mcu cmsdk_mcu:u_cmsdk_mcu " "Elaborating entity \"cmsdk_mcu\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\"" {  } { { "hardware/M0_Simulation.v" "u_cmsdk_mcu" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/M0_Simulation.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_mcu_clkctrl cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl " "Elaborating entity \"cmsdk_mcu_clkctrl\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl\"" {  } { { "hardware/cmsdk_mcu.v" "u_cmsdk_mcu_clkctrl" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150396 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbgrst_reg cmsdk_mcu_clkctrl.v(64) " "Verilog HDL or VHDL warning at cmsdk_mcu_clkctrl.v(64): object \"dbgrst_reg\" assigned a value but never read" {  } { { "hardware/cmsdk_mcu_clkctrl.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_clkctrl.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150401 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_pclkgen cmsdk_mcu_clkctrl.v(68) " "Verilog HDL or VHDL warning at cmsdk_mcu_clkctrl.v(68): object \"i_pclkgen\" assigned a value but never read" {  } { { "hardware/cmsdk_mcu_clkctrl.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_clkctrl.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150401 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_mcu_system cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system " "Elaborating entity \"cmsdk_mcu_system\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\"" {  } { { "hardware/cmsdk_mcu.v" "u_cmsdk_mcu_system" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150402 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sys_hmaster cmsdk_mcu_system.v(179) " "Verilog HDL or VHDL warning at cmsdk_mcu_system.v(179): object \"sys_hmaster\" assigned a value but never read" {  } { { "hardware/cmsdk_mcu_system.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_system.v" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150403 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sys_hmaster_i cmsdk_mcu_system.v(235) " "Verilog HDL or VHDL warning at cmsdk_mcu_system.v(235): object \"sys_hmaster_i\" assigned a value but never read" {  } { { "hardware/cmsdk_mcu_system.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_system.v" 235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150403 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IOMATCH cmsdk_mcu_system.v(257) " "Verilog HDL or VHDL warning at cmsdk_mcu_system.v(257): object \"IOMATCH\" assigned a value but never read" {  } { { "hardware/cmsdk_mcu_system.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_system.v" 257 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150403 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IORDATA cmsdk_mcu_system.v(258) " "Verilog HDL or VHDL warning at cmsdk_mcu_system.v(258): object \"IORDATA\" assigned a value but never read" {  } { { "hardware/cmsdk_mcu_system.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_system.v" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150403 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORTEXM0INTEGRATION cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|CORTEXM0INTEGRATION:u_cortexm0integration " "Elaborating entity \"CORTEXM0INTEGRATION\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|CORTEXM0INTEGRATION:u_cortexm0integration\"" {  } { { "hardware/cmsdk_mcu_system.v" "u_cortexm0integration" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_system.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150405 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slv_addr CORTEXM0INTEGRATION.v(222) " "Verilog HDL or VHDL warning at CORTEXM0INTEGRATION.v(222): object \"slv_addr\" assigned a value but never read" {  } { { "hardware/CORTEXM0INTEGRATION.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/CORTEXM0INTEGRATION.v" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150405 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slv_wdata CORTEXM0INTEGRATION.v(223) " "Verilog HDL or VHDL warning at CORTEXM0INTEGRATION.v(223): object \"slv_wdata\" assigned a value but never read" {  } { { "hardware/CORTEXM0INTEGRATION.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/CORTEXM0INTEGRATION.v" 223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150405 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slv_trans CORTEXM0INTEGRATION.v(224) " "Verilog HDL or VHDL warning at CORTEXM0INTEGRATION.v(224): object \"slv_trans\" assigned a value but never read" {  } { { "hardware/CORTEXM0INTEGRATION.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/CORTEXM0INTEGRATION.v" 224 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150405 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slv_write CORTEXM0INTEGRATION.v(225) " "Verilog HDL or VHDL warning at CORTEXM0INTEGRATION.v(225): object \"slv_write\" assigned a value but never read" {  } { { "hardware/CORTEXM0INTEGRATION.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/CORTEXM0INTEGRATION.v" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150405 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slv_size CORTEXM0INTEGRATION.v(226) " "Verilog HDL or VHDL warning at CORTEXM0INTEGRATION.v(226): object \"slv_size\" assigned a value but never read" {  } { { "hardware/CORTEXM0INTEGRATION.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/CORTEXM0INTEGRATION.v" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150407 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cm0_dbg_reset_sync cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|CORTEXM0INTEGRATION:u_cortexm0integration\|cm0_dbg_reset_sync:u_dpreset_sync " "Elaborating entity \"cm0_dbg_reset_sync\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|CORTEXM0INTEGRATION:u_cortexm0integration\|cm0_dbg_reset_sync:u_dpreset_sync\"" {  } { { "hardware/CORTEXM0INTEGRATION.v" "u_dpreset_sync" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/CORTEXM0INTEGRATION.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORTEXM0DS cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|CORTEXM0INTEGRATION:u_cortexm0integration\|CORTEXM0DS:u_cortexm0 " "Elaborating entity \"CORTEXM0DS\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|CORTEXM0INTEGRATION:u_cortexm0integration\|CORTEXM0DS:u_cortexm0\"" {  } { { "hardware/CORTEXM0INTEGRATION.v" "u_cortexm0" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/CORTEXM0INTEGRATION.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150408 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cm0_msp CORTEXM0DS.v(76) " "Verilog HDL or VHDL warning at CORTEXM0DS.v(76): object \"cm0_msp\" assigned a value but never read" {  } { { "hardware/CORTEXM0DS.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/CORTEXM0DS.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150411 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cm0_psp CORTEXM0DS.v(77) " "Verilog HDL or VHDL warning at CORTEXM0DS.v(77): object \"cm0_psp\" assigned a value but never read" {  } { { "hardware/CORTEXM0DS.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/CORTEXM0DS.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150411 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cm0_pc CORTEXM0DS.v(79) " "Verilog HDL or VHDL warning at CORTEXM0DS.v(79): object \"cm0_pc\" assigned a value but never read" {  } { { "hardware/CORTEXM0DS.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/CORTEXM0DS.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150411 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cm0_xpsr CORTEXM0DS.v(80) " "Verilog HDL or VHDL warning at CORTEXM0DS.v(80): object \"cm0_xpsr\" assigned a value but never read" {  } { { "hardware/CORTEXM0DS.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/CORTEXM0DS.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150411 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cm0_control CORTEXM0DS.v(81) " "Verilog HDL or VHDL warning at CORTEXM0DS.v(81): object \"cm0_control\" assigned a value but never read" {  } { { "hardware/CORTEXM0DS.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/CORTEXM0DS.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150411 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cm0_primask CORTEXM0DS.v(82) " "Verilog HDL or VHDL warning at CORTEXM0DS.v(82): object \"cm0_primask\" assigned a value but never read" {  } { { "hardware/CORTEXM0DS.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/CORTEXM0DS.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150411 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cortexm0ds_logic cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|CORTEXM0INTEGRATION:u_cortexm0integration\|CORTEXM0DS:u_cortexm0\|cortexm0ds_logic:u_logic " "Elaborating entity \"cortexm0ds_logic\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|CORTEXM0INTEGRATION:u_cortexm0integration\|CORTEXM0DS:u_cortexm0\|cortexm0ds_logic:u_logic\"" {  } { { "hardware/CORTEXM0DS.v" "u_logic" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/CORTEXM0DS.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150411 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Al2l85 cortexm0ds_logic.v(1213) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1213): object \"Al2l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150437 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Yl2l85 cortexm0ds_logic.v(1213) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1213): object \"Yl2l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150437 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Wm2l85 cortexm0ds_logic.v(1213) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1213): object \"Wm2l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150437 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Un2l85 cortexm0ds_logic.v(1213) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1213): object \"Un2l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150437 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "So2l85 cortexm0ds_logic.v(1213) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1213): object \"So2l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150437 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Qp2l85 cortexm0ds_logic.v(1213) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1213): object \"Qp2l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150437 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Oq2l85 cortexm0ds_logic.v(1213) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1213): object \"Oq2l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150438 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mr2l85 cortexm0ds_logic.v(1213) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1213): object \"Mr2l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150438 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ks2l85 cortexm0ds_logic.v(1213) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1213): object \"Ks2l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150438 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "It2l85 cortexm0ds_logic.v(1213) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1213): object \"It2l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150438 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Gu2l85 cortexm0ds_logic.v(1214) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1214): object \"Gu2l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150438 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Fv2l85 cortexm0ds_logic.v(1214) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1214): object \"Fv2l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150438 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ew2l85 cortexm0ds_logic.v(1214) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1214): object \"Ew2l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150438 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dx2l85 cortexm0ds_logic.v(1214) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1214): object \"Dx2l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150438 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cy2l85 cortexm0ds_logic.v(1214) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1214): object \"Cy2l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150438 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bz2l85 cortexm0ds_logic.v(1214) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1214): object \"Bz2l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150438 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A03l85 cortexm0ds_logic.v(1214) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1214): object \"A03l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150438 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z03l85 cortexm0ds_logic.v(1214) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1214): object \"Z03l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150438 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y13l85 cortexm0ds_logic.v(1214) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1214): object \"Y13l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150438 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "X23l85 cortexm0ds_logic.v(1214) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1214): object \"X23l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150438 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "W33l85 cortexm0ds_logic.v(1215) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1215): object \"W33l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150438 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "V43l85 cortexm0ds_logic.v(1215) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1215): object \"V43l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150438 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "U53l85 cortexm0ds_logic.v(1215) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1215): object \"U53l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150438 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T63l85 cortexm0ds_logic.v(1215) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1215): object \"T63l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150438 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S73l85 cortexm0ds_logic.v(1215) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1215): object \"S73l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150438 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R83l85 cortexm0ds_logic.v(1215) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1215): object \"R83l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150438 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Q93l85 cortexm0ds_logic.v(1215) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1215): object \"Q93l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150439 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Pa3l85 cortexm0ds_logic.v(1215) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1215): object \"Pa3l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150439 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ob3l85 cortexm0ds_logic.v(1215) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1215): object \"Ob3l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150439 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Nc3l85 cortexm0ds_logic.v(1215) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1215): object \"Nc3l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150439 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Md3l85 cortexm0ds_logic.v(1216) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1216): object \"Md3l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150439 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Le3l85 cortexm0ds_logic.v(1216) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1216): object \"Le3l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150439 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Kf3l85 cortexm0ds_logic.v(1216) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1216): object \"Kf3l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150439 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jg3l85 cortexm0ds_logic.v(1216) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1216): object \"Jg3l85\" assigned a value but never read" {  } { { "hardware/cortexm0ds_logic.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cortexm0ds_logic.v" 1216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150439 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|CORTEXM0DS:u_cortexm0|cortexm0ds_logic:u_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORTEXM0DAP cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|CORTEXM0INTEGRATION:u_cortexm0integration\|CORTEXM0DAP:u_dap " "Elaborating entity \"CORTEXM0DAP\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|CORTEXM0INTEGRATION:u_cortexm0integration\|CORTEXM0DAP:u_dap\"" {  } { { "hardware/CORTEXM0INTEGRATION.v" "u_dap" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/CORTEXM0INTEGRATION.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cortexm0_wic cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|CORTEXM0INTEGRATION:u_cortexm0integration\|cortexm0_wic:u_wic " "Elaborating entity \"cortexm0_wic\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|CORTEXM0INTEGRATION:u_cortexm0integration\|cortexm0_wic:u_wic\"" {  } { { "hardware/CORTEXM0INTEGRATION.v" "u_wic" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/CORTEXM0INTEGRATION.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_mcu_addr_decode cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_mcu_addr_decode:u_addr_decode " "Elaborating entity \"cmsdk_mcu_addr_decode\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_mcu_addr_decode:u_addr_decode\"" {  } { { "hardware/cmsdk_mcu_system.v" "u_addr_decode" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_system.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_slave_mux cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus " "Elaborating entity \"cmsdk_ahb_slave_mux\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus\"" {  } { { "hardware/cmsdk_mcu_system.v" "u_ahb_slave_mux_sys_bus" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_system.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_default_slave cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_default_slave:u_ahb_default_slave_1 " "Elaborating entity \"cmsdk_ahb_default_slave\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_default_slave:u_ahb_default_slave_1\"" {  } { { "hardware/cmsdk_mcu_system.v" "u_ahb_default_slave_1" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_system.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_counter cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_counter:counter0 " "Elaborating entity \"cmsdk_ahb_counter\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_counter:counter0\"" {  } { { "hardware/cmsdk_mcu_system.v" "counter0" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_system.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150453 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cmsdk_ahb_counter.v(196) " "Verilog HDL Case Statement information at cmsdk_ahb_counter.v(196): all case item expressions in this case statement are onehot" {  } { { "hardware/cmsdk_ahb_counter.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_ahb_counter.v" 196 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1574053150455 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_counter:counter0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_cs_rom_table cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_cs_rom_table:u_system_rom_table " "Elaborating entity \"cmsdk_ahb_cs_rom_table\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_cs_rom_table:u_system_rom_table\"" {  } { { "hardware/cmsdk_mcu_system.v" "u_system_rom_table" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_system.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150455 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused cmsdk_ahb_cs_rom_table.v(171) " "Verilog HDL or VHDL warning at cmsdk_ahb_cs_rom_table.v(171): object \"unused\" assigned a value but never read" {  } { { "hardware/cmsdk_ahb_cs_rom_table.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_ahb_cs_rom_table.v" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053150456 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_cs_rom_table:u_system_rom_table"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_mcu_sysctrl cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_mcu_sysctrl:u_cmsdk_mcu_sysctrl " "Elaborating entity \"cmsdk_mcu_sysctrl\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_mcu_sysctrl:u_cmsdk_mcu_sysctrl\"" {  } { { "hardware/cmsdk_mcu_system.v" "u_cmsdk_mcu_sysctrl" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_system.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_gpio cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_gpio:u_ahb_gpio_0 " "Elaborating entity \"cmsdk_ahb_gpio\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_gpio:u_ahb_gpio_0\"" {  } { { "hardware/cmsdk_mcu_system.v" "u_ahb_gpio_0" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_system.v" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_iop cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_gpio:u_ahb_gpio_0\|cmsdk_ahb_to_iop:u_ahb_to_gpio " "Elaborating entity \"cmsdk_ahb_to_iop\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_gpio:u_ahb_gpio_0\|cmsdk_ahb_to_iop:u_ahb_to_gpio\"" {  } { { "hardware/cmsdk_ahb_gpio.v" "u_ahb_to_gpio" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_ahb_gpio.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_iop_gpio cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_gpio:u_ahb_gpio_0\|cmsdk_iop_gpio:u_iop_gpio " "Elaborating entity \"cmsdk_iop_gpio\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_gpio:u_ahb_gpio_0\|cmsdk_iop_gpio:u_iop_gpio\"" {  } { { "hardware/cmsdk_ahb_gpio.v" "u_iop_gpio" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_ahb_gpio.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_gpio cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_gpio:u_ahb_gpio_1 " "Elaborating entity \"cmsdk_ahb_gpio\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_gpio:u_ahb_gpio_1\"" {  } { { "hardware/cmsdk_mcu_system.v" "u_ahb_gpio_1" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_system.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_iop_gpio cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_gpio:u_ahb_gpio_1\|cmsdk_iop_gpio:u_iop_gpio " "Elaborating entity \"cmsdk_iop_gpio\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_gpio:u_ahb_gpio_1\|cmsdk_iop_gpio:u_iop_gpio\"" {  } { { "hardware/cmsdk_ahb_gpio.v" "u_iop_gpio" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_ahb_gpio.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_subsystem cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem " "Elaborating entity \"cmsdk_apb_subsystem\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\"" {  } { { "hardware/cmsdk_mcu_system.v" "u_apb_subsystem" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_system.v" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_apb cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_ahb_to_apb:u_ahb_to_apb " "Elaborating entity \"cmsdk_ahb_to_apb\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_ahb_to_apb:u_ahb_to_apb\"" {  } { { "hardware/cmsdk_apb_subsystem.v" "u_ahb_to_apb" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_apb_subsystem.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_slave_mux cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_slave_mux:u_apb_slave_mux " "Elaborating entity \"cmsdk_apb_slave_mux\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_slave_mux:u_apb_slave_mux\"" {  } { { "hardware/cmsdk_apb_subsystem.v" "u_apb_slave_mux" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_apb_subsystem.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_timer cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0 " "Elaborating entity \"cmsdk_apb_timer\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0\"" {  } { { "hardware/cmsdk_apb_subsystem.v" "gen_apb_timer_0.u_apb_timer_0" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_apb_subsystem.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_dualtimers cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2 " "Elaborating entity \"cmsdk_apb_dualtimers\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2\"" {  } { { "hardware/cmsdk_apb_subsystem.v" "gen_apb_dualtimers_2.u_apb_dualtimers_2" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_apb_subsystem.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_dualtimers_frc cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2\|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1 " "Elaborating entity \"cmsdk_apb_dualtimers_frc\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2\|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1\"" {  } { { "hardware/cmsdk_apb_dualtimers.v" "u_apb_timer_frc_1" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_apb_dualtimers.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_watchdog cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog " "Elaborating entity \"cmsdk_apb_watchdog\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog\"" {  } { { "hardware/cmsdk_apb_subsystem.v" "gen_apb_watchdog.u_apb_watchdog" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_apb_subsystem.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_watchdog_frc cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog\|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc " "Elaborating entity \"cmsdk_apb_watchdog_frc\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog\|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc\"" {  } { { "hardware/cmsdk_apb_watchdog.v" "u_apb_watchdog_frc" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_apb_watchdog.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_uart cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0 " "Elaborating entity \"cmsdk_apb_uart\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0\"" {  } { { "hardware/cmsdk_apb_subsystem.v" "gen_apb_uart_0.u_apb_uart_0" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_apb_subsystem.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150497 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PRDATA cmsdk_apb_uart.v(69) " "Output port \"PRDATA\" at cmsdk_apb_uart.v(69) has no driver" {  } { { "hardware/cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_apb_uart.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574053150499 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TXD cmsdk_apb_uart.v(74) " "Output port \"TXD\" at cmsdk_apb_uart.v(74) has no driver" {  } { { "hardware/cmsdk_apb_uart.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_apb_uart.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574053150499 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_test_slave cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_test_slave:gen_apb_test_slave.u_apb_test_slave " "Elaborating entity \"cmsdk_apb_test_slave\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_test_slave:gen_apb_test_slave.u_apb_test_slave\"" {  } { { "hardware/cmsdk_apb_subsystem.v" "gen_apb_test_slave.u_apb_test_slave" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_apb_subsystem.v" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_mcu_stclkctrl cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_mcu_stclkctrl:u_cmsdk_mcu_stclkctrl " "Elaborating entity \"cmsdk_mcu_stclkctrl\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_mcu_stclkctrl:u_cmsdk_mcu_stclkctrl\"" {  } { { "hardware/cmsdk_mcu_system.v" "u_cmsdk_mcu_stclkctrl" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_system.v" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150504 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 cmsdk_mcu_stclkctrl.v(51) " "Verilog HDL assignment warning at cmsdk_mcu_stclkctrl.v(51): truncated value with size 32 to match size of target (18)" {  } { { "hardware/cmsdk_mcu_stclkctrl.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_stclkctrl.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574053150505 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_stclkctrl:u_cmsdk_mcu_stclkctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_rom cmsdk_mcu:u_cmsdk_mcu\|cmsdk_ahb_rom:u_ahb_rom " "Elaborating entity \"cmsdk_ahb_rom\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_ahb_rom:u_ahb_rom\"" {  } { { "hardware/cmsdk_mcu.v" "u_ahb_rom" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_ram_beh cmsdk_mcu:u_cmsdk_mcu\|cmsdk_ahb_rom:u_ahb_rom\|cmsdk_ahb_ram_beh:u_ahb_ram_beh " "Elaborating entity \"cmsdk_ahb_ram_beh\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_ahb_rom:u_ahb_rom\|cmsdk_ahb_ram_beh:u_ahb_ram_beh\"" {  } { { "hardware/cmsdk_ahb_rom.v" "u_ahb_ram_beh" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_ahb_rom.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053150507 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1160 0 16383 cmsdk_ahb_ram_beh.v(78) " "Verilog HDL warning at cmsdk_ahb_ram_beh.v(78): number of words (1160) in memory file does not match the number of elements in the address range \[0:16383\]" {  } { { "hardware/cmsdk_ahb_ram_beh.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_ahb_ram_beh.v" 78 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1574053211329 "|M0_Simulation|cmsdk_mcu:u_cmsdk_mcu|cmsdk_ahb_rom:u_ahb_rom|cmsdk_ahb_ram_beh:u_ahb_ram_beh"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_ram cmsdk_mcu:u_cmsdk_mcu\|cmsdk_ahb_ram:u_ahb_ram " "Elaborating entity \"cmsdk_ahb_ram\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_ahb_ram:u_ahb_ram\"" {  } { { "hardware/cmsdk_mcu.v" "u_ahb_ram" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053288311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_ram_beh cmsdk_mcu:u_cmsdk_mcu\|cmsdk_ahb_ram:u_ahb_ram\|cmsdk_ahb_ram_beh:u_ahb_ram_beh " "Elaborating entity \"cmsdk_ahb_ram_beh\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_ahb_ram:u_ahb_ram\|cmsdk_ahb_ram_beh:u_ahb_ram_beh\"" {  } { { "hardware/cmsdk_ahb_ram.v" "u_ahb_ram_beh" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_ahb_ram.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053288316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_mcu_pin_mux cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux " "Elaborating entity \"cmsdk_mcu_pin_mux\" for hierarchy \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\"" {  } { { "hardware/cmsdk_mcu.v" "u_pin_mux" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053291730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_clkreset cmsdk_clkreset:u_cmsdk_clkreset " "Elaborating entity \"cmsdk_clkreset\" for hierarchy \"cmsdk_clkreset:u_cmsdk_clkreset\"" {  } { { "hardware/M0_Simulation.v" "u_cmsdk_clkreset" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/M0_Simulation.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053291737 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clock_q cmsdk_clkreset.v(42) " "Verilog HDL warning at cmsdk_clkreset.v(42): assignments to clock_q create a combinational loop" {  } { { "hardware/cmsdk_clkreset.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_clkreset.v" 42 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1574053291738 "|M0_Simulation|cmsdk_clkreset:u_cmsdk_clkreset"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_uart_capture cmsdk_uart_capture:u_cmsdk_uart_capture " "Elaborating entity \"cmsdk_uart_capture\" for hierarchy \"cmsdk_uart_capture:u_cmsdk_uart_capture\"" {  } { { "hardware/M0_Simulation.v" "u_cmsdk_uart_capture" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/M0_Simulation.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053291739 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "text_char cmsdk_uart_capture.v(56) " "Verilog HDL or VHDL warning at cmsdk_uart_capture.v(56): object \"text_char\" assigned a value but never read" {  } { { "hardware/cmsdk_uart_capture.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_uart_capture.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053291739 "|M0_Simulation|cmsdk_uart_capture:u_cmsdk_uart_capture"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "cmsdk_uart_capture.v(158) " "Verilog HDL warning at cmsdk_uart_capture.v(158): ignoring unsupported system task" {  } { { "hardware/cmsdk_uart_capture.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_uart_capture.v" 158 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1574053291739 "|M0_Simulation|cmsdk_uart_capture:u_cmsdk_uart_capture"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "cmsdk_uart_capture.v(163) " "Verilog HDL warning at cmsdk_uart_capture.v(163): ignoring unsupported system task" {  } { { "hardware/cmsdk_uart_capture.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_uart_capture.v" 163 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1574053291739 "|M0_Simulation|cmsdk_uart_capture:u_cmsdk_uart_capture"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "cmsdk_uart_capture.v(166) " "Verilog HDL warning at cmsdk_uart_capture.v(166): ignoring unsupported system task" {  } { { "hardware/cmsdk_uart_capture.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_uart_capture.v" 166 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1574053291739 "|M0_Simulation|cmsdk_uart_capture:u_cmsdk_uart_capture"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cmsdk_uart_capture.v(172) " "Verilog HDL assignment warning at cmsdk_uart_capture.v(172): truncated value with size 32 to match size of target (7)" {  } { { "hardware/cmsdk_uart_capture.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_uart_capture.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574053291739 "|M0_Simulation|cmsdk_uart_capture:u_cmsdk_uart_capture"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "cmsdk_uart_capture.v(176) " "Verilog HDL warning at cmsdk_uart_capture.v(176): ignoring unsupported system task" {  } { { "hardware/cmsdk_uart_capture.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_uart_capture.v" 176 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1574053291739 "|M0_Simulation|cmsdk_uart_capture:u_cmsdk_uart_capture"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "cmsdk_uart_capture.v(181) " "Verilog HDL warning at cmsdk_uart_capture.v(181): ignoring unsupported system task" {  } { { "hardware/cmsdk_uart_capture.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_uart_capture.v" 181 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1574053291739 "|M0_Simulation|cmsdk_uart_capture:u_cmsdk_uart_capture"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "cmsdk_uart_capture.v(184) " "Verilog HDL warning at cmsdk_uart_capture.v(184): ignoring unsupported system task" {  } { { "hardware/cmsdk_uart_capture.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_uart_capture.v" 184 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1574053291739 "|M0_Simulation|cmsdk_uart_capture:u_cmsdk_uart_capture"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "cmsdk_uart_capture.v(207) " "Verilog HDL warning at cmsdk_uart_capture.v(207): ignoring unsupported system task" {  } { { "hardware/cmsdk_uart_capture.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_uart_capture.v" 207 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1574053291739 "|M0_Simulation|cmsdk_uart_capture:u_cmsdk_uart_capture"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "cmsdk_uart_capture.v(208) " "Verilog HDL warning at cmsdk_uart_capture.v(208): ignoring unsupported system task" {  } { { "hardware/cmsdk_uart_capture.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_uart_capture.v" 208 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1574053291739 "|M0_Simulation|cmsdk_uart_capture:u_cmsdk_uart_capture"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"P1\[2\]\" " "Converted tri-state node \"P1\[2\]\" into a selector" {  } { { "hardware/cmsdk_iop_gpio.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_iop_gpio.v" 251 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1574053470360 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"P1\[0\]\" " "Converted tri-state node \"P1\[0\]\" into a selector" {  } { { "hardware/cmsdk_iop_gpio.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_iop_gpio.v" 251 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1574053470360 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P1\[15\]~synth " "Converted tri-state buffer \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P1\[15\]~synth\" feeding internal logic into a wire" {  } { { "hardware/cmsdk_mcu_pin_mux.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_pin_mux.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574053470360 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P1\[14\]~synth " "Converted tri-state buffer \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P1\[14\]~synth\" feeding internal logic into a wire" {  } { { "hardware/cmsdk_mcu_pin_mux.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_pin_mux.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574053470360 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P1\[13\]~synth " "Converted tri-state buffer \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P1\[13\]~synth\" feeding internal logic into a wire" {  } { { "hardware/cmsdk_mcu_pin_mux.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_pin_mux.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574053470360 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P1\[12\]~synth " "Converted tri-state buffer \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P1\[12\]~synth\" feeding internal logic into a wire" {  } { { "hardware/cmsdk_mcu_pin_mux.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_pin_mux.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574053470360 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P1\[11\]~synth " "Converted tri-state buffer \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P1\[11\]~synth\" feeding internal logic into a wire" {  } { { "hardware/cmsdk_mcu_pin_mux.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_pin_mux.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574053470360 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P1\[10\]~synth " "Converted tri-state buffer \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P1\[10\]~synth\" feeding internal logic into a wire" {  } { { "hardware/cmsdk_mcu_pin_mux.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_pin_mux.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574053470360 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P1\[9\]~synth " "Converted tri-state buffer \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P1\[9\]~synth\" feeding internal logic into a wire" {  } { { "hardware/cmsdk_mcu_pin_mux.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_pin_mux.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574053470360 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P1\[8\]~synth " "Converted tri-state buffer \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P1\[8\]~synth\" feeding internal logic into a wire" {  } { { "hardware/cmsdk_mcu_pin_mux.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_pin_mux.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574053470360 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P1\[7\]~synth " "Converted tri-state buffer \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P1\[7\]~synth\" feeding internal logic into a wire" {  } { { "hardware/cmsdk_mcu_pin_mux.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_pin_mux.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574053470360 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P1\[6\]~synth " "Converted tri-state buffer \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P1\[6\]~synth\" feeding internal logic into a wire" {  } { { "hardware/cmsdk_mcu_pin_mux.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_pin_mux.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574053470360 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "P1\[5\] " "Converted tri-state buffer \"P1\[5\]\" feeding internal logic into a wire" {  } { { "hardware/M0_Simulation.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/M0_Simulation.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574053470360 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P1\[4\]~synth " "Converted tri-state buffer \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P1\[4\]~synth\" feeding internal logic into a wire" {  } { { "hardware/cmsdk_mcu_pin_mux.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_pin_mux.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574053470360 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[15\]~synth " "Converted tri-state buffer \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[15\]~synth\" feeding internal logic into a wire" {  } { { "hardware/cmsdk_mcu_pin_mux.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_pin_mux.v" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574053470360 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[14\]~synth " "Converted tri-state buffer \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[14\]~synth\" feeding internal logic into a wire" {  } { { "hardware/cmsdk_mcu_pin_mux.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_pin_mux.v" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574053470360 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[13\]~synth " "Converted tri-state buffer \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[13\]~synth\" feeding internal logic into a wire" {  } { { "hardware/cmsdk_mcu_pin_mux.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_pin_mux.v" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574053470360 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[12\]~synth " "Converted tri-state buffer \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[12\]~synth\" feeding internal logic into a wire" {  } { { "hardware/cmsdk_mcu_pin_mux.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_pin_mux.v" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574053470360 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[11\]~synth " "Converted tri-state buffer \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[11\]~synth\" feeding internal logic into a wire" {  } { { "hardware/cmsdk_mcu_pin_mux.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_pin_mux.v" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574053470360 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[10\]~synth " "Converted tri-state buffer \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[10\]~synth\" feeding internal logic into a wire" {  } { { "hardware/cmsdk_mcu_pin_mux.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_pin_mux.v" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574053470360 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[9\]~synth " "Converted tri-state buffer \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[9\]~synth\" feeding internal logic into a wire" {  } { { "hardware/cmsdk_mcu_pin_mux.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_pin_mux.v" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574053470360 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[8\]~synth " "Converted tri-state buffer \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[8\]~synth\" feeding internal logic into a wire" {  } { { "hardware/cmsdk_mcu_pin_mux.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_pin_mux.v" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574053470360 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[7\]~synth " "Converted tri-state buffer \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[7\]~synth\" feeding internal logic into a wire" {  } { { "hardware/cmsdk_mcu_pin_mux.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_pin_mux.v" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574053470360 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[6\]~synth " "Converted tri-state buffer \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[6\]~synth\" feeding internal logic into a wire" {  } { { "hardware/cmsdk_mcu_pin_mux.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_pin_mux.v" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574053470360 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[5\]~synth " "Converted tri-state buffer \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[5\]~synth\" feeding internal logic into a wire" {  } { { "hardware/cmsdk_mcu_pin_mux.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_pin_mux.v" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574053470360 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[4\]~synth " "Converted tri-state buffer \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[4\]~synth\" feeding internal logic into a wire" {  } { { "hardware/cmsdk_mcu_pin_mux.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_pin_mux.v" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574053470360 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[3\]~synth " "Converted tri-state buffer \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[3\]~synth\" feeding internal logic into a wire" {  } { { "hardware/cmsdk_mcu_pin_mux.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_pin_mux.v" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574053470360 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[2\]~synth " "Converted tri-state buffer \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[2\]~synth\" feeding internal logic into a wire" {  } { { "hardware/cmsdk_mcu_pin_mux.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_pin_mux.v" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574053470360 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[1\]~synth " "Converted tri-state buffer \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[1\]~synth\" feeding internal logic into a wire" {  } { { "hardware/cmsdk_mcu_pin_mux.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_pin_mux.v" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574053470360 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[0\]~synth " "Converted tri-state buffer \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|P0\[0\]~synth\" feeding internal logic into a wire" {  } { { "hardware/cmsdk_mcu_pin_mux.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_pin_mux.v" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574053470360 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 1 1574053470360 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1574053550916 ""}
{ "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND_HDR" "" "Reduced the following open-drain buffers that are fed by GND" { { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|TDO TDO " "Reduced fanout from the always-enabled open-drain buffer \"cmsdk_mcu:u_cmsdk_mcu\|cmsdk_mcu_pin_mux:u_pin_mux\|TDO\" to the output pin \"TDO\" to GND" {  } { { "hardware/cmsdk_mcu_pin_mux.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_mcu_pin_mux.v" 78 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 2 1574053558528 ""}  } {  } 0 13030 "Reduced the following open-drain buffers that are fed by GND" 0 0 "Analysis & Synthesis" 0 2 1574053558528 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "NRST VCC " "Pin \"NRST\" is stuck at VCC" {  } { { "hardware/M0_Simulation.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/M0_Simulation.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574053612576 "|M0_Simulation|NRST"} { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "hardware/M0_Simulation.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/M0_Simulation.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574053612576 "|M0_Simulation|TDO"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574053612576 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574053617014 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "133190 " "133190 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574053622566 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/output_files/M0_Simulation.map.smsg " "Generated suppressed messages file D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/output_files/M0_Simulation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053625743 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574053625914 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053625914 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nTRST " "No output dependent on input pin \"nTRST\"" {  } { { "hardware/M0_Simulation.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/M0_Simulation.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574053629309 "|M0_Simulation|nTRST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "hardware/M0_Simulation.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/M0_Simulation.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574053629309 "|M0_Simulation|TDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWDIOTMS " "No output dependent on input pin \"SWDIOTMS\"" {  } { { "hardware/M0_Simulation.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/M0_Simulation.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574053629309 "|M0_Simulation|SWDIOTMS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWCLKTCK " "No output dependent on input pin \"SWCLKTCK\"" {  } { { "hardware/M0_Simulation.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/M0_Simulation.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574053629309 "|M0_Simulation|SWCLKTCK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574053629309 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574053629309 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574053629309 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574053629309 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574053629309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7094 " "Peak virtual memory: 7094 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574053629354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 14:07:09 2019 " "Processing ended: Mon Nov 18 14:07:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574053629354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:13 " "Elapsed time: 00:08:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574053629354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:29 " "Total CPU time (on all processors): 00:08:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574053629354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053629354 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1574053631148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574053631155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 14:07:10 2019 " "Processing started: Mon Nov 18 14:07:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574053631155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1574053631155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off M0_Simulation -c M0_Simulation " "Command: quartus_fit --read_settings_files=off --write_settings_files=off M0_Simulation -c M0_Simulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1574053631155 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1574053631335 ""}
{ "Info" "0" "" "Project  = M0_Simulation" {  } {  } 0 0 "Project  = M0_Simulation" 0 0 "Fitter" 0 0 1574053631336 ""}
{ "Info" "0" "" "Revision = M0_Simulation" {  } {  } 0 0 "Revision = M0_Simulation" 0 0 "Fitter" 0 0 1574053631336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1574053632706 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1574053632707 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "M0_Simulation 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"M0_Simulation\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574053632727 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574053632811 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574053632811 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574053633326 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1574053633350 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1574053633545 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 7 " "No exact pin location assignment(s) for 7 pins of 7 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1574053633742 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1574053643576 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574053643629 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1574053643633 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574053643633 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574053643634 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1574053643634 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1574053643634 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1574053643634 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1574053643634 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1574053643634 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574053643634 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574053643639 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "M0_Simulation.sdc " "Synopsys Design Constraints File file not found: 'M0_Simulation.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1574053649264 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1574053649264 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1574053649264 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "u_cmsdk_clkreset\|CLK~0\|dataa " "Node \"u_cmsdk_clkreset\|CLK~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574053649264 ""} { "Warning" "WSTA_SCC_NODE" "u_cmsdk_clkreset\|CLK~0\|combout " "Node \"u_cmsdk_clkreset\|CLK~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574053649264 ""}  } { { "hardware/cmsdk_clkreset.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_clkreset.v" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574053649264 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1574053649265 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1574053649265 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1574053649265 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1574053649266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1574053649271 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1574053649378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574053662225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1574053674757 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1574053675413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574053675413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1574053676538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y70 X10_Y81 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y70 to location X10_Y81" {  } { { "loc" "" { Generic "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y70 to location X10_Y81"} { { 12 { 0 ""} 0 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1574053680101 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1574053680101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1574053682160 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1574053682160 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1574053682160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574053682162 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.80 " "Total time spent on timing analysis during the Fitter is 0.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1574053683250 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574053683292 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574053683571 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574053683571 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574053683825 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574053685779 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/output_files/M0_Simulation.fit.smsg " "Generated suppressed messages file D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/output_files/M0_Simulation.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1574053686023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6807 " "Peak virtual memory: 6807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574053687315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 14:08:07 2019 " "Processing ended: Mon Nov 18 14:08:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574053687315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574053687315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:20 " "Total CPU time (on all processors): 00:02:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574053687315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574053687315 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1574053689997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574053690003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 14:08:09 2019 " "Processing started: Mon Nov 18 14:08:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574053690003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1574053690003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off M0_Simulation -c M0_Simulation " "Command: quartus_asm --read_settings_files=off --write_settings_files=off M0_Simulation -c M0_Simulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1574053690003 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1574053691803 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1574053698408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574053699872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 14:08:19 2019 " "Processing ended: Mon Nov 18 14:08:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574053699872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574053699872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574053699872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1574053699872 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1574053700848 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1574053701500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574053701506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 14:08:21 2019 " "Processing started: Mon Nov 18 14:08:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574053701506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1574053701506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta M0_Simulation -c M0_Simulation " "Command: quartus_sta M0_Simulation -c M0_Simulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1574053701506 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1574053701654 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1574053703918 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1574053703918 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574053703973 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574053703973 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "M0_Simulation.sdc " "Synopsys Design Constraints File file not found: 'M0_Simulation.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1574053704450 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1574053704450 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1574053704452 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "u_cmsdk_clkreset\|CLK~0\|dataf " "Node \"u_cmsdk_clkreset\|CLK~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574053704452 ""} { "Warning" "WSTA_SCC_NODE" "u_cmsdk_clkreset\|CLK~0\|combout " "Node \"u_cmsdk_clkreset\|CLK~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574053704452 ""}  } { { "hardware/cmsdk_clkreset.v" "" { Text "D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/hardware/cmsdk_clkreset.v" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1574053704452 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1574053704453 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1574053704453 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1574053704453 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1574053704453 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1574053704461 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1574053704465 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574053704472 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574053704489 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574053704495 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574053704501 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574053704507 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574053704509 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574053704509 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574053704545 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574053705278 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1574053706244 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1574053706244 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1574053706245 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1574053706245 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574053706254 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574053706261 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574053706267 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574053706273 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574053706279 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574053706279 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1574053706282 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574053706492 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574053707123 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1574053707155 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1574053707155 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1574053707157 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1574053707157 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574053707165 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574053707172 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574053707179 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574053707186 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574053707186 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574053707191 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1574053707344 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1574053707344 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1574053707346 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1574053707346 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574053707352 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574053707357 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574053707364 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574053707369 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574053707370 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574053708550 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574053708551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5171 " "Peak virtual memory: 5171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574053708776 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 14:08:28 2019 " "Processing ended: Mon Nov 18 14:08:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574053708776 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574053708776 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574053708776 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1574053708776 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1574053709927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574053709934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 14:08:29 2019 " "Processing started: Mon Nov 18 14:08:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574053709934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1574053709934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off M0_Simulation -c M0_Simulation " "Command: quartus_eda --read_settings_files=off --write_settings_files=off M0_Simulation -c M0_Simulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1574053709934 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1574053712299 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1574053712325 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "M0_Simulation.vo D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/simulation/modelsim/ simulation " "Generated file M0_Simulation.vo in folder \"D:/Verilog/EECE490_Assignment/Assignment_3/Luo_Hua_Yu/AHB_Register/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1574053712430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574053712479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 14:08:32 2019 " "Processing ended: Mon Nov 18 14:08:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574053712479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574053712479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574053712479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1574053712479 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 131 s " "Quartus Prime Full Compilation was successful. 0 errors, 131 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1574053713187 ""}
