# MiniRISC-V
Single core processor implementing user level instruction of RISC-V 32I instruction set.
5 stage pipline.

1. Design source files are in the directory: MiniRISC-V/sources
2. Testbenches are in the directory: MiniRISC-V/sim_1/new
3. Instruction memory is a VIVADO 
