Release 10.1.03 - par K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Thu Jul 28 11:32:22 2011

  SmartGuide Results
  ------------------
  This section describes the guide results after invoking the Router. This
  report accurately reflects the differences between the input design
  and the guide design.

  Number of Components in the input design    |  15722
    Number of guided Components               |  14850 out of  15722  94.5%
    Number of re-implemented Components       |    706 out of  15722   4.5%
    Number of new/changed Components          |    166 out of  15722   1.1%
  Number of Nets in the input design          |  41562
    Number of guided Nets                     |  34687 out of  41562  83.5%
    Number of partially guided Nets           |   3150 out of  41562   7.6%
    Number of re-routed Nets                  |   3285 out of  41562   7.9%
    Number of new/changed Nets                |    440 out of  41562   1.1%


The following Components were re-implemented.
---------------------------------------------
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(28)0 : SLICE_X82Y36.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N8 : SLICE_X83Y41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)22 : SLICE_X82Y44.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB : SLICE_X83Y40.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_acked : SLICE_X80Y48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(0) : SLICE_X84Y57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(2) : SLICE_X83Y57.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(12) : SLICE_X83Y94.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(14) : SLICE_X83Y95.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(20) : SLICE_X83Y96.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(18) : SLICE_X83Y97.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt(3) : SLICE_X52Y146.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N21 : SLICE_X86Y43.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N96 : SLICE_X94Y42.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_addr_a(2) : SLICE_X82Y48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/merge_update : SLICE_X83Y49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(19)8 : SLICE_X84Y50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(2) : SLICE_X87Y53.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(4) : SLICE_X82Y55.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(14) : SLICE_X88Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr : SLICE_X85Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(6) : SLICE_X84Y64.
 nf2_core/core_256kb_0_reg_rd_data(347) : SLICE_X24Y104.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(8) : SLICE_X84Y99.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/wr_addr_q<0> : SLICE_X84Y167.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/wr_addr_q<2> : SLICE_X84Y166.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(4) : SLICE_X87Y36.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_b(0) : SLICE_X74Y39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(6) : SLICE_X97Y32.
 nf2_core/user_data_path/output_queues/stored_pkt_total_word_length(6) : SLICE_X80Y51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(1) : SLICE_X92Y44.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(10) : SLICE_X85Y56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_a_delayed_or0000 :
SLICE_X84Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(6) : SLICE_X84Y66.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ack : SLICE_X85Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)13 : SLICE_X86Y36.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)13 : SLICE_X85Y40.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg(4) : SLICE_X80Y38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)13 : SLICE_X84Y40.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)41 : SLICE_X86Y44.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(14) : SLICE_X86Y45.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(4) : SLICE_X86Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_a : SLICE_X89Y38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_a(0)5_1 : SLICE_X88Y38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)13 : SLICE_X86Y39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_a : SLICE_X87Y45.
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_ack : SLICE_X86Y47.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(5) : SLICE_X83Y43.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)41 : SLICE_X87Y44.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(14) : SLICE_X87Y46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N92 : SLICE_X87Y54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_a_delayed : SLICE_X87Y65.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/queue_0 : SLICE_X87Y68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(1) : SLICE_X87Y69.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_lookup_done : SLICE_X87Y75.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(38) : SLICE_X87Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(13) : SLICE_X88Y39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a(6) : SLICE_X92Y39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_a : SLICE_X87Y37.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(15) : SLICE_X87Y47.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(13) : SLICE_X88Y43.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_and0000 : SLICE_X88Y46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(13) : SLICE_X89Y54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(1) : SLICE_X85Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(13) : SLICE_X88Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)7 : SLICE_X73Y43.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt(0) : SLICE_X50Y146.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)13 : SLICE_X89Y37.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(14) : SLICE_X85Y38.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(3) : SLICE_X89Y39.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(18) : SLICE_X88Y41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_b(0) : SLICE_X91Y45.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(0) : SLICE_X92Y42.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(1) : SLICE_X87Y48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(12) : SLICE_X89Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(18) : SLICE_X91Y38.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_done : SLICE_X90Y74.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta(1) : SLICE_X52Y147.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.
gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp36x36.ram : RAMB16_X0Y13.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.
gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x36.ram : RAMB16_X0Y12.
 nf2_core/core_256kb_0_reg_rd_wr_L(15) : SLICE_X35Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(0) : SLICE_X90Y37.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(6) : SLICE_X88Y42.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_b(0) : SLICE_X91Y43.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(11) : SLICE_X88Y44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(10) : SLICE_X84Y53.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/rd_ptr(1) : SLICE_X91Y75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N25 : SLICE_X68Y63.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N283 : SLICE_X93Y162.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(0) : SLICE_X89Y40.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(8) : SLICE_X89Y43.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG3 : SLICE_X41Y8.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG3 : SLICE_X8Y4.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG3 : SLICE_X84Y6.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG3 : SLICE_X66Y13.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(3) : SLICE_X0Y121.
 nf2_core/core_256kb_0_reg_wr_data(396) : SLICE_X0Y122.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(13) : SLICE_X42Y118.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N12971 : SLICE_X91Y166.
 nf2_core/core_reg_rd_data(31) : SLICE_X14Y132.
 nf2_core/core_reg_rd_data(25) : SLICE_X14Y134.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N263 : SLICE_X94Y160.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N289 : SLICE_X94Y162.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N274 : SLICE_X94Y163.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd10 : SLICE_X94Y164.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(0) : SLICE_X71Y44.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(10) : SLICE_X2Y121.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(2) : SLICE_X2Y116.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(3) : SLICE_X2Y118.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(6) : SLICE_X2Y120.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/_or0000 : SLICE_X14Y130.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<2> : SLICE_X2Y100.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(24) : SLICE_X94Y74.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(1) : SLICE_X1Y120.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(9) : SLICE_X0Y120.
 nf2_core/core_256kb_0_reg_addr(194) : SLICE_X1Y123.
 nf2_core/core_reg_rd_data(13) : SLICE_X8Y118.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(14) : SLICE_X52Y126.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(16) : SLICE_X54Y123.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(18) : SLICE_X54Y122.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<6> : SLICE_X1Y100.
 nf2_core/core_256kb_0_reg_addr(198) : SLICE_X2Y126.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_not0001 :
SLICE_X24Y28.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_not0001 :
SLICE_X91Y7.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_not0001 :
SLICE_X14Y39.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N621 : SLICE_X38Y84.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(54) : SLICE_X96Y74.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(70) : SLICE_X96Y75.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(2)47 : SLICE_X47Y99.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_req_d1 : SLICE_X3Y121.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(3)47 : SLICE_X37Y83.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(4)47 : SLICE_X33Y80.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(4)47 : SLICE_X47Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a(2) : SLICE_X82Y39.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_not0001 : SLICE_X118Y19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N171 : SLICE_X86Y37.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(22) : SLICE_X54Y124.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(30) : SLICE_X54Y127.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(31) : SLICE_X52Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(7) : SLICE_X96Y34.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/ram_full_fb_i : SLICE_X10Y100.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000<4> :
SLICE_X6Y10.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(38) : SLICE_X7Y116.
 nf2_core/user_data_path/output_queues/stored_pkt_total_word_length(7) : SLICE_X71Y60.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.aligned64 : SLICE_X14Y131.
 nf2_core/sram_reg_addr(14) : SLICE_X11Y99.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_reg<1> : SLICE_X54Y125.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N272 : SLICE_X6Y60.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N272 : SLICE_X18Y46.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N272 : SLICE_X45Y15.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N272 : SLICE_X6Y56.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/tx_pkt_byte_cnt(6) : SLICE_X9Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data(11) :
SLICE_X67Y46.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(8) : SLICE_X52Y127.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr(0) : SLICE_X53Y127.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)63 :
SLICE_X67Y104.
 nf2_core/device_id_reg/Mrom__varindex000014_f5 : SLICE_X3Y124.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(1)133 : SLICE_X77Y126.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(8) : SLICE_X10Y102.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(6) : SLICE_X13Y100.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(0) : SLICE_X22Y107.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(1) : SLICE_X13Y105.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(2) : SLICE_X35Y109.
 nf2_core/core_256kb_0_reg_rd_wr_L(10) : SLICE_X34Y66.
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_data(5) : SLICE_X55Y114.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(6) : SLICE_X32Y113.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(7) : SLICE_X38Y89.
 nf2_core/user_data_path/udp_reg_data_in(26) : SLICE_X60Y72.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(6) : SLICE_X11Y98.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N53 : SLICE_X40Y91.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N721 : SLICE_X31Y82.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/tx_pkt_byte_cnt(2) : SLICE_X8Y117.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_or0000 : SLICE_X47Y93.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_ack : SLICE_X84Y47.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(4) : SLICE_X8Y114.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/tx_pkt_byte_cnt(0) : SLICE_X8Y115.
 nf2_core/sram_reg_wr_data(12) : SLICE_X8Y116.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<0> : SLICE_X12Y114.
 nf2_core/wr_0_data(3) : SLICE_X35Y62.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/byte_count(0) : SLICE_X14Y138.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/N24 : SLICE_X14Y139.
 nf2_core/core_256kb_0_reg_addr(190) : SLICE_X14Y140.
 nf2_core/nf2_reg_grp_u/cpu_wr_data(20) : SLICE_X15Y140.
 nf2_core/cpci_reg_rd_data(7) : SLICE_X15Y142.
 nf2_core/nf2_reg_grp_u/cpu_wr_data(10) : SLICE_X15Y143.
 nf2_core/core_256kb_0_reg_addr(78) : SLICE_X15Y144.
 nf2_core/cpci_reg_rd_data(8) : SLICE_X15Y131.
 nf2_core/core_256kb_0_reg_addr(188) : SLICE_X15Y132.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N361 : SLICE_X59Y168.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/byte_count(1) : SLICE_X15Y139.
 nf2_core/nf2_reg_grp_u/cpu_wr_data(31) : SLICE_X14Y142.
 nf2_core/nf2_reg_grp_u/cpu_wr_data(21) : SLICE_X14Y143.
 nf2_core/cpci_reg_rd_data(4) : SLICE_X14Y144.
 nf2_core/core_256kb_0_reg_rd_data(270) : SLICE_X14Y145.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_stored_reg_req_cmp_eq0000 : SLICE_X81Y49.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N329 : SLICE_X72Y172.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_pkt_sent_delta : SLICE_X42Y155.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(30) : SLICE_X14Y133.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(6) : SLICE_X52Y125.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<4> : SLICE_X23Y129.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<6> : SLICE_X22Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_req_cmp_eq0000 : SLICE_X81Y48.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(22) : SLICE_X22Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)41_2 : SLICE_X83Y37.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)41_2 : SLICE_X84Y39.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_or0000 : SLICE_X23Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)41_2 : SLICE_X86Y41.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<0> : SLICE_X23Y128.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_not0001 :
SLICE_X0Y35.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_13_xor0000_xo<4> :
SLICE_X124Y15.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM : SLICE_X32Y8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)41_2 : SLICE_X85Y43.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER : SLICE_X17Y44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(3) :
SLICE_X103Y2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(8) :
SLICE_X93Y22.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(3)14_SW0_2 : SLICE_X83Y88.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N11669 : SLICE_X93Y164.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N11667 : SLICE_X93Y165.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(20) :
SLICE_X115Y8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(22)31 : SLICE_X66Y47.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N11665 : SLICE_X93Y166.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N11663 : SLICE_X93Y167.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N11661 : SLICE_X93Y168.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N389 : SLICE_X98Y8.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N11659 : SLICE_X93Y169.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N11657 : SLICE_X93Y170.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N556 : SLICE_X93Y171.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N305 : SLICE_X72Y3.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N305 : SLICE_X113Y12.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(0)13_2 : SLICE_X82Y79.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(0)39_1 : SLICE_X45Y69.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(2)13_2 : SLICE_X70Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)91 : SLICE_X84Y52.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(4)13_2 : SLICE_X80Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)41_2 : SLICE_X89Y47.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(3)39_1 : SLICE_X51Y67.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(5)13_2 : SLICE_X71Y67.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(6)13_2 : SLICE_X114Y58.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)10 :
SLICE_X64Y114.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N76 : SLICE_X62Y135.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(7)14_2 : SLICE_X95Y73.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)10 :
SLICE_X63Y124.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)9 :
SLICE_X52Y129.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)10 :
SLICE_X64Y115.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)10 :
SLICE_X50Y133.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)9 :
SLICE_X64Y112.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_not0001 : SLICE_X29Y0.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_not0001 : SLICE_X113Y13.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd1 : SLICE_X15Y138.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_nxt(5)8_2 : SLICE_X102Y164.
 nf2_core/core_256kb_0_reg_addr(160) : SLICE_X31Y80.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Eqn_031_2 : SLICE_X35Y159.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Eqn_031_2 : SLICE_X39Y58.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Eqn_031_2 : SLICE_X50Y151.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N26 : SLICE_X73Y114.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(11)9 : SLICE_X58Y77.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(12)9 : SLICE_X47Y80.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(13)9 : SLICE_X52Y79.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(18)9 : SLICE_X49Y101.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<3> :
SLICE_X109Y142.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<1> :
SLICE_X125Y61.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DATA<7> : SLICE_X45Y66.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)9 :
SLICE_X67Y115.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)9 :
SLICE_X62Y130.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)9 :
SLICE_X67Y125.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 : SLICE_X123Y12.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(2)9 : SLICE_X4Y47.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(4)9 : SLICE_X48Y72.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(5)9 : SLICE_X40Y69.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_and000032 :
SLICE_X117Y18.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N14 : SLICE_X6Y72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)41 : SLICE_X86Y40.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(17) : SLICE_X64Y118.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(9) : SLICE_X22Y70.
 nf2_core/user_data_path/output_queues/oq_regs/addr(4) : SLICE_X83Y48.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_not0001 : SLICE_X43Y93.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_PRE_REG48 :
SLICE_X6Y5.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(64) : SLICE_X33Y91.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_1(19)1_2 : SLICE_X119Y134.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000012 :
SLICE_X1Y19.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000025 :
SLICE_X1Y20.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000054 :
SLICE_X1Y21.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000054 :
SLICE_X14Y11.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000054 :
SLICE_X41Y4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_6_not000126_SW0_1 : SLICE_X54Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)49_2 : SLICE_X72Y54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)41_2 : SLICE_X87Y39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_b_and000051_2 :
SLICE_X80Y36.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6<3> : SLICE_X55Y26.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8<0> : SLICE_X91Y81.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8<1> : SLICE_X92Y81.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N237 : SLICE_X65Y141.
 nf2_core/core_256kb_0_reg_wr_data(482) : SLICE_X33Y89.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0
000_cy<6> : SLICE_X6Y45.
 nf2_core/core_256kb_0_reg_wr_data(484) : SLICE_X31Y90.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0
000_cy<6> : SLICE_X78Y9.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(68) : SLICE_X30Y90.
 nf2_core/core_256kb_0_reg_addr(226) : SLICE_X33Y99.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0
000_cy<6> : SLICE_X15Y55.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N181 : SLICE_X73Y143.
 nf2_core/core_256kb_0_reg_wr_data(33) : SLICE_X7Y76.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_199(11) : SLICE_X41Y146.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_199(11) : SLICE_X4Y77.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_199(11) : SLICE_X48Y137.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)48_2 :
SLICE_X62Y132.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)48_2 :
SLICE_X61Y129.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)48_2 :
SLICE_X73Y123.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)48_2 :
SLICE_X62Y133.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)76_2 :
SLICE_X60Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)41 : SLICE_X87Y49.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)48_2 :
SLICE_X61Y130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)41_2 : SLICE_X84Y41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)95 : SLICE_X91Y50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)95 : SLICE_X88Y53.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_cmp_eq000012 :
SLICE_X3Y30.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_cmp_eq000025 :
SLICE_X1Y27.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/N17 : SLICE_X42Y29.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)37 : SLICE_X87Y52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(0
) : SLICE_X87Y23.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_req_out_or0000 : SLICE_X63Y129.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_INT :
SLICE_X110Y20.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/INT_BACK_OFF_TIME<6> : SLICE_X102Y9.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_23_xor0000_xo<1> :
SLICE_X122Y12.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)186 :
SLICE_X67Y111.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)151 :
SLICE_X64Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)91 : SLICE_X87Y43.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)125 :
SLICE_X62Y138.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)41_2 : SLICE_X85Y41.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next(3)123_2 : SLICE_X47Y69.
 nf2_core/core_256kb_0_reg_addr(162) : SLICE_X35Y80.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1 :
SLICE_X13Y41.
 nf2_core/core_256kb_0_reg_rd_data(450) : SLICE_X30Y81.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1 :
SLICE_X22Y56.
 nf2_core/core_256kb_0_reg_wr_data(348) : SLICE_X33Y92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)86 : SLICE_X82Y49.
 nf2_core/udp_reg_rd_data(3) : SLICE_X33Y88.
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(1) : SLICE_X27Y105.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(4) : SLICE_X31Y97.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(9) : SLICE_X2Y70.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000327_SW0/O : SLICE_X132Y62.
 nf2_core/core_256kb_0_reg_wr_data(462) : SLICE_X33Y113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_4_not000135_2 : SLICE_X48Y62.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_2 : SLICE_X40Y21.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(15)13_2 : SLICE_X84Y91.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(14)39_1 : SLICE_X64Y82.
 rgmii_2_io/gmii_rxd_reg(5) : SLICE_X62Y5.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(16)13_2 : SLICE_X83Y70.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(16)39_1 : SLICE_X83Y91.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)243_2 :
SLICE_X67Y118.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(18)13_2 : SLICE_X69Y67.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(18)39_1 : SLICE_X73Y68.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/co
unter_not0001 : SLICE_X64Y10.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/co
unter_not0001 : SLICE_X26Y3.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift1 :
SLICE_X8Y0.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift1 :
SLICE_X119Y36.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift2 :
SLICE_X9Y0.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift2 :
SLICE_X115Y34.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift3 :
SLICE_X9Y8.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift3 :
SLICE_X110Y32.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift4 :
SLICE_X8Y17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)37 : SLICE_X83Y52.
 nf2_core/udp_reg_rd_data(4) : SLICE_X33Y98.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift4 :
SLICE_X105Y27.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift4 :
SLICE_X15Y26.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift5 :
SLICE_X7Y20.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift5 :
SLICE_X95Y20.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift6 :
SLICE_X7Y25.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(26) : SLICE_X36Y135.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift6 :
SLICE_X87Y14.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift7 :
SLICE_X4Y30.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)41_2 : SLICE_X83Y42.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)33 :
SLICE_X65Y124.
 nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter(0) : SLICE_X33Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)86 : SLICE_X80Y57.
 nf2_core/wr_0_data(16) : SLICE_X33Y60.
 rgmii_1_io/rgmii_rxd_reg(1) : SLICE_X12Y0.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_199(10) : SLICE_X41Y150.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg(2) : SLICE_X37Y80.
 nf2_core/mac_groups[3].nf2_mac_grp/disable_crc_gen : SLICE_X35Y93.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(2)14_SW0_2 : SLICE_X82Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_b : SLICE_X70Y61.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_not0001 : SLICE_X2Y33.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(0)208 : SLICE_X38Y90.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(1)162 : SLICE_X47Y97.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta(1) : SLICE_X39Y86.
 nf2_core/core_256kb_0_reg_rd_data(451) : SLICE_X33Y83.
 nf2_core/core_256kb_0_reg_rd_data(424) : SLICE_X35Y115.
 nf2_core/core_256kb_0_reg_rd_data(489) : SLICE_X26Y104.
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(5) : SLICE_X39Y81.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N45 : SLICE_X36Y85.
 nf2_core/core_256kb_0_reg_wr_data(334) : SLICE_X37Y82.
 nf2_core/core_256kb_0_reg_wr_data(338) : SLICE_X37Y84.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Result<4> : SLICE_X112Y10.
 nf2_core/core_256kb_0_reg_rd_data(60) : SLICE_X15Y130.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<4> : SLICE_X39Y125.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<0> :
SLICE_X39Y156.
 nf2_core/core_256kb_0_reg_rd_data(481) : SLICE_X38Y91.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/wr_rst_d1 : SLICE_X36Y89.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg(2) : SLICE_X41Y92.
 nf2_core/core_256kb_0_reg_wr_data(282) : SLICE_X38Y153.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<
5> : SLICE_X38Y150.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i : SLICE_X36Y84.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(2) : SLICE_X39Y80.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(31) : SLICE_X38Y149.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(31) : SLICE_X42Y142.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(4) :
SLICE_X74Y20.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(30) : SLICE_X36Y149.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_reg<0> : SLICE_X39Y128.
 nf2_core/cpu_q_dma_rd_data(0)(22) : SLICE_X41Y126.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(30) : SLICE_X42Y139.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(25) : SLICE_X38Y151.
 nf2_core/nf2_reg_grp_u/cpu_wr_data(26) : SLICE_X14Y137.
 nf2_core/nf2_reg_grp_u/cpu_wr_data(29) : SLICE_X15Y141.
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_tx_dvld : SLICE_X15Y137.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(26) : SLICE_X42Y144.
 nf2_core/cpu_q_dma_rd_ctrl(0)(2) : SLICE_X37Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b : SLICE_X91Y49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)82 : SLICE_X78Y44.
 nf2_core/nf2_reg_grp_u/cpu_rd_data(0) : SLICE_X8Y98.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<0> :
SLICE_X40Y138.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<2> :
SLICE_X41Y152.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
: SLICE_X42Y153.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(16) : SLICE_X91Y44.
 nf2_core/user_data_path/udp_reg_master/count(3) : SLICE_X45Y91.
 nf2_core/user_data_path/output_queues/remove_pkt/header_parse_state : SLICE_X33Y82.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_empty : SLICE_X46Y73.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(24) : SLICE_X46Y72.
 nf2_core/nf2_reg_grp_u/cpu_rd_data(1) : SLICE_X31Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)79 : SLICE_X83Y46.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr(2) : SLICE_X45Y72.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i : SLICE_X43Y95.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N31 : SLICE_X46Y92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N27 : SLICE_X81Y46.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_addr(0) : SLICE_X42Y137.
 nf2_core/user_data_path/udp_reg_master/count_mux0000(2)13 : SLICE_X42Y92.
 nf2_core/user_data_path/udp_reg_master/count(2) : SLICE_X46Y93.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i : SLICE_X45Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_wr_data(16) : SLICE_X85Y46.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(16) : SLICE_X44Y85.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<6>
: SLICE_X47Y84.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(8)48 : SLICE_X46Y96.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<0> : SLICE_X19Y126.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<2> : SLICE_X19Y127.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<4> : SLICE_X19Y128.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<6> : SLICE_X19Y129.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<8> : SLICE_X19Y130.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<0> : SLICE_X55Y120.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<2> : SLICE_X55Y121.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<4> : SLICE_X55Y122.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<6> : SLICE_X55Y123.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<8> : SLICE_X55Y124.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<0> : SLICE_X34Y128.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<2> : SLICE_X34Y129.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<4> : SLICE_X34Y130.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<6> : SLICE_X34Y131.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<8> : SLICE_X34Y132.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<0> : SLICE_X13Y114.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<2> : SLICE_X13Y115.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<4> : SLICE_X13Y116.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<6> : SLICE_X13Y117.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<8> : SLICE_X13Y118.
 nf2_core/user_data_path/udp_reg_master/N4 : SLICE_X47Y96.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<0> :
SLICE_X52Y80.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr(1) : SLICE_X53Y125.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(22) : SLICE_X52Y124.
 nf2_core/cpu_q_dma_rd_ctrl(3)(1) : SLICE_X54Y126.
 nf2_core/cpu_q_dma_rd_data(3)(23) : SLICE_X53Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_b : SLICE_X87Y42.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_update_a : SLICE_X72Y44.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_byte_cnt(10) : SLICE_X53Y122.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr(2) : SLICE_X53Y126.
 nf2_core/cpu_q_dma_rd_data(3)(14) : SLICE_X55Y125.
 nf2_core/user_data_path/output_queues/removed_pkt_total_word_length(3) : SLICE_X56Y51.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_reg_ack : SLICE_X85Y47.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(0) : SLICE_X77Y91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N42 : SLICE_X61Y55.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_d1(2) :
SLICE_X59Y72.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin<4> :
SLICE_X38Y152.
 nf2_core/user_data_path/output_queues/store_pkt/store_state(5) : SLICE_X66Y55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N46 : SLICE_X75Y48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)13 : SLICE_X74Y52.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(27)19 :
SLICE_X79Y111.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_7_0 :
SLICE_X65Y68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(30) : SLICE_X56Y52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(25) : SLICE_X61Y54.
 nf2_core/user_data_path/oq_in_reg_data(4) : SLICE_X61Y72.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in(14) :
SLICE_X61Y73.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N102 : SLICE_X76Y168.
 nf2_core/cpci_reg_rd_data(1) : SLICE_X15Y136.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N70 : SLICE_X62Y48.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta : SLICE_X45Y92.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU166_2 : SLICE_X58Y168.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(0) : SLICE_X64Y47.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N50 : SLICE_X85Y37.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/wr_update_a_delayed : SLICE_X63Y49.
 nf2_core/user_data_path/output_queues/oq_regs/reg_rd_wr_L_held : SLICE_X64Y69.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd2 : SLICE_X14Y136.
 nf2_core/in_data(2)(19) : SLICE_X91Y77.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N29 : SLICE_X65Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)31 : SLICE_X72Y39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(5) : SLICE_X87Y38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(15) :
SLICE_X69Y45.
 nf2_core/user_data_path/output_queues/pkt_dropped : SLICE_X64Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(3) : SLICE_X66Y52.
 nf2_core/user_data_path/output_queues/store_pkt/store_state(1) : SLICE_X66Y50.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(0) : SLICE_X67Y56.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(11) : SLICE_X73Y109.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(26) : SLICE_X65Y116.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_rd : SLICE_X46Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(1) : SLICE_X63Y46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(2) : SLICE_X87Y51.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID : SLICE_X67Y75.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_rd_wr_L_held : SLICE_X53Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_req_cmp_eq0000 : SLICE_X92Y47.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(23) : SLICE_X71Y55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(31)8 : SLICE_X71Y61.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)159 :
SLICE_X74Y124.
 nf2_core/user_data_path/op_lut_in_reg_addr(4) : SLICE_X70Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(23) :
SLICE_X80Y39.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(12) : SLICE_X72Y58.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(0) : SLICE_X75Y117.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N282 : SLICE_X94Y161.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N35 : SLICE_X69Y72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(1) : SLICE_X74Y45.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_a : SLICE_X71Y46.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(31) : SLICE_X70Y58.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(9) : SLICE_X70Y57.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(26) : SLICE_X68Y59.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(3) : SLICE_X83Y55.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(4) : SLICE_X70Y90.
 nf2_core/user_data_path/output_port_lookup/mac_1(44) : SLICE_X69Y105.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr(1) : SLICE_X68Y111.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)151 :
SLICE_X70Y111.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/addr_good25 : SLICE_X15Y133.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(19) : SLICE_X70Y43.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N60 : SLICE_X70Y48.
 nf2_core/user_data_path/output_queues/oq_header_parser/empty : SLICE_X70Y59.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(13) : SLICE_X74Y57.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(4) : SLICE_X71Y57.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(1) : SLICE_X83Y50.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(0) : SLICE_X68Y60.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(10) : SLICE_X71Y89.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(33)10 : SLICE_X71Y92.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state(1) : SLICE_X59Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(20) :
SLICE_X72Y38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(0) : SLICE_X77Y39.
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(10) : SLICE_X73Y38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_b_lut(0) :
SLICE_X73Y40.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(0) : SLICE_X71Y39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(3) : SLICE_X72Y46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(22) :
SLICE_X72Y45.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(30) : SLICE_X71Y54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_acked : SLICE_X69Y58.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(36)10 : SLICE_X72Y90.
 nf2_core/user_data_path/output_port_lookup/mac_2(0) : SLICE_X72Y92.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(2) : SLICE_X41Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(4) :
SLICE_X72Y37.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(19) :
SLICE_X75Y42.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(20) :
SLICE_X76Y43.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_queue_en_sync : SLICE_X50Y147.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(10) : SLICE_X83Y54.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(6) : SLICE_X82Y53.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(10) : SLICE_X76Y60.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(13) : SLICE_X73Y87.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(48)10 : SLICE_X73Y88.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(56) : SLICE_X73Y90.
 nf2_core/user_data_path/output_port_lookup/mac_0(4) : SLICE_X73Y91.
 nf2_core/user_data_path/output_port_lookup/mac_0(46) : SLICE_X70Y104.
 nf2_core/user_data_path/output_port_lookup/mac_3(46) : SLICE_X73Y108.
 nf2_core/user_data_path/op_lut_in_reg_data(14) : SLICE_X72Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(22) :
SLICE_X72Y40.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_b : SLICE_X74Y42.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_b : SLICE_X74Y43.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(17) : SLICE_X74Y44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(21)0 : SLICE_X75Y46.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(30) : SLICE_X73Y44.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_byte_cnt(4) : SLICE_X74Y51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(26)0 : SLICE_X74Y53.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(19) : SLICE_X71Y59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(24) : SLICE_X73Y59.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N9 : SLICE_X60Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N74 : SLICE_X83Y35.
 nf2_core/cpu_q_dma_rd_data(3)(9) : SLICE_X53Y115.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_ack : SLICE_X79Y47.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N70 : SLICE_X82Y47.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(7) : SLICE_X90Y76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_removed_reg_acked : SLICE_X81Y41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(20) :
SLICE_X75Y43.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(21) : SLICE_X66Y39.
 nf2_core/mac_groups[2].nf2_mac_grp/disable_crc_check : SLICE_X72Y49.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/to_from_cpu : SLICE_X90Y75.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i : SLICE_X47Y83.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i : SLICE_X42Y72.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i : SLICE_X55Y88.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i : SLICE_X44Y86.
 nf2_core/user_data_path/output_port_lookup/mac_0(0) : SLICE_X75Y100.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N613 : SLICE_X75Y103.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(12) : SLICE_X75Y95.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(2) : SLICE_X71Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(30) :
SLICE_X76Y44.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(24) : SLICE_X79Y44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(15) : SLICE_X73Y58.
 nf2_core/nf2_dma/pkt_egress : SLICE_X53Y124.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(39) : SLICE_X79Y115.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N61 : SLICE_X34Y102.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q<26> : SLICE_X76Y167.
 nf2_core/core_256kb_0_reg_rd_data(128) : SLICE_X31Y100.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<9>
: SLICE_X55Y80.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_INT :
SLICE_X85Y39.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(22) : SLICE_X78Y45.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(15) : SLICE_X2Y124.
 nf2_core/user_data_path/output_port_lookup/lpm_vld : SLICE_X77Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(9) : SLICE_X76Y48.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(0) : SLICE_X77Y114.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_din(14) : SLICE_X77Y169.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(26) : SLICE_X31Y116.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB_d1 : SLICE_X78Y47.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_removed_reg_acked : SLICE_X80Y49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(20) : SLICE_X74Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(6) :
SLICE_X78Y67.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_not0001 : SLICE_X46Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a_cmp_eq00003 :
SLICE_X84Y42.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(30) : SLICE_X78Y94.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(15) : SLICE_X68Y120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(23) :
SLICE_X81Y39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(4) :
SLICE_X81Y42.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB : SLICE_X74Y46.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<8> : SLICE_X52Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(5) : SLICE_X80Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(12) : SLICE_X77Y60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(26) : SLICE_X80Y62.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_cmp_eq0011 :
SLICE_X73Y115.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(37) : SLICE_X76Y114.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(36) : SLICE_X81Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(11) :
SLICE_X82Y37.
 nf2_core/user_data_path/output_queues/removed_pkt_total_word_length(1) : SLICE_X69Y39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(29)10 : SLICE_X72Y36.
 nf2_core/user_data_path/output_queues/oq_regs/addr(2) : SLICE_X80Y44.
 nf2_core/user_data_path/output_queues/oq_regs/addr(0) : SLICE_X78Y49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)71 : SLICE_X80Y50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(21) : SLICE_X79Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(13) : SLICE_X79Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(1) :
SLICE_X80Y64.
 nf2_core/user_data_path/output_port_lookup/eth_parser/search_req : SLICE_X80Y95.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(7) : SLICE_X46Y82.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(6) : SLICE_X44Y97.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(4) : SLICE_X43Y73.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(3) : SLICE_X55Y90.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(2) : SLICE_X40Y95.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(1) : SLICE_X37Y85.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(0) : SLICE_X45Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_addr_a(2) :
SLICE_X79Y38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(30)19 : SLICE_X81Y37.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(26)0 :
SLICE_X79Y41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(23)0 : SLICE_X77Y44.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len(1) : SLICE_X75Y49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)71 : SLICE_X80Y47.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(4) : SLICE_X85Y53.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(11) : SLICE_X78Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(12) : SLICE_X82Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(14) : SLICE_X79Y61.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/ram_wr
_en_i1_REPLICA_4 : SLICE_X39Y109.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/ram_wr
_en_i1_REPLICA_5 : SLICE_X25Y123.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift1 :
SLICE_X8Y16.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000054 :
SLICE_X11Y9.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift1 :
SLICE_X24Y38.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(70) : SLICE_X31Y91.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_reg<2> : SLICE_X37Y62.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(5)39_1 : SLICE_X53Y67.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(2)39_1 : SLICE_X57Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(21) : SLICE_X59Y55.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(13)39_1 : SLICE_X64Y71.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(13) : SLICE_X64Y120.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr(0) : SLICE_X66Y102.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)76_2 :
SLICE_X66Y113.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)10 :
SLICE_X66Y115.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)10 :
SLICE_X66Y119.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)9 : SLICE_X67Y105.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(17) : SLICE_X67Y107.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(14) : SLICE_X67Y116.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)186 :
SLICE_X68Y114.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)138 :
SLICE_X68Y125.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)186 :
SLICE_X69Y114.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)243_SW0_1 :
SLICE_X69Y119.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(1)13_2 : SLICE_X70Y67.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(28) : SLICE_X70Y114.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)192 :
SLICE_X71Y113.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(12)13_2 : SLICE_X72Y69.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift7 :
SLICE_X74Y14.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(11)13_2 : SLICE_X74Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)95 : SLICE_X81Y43.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)95 : SLICE_X82Y52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)13 : SLICE_X83Y39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)41 : SLICE_X84Y43.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)41 : SLICE_X84Y44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)95 : SLICE_X84Y48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/merge_wr_data(0) : SLICE_X84Y51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)95 : SLICE_X85Y48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)95 : SLICE_X85Y49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
8) : SLICE_X86Y38.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB_d1 : SLICE_X88Y47.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(14) : SLICE_X89Y42.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/rd_preprocess_info_and00018 : SLICE_X90Y79.
 nf2_core/in_data(7)(39) : SLICE_X91Y74.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(4) : SLICE_X92Y49.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(1)14_2 : SLICE_X92Y74.


The following Components are new/changed.
-----------------------------------------
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG3 : SLICE_X41Y8.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG3 : SLICE_X8Y4.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG3 : SLICE_X84Y6.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG3 : SLICE_X66Y13.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_not0001 :
SLICE_X24Y28.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_not0001 :
SLICE_X91Y7.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_not0001 :
SLICE_X14Y39.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_not0001 : SLICE_X118Y19.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000<4> :
SLICE_X6Y10.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N272 : SLICE_X6Y60.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N272 : SLICE_X18Y46.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N272 : SLICE_X45Y15.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N272 : SLICE_X6Y56.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_not0001 :
SLICE_X0Y35.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_13_xor0000_xo<4> :
SLICE_X124Y15.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM : SLICE_X32Y8.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER : SLICE_X17Y44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(3) :
SLICE_X103Y2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(8) :
SLICE_X93Y22.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(3)14_SW0_2 : SLICE_X83Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(20) :
SLICE_X115Y8.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N389 : SLICE_X98Y8.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N305 : SLICE_X72Y3.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N305 : SLICE_X113Y12.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(0)13_2 : SLICE_X82Y79.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(0)39_1 : SLICE_X45Y69.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(2)13_2 : SLICE_X70Y62.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(4)13_2 : SLICE_X80Y82.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(3)39_1 : SLICE_X51Y67.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(5)13_2 : SLICE_X71Y67.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(6)13_2 : SLICE_X114Y58.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)10 :
SLICE_X64Y114.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N76 : SLICE_X62Y135.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(7)14_2 : SLICE_X95Y73.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)10 :
SLICE_X63Y124.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)9 :
SLICE_X52Y129.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)10 :
SLICE_X64Y115.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)10 :
SLICE_X50Y133.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)9 :
SLICE_X64Y112.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_not0001 : SLICE_X29Y0.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_not0001 : SLICE_X113Y13.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_nxt(5)8_2 : SLICE_X102Y164.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Eqn_031_2 : SLICE_X35Y159.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Eqn_031_2 : SLICE_X39Y58.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Eqn_031_2 : SLICE_X50Y151.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N26 : SLICE_X73Y114.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(11)9 : SLICE_X58Y77.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(12)9 : SLICE_X47Y80.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(13)9 : SLICE_X52Y79.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(18)9 : SLICE_X49Y101.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<3> :
SLICE_X109Y142.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<1> :
SLICE_X125Y61.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DATA<7> : SLICE_X45Y66.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)9 :
SLICE_X67Y115.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)9 :
SLICE_X62Y130.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)9 :
SLICE_X67Y125.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 : SLICE_X123Y12.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(2)9 : SLICE_X4Y47.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(4)9 : SLICE_X48Y72.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(5)9 : SLICE_X40Y69.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_and000032 :
SLICE_X117Y18.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N14 : SLICE_X6Y72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)41 : SLICE_X86Y40.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(17) : SLICE_X64Y118.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(9) : SLICE_X22Y70.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_PRE_REG48 :
SLICE_X6Y5.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_1(19)1_2 : SLICE_X119Y134.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000012 :
SLICE_X1Y19.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000025 :
SLICE_X1Y20.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000054 :
SLICE_X1Y21.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000054 :
SLICE_X14Y11.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000054 :
SLICE_X41Y4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_6_not000126_SW0_1 : SLICE_X54Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_b_and000051_2 :
SLICE_X80Y36.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6<3> : SLICE_X55Y26.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8<1> : SLICE_X92Y81.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N237 : SLICE_X65Y141.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0
000_cy<6> : SLICE_X6Y45.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0
000_cy<6> : SLICE_X78Y9.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0
000_cy<6> : SLICE_X15Y55.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N181 : SLICE_X73Y143.
 nf2_core/core_256kb_0_reg_wr_data(33) : SLICE_X7Y76.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_199(11) : SLICE_X41Y146.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_199(11) : SLICE_X4Y77.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_199(11) : SLICE_X48Y137.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)48_2 :
SLICE_X62Y132.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)48_2 :
SLICE_X61Y129.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)48_2 :
SLICE_X73Y123.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)48_2 :
SLICE_X62Y133.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)76_2 :
SLICE_X60Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)41 : SLICE_X87Y49.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)48_2 :
SLICE_X61Y130.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_cmp_eq000012 :
SLICE_X3Y30.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_cmp_eq000025 :
SLICE_X1Y27.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/N17 : SLICE_X42Y29.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(0
) : SLICE_X87Y23.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_req_out_or0000 : SLICE_X63Y129.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_INT :
SLICE_X110Y20.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/INT_BACK_OFF_TIME<6> : SLICE_X102Y9.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_23_xor0000_xo<1> :
SLICE_X122Y12.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)186 :
SLICE_X67Y111.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)151 :
SLICE_X64Y131.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)125 :
SLICE_X62Y138.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next(3)123_2 : SLICE_X47Y69.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1 :
SLICE_X13Y41.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1 :
SLICE_X22Y56.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(9) : SLICE_X2Y70.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000327_SW0/O : SLICE_X132Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_4_not000135_2 : SLICE_X48Y62.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_2 : SLICE_X40Y21.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(15)13_2 : SLICE_X84Y91.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(14)39_1 : SLICE_X64Y82.
 rgmii_2_io/gmii_rxd_reg(5) : SLICE_X62Y5.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(16)13_2 : SLICE_X83Y70.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(16)39_1 : SLICE_X83Y91.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)243_2 :
SLICE_X67Y118.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(18)13_2 : SLICE_X69Y67.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(18)39_1 : SLICE_X73Y68.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/co
unter_not0001 : SLICE_X64Y10.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/co
unter_not0001 : SLICE_X26Y3.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift1 :
SLICE_X8Y0.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift1 :
SLICE_X119Y36.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift2 :
SLICE_X9Y0.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift2 :
SLICE_X115Y34.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift3 :
SLICE_X9Y8.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift3 :
SLICE_X110Y32.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift4 :
SLICE_X8Y17.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift4 :
SLICE_X105Y27.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift4 :
SLICE_X15Y26.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift5 :
SLICE_X7Y20.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift5 :
SLICE_X95Y20.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift6 :
SLICE_X7Y25.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift6 :
SLICE_X87Y14.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift7 :
SLICE_X4Y30.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)33 :
SLICE_X65Y124.
 rgmii_1_io/rgmii_rxd_reg(1) : SLICE_X12Y0.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_199(10) : SLICE_X41Y150.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(2)14_SW0_2 : SLICE_X82Y82.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_not0001 : SLICE_X2Y33.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Result<4> : SLICE_X112Y10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(4) :
SLICE_X74Y20.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/ram_wr
_en_i1_REPLICA_4 : SLICE_X39Y109.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/ram_wr
_en_i1_REPLICA_5 : SLICE_X25Y123.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift1 :
SLICE_X8Y16.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000054 :
SLICE_X11Y9.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift1 :
SLICE_X24Y38.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_reg<2> : SLICE_X37Y62.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(5)39_1 : SLICE_X53Y67.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(2)39_1 : SLICE_X57Y65.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(13)39_1 : SLICE_X64Y71.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(13) : SLICE_X64Y120.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)76_2 :
SLICE_X66Y113.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)10 :
SLICE_X66Y115.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)10 :
SLICE_X66Y119.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(17) : SLICE_X67Y107.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)186 :
SLICE_X68Y114.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)138 :
SLICE_X68Y125.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)186 :
SLICE_X69Y114.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)243_SW0_1 :
SLICE_X69Y119.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(1)13_2 : SLICE_X70Y67.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(12)13_2 : SLICE_X72Y69.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift7 :
SLICE_X74Y14.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(11)13_2 : SLICE_X74Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)41 : SLICE_X84Y43.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)41 : SLICE_X84Y44.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(1)14_2 : SLICE_X92Y74.


The following Nets were re-routed.
----------------------------------
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG<15>.
 nf2_core/user_data_path/output_queues/pkt_stored.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(28)19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(22)10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)67.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or0000110.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000080.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or0000241.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(28)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(29)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_a(2)9.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000080.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N21.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N8.
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N2.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or0000172.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_and0000.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_a_cmp_eq00003.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or0000172.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB_d1.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_acked_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N14.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_removed_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)71.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_synch.
 nf2_core/udp_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N36.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(3).
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_23_xor0000_xo<1>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/merge_update_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_we_a_SW1_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N27.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N161.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_a_delayed.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(31).
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8<6>.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(52)19.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(1).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(12).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(13).
 nf2_core/user_data_path/output_port_lookup/eth_parser/Mcompar_state_next_cmp_eq0000_cy(23).
 nf2_core/user_data_path/output_port_lookup/eth_parser/port_found.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(14).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(15).
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000012.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000025.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000049/O.
 nf2_core/user_data_path/output_port_lookup/eth_parser/N4.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(20).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(21).
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000049/O.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(18).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(19).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_31_cmp_eq0000.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000049/O.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)27.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000049/O.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(31).
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8<4>.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux0000125.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt(3).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N71.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt_mux0000(0).
 nf2_core/user_data_path/op_lut_in_reg_addr(3).
 reset1_4.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG<17>.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7<5>.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(19).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_update_and0000263_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(23)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N14.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N24.
 nf2_core/user_data_path/output_queues/remove_pkt/ld_oq_dst.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N21.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/addr(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_in_q_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_a(0)5_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_in_q_reg_req_cmp_eq0000_2.
 nf2_core/user_data_path/output_queues/oq_regs/addr(1).
 nf2_core/user_data_path/output_queues/oq_regs/addr(0).
 nf2_core/user_data_path/output_queues/oq_regs/addr(3).
 nf2_core/user_data_path/output_queues/oq_regs/addr(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_data_a(0).
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_xor0002.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/merge_update_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_nxt_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/merge_update.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(19)8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/merge_update_and0000263_SW0_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(3).
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG<1>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(6).
 nf2_core/user_data_path/oq_in_reg_data(4).
 nf2_core/user_data_path/oq_in_reg_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)86.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(4).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)22.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7<1>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(7).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(14).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(15).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(14).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(15).
 nf2_core/user_data_path/output_queues/oq_regs/reg_rd_wr_L_held.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_a(2).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(2).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(27).
 nf2_core/core_256kb_0_reg_rd_data(347).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<44>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<45>.
 nf2_core/cpu_q_dma_wr_data(3)(20).
 nf2_core/cpu_q_dma_wr_data(3)(22).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(12).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(14).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(9).
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7<0>.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG<11>.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7<4>.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux000045.
 nf2_core/core_256kb_0_reg_addr(163).
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1710.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/wr_addr_q<0>.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/wr_addr_q<3>.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N543.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N540.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/wr_addr_q<1>.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU438/N13.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N12191.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/wr_addr_q<2>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(17).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(4).
 nf2_core/user_data_path/output_queues/removed_pkt_total_word_length(3).
 nf2_core/user_data_path/output_queues/removed_pkt_total_word_length(1).
 rgmii_1_io/rgmii_rxd_ddr(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/N9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/_sub0001(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_in_q_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(27)19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)67.
 nf2_core/core_256kb_0_reg_wr_data(487).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/_sub0001(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(6).
 rgmii_1_io/rgmii_rxd_ddr(1).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/Madd_curr_plus_new_b_lut(0).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(0).
 nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_add0000(6).
 nf2_core/user_data_path/output_queues/stored_pkt_total_word_length(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(1).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)62.
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(5).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N38.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_a_delayed_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/write_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/write_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1(14).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N535.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)27.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)131.
 nf2_core/user_data_path/op_lut_in_reg_addr(2).
 nf2_core/user_data_path/op_lut_in_reg_addr(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)159.
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_rx_data(7).
 nf2_core/cpu_q_dma_wr_data(3)(2).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/rd_req_latched.
 nf2_core/cpu_q_dma_wr_data(0)(13).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(21).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ack.
 nf2_core/user_data_path/output_port_lookup/lpm_vld.
 nf2_core/user_data_path/output_port_lookup/eth_parser/search_req_or0000.
 nf2_core/user_data_path/output_port_lookup/ip_arp/lpm_hit_latched.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(18).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N9.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_rd_en_inv.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(30)68.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_13_xor0000_xo<4>.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)38.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q<18>.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/wr_addr_q<4>.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1<4>.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_not0001.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000122.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/INT_BACK_OFF_TIME<6>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N15.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_full_thresh_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)13.
 nf2_core/core_256kb_0_reg_wr_data(325).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
0).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(20).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg(5).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_rd_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_a(2)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(18).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_local21.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)86.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N93.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(31)68.
 nf2_core/cpu_q_dma_wr_data(3)(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(30).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N1091.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N22.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(21).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N951.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(62).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(5).
 nf2_core/user_data_path/op_lut_in_reg_data(14).
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000<15>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<40>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<41>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(5).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N23.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(24).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(25).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(24)35.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/Madd_pkt_word_len_out_addsub0000_cy(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(0).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_pulled.
 nf2_core/core_256kb_0_reg_wr_data(258).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_din(29).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q<29>.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_7_xor0000_xo<2>1/O.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N181.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N171.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000262_SW1_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_update_a_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_a.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_rd_data(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_a(0)5_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(2).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(3).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_synch.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG<4>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(0).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N11.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(14).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_a_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_7_mux000016.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(5).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)55.
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(18).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_rd_data(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)5.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(7).
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/VLAN_ENABLE_HELD.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)27.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)37.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_we_b.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/queue_0_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N26.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/queue_0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N28.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/rd_preprocess_info_or0001_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/rd_preprocess_info_or0001.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_lookup_done.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(25)23.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_addr_a(1)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_addr_a(2)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_a.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(38).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(39).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)200.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_cmp_eq0011.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(26)18.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(4).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(5).
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_DATA_INT<1>.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(7).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(8).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(27)19.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(27)51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(15).
 nf2_core/user_data_path/output_queues/stored_pkt_total_word_length(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(17).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(17).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_we_a.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB_d1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_a(2).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and000093.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)50.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N301.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/write_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/write_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N36.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(13).
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_DATA_INT<6>.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(27)83.
 nf2_core/cpu_q_dma_wr_data(3)(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)7.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N591.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt_mux0000(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(3
).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N591.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(20).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_d1(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_rd_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/write_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(18).
 nf2_core/cpci_bus/p2n_addr(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N14.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_update_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(2)6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(12).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_rd_en_inv.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(12).
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/write_data_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(17).
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(16).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(12).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(11).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_7_mux000012.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_7_mux000037.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(21).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(43).
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/BAD_FRAME.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<1>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<0>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<2>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<37>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<1>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<0>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<44>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N6.
 nf2_core/out_data(1)(56).
 nf2_core/out_data(1)(57).
 nf2_core/out_data(1)(58).
 nf2_core/out_data(1)(59).
 nf2_core/out_data(1)(60).
 nf2_core/out_data(1)(61).
 nf2_core/out_data(1)(62).
 nf2_core/out_data(1)(63).
 nf2_core/out_data(1)(49).
 nf2_core/out_data(1)(50).
 nf2_core/out_data(1)(51).
 nf2_core/out_data(1)(52).
 nf2_core/out_data(1)(53).
 nf2_core/out_data(1)(54).
 nf2_core/out_data(1)(55).
 nf2_core/out_data(1)(40).
 nf2_core/out_data(1)(24).
 nf2_core/out_data(1)(25).
 nf2_core/out_data(1)(26).
 nf2_core/out_data(1)(27).
 nf2_core/out_data(1)(28).
 nf2_core/out_data(1)(29).
 nf2_core/out_data(1)(30).
 nf2_core/out_data(1)(31).
 nf2_core/out_data(1)(17).
 nf2_core/out_data(1)(18).
 nf2_core/out_data(1)(19).
 nf2_core/out_data(1)(20).
 nf2_core/out_data(1)(21).
 nf2_core/out_data(1)(22).
 nf2_core/out_data(1)(23).
 nf2_core/out_data(1)(8).
 nf2_core/out_data(1)(48).
 nf2_core/out_data(1)(41).
 nf2_core/out_data(1)(16).
 nf2_core/out_data(1)(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<4>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<5>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<15>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<8>.
 nf2_core/out_data(3)(23).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<1>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<12>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<13>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<16>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<17>.
 nf2_core/out_data(5)(19).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<0>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<7>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<10>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<16>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<17>.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_done_or0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/to_from_cpu.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/to_from_cpu_next7.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/to_from_cpu_next22.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_done.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta(1).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mcount_rx_pkt_pulled_delta3.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<5>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<4>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<3>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<2>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<1>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<0>.
 nf2_core/out_data(7)(49).
 nf2_core/out_data(7)(50).
 nf2_core/out_data(7)(17).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N56.
 nf2_core/cpci_reg_rd_data(0).
 nf2_core/cpci_reg_rd_data(1).
 nf2_core/cpci_reg_rd_data(2).
 nf2_core/cpci_reg_rd_data(4).
 nf2_core/cpci_reg_rd_data(5).
 nf2_core/cpci_reg_rd_data(7).
 nf2_core/cpci_reg_rd_data(8).
 nf2_core/cpci_reg_rd_data(10).
 nf2_core/cpci_reg_rd_data(11).
 nf2_core/cpci_reg_rd_data(13).
 nf2_core/cpci_reg_rd_data(16).
 nf2_core/cpci_reg_rd_data(17).
 nf2_core/cpci_reg_rd_data(19).
 nf2_core/cpci_reg_rd_data(22).
 nf2_core/cpci_reg_rd_data(26).
 nf2_core/cpci_reg_rd_data(30).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N71.
 nf2_core/cpci_reg_wr_data(10).
 nf2_core/cpci_reg_wr_data(11).
 nf2_core/cpci_reg_wr_data(16).
 nf2_core/cpci_reg_wr_data(20).
 nf2_core/cpci_reg_wr_data(21).
 nf2_core/cpci_reg_wr_data(22).
 nf2_core/cpci_reg_wr_data(23).
 nf2_core/cpci_reg_wr_data(29).
 nf2_core/cpci_reg_wr_data(30).
 nf2_core/cpci_reg_wr_data(31).
 nf2_core/cpci_reg_wr_data(26).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_reg<0>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<5>.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(5).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(7).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(9).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(8).
 nf2_core/out_data(7)(1).
 nf2_core/out_data(7)(10).
 nf2_core/out_data(7)(13).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/ram_wr_en.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<7>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<6>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<4>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<1>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<0>.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/BAD_FRAME.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_reg<0>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<7>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<6>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<0>.
 nf2_core/out_data(5)(0).
 nf2_core/out_data(5)(5).
 nf2_core/out_data(5)(15).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/ram_wr_en.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/ram_wr_en.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<8>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_reg<0>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<4>.
 nf2_core/out_data(2)(20).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/mem/tmp_ram_r
d_en.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_reg<0>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/ram_wr_en.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<7>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<6>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<3>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<2>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<3>.
 nf2_core/out_data(1)(0).
 nf2_core/out_data(1)(1).
 nf2_core/out_data(1)(2).
 nf2_core/out_data(1)(3).
 nf2_core/out_data(1)(4).
 nf2_core/out_data(1)(5).
 nf2_core/out_data(1)(6).
 nf2_core/out_data(1)(7).
 nf2_core/out_data(1)(10).
 nf2_core/out_data(1)(11).
 nf2_core/out_data(1)(12).
 nf2_core/out_data(1)(13).
 nf2_core/out_data(1)(14).
 nf2_core/out_data(1)(15).
 nf2_core/out_data(1)(32).
 nf2_core/out_data(1)(33).
 nf2_core/out_data(1)(34).
 nf2_core/out_data(1)(35).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/ram_wr_en.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<1>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<0>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/rd_data_b(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N53.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N44.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N53.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/rd_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/rd_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/rd_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/rd_data_b(18).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(19).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<20>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<21>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<66>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<67>.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N44.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<26>.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N44.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(24).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<18>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<19>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<28>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<34>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<60>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<61>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<35>.
 nf2_core/out_data(1)(42).
 nf2_core/out_data(1)(43).
 nf2_core/out_data(1)(44).
 nf2_core/out_data(1)(45).
 nf2_core/out_data(1)(46).
 nf2_core/out_data(1)(47).
 nf2_core/out_data(1)(36).
 nf2_core/out_data(1)(37).
 nf2_core/out_data(1)(38).
 nf2_core/out_data(1)(39).
 nf2_core/out_ctrl(1)(7).
 nf2_core/out_ctrl(1)(6).
 nf2_core/out_ctrl(1)(5).
 nf2_core/out_ctrl(1)(3).
 nf2_core/out_ctrl(1)(2).
 nf2_core/out_ctrl(1)(1).
 nf2_core/out_ctrl(1)(4).
 nf2_core/out_ctrl(1)(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<22>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<23>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<30>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<31>.
 nf2_core/out_data(5)(46).
 nf2_core/out_data(5)(37).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<20>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<23>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<24>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<25>.
 nf2_core/out_data(7)(45).
 nf2_core/out_data(7)(46).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<19>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<22>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<23>.
 nf2_core/cpci_reg_addr(11).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(59).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(64).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(65).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(67).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(68).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(69).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(70).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(71).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(20).
 nf2_core/out_data(2)(54).
 nf2_core/core_256kb_0_reg_rd_wr_L(15).
 nf2_core/out_data(0)(37).
 nf2_core/out_data(0)(60).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000262_SW1_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N15.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(13).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(6).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N181.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N171.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N12.
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(12).
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RXD_REG5<3>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(4).
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_tx_data(0).
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_tx_data(2).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len(2).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N82.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<3>.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<2>.
 nf2_core/mac_groups[1].nf2_mac_grp/gmac_tx_data(2).
 nf2_core/mac_groups[1].nf2_mac_grp/gmac_tx_data(3).
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL<5>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(11).
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_tx_data(1).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(12).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(15).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(13).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(0).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)71.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(36).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(37).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(38).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(39).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(13).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(14).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(19).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N88.
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo_rd_en.
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(43).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_din(14).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_din(25).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_din(30).
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_tx_data(7).
 nf2_core/mac_groups[1].nf2_mac_grp/gmac_tx_data(6).
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1670.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(30).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/rd_ptr(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/rd_preprocess_info14.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/arp_fifo/fifo/Result(1)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(30).
 nf2_core/user_data_path/output_port_lookup/is_for_us.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/rd_preprocess_info_and00018.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N261.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N25.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_rd_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(15).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1(1).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(45).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(46).
 nf2_core/user_data_path/oq_in_reg_rd_wr_L.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG<16>.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data_or0000.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/eop.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(12).
 nf2_core/user_data_path/oq_in_data(11).
 nf2_core/user_data_path/oq_in_data(18).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(0).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(3).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(5).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(13).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(16).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(18).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(28).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(30).
 nf2_core/user_data_path/oq_in_data(40).
 nf2_core/user_data_path/oq_in_data(58).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(45).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(49).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(59).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(61).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(65).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(38).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(18).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(22).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src(10).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(4).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(15).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(17).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(26).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N1489.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N1457.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N1521.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N1515.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N283.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N260.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(20).
 nf2_core/user_data_path/output_queues/src_oq_high_addr(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(8
).
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pa
use_data_shift<0>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(0).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(9).
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pa
use_data_shift<3>.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N76.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(1)10.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N78.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pa
use_data_shift<4>.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pa
use_data_shift<5>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N78.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N541.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N86.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next_or0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb
_i.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(30).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001376.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(1).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(23).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_0_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_0_not0001.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(2)38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_a(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N613.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_not0001.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_synch.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(8).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_synch.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/N31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(0)21.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and000042.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_req_d1.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(1).
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/N17.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/N17.
 nf2_core/core_256kb_0_reg_addr(195).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N6.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(9).
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/N17.
 nf2_core/core_256kb_0_reg_addr(194).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(11).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(2).
 nf2_core/core_256kb_0_reg_wr_data(396).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(11).
 nf2_core/core_256kb_0_reg_wr_data(397).
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/N17.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/addr_good69.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(13).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(13).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file14/A4'.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_rd_wr_L_held.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(12).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(23).
 nf2_core/core_reg_rd_data(20).
 nf2_core/core_4mb_reg_rd_data(60).
 nf2_core/core_reg_rd_data(28).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(7).
 nf2_core/core_4mb_reg_rd_data(35).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(1).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N12971.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N11671.
 nf2_core/core_4mb_reg_rd_data(63).
 nf2_core/core_4mb_reg_grp/_varindex0000(31).
 nf2_core/core_reg_rd_data(31).
 nf2_core/core_4mb_reg_rd_data(57).
 nf2_core/core_4mb_reg_grp/_varindex0000(25).
 nf2_core/core_reg_rd_data(25).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N263.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N261.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N289.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N277.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N274.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N275.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd10-In.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N10631.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_full_words_left_cmp_le0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_full_words_left_held.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_7_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(4).
 nf2_core/core_256kb_0_reg_grp/N0.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(8).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file11/A4'.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file3/A4'.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file4/A4'.
 nf2_core/core_256kb_0_reg_wr_data(300).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)50.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr(14).
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr(14).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file7/A4'.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(24).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(13).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.aligned64.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/_or0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_empty.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N12.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(24).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(25).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(8).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_199_5_f6.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(15).
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8<0>.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8<1>.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N19.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N19.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_199_5_f6.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_199(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N109.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N19.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(56).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_1_mux000056.
 nf2_core/core_256kb_0_reg_wr_data(399).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file10/A4'.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_2_not0001.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/addr_good33.
 nf2_core/core_reg_rd_data(1).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<7>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<6>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/comp1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<1>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<0>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<3>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<2>.
 nf2_core/mac_groups[2].nf2_mac_grp/disable_crc_check.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<4>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<7>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<6>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(8).
 nf2_core/core_4mb_reg_rd_data(45).
 nf2_core/core_4mb_reg_grp/_varindex0000(13).
 nf2_core/core_reg_rd_data(13).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<8>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)27.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)46.
 nf2_core/cpu_q_dma_rd_data(2)(14).
 nf2_core/cpu_q_dma_rd_data(3)(14).
 nf2_core/cpu_q_dma_rd_data(0)(14).
 nf2_core/cpu_q_dma_rd_data(1)(14).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(14).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<1>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<0>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<3>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<2>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<4>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<7>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<6>.
 nf2_core/cpu_q_dma_rd_data(2)(16).
 nf2_core/cpu_q_dma_rd_data(3)(16).
 nf2_core/cpu_q_dma_rd_data(0)(16).
 nf2_core/cpu_q_dma_rd_data(1)(16).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(16).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<8>.
 nf2_core/udp_reg_addr(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N78.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<8>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<1>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<0>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<3>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<2>.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<3>69.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_reg<2>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<4>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<7>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<6>.
 nf2_core/cpu_q_dma_rd_data(2)(18).
 nf2_core/cpu_q_dma_rd_data(3)(18).
 nf2_core/cpu_q_dma_rd_data(0)(18).
 nf2_core/cpu_q_dma_rd_data(1)(18).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(18).
 nf2_core/core_256kb_0_reg_wr_data(32).
 nf2_core/core_256kb_0_reg_wr_data(33).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/depth_not0001.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/comp1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<1>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<0>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<3>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<2>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<4>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<7>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<6>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<8>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(0).
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_COUNT<3>.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_LOAD.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_COUNT<3>.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_COUNT<3>.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX<3>.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_COUNT<3>.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX<3>.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN<0>.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX<3>.
 nf2_core/core_256kb_0_reg_addr(200).
 nf2_core/core_256kb_0_reg_addr(199).
 nf2_core/core_256kb_0_reg_addr(198).
 nf2_core/core_256kb_0_reg_addr(197).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N107.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_not0001.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_not0001.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_not0001.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX<3>.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_not0001.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(44).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N43.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N43.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N43.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N43.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N621.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N621.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<8>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N621.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N621.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<6>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pa
use_data_shift<7>.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD<8>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N641.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N641.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N641.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N641.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(6).
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo_empty.
 nf2_core/user_data_path/output_port_lookup/in_fifo_rd_en.
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/Result(1)_bdd0.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(54).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(55).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N26.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(70).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(71).
 nf2_core/core_reg_rd_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(16).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(0)84.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(2)47.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(2)47.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(3)47.
 nf2_core/device_id_reg/Mrom__varindex000014_f5.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(4)47.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(4)47.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pa
use_data_shift<4>.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pa
use_data_shift<5>.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<1>.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<0>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/addr_good69.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA<10>.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA<12>.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_199_8_f5.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<3>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<2>.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_pkt_sent_delta.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA<4>.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_not0001_SW0_1.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_cmp_eq000049.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pa
use_data_shift<0>.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pa
use_data_shift<1>.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg(2).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reset_long(0).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg(2).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_synch.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(50).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(51).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/in_state_nxt136.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(16).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00003076.
 nf2_core/user_data_path/in_arb_in_reg_data(7).
 nf2_core/user_data_path/in_arb_in_reg_data(3).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002876.
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_wr_data(16).
 nf2_core/user_data_path/in_arb_in_reg_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(9).
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(16).
 nf2_core/core_256kb_0_reg_rd_data(307).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_199(1).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt(1)2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N371.
 nf2_core/cpu_q_dma_rd_data(2)(22).
 nf2_core/cpu_q_dma_rd_data(3)(22).
 nf2_core/cpu_q_dma_rd_data(0)(22).
 nf2_core/cpu_q_dma_rd_data(1)(22).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(22).
 nf2_core/cpu_q_dma_rd_data(3)(23).
 nf2_core/cpu_q_dma_rd_data(0)(23).
 nf2_core/cpu_q_dma_rd_data(1)(23).
 nf2_core/cpu_q_dma_rd_data(3)(27).
 nf2_core/cpu_q_dma_rd_data(0)(28).
 nf2_core/cpu_q_dma_rd_data(2)(30).
 nf2_core/cpu_q_dma_rd_data(3)(30).
 nf2_core/cpu_q_dma_rd_data(0)(30).
 nf2_core/cpu_q_dma_rd_data(1)(30).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(30).
 nf2_core/cpu_q_dma_rd_data(2)(31).
 nf2_core/cpu_q_dma_rd_data(3)(31).
 nf2_core/cpu_q_dma_rd_data(0)(31).
 nf2_core/cpu_q_dma_rd_data(1)(31).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/_sub0001(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(7).
 nf2_core/device_id_reg/Mrom__varindex00007_f5.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(36)51.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/wr_rst_d1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(7).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(6).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(4).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/ram_full_fb_i.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_reg<1>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(2).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_a_and000043_1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/ram_full_fb_i.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/comp0.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/wr_rst_d1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(1).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/ram_full_comb.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(40).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(41).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/ram_full_fb_i.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(0).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i.
 nf2_core/nf2_reg_grp_u/cpu_wr_data(10).
 nf2_core/nf2_reg_grp_u/cpu_wr_data(11).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_filter_fifo/fifo/queue_1.
 nf2_core/in_data(7)(47).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(47).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(51).
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD<8>.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<3>69.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA<8>.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(64).
 nf2_core/core_256kb_0_reg_rd_data(8).
 nf2_core/cpu_q_dma_rd_data(3)(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_overruns_delta_xor(3)11_1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_not0001.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(38).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(39).
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000<8>.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(45).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(67).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(31).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(5)4.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(6)4.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_vld.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q<9>.
 nf2_core/user_data_path/output_queues/store_pkt/stored_pkt_total_word_length_add0000(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(14).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N18.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64_aligned64_mux0000.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(6).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(66).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_byte_cnt(1).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N44.
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_byte_cnt(6).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_byte_cnt(9).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta(9).
 nf2_core/sram_reg_wr_data(12).
 nf2_core/sram_reg_wr_data(13).
 nf2_core/sram_reg_addr(14).
 nf2_core/sram_reg_addr(15).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/tx_pkt_byte_cnt(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N3.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/tx_pkt_byte_cnt(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/tx_pkt_byte_cnt(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/tx_pkt_byte_cnt(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(6).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N22.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/tx_pkt_byte_cnt(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/tx_pkt_byte_cnt(7).
 nf2_core/user_data_path/udp_reg_master/count_mux0000(2)13.
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/N14.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_mux0000(2)87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_mux0000(2)17.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_comb.
 nf2_core/cpu_q_dma_rd_ctrl(2)(0).
 nf2_core/cpu_q_dma_rd_ctrl(3)(0).
 nf2_core/cpu_q_dma_rd_ctrl(0)(0).
 nf2_core/cpu_q_dma_rd_ctrl(1)(0).
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_ctrl(0).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/reset_count_not0001.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(3).
 nf2_core/wr_0_data(3).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(29).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(4).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(5).
 nf2_core/wr_0_data(59).
 nf2_core/in_ctrl(1)(4).
 nf2_core/cpu_q_dma_rd_data(1)(12).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)131.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(52).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)124.
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_tx_ack.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)151.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N95.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)129.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(2)4.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(4)4.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(1)150.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)151.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(3)4.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(0)4.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)124.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(61).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)151.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)131.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)33.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)39.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)61.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)67.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)112.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)125.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)149.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)155.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)192.
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_f
b.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)151.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)33.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)39.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)67.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)192.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)151.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N503.
 nf2_core/user_data_path/output_queues/removed_pkt_data_length(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_wr_data_joint_cy(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_stored_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_dropped_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_not0001.
 nf2_core/user_data_path/output_queues/remove_pkt/ld_pkt_len_and000011.
 nf2_core/user_data_path/output_queues/remove_pkt/ld_pkt_len_and00004.
 nf2_core/user_data_path/output_queues/remove_pkt/header_parse_state.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/ttl_new(5).
 nf2_core/cpu_q_dma_wr_data(0)(11).
 nf2_core/cpu_q_dma_wr_data(0)(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N151.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_nxt(8).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(8).
 nf2_core/cpu_q_dma_wr_data(3)(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_full_pkts_in_q_held.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N16.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)63.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)131.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr(0).
 nf2_core/cpu_q_dma_rd_ctrl(2)(1).
 nf2_core/cpu_q_dma_rd_ctrl(3)(1).
 nf2_core/cpu_q_dma_rd_ctrl(0)(1).
 nf2_core/cpu_q_dma_rd_ctrl(1)(1).
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_ctrl(1).
 nf2_core/cpu_q_dma_rd_ctrl(0)(2).
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_ctrl(2).
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_ctrl(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N619.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)63.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)131.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N48.
 nf2_core/sram_reg_addr(17).
 nf2_core/nf2_reg_grp_u/cpu_wr_data(20).
 nf2_core/nf2_reg_grp_u/cpu_wr_data(21).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(1)133.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(8).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(9).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(36).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_data_word(6).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(6).
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DATA<7>.
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(0).
 nf2_core/user_data_path/output_queues/remove_pkt/N2.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(0).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(1).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(1).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(2).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(2).
 nf2_core/user_data_path/output_port_lookup/preprocess_control/N71.
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(3).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(3).
 nf2_core/cpu_q_dma_rd_data(2)(2).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(4).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(4).
 nf2_core/core_256kb_0_reg_rd_wr_L(10).
 nf2_core/cpu_q_dma_rd_data(2)(5).
 nf2_core/cpu_q_dma_rd_data(3)(5).
 nf2_core/cpu_q_dma_rd_data(0)(5).
 nf2_core/cpu_q_dma_rd_data(1)(5).
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_data(5).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(5).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(6).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(6).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(7).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(7).
 nf2_core/user_data_path/output_port_lookup/preprocess_control/N61.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<1>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<2>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N41.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_addsub0000<11>.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_COUNT<0>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_reg<2>.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(10).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(11).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(12).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(13).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(21).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(30).
 nf2_core/user_data_path/oq_in_reg_data(30).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(15).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(23).
 nf2_core/user_data_path/oq_in_reg_data(23).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(31).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(18).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(26).
 nf2_core/user_data_path/oq_in_reg_data(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(26).
 nf2_core/user_data_path/udp_reg_data_in(26).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<2>.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(20).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(0).
 nf2_core/wr_0_data(16).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(1).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(2).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(3).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(5).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(6).
 nf2_core/user_data_path/oq_in_reg_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(7).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(9).
 nf2_core/nf2_reg_grp_u/cpu_wr_data(22).
 nf2_core/nf2_reg_grp_u/cpu_wr_data(23).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(28).
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Result<4>.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Result<5>.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/addr_good62.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(62)10.
 nf2_core/in_data(5)(23).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N01.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N721.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N801.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N45.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N721.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N801.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N721.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG<21>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(9).
 nf2_core/core_256kb_0_reg_rd_data(459).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/N6.
 nf2_core/nf2_reg_grp_u/cpu_wr_data(30).
 nf2_core/nf2_reg_grp_u/cpu_wr_data(31).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_overruns_delta_xor(3)11_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/addr_good33.
 nf2_core/in_data(6)(28).
 nf2_core/core_256kb_0_reg_addr(79).
 nf2_core/core_256kb_0_reg_addr(78).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_or0000.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENABLE.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/reg_ack_nxt.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENABLE_not0001.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/sp
ecialpauseaddressmatch.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pa
useaddressmatch.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENABLE.
 nf2_core/nf2_reg_grp_u/cpu_wr_data(29).
 nf2_core/nf2_reg_grp_u/cpu_wr_data(26).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(4).
 nf2_core/core_256kb_0_reg_rd_data(457).
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL<2>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_local.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress_mux000038.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(1).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/state_next14.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/byte_count(0).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd1-In.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/byte_count_or0000.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd2.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/byte_count(2).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/byte_count(1).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(2).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/N19.
 nf2_core/nf2_reg_grp_u/cpu_rd_data(5).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/N24.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(0).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(11).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(13).
 nf2_core/core_256kb_0_reg_addr(190).
 nf2_core/core_256kb_0_reg_addr(191).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd1.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(9).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(8).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(10).
 nf2_core/nf2_reg_grp_u/cpu_wr_data_nxt(20).
 nf2_core/nf2_reg_grp_u/cpu_wr_data_nxt(22).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(15).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(7).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(19).
 nf2_core/nf2_reg_grp_u/cpu_wr_data_nxt(10).
 nf2_core/nf2_reg_grp_u/cpu_wr_data_nxt(11).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(20).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(22).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(16).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(26).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(24).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(43).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(8).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(22).
 nf2_core/core_256kb_0_reg_addr(188).
 nf2_core/core_256kb_0_reg_addr(189).
 nf2_core/user_data_path/output_queues/remove_pkt/Result(6).
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8<0>.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N365.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/Madd_pkt_word_len_out_addsub000014.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N84.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q<13>.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N361.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/Result(1).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/Result(2).
 nf2_core/nf2_reg_grp_u/cpu_wr_data_nxt(31).
 nf2_core/nf2_reg_grp_u/cpu_wr_data_nxt(23).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/nf2_reg_grp_u/cpu_wr_data_nxt(21).
 nf2_core/nf2_reg_grp_u/cpu_wr_data_nxt(30).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(4).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(17).
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8<0>.
 nf2_core/nf2_reg_grp_u/cpu_rd_data(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(14).
 nf2_core/core_256kb_0_reg_rd_data(270).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/core_256kb_0_reg_addr(186).
 nf2_core/core_256kb_0_reg_addr(187).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 rgmii_1_io/rgmii_rxd_reg(0).
 rgmii_1_io/rgmii_rxd_reg(1).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT<1>.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(9).
 nf2_core/core_reg_wr_data(22).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_d1(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in_share0000(
8).
 nf2_core/user_data_path/output_queues/src_oq_empty(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in_share0000(
14).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<0>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<1>.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N102.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_and000032.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pa
use_data_shift<4>.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pa
use_data_shift<7>.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in_share0000(
30).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N241.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<3>.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_199(5)1.
 nf2_core/core_256kb_0_reg_wr_data(371).
 nf2_core/core_256kb_0_reg_wr_data(378).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_199(8)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(9).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(10).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(10).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(12).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N54.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(14).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(15).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N100.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N68.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q<29>.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N329.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin<4>.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(18).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000040.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(22).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<5>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<6>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N76.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<1>.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(25).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(40)10.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N46.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(28).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(29).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(30).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(31).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(33)10.
 nf2_core/user_data_path/output_port_lookup/mac_2(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(18).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(48)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(42)19.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(3).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_199(3)1.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DATA<0>.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DATA<1>.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_199(7)1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(7).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(10).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(12).
 nf2_core/in_data(0)(15).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(21).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(24).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(25).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(29).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(31).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(0).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(3).
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_not0001.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT<9>.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(36)10.
 nf2_core/user_data_path/output_port_lookup/mac_2(4).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(9).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(10).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N24.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_pkt_sent_delta_mux0000.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(13).
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_not0001.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(30).
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_not0001.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/EXTENSION_FLAG_and000020.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_not0001.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_not0001.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6<0>.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6<2>.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6<3>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(3)2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(15).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(43).
 nf2_core/core_256kb_0_reg_rd_data(366).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(30).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(31).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(4)2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(9)48.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pa
use_data_shift<5>.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pa
use_data_shift<0>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(14).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/byte_count_or0000.
 nf2_core/udp_reg_addr(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(23).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(24).
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<3>69.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(2)2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N76.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(4)2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(7)48.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(7).
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG<8>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N371.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(11).
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG<12>.
 nf2_core/core_reg_wr_data(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(12).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(19).
 nf2_core/core_256kb_0_reg_rd_wr_L(14).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(29).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(2)2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N74.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(3)2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N76.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(5)48.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(6)48.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(7)48.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(8)48.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N66.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(18).
 nf2_core/user_data_path/in_arb_in_reg_data(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/addr_good12.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(26).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(27).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(29).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N282.
 nf2_core/core_256kb_0_reg_rd_data(139).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_word_cnt(5).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000040.
 rgmii_1_io/gmii_txd_rising(4).
 rgmii_1_io/gmii_txd_rising(5).
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pa
use_data_shift<3>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i26.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_full.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD<12>.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD<4>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_nxt(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_word_cnt(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N28.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(22).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(23).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N7251.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(49)10.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin<4>.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next_cmp_eq0004.
 nf2_core/core_256kb_0_reg_rd_data(346).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(20)22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(20)31.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)41_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(24)7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N76.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N549.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000040.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/state_not0001.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_cmp_eq000076/O.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_cmp_eq000012.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_cmp_eq000025.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_not0001.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)86.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(28).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)9.
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(0)(10).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(3)(11).
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<4>.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_4_mux0000.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER<12>.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_addsub0000<12>.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000<0>.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH_FCS.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH_FCS_and0000.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RXD_REG5<7>.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)243_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(14).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(18).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(28).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_match_addr(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(21).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_local(0).
 nf2_core/in_ctrl(2)(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_removed_reg_req_cmp_eq0000_2.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)41_2.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_FSM_FFd2.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_FSM_FFd2-In.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39).
 nf2_core/in_data(3)(39).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/depth(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Result(2)2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/comp0.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/comp1.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/IFG_COUNT<1>.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_RETRANSMIT_and0000.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_RETRANSMIT_and0000.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/sp
ecial_pause_address/match.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/sp
ecialpauseaddressmatch_mux0000.
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(8).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr_next(8).
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_REG_not0001.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_REG.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TX_ER_REG1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_comb.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N11654.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N11669.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N11667.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(22)5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(22)22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(22)23.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(22)31.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N11665.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/CRC_MODE_HELD.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(30)8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(30)19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(30)34.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N11663.
 rgmii_3_io/gmii_rx_dv_reg.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state(2).
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state(1).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N11661.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N11659.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/co
unter_not0001.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N11657.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_PRE_REG83_2.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N556.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RXD_REG5<6>.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(0)13_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N4.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(4).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_not0001.
 nf2_core/user_data_path/oq_in_reg_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(8).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(1)13_2.
 nf2_core/user_data_path/output_queues/remove_pkt/N7.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(1)4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(23)34.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(2)13_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(31)8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(31)19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(31)24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(31)34.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(3)13_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)91.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(4)13_2.
 nf2_core/core_256kb_0_reg_rd_data(336).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_7_mux00002.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(5)13_2.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(6)13_2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(27).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(31).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(0)119.
 nf2_core/user_data_path/op_lut_in_reg_addr(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(30).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(7)4.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(28).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/addr_good.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(24)31.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(27).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(26).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(25).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)9.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/N18.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(26)7.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6<6>.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6<7>.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(23).
 nf2_core/core_256kb_0_reg_addr(160).
 nf2_core/core_256kb_0_reg_addr(161).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(8).
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ONE_and00001_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(25)34.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE<4>.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY<5>.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_queue_delta_and0000_2.
 nf2_core/core_256kb_0_reg_rd_data(141).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N127.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N26.
 nf2_core/core_256kb_0_reg_addr(226).
 nf2_core/core_256kb_0_reg_addr(227).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(26)8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(26)34.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<6>.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N48.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<2>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<7>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<5>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(19)24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(19)34.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<7>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<8>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<10>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(27)34.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8<6>.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DATA<6>.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8<7>.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DATA<7>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)39.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<8>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<10>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<2>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<10>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<1>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<2>.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<7>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<8>.
 nf2_core/core_256kb_0_reg_wr_data(462).
 nf2_core/core_256kb_0_reg_wr_data(463).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<10>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(28)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(28)8.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg(4).
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/HALF_DUPLEX_HELD_not0001.
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(1).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N409.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA<9>.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)95.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N360.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)41_2.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY<3>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)95.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY<7>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(29)5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(29)10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(29)22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(29)23.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)95.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(38).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(39).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(9).
 nf2_core/user_data_path/output_queues/remove_pkt/header_parse_state_next14.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(20).
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(21).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(16).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(17).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(29).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(12).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(13).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(16).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_word_cnt(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(17).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_word_cnt(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_not0001.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/wr_rst_d
1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_not0001.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N01.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N105.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N26.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_PRE_REG48.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_overruns_delta_xor(3)11_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux00033.
 nf2_core/user_data_path/output_queues/remove_pkt/ld_pkt_len_and000011_2.
 nf2_core/core_256kb_0_reg_wr_data(330).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)9.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(11).
 nf2_core/core_256kb_0_reg_wr_data(476).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)49_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/_COND_97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)103.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_word_cnt(0).
 nf2_core/user_data_path/output_port_lookup/eth_parser/search_req.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N98.
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/in_port_decoded(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)26.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL<4>.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/sp
ecial_pause_address/address_byte<0>.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/sp
ecial_pause_address/match_comb826.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)84.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)20.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RXD_REG5<2>.
 nf2_core/core_256kb_0_reg_wr_data(482).
 nf2_core/core_256kb_0_reg_wr_data(483).
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_TX_VLAN.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N237.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_asreg_d2.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_comb.
 nf2_core/user_data_path/output_queues/remove_pkt/header_parse_state_next34.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_TX_VLAN.
 nf2_core/core_256kb_0_reg_wr_data(455).
 nf2_core/core_256kb_0_reg_wr_data(484).
 nf2_core/core_256kb_0_reg_wr_data(485).
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT<11>.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/addr_good12.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_wr.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_TX_VLAN.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(5).
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_TX_VLAN.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N181.
 nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter(0).
 nf2_core/user_data_path/output_queues/remove_pkt/Result(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_req_in_d1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a_cmp_eq00003.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(2)138.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N575.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N577.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(15).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N571.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N573.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N567.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_f
ull_i_mux0000132_SW0/O.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N569.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N587.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N589.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<5>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)95.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N583.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)95.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_addr(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)95.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N585.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)95.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<6>.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N579.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N557.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(7)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)95.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N5811.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(9)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)76.
 nf2_core/core_256kb_0_reg_wr_data(331).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N109.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)39.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)27.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)37.
 nf2_core/user_data_path/in_arb_in_reg_data(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/wr_update_a_delayed.
 nf2_core/user_data_path/output_queues/pkt_dropped.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(31).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000040.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(0)3_1.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_word_cnt(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)54.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_word_cnt(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(0
).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_req_out_or0000.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_INT.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(25)7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)159.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)138.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)159.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_comb.
 nf2_core/user_data_path/output_port_lookup/mac_2(42).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)91.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)138.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)26.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N61.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)159.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(15).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N667.
 nf2_core/user_data_path/output_port_lookup/mac_1(45).
 nf2_core/core_256kb_0_reg_addr(162).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)26.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(3).
 nf2_core/core_256kb_0_reg_wr_data(332).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(14).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_not0001.
 nf2_core/core_256kb_0_reg_wr_data(349).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(2).
 nf2_core/core_256kb_0_reg_rd_data(450).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(29).
 nf2_core/core_256kb_0_reg_wr_data(348).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)76.
 nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_mux0000(3).
 nf2_core/udp_reg_rd_data(3).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_and0000(1).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_and0000(6).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000313.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(3).
 nf2_core/core_256kb_0_reg_rd_data(419).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000313.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000313.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000313.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(0).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(11)13_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_4_not000135_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data(8).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(12)13_2.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(13)13_2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/in_state_nxt136.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(8).
 nf2_core/udp_reg_rd_data(24).
 nf2_core/udp_reg_rd_data(25).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(14)13_2.
 nf2_core/core_256kb_0_reg_wr_data(503).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/wr_update_a_delayed.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(15)13_2.
 rgmii_2_io/rgmii_rxd_reg(4).
 rgmii_2_io/gmii_rxd_reg(4).
 rgmii_2_io/rgmii_rxd_reg(5).
 rgmii_2_io/gmii_rxd_reg(5).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(16)13_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(11).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(17)13_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(14).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(18)13_2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin<1>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_word_cnt(2).
 nf2_core/core_256kb_0_reg_wr_data(347).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)27.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)37.
 nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_mux0000(4).
 nf2_core/udp_reg_rd_data(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(13).
 nf2_core/core_256kb_0_reg_wr_data(440).
 nf2_core/core_256kb_0_reg_wr_data(441).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)91.
 nf2_core/core_256kb_0_reg_wr_data(275).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)159.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)159.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(19).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(18).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)159.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)159.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)159.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(26).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)159.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)159.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(15).
 nf2_core/user_data_path/output_queues/remove_pkt/Mcount_pkt_len_counter_eqn_0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)76.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_acked_not0001.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(16).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N48.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N48.
 nf2_core/core_256kb_0_reg_wr_data(259).
 nf2_core/core_256kb_0_reg_wr_data(351).
 nf2_core/core_256kb_0_reg_wr_data(344).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(31).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(24).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(26).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(30).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N107.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/state_nxt_cmp_eq0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)4.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<3>69.
 nf2_core/mac_groups[3].nf2_mac_grp/disable_crc_gen.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_pkt_stored_delta_xor(0)114.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<
0>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<
1>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<4>.
 nf2_core/udp_reg_rd_data(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(0)208.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<5>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<5>.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_not0001.
 nf2_core/user_data_path/in_arb_in_reg_data(11).
 nf2_core/user_data_path/in_arb_in_reg_data(13).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux000065.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(0)196.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(0)208.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(22).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(1)150.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(1)162.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_asreg_d1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(0)12.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta3.
 nf2_core/core_256kb_0_reg_wr_data(345).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(3).
 nf2_core/core_256kb_0_reg_rd_data(451).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_comb.
 nf2_core/core_256kb_0_reg_wr_data(361).
 nf2_core/core_256kb_0_reg_wr_data(272).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp1.
 nf2_core/udp_reg_addr(20).
 nf2_core/udp_reg_addr(21).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp1.
 nf2_core/core_256kb_0_reg_rd_data(423).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(8).
 nf2_core/core_256kb_0_reg_rd_data(424).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_state_nxt(5)1113_2.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(9).
 nf2_core/core_256kb_0_reg_wr_data(334).
 nf2_core/core_256kb_0_reg_wr_data(338).
 nf2_core/core_256kb_0_reg_wr_data(335).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(9).
 nf2_core/core_256kb_0_reg_rd_data(489).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(25).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_and0000(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(5)51_SW0_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N93.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(0)148.
 nf2_core/core_256kb_0_reg_wr_data(339).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N103.
 nf2_core/udp_reg_rd_data(9).
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR<6>.
 nf2_core/udp_reg_rd_data(12).
 nf2_core/core_256kb_0_reg_rd_data(60).
 nf2_core/nf2_mdio/phy_reg_rd_data_mux0000(28).
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID.
 nf2_core/core_256kb_0_reg_wr_data(286).
 nf2_core/core_256kb_0_reg_wr_data(287).
 nf2_core/core_256kb_0_reg_wr_data(284).
 nf2_core/core_256kb_0_reg_wr_data(285).
 nf2_core/core_256kb_0_reg_wr_data(277).
 nf2_core/core_256kb_0_reg_wr_data(278).
 nf2_core/core_256kb_0_reg_wr_data(279).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(28).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(29).
 nf2_core/core_256kb_0_reg_rd_data(355).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/ram_regout_en.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(1).
 nf2_core/core_256kb_0_reg_rd_data(481).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N10.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(0)232.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(0)112.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(0)163.
 nf2_core/core_256kb_0_reg_wr_data(355).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N72.
 nf2_core/core_256kb_0_reg_rd_data(324).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(0).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd2-In32.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_queue_en_txclk.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin<3>.
 nf2_core/core_256kb_0_reg_wr_data(266).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin<4>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin<5>.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(9).
 nf2_core/core_256kb_0_reg_wr_data(282).
 nf2_core/core_256kb_0_reg_wr_data(283).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(31).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<
5>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<
6>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<8>.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(31).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/merge_wr_data(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N99.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_underruns_delta6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_dropped.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(24).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(31).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(9).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_addr(0).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_addr(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(28).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(30).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(13).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_not000120_SW0_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(15).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(30).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(9).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(12).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(14).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_xor0002.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(25).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(30).
 nf2_core/nf2_reg_grp_u/cpu_wr_data_nxt(26).
 nf2_core/nf2_reg_grp_u/cpu_wr_data_nxt(29).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/gmac_tx_dvld_nxt.
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_tx_dvld.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N30.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(5).
 nf2_core/udp_reg_rd_data(22).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(22).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd8-In4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(28)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_b.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(26).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(13).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(0)12.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_word_cnt(0).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_d1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/N22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/N23.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_not0001.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_word_cnt(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)18.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)82.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(0).
 nf2_core/user_data_path/udp_reg_master/count_mux0000(0)2_2.
 nf2_core/user_data_path/udp_reg_master/count(3).
 nf2_core/user_data_path/udp_reg_master/count(4).
 nf2_core/user_data_path/udp_reg_master/count(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta(0).
 nf2_core/user_data_path/udp_reg_master/N2.
 nf2_core/nf2_reg_grp_u/N62.
 nf2_core/nf2_reg_grp_u/cpu_rd_data_mux0000(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta_xor(4)118.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_217(0)27.
 nf2_core/udp_reg_rd_data(26).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N32.
 nf2_core/user_data_path/udp_reg_master/N13.
 nf2_core/user_data_path/udp_reg_master/count_mux0000(4).
 nf2_core/user_data_path/udp_reg_master/count_mux0000(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(3).
 nf2_core/udp_reg_wr_data(11).
 nf2_core/udp_reg_addr(9).
 nf2_core/user_data_path/output_queues/remove_pkt/header_parse_state_next.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_byte_cnt(4).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_byte_cnt(5).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_byte_cnt(6).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_byte_cnt(8).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_byte_cnt(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_byte_cnt(11).
 nf2_core/in_data(2)(37).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(3).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(3).
 nf2_core/user_data_path/output_queues/store_pkt/store_state(5).
 nf2_core/user_data_path/output_queues/store_pkt/store_state(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(10).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i
_or0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_f
b.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(24).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(25).
 nf2_core/udp_reg_rd_data(1).
 nf2_core/nf2_reg_grp_u/N60.
 nf2_core/nf2_reg_grp_u/cpu_rd_data_mux0000(1).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/_sub0001(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)79.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Result(2).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(0).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(9).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(1).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_mux0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N30.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N31.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(8).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(21).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_req2_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_local9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_local4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_local26.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(15).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(14).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(13).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(12).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(11).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(10).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(9).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(8).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(26).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9>.
 nf2_core/user_data_path/udp_reg_master/count_mux0000(5).
 nf2_core/user_data_path/output_port_lookup/mac_0(47).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N95.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_mux0000.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin<3>.
 nf2_core/user_data_path/udp_reg_master/N4.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(16).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(17).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<1>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_b_lut(2).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count2.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count3.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<3>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count4.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count5.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count6.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count7.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<7>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count8.
 nf2_core/nf2_dma/pkt_egress.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<1>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count2.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count3.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<3>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count4.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count5.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count6.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count7.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<7>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(16).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count8.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<1>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count2.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count3.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<3>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count4.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count5.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count6.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count7.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<7>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count8.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<1>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count2.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count3.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<3>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count4.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count5.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count6.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count7.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<7>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count8.
 nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_add0000(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_rd.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_queue_en_sync.
 nf2_core/user_data_path/in_arb_in_reg_data(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7_not000119_2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N111.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(30).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(31).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N8.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_7_0.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_d1(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N291.
 nf2_core/core_256kb_0_reg_rd_data(9).
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_VALID.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(11)37.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_req_next102.
 nf2_core/core_256kb_0_reg_rd_data(133).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_empty_held.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/sp
ecial_pause_address/match.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Result(1).
 nf2_core/nf2_dma/nf2_dma_que_intfc/state_FSM_FFd1-In12.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER_TO_PHY.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux00033.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_4_cmp_eq0001.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(22).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(23).
 nf2_core/core_256kb_0_reg_rd_data(128).
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RXD_REG5<0>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(29).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(16)37.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(16)32.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_update_and0000263_SW0_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N01.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_b_and0000.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next_cmp_eq0003.
 nf2_core/user_data_path/output_queues/store_pkt/N48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N48.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Result(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(14).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(17)37.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(17)32.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_1_cmp_eq0001.
 nf2_core/user_data_path/udp_reg_addr_in(9).
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_83.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_84.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_85.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<9>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<1>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(22)0.
 nf2_core/in_ctrl(2)(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(28).
 nf2_core/user_data_path/in_arb_in_reg_data(14).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(48).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(2)(55).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(0)58_2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(0)16.
 nf2_core/user_data_path/output_port_lookup/mac_2(0).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(0)11.
 nf2_core/user_data_path/input_arbiter/fifo_out_data(5)(50).
 nf2_core/user_data_path/output_queues/remove_pkt/N211.
 nf2_core/user_data_path/output_port_lookup/mac_0(1).
 nf2_core/user_data_path/output_queues/remove_pkt/N221.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(2)58_2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(2)11.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(10).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(11).
 rgmii_2_io/gmii_rx_er_reg.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(4)11.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU166_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N42.
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo_rd_en.
 nf2_core/user_data_path/output_port_lookup/input_port_num(0).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU409_2.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU409_1.
 nf2_core/user_data_path/output_port_lookup/mac_0(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_xor0003.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pa
use_data_shift<7>.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pa
use_data_shift<0>.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pa
use_data_shift<7>.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX_ERR_REG5.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(9)58_2.
 nf2_core/in_data(2)(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux00033.
 nf2_core/in_data(2)(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(25).
 nf2_core/user_data_path/output_queues/oq_header_parser/empty.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(0)124.
 nf2_core/user_data_path/output_queues/store_pkt/N54.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(5)111.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(5)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_a_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N48.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N46.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/in_state_nxt138_SW0_2.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(22).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(30).
 nf2_core/in_data(2)(15).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(23).
 nf2_core/in_data(2)(24).
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pa
use_data_shift<3>.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pa
use_data_shift<4>.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)13.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Maccum_deltas_7.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(31).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N633.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(12).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(0)32.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_1_mux00007.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(4
).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(8
).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in(14).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in(8).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q<27>.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_47_cmp_eq0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(13).
 nf2_core/user_data_path/in_arb_in_reg_data(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(14).
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pa
use_data_shift<3>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(23)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N40.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N561.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N23.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N64.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta_mux0000.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002151.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(16).
 nf2_core/in_data(5)(35).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N364.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pa
use_data_shift<5>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_mux000025.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(1).
 nf2_core/user_data_path/output_port_lookup/ip_arp/output_port_latched(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2_mux00007.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(6).
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pa
use_data_shift<8>.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pa
use_data_shift<16>.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pa
use_data_shift<15>.
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo_empty.
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/N3.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N31.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2_cmp_eq0001.
 nf2_core/user_data_path/output_queues/parsed_dst_oq(2).
 nf2_core/user_data_path/output_queues/parsed_pkt_byte_len(0).
 nf2_core/user_data_path/output_queues/parsed_pkt_byte_len(2).
 nf2_core/user_data_path/output_queues/parsed_pkt_byte_len(1).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_local(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N29.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(40).
 nf2_core/udp_reg_addr(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(3).
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(0)12.
 nf2_core/user_data_path/output_queues/store_pkt/N2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(21)8.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(1)1.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(0).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(2).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_next(0).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_next(2).
 nf2_core/user_data_path/output_port_lookup/mac_0(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(30)110.
 nf2_core/cpu_q_dma_wr_data(3)(19).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N32.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(2)21.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N39.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(9).
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/IFG_COUNT<3>.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/Msub_tx_pkt_len_nxt_share0000_cy(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(31)93.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(31)115.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(31)125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_req_cmp_eq0000_2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/rd_ptr(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N6111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(21)3.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N599.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)63.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(10).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)27.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(9)31.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N529.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)64.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N597.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(14)0.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG<21>.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(30)93.
 nf2_core/user_data_path/output_port_lookup/mac_0(4).
 nf2_core/user_data_path/udp_reg_addr_in(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N519.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N627.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)48.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)48.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)200.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_b_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(21)19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(21)34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N100.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dst_ip_vld.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(31)147.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(31)178.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(31)36.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(31).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N35.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress_mux00002.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_b_lut(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_b_lut(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N281.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(27)140.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N643.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(0)44.
 nf2_core/user_data_path/output_port_lookup/mac_1(44).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Result(1)1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_len_fifo/fifo/Result(2)1.
 nf2_core/user_data_path/output_queues/remove_pkt/N411.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)76.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N648.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(17).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/addr_good25.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N441.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(24)0.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/addr_good62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(28).
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/empty_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(20).
 nf2_core/in_data(5)(32).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(43).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(37)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(35)10.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(19).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N607.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)17.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(13).
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(32).
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next(1)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_b_lut(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(16).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(40).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(29).
 nf2_core/user_data_path/output_queues/parsed_pkt_byte_len(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_acked_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N42.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N46.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(57).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)27.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(15)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N423.
 nf2_core/user_data_path/output_port_lookup/mac_3(47).
 nf2_core/user_data_path/output_port_lookup/mac_0(46).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N241.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(43).
 nf2_core/in_data(7)(39).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q<3>.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N328.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(0)14_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(14).
 nf2_core/user_data_path/output_queues/remove_pkt/N37.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(28)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(19).
 nf2_core/user_data_path/output_queues/parsed_pkt_byte_len(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7).
 nf2_core/user_data_path/output_queues/parsed_pkt_word_len(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(0).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(4)44.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(4)58_2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(2)44.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(10)58_2.
 nf2_core/user_data_path/output_queues/parsed_pkt_byte_len(6).
 nf2_core/user_data_path/output_queues/parsed_pkt_word_len(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N601.
 nf2_core/user_data_path/output_port_lookup/mac_3(46).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N533.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)27.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)64.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N539.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)27.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)64.
 nf2_core/user_data_path/output_queues/parsed_pkt_word_len(2).
 nf2_core/user_data_path/output_queues/parsed_pkt_word_len(0).
 nf2_core/user_data_path/output_queues/parsed_pkt_word_len(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)45.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_mux0000(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_b_lut(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N441.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_b_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(21)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_addr_a(0)9.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N42.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(30)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(26)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(29)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(26).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N16.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)45.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N537.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_addr_a(2)9.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(21).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_removed_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_removed_reg_acked_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N36.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(25)0.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/to_from_cpu_next33.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/to_from_cpu_next.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(36)11.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_mux0000.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_mux0000.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_mux0000.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_mux0000.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(10)11.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N407.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(35).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N640.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)27.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(30)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(25)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(30).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_req_next32.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N541.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(22)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(30)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)16.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N595.
 nf2_core/nf2_dma/nf2_dma_que_intfc/N30.
 nf2_core/nf2_dma/sys_rxfifo_wr_eop.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)45.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N527.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q<26>.
 nf2_core/nf2_dma/nf2_dma_regs/reg_rd_data_mux0000(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N441.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)26.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_INT.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(26)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(27)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N541.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(13).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_mux0000(17).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_mux0000(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(23)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(24)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)18.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(23)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_removed_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_removed_reg_acked_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N262.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(18).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(9)16.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(9)11.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)249_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N6311.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(21)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(12).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(10).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(9).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(11).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N469.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(15).
 nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_add0000(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)7.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(13).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(10)16.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)27.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_or0000_SW0/O.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_or0000_SW0/O.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_or0000_SW0/O.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_or0000_SW0/O.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_or0000_SW0/O.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_or0000_SW0/O.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_or0000_SW0/O.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_removed_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(30).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_next(1).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_next(2).
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_ER26/O.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)76.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/Mcount_IFG_COUNT3.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/sp
ecial_pause_address/address_byte<1>.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/Madd_wr_data_joint11.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb
_i_or0000.


The following Nets are new/changed.
-----------------------------------
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_mac_en.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N99.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N99.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N200.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N200.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N200.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N200.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000054.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000054.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000054.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000054.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_mac_en.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N202.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N202.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_mac_en.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(2)14_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(2)14_SW0_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(6)14_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(6)14_SW0_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(1)14_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(1)14_SW0_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(3)14_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(3)14_SW0_2.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N365.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)76_2.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_mac_en.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_a_and0000_2.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N202.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N202.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)76_2.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N253.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N253.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N253.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N253.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N294.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N225.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N14.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N14.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N371.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N14.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N371.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N14.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N371.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N371.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N27.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N27.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N27.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N383.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N383.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N383.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N383.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N389.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG3_mux0001.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG3.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG3_mux0001.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG3.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG3_mux0001.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG3.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG3_mux0001.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG3.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N251.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N251.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N251.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N251.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N116.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N302.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N303.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N299.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N365.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N294.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N99.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N274.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N355.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N365.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(0)1_F_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(0)1_SW1_1.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N259.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N299.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N272.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N163.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N302.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N303.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N272.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N272.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N272.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N266.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N180.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N179.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N355.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Eqn_031_2.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N347.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N268.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N221.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N387.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N276.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N311.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N311.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N311.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N311.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N198.
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/state_next19.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N87.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N294.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N46.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N161.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N161.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N161.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N161.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_199(10).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_199(11).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000042_2.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N266.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N99.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N274.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_199(10).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_199(11).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Eqn_031_2.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Eqn_031_2.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N116.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_199(10).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_199(11).
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_2_not000134_SW0_1.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift7.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N302.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_199(10).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_199(11).
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N305.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N305.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N305.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N305.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N315.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N315.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N315.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N315.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N299.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N355.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N225.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N389.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N198.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N365.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N357.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N357.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N357.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N357.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000042_2.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N129.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0
000_cy<6>.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N143.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N143.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N143.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N266.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000042_2.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N87.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)243_SW0_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a_and0000_2.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N27.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)243_SW0_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)186.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)186.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)10.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N231.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N163.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N389.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(0)14_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(0)14_SW0_2.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(0)39_1.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(1)39_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(4)14_SW0_2.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(2)39_1.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(3)39_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(4)14_2.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(4)39_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(5)14_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(5)14_SW0_2.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(5)39_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)10.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(6)39_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(7)14_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)10.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_not00011_1.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_not00011_1.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_not00011_1.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N268.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)10.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_nxt(5)8_2.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N29.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N387.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N294.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Eqn_031_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_0_not000137_SW0_1.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(11)9.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(12)9.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(13)9.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(14)9.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(15)9.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(16)9.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(17)9.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(18)9.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N347.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0
000_cy<6>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)49_1.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N89.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(7)14_SW0_2.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(0)9.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(1)9.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(2)9.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(3)9.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(4)9.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(5)9.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(6)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)41.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0_Madd_lut(19)_1.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_1(19)1_2.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N180.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N179.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N221.
 nf2_core/user_data_path/output_queues/remove_pkt/header_parse_state_next19.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N274.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_4_not000135_SW0_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_6_not000126_SW0_1.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N163.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_b_and000051_2.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0
000_cy<6>.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0
000_cy<6>.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N231.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N231.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N231.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_b_and000051_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(2)164_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)48_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)76_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)48_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)48_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)76_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)48_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)41.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)48_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)41.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)76_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)41.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)48_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(7)164_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)76_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(9)164_2.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N369.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N369.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N369.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N369.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N82.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N82.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N82.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N82.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000042_2.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N89.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N89.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N89.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)186.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)186.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)186.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N87.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next(3)123_2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000327_SW0/O.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000327_SW0/O.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000327_SW0/O.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000327_SW0/O.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)164_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)164_2.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(11)39_1.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(12)39_1.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(13)39_1.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_2.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_2.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_2.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_2.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(14)39_1.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(15)39_1.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(16)39_1.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(17)39_1.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(18)39_1.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N361.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N361.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N361.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N268.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N361.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift1.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift1.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift2.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift2.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift2.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift2.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N268.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift3.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift3.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift3.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift3.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift4.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift4.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift4.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift5.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift5.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift5.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift5.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift6.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift6.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift6.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift6.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift7.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)186.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)186.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)186.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)186.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)186.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)186.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<3>94_1.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<3>94_1.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<3>94_1.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<3>94_1.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N347.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N259.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N259.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N225.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N221.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N266.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N274.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N46.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N46.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N387.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N163.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N355.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N198.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N302.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N303.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N299.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N373.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N373.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N373.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N373.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N276.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N276.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N276.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N72.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N72.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N72.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N72.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N78.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N78.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N303.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N78.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N78.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N116.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N180.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N179.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N221.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N387.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N225.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N143.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N389.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N379.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N379.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N379.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N379.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N377.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N377.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N377.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N377.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N180.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N190.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N190.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N190.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N190.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N29.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N29.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N29.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N129.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N129.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N129.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N198.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N46.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N329.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N329.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N329.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N329.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N393.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N393.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N393.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N393.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N87.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N347.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N375.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N375.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N375.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N375.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/N6.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/N6.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/N6.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/N6.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N74.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N74.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N259.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N74.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N74.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/N159.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/N159.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N159.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/N159.
 nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/N179.
 nf2_core/user_data_path/output_queues/remove_pkt/Mcount_pkt_len_counter_eqn_711_REPLICA_0.
 nf2_core/user_data_path/output_queues/remove_pkt/ld_pkt_len_and00004_REPLICA_1.
 nf2_core/user_data_path/output_queues/remove_pkt/ld_pkt_len_and000011_REPLICA_2.
 nf2_core/user_data_path/output_queues/remove_pkt/Mcount_pkt_len_counter_eqn_711_REPLICA_3.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/ram_wr
_en_i1_REPLICA_4.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/ram_wr
_en_i1_REPLICA_5.
 nf2_core/user_data_path/output_queues/remove_pkt/Mcount_pkt_len_counter_eqn_711_REPLICA_6.
 nf2_core/user_data_path/output_queues/remove_pkt/ld_pkt_len_and000011_REPLICA_2_REPLICA_7.
 nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift1.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift1.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift4.
 nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift7.
 nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_not00011_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)41.
