****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Thu Nov 21 14:07:54 2024
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Startpoint: i_img2_jtag_tap_idcode_reg_reg_17_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_idcode_reg_reg_16_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                           Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                     0.0000      0.0000
  clock network delay (propagated)                                                                           -0.0129     -0.0129

  i_img2_jtag_tap_idcode_reg_reg_17_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0068      0.9300    0.0000     -0.0129 r    (32.97,8.78)      s, n
  i_img2_jtag_tap_idcode_reg_reg_17_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0044      0.9120    0.0271      0.0141 f    (32.72,8.78)      s, n
  i_img2_jtag_tap_idcode_reg[17] (net)                               1      0.0009
  copt_h_inst_1284/I (BUFFSKND4BWP16P90CPD)                                             0.0044      0.9300    0.0000      0.0142 f    (31.08,8.78)
  copt_h_inst_1284/Z (BUFFSKND4BWP16P90CPD)                                             0.0040      0.9120    0.0115      0.0256 f    (30.85,8.78)
  copt_net_148 (net)                                                 1      0.0006
  U426/A1 (INR2D1BWP16P90CPD)                                                           0.0040      0.9300    0.0000      0.0256 f    (30.09,8.18)
  U426/ZN (INR2D1BWP16P90CPD)                                                           0.0055      0.9120    0.0091      0.0347 f    (30.23,8.21)
  n285 (net)                                                         1      0.0008
  i_img2_jtag_tap_idcode_reg_reg_16_/D (DFCNQD1BWP16P90CPDILVT)                         0.0055      0.9300    0.0000      0.0347 f    (29.50,9.33)      s, n
  data arrival time                                                                                                       0.0347

  clock clock (rise edge)                                                                                     0.0000      0.0000
  clock network delay (propagated)                                                                           -0.0037     -0.0037
  clock reconvergence pessimism                                                                              -0.0092     -0.0129
  i_img2_jtag_tap_idcode_reg_reg_16_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0071      1.0700    0.0000     -0.0129 r    (31.17,9.36)      s, n
  clock uncertainty                                                                                           0.0430      0.0301
  library hold time                                                                                 1.0000    0.0047      0.0348
  data required time                                                                                                      0.0348
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      0.0348
  data arrival time                                                                                                      -0.0347
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                       -0.0001



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                           Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                     0.0000      0.0000
  clock network delay (ideal)                                                                                 0.0000      0.0000
  input external delay                                                                                        0.5000      0.5000

  tdi (in)                                                                              0.0041      0.9120    0.0010      0.5010 f    (61.75,13.65)
  tdi (net)                                                          1      0.0014
  FTB_1__40/I (BUFFSKND2BWP16P90CPD)                                                    0.0041      0.9300    0.0000      0.5010 f    (57.80,12.24)     s
  FTB_1__40/Z (BUFFSKND2BWP16P90CPD)                                                    0.0218      0.9120    0.0183      0.5193 f    (57.64,12.24)     s
  aps_rename_1_ (net)                                                7      0.0131
  FTB_2__41/I (CKBD14BWP16P90CPDULVT)                                                   0.0218      0.9300    0.0009      0.5202 f    (59.01,19.73)     s
  FTB_2__41/Z (CKBD14BWP16P90CPDULVT)                                                   0.0187      0.9120    0.0161      0.5363 f    (59.91,19.73)     s
  dbg_datm_si[0] (net)                                               1      0.1006
  dbg_datm_si[0] (out)                                                                  0.0202      0.9300    0.0028      0.5392 f    (61.75,17.01)
  data arrival time                                                                                                       0.5392

  clock clock (rise edge)                                                                                     0.0000      0.0000
  clock network delay (ideal)                                                                                 0.0000      0.0000
  clock reconvergence pessimism                                                                              -0.0000      0.0000
  clock uncertainty                                                                                           0.0430      0.0430
  output external delay                                                                                      -0.5000     -0.4570
  data required time                                                                                                     -0.4570
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     -0.4570
  data arrival time                                                                                                      -0.5392
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.9962



  Startpoint: dbg_attn_flags[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                   0.0000      0.0000
  input external delay                                                                                          0.5000      0.5000

  dbg_attn_flags[0] (in)                                                                  0.0041      0.9120    0.0010      0.5010 f    (61.75,14.85)
  dbg_attn_flags[0] (net)                                              1      0.0015
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/D (DFCNQD1BWP16P90CPD)                        0.0041      0.9300    0.0000      0.5010 f    (54.16,15.09)     s, n
  data arrival time                                                                                                         0.5010

  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (propagated)                                                                             -0.0054     -0.0054
  clock reconvergence pessimism                                                                                -0.0000     -0.0054
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                       0.0165      1.0700    0.0000     -0.0054 r    (55.83,15.12)     s, n
  clock uncertainty                                                                                             0.0430      0.0376
  library hold time                                                                                   1.0000    0.0101      0.0477
  data required time                                                                                                        0.0476
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        0.0476
  data arrival time                                                                                                        -0.5010
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.4534



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_flevel[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (propagated)                                                                             -0.0145     -0.0145

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPD)                               0.0181      0.9300    0.0000     -0.0145 r    (55.65,28.94)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPD)                                0.0235      0.9120    0.0453      0.0308 r    (55.40,28.94)     s, n
  n418 (net)                                                           2      0.0056
  ZBUF_4_inst_1369/I (CKBD14BWP16P90CPDULVT)                                              0.0235      0.9300    0.0002      0.0310 r    (58.74,23.18)
  ZBUF_4_inst_1369/Z (CKBD14BWP16P90CPDULVT)                                              0.0199      0.9120    0.0157      0.0468 r    (59.64,23.18)
  dbg_resetn_flevel[0] (net)                                           1      0.1011
  dbg_resetn_flevel[0] (out)                                                              0.0231      0.9300    0.0043      0.0510 r    (61.75,16.77)
  data arrival time                                                                                                         0.0510

  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                   0.0000      0.0000
  clock reconvergence pessimism                                                                                -0.0000      0.0000
  clock uncertainty                                                                                             0.0430      0.0430
  output external delay                                                                                        -0.5000     -0.4570
  data required time                                                                                                       -0.4570
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       -0.4570
  data arrival time                                                                                                        -0.0510
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.5080



  Startpoint: i_img2_jtag_attn_cont_reg_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_cont_shift_reg_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (propagated)                                                                             -0.0175     -0.0175

  i_img2_jtag_attn_cont_reg_reg_3_/CP (EDFCNQD1BWP16P90CPDILVT)                           0.0282      0.9300    0.0000     -0.0175 r    (55.83,20.30)     s, n
  i_img2_jtag_attn_cont_reg_reg_3_/Q (EDFCNQD1BWP16P90CPDILVT)                            0.0071      0.9420    0.0567      0.0392 f    (55.58,20.30)     s, n
  i_img2_jtag_attn_cont_reg_3_ (net)                                   1      0.0007
  copt_h_inst_1304/I (BUFFSKND4BWP16P90CPD)                                               0.0071      0.9300    0.0001      0.0393 f    (55.53,19.73)
  copt_h_inst_1304/Z (BUFFSKND4BWP16P90CPD)                                               0.0081      0.9420    0.0226      0.0619 f    (55.75,19.73)
  copt_net_168 (net)                                                   1      0.0009
  U527/A2 (AOI22D1BWP16P90CPD)                                                            0.0081      0.9300    0.0001      0.0620 f    (55.33,18.48)
  U527/ZN (AOI22D1BWP16P90CPD)                                                            0.0104      0.9420    0.0103      0.0723 r    (55.46,18.56)
  n250 (net)                                                           1      0.0006
  U528/B (IOAI21D1BWP16P90CPD)                                                            0.0104      0.9300    0.0000      0.0724 r    (54.85,19.09)
  U528/ZN (IOAI21D1BWP16P90CPD)                                                           0.0135      0.9420    0.0132      0.0855 f    (54.71,19.14)
  n111 (net)                                                           1      0.0008
  i_img2_jtag_attn_cont_shift_reg_reg_3_/D (DFCNQD1BWP16P90CPDLVT)                        0.0135      0.9300    0.0000      0.0856 f    (53.17,18.54)     s, n
  data arrival time                                                                                                         0.0856

  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (propagated)                                                                             -0.0099     -0.0099
  clock reconvergence pessimism                                                                                -0.0072     -0.0171
  i_img2_jtag_attn_cont_shift_reg_reg_3_/CP (DFCNQD1BWP16P90CPDLVT)                       0.0284      1.0700    0.0000     -0.0171 r    (54.84,18.58)     s, n
  clock uncertainty                                                                                             0.0530      0.0359
  library hold time                                                                                   1.0000    0.0222      0.0582
  data required time                                                                                                        0.0582
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        0.0582
  data arrival time                                                                                                        -0.0856
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.0274



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                   0.0000      0.0000
  input external delay                                                                                          0.5000      0.5000

  tdi (in)                                                                                0.0078      0.9420    0.0019      0.5019 f    (61.75,13.65)
  tdi (net)                                                            1      0.0014
  FTB_1__40/I (BUFFSKND2BWP16P90CPD)                                                      0.0078      0.9300    0.0000      0.5019 f    (57.80,12.24)     s
  FTB_1__40/Z (BUFFSKND2BWP16P90CPD)                                                      0.0429      0.9420    0.0354      0.5373 f    (57.64,12.24)     s
  aps_rename_1_ (net)                                                  7      0.0126
  FTB_2__41/I (CKBD14BWP16P90CPDULVT)                                                     0.0418      0.9300    0.0024      0.5398 f    (59.01,19.73)     s
  FTB_2__41/Z (CKBD14BWP16P90CPDULVT)                                                     0.0284      0.9420    0.0229      0.5626 f    (59.91,19.73)     s
  dbg_datm_si[0] (net)                                                 1      0.1005
  dbg_datm_si[0] (out)                                                                    0.0429      0.9300    0.0114      0.5740 f    (61.75,17.01)
  data arrival time                                                                                                         0.5740

  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                   0.0000      0.0000
  clock reconvergence pessimism                                                                                -0.0000      0.0000
  clock uncertainty                                                                                             0.0530      0.0530
  output external delay                                                                                        -0.5000     -0.4470
  data required time                                                                                                       -0.4470
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       -0.4470
  data arrival time                                                                                                        -0.5740
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               1.0210



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdi_i_reg (removal check against rising-edge clock clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                   0.0000      0.0000
  input external delay                                                                                          0.5000      0.5000

  trstn (in)                                                                              0.0098      0.9420    0.0034      0.5034 r    (61.75,11.49)
  trstn (net)                                                          1      0.0026
  ropt_mt_inst_1378/I (BUFFSKND12BWP16P90CPDLVT)                                          0.0099      0.9300    0.0000      0.5034 r    (59.20,11.09)
  ropt_mt_inst_1378/Z (BUFFSKND12BWP16P90CPDLVT)                                          0.0113      0.9420    0.0181      0.5216 r    (59.99,11.09)
  ropt_net_241 (net)                                                  23      0.0332
  i_img2_jtag_tap_tdi_i_reg/CDN (DFCNQD1BWP16P90CPD)                                      0.0316      0.9300    0.0035      0.5251 r    (54.82,11.14)     s, n
  data arrival time                                                                                                         0.5251

  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (propagated)                                                                             -0.0113     -0.0113
  clock reconvergence pessimism                                                                                -0.0000     -0.0113
  i_img2_jtag_tap_tdi_i_reg/CP (DFCNQD1BWP16P90CPD)                                       0.0266      1.0700    0.0000     -0.0113 r    (55.65,11.09)     s, n
  clock uncertainty                                                                                             0.0530      0.0417
  library hold time                                                                                   1.0000    0.0541      0.0958
  data required time                                                                                                        0.0958
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        0.0958
  data arrival time                                                                                                        -0.5251
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.4293



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_flevel[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (propagated)                                                                             -0.0176     -0.0176

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPD)                               0.0282      0.9300    0.0000     -0.0176 r    (55.65,28.94)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPD)                                0.0425      0.9420    0.0986      0.0809 r    (55.40,28.94)     s, n
  n418 (net)                                                           2      0.0055
  ZBUF_4_inst_1369/I (CKBD14BWP16P90CPDULVT)                                              0.0426      0.9300    0.0007      0.0817 r    (58.74,23.18)
  ZBUF_4_inst_1369/Z (CKBD14BWP16P90CPDULVT)                                              0.0265      0.9420    0.0232      0.1049 r    (59.64,23.18)
  dbg_resetn_flevel[0] (net)                                           1      0.1010
  dbg_resetn_flevel[0] (out)                                                              0.0458      0.9300    0.0133      0.1182 r    (61.75,16.77)
  data arrival time                                                                                                         0.1182

  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                   0.0000      0.0000
  clock reconvergence pessimism                                                                                -0.0000      0.0000
  clock uncertainty                                                                                             0.0530      0.0530
  output external delay                                                                                        -0.5000     -0.4470
  data required time                                                                                                       -0.4470
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       -0.4470
  data arrival time                                                                                                        -0.1182
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.5652



  Startpoint: i_img2_jtag_tap_idcode_reg_reg_17_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_idcode_reg_reg_16_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (propagated)                                                                             -0.0096     -0.0096

  i_img2_jtag_tap_idcode_reg_reg_17_/CP (DFCNQD1BWP16P90CPDILVT)                          0.0093      0.9300    0.0000     -0.0096 r    (32.97,8.78)      s, n
  i_img2_jtag_tap_idcode_reg_reg_17_/Q (DFCNQD1BWP16P90CPDILVT)                           0.0059      0.9270    0.0377      0.0281 f    (32.72,8.78)      s, n
  i_img2_jtag_tap_idcode_reg[17] (net)                                 1      0.0009
  copt_h_inst_1284/I (BUFFSKND4BWP16P90CPD)                                               0.0059      0.9300    0.0000      0.0281 f    (31.08,8.78)
  copt_h_inst_1284/Z (BUFFSKND4BWP16P90CPD)                                               0.0055      0.9270    0.0153      0.0434 f    (30.85,8.78)
  copt_net_148 (net)                                                   1      0.0006
  U426/A1 (INR2D1BWP16P90CPD)                                                             0.0055      0.9300    0.0000      0.0434 f    (30.09,8.18)
  U426/ZN (INR2D1BWP16P90CPD)                                                             0.0077      0.9270    0.0122      0.0556 f    (30.23,8.21)
  n285 (net)                                                           1      0.0008
  i_img2_jtag_tap_idcode_reg_reg_16_/D (DFCNQD1BWP16P90CPDILVT)                           0.0077      0.9300    0.0000      0.0556 f    (29.50,9.33)      s, n
  data arrival time                                                                                                         0.0556

  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (propagated)                                                                             -0.0028     -0.0028
  clock reconvergence pessimism                                                                                -0.0066     -0.0094
  i_img2_jtag_tap_idcode_reg_reg_16_/CP (DFCNQD1BWP16P90CPDILVT)                          0.0100      1.0700    0.0000     -0.0094 r    (31.17,9.36)      s, n
  clock uncertainty                                                                                             0.0480      0.0386
  library hold time                                                                                   1.0000    0.0088      0.0475
  data required time                                                                                                        0.0475
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        0.0475
  data arrival time                                                                                                        -0.0556
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.0082



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                   0.0000      0.0000
  input external delay                                                                                          0.5000      0.5000

  tdi (in)                                                                                0.0056      0.9270    0.0013      0.5013 f    (61.75,13.65)
  tdi (net)                                                            1      0.0014
  FTB_1__40/I (BUFFSKND2BWP16P90CPD)                                                      0.0056      0.9300    0.0000      0.5013 f    (57.80,12.24)     s
  FTB_1__40/Z (BUFFSKND2BWP16P90CPD)                                                      0.0318      0.9270    0.0250      0.5263 f    (57.64,12.24)     s
  aps_rename_1_ (net)                                                  7      0.0130
  FTB_2__41/I (CKBD14BWP16P90CPDULVT)                                                     0.0311      0.9300    0.0016      0.5280 f    (59.01,19.73)     s
  FTB_2__41/Z (CKBD14BWP16P90CPDULVT)                                                     0.0247      0.9270    0.0191      0.5470 f    (59.91,19.73)     s
  dbg_datm_si[0] (net)                                                 1      0.1005
  dbg_datm_si[0] (out)                                                                    0.0305      0.9300    0.0066      0.5536 f    (61.75,17.01)
  data arrival time                                                                                                         0.5536

  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                   0.0000      0.0000
  clock reconvergence pessimism                                                                                -0.0000      0.0000
  clock uncertainty                                                                                             0.0480      0.0480
  output external delay                                                                                        -0.5000     -0.4520
  data required time                                                                                                       -0.4520
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       -0.4520
  data arrival time                                                                                                        -0.5536
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               1.0056



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdi_i_reg (removal check against rising-edge clock clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                   0.0000      0.0000
  input external delay                                                                                          0.5000      0.5000

  trstn (in)                                                                              0.0069      0.9270    0.0024      0.5024 r    (61.75,11.49)
  trstn (net)                                                          1      0.0025
  ropt_mt_inst_1378/I (BUFFSKND12BWP16P90CPDLVT)                                          0.0069      0.9300    0.0000      0.5024 r    (59.20,11.09)
  ropt_mt_inst_1378/Z (BUFFSKND12BWP16P90CPDLVT)                                          0.0094      0.9270    0.0136      0.5159 r    (59.99,11.09)
  ropt_net_241 (net)                                                  23      0.0334
  i_img2_jtag_tap_tdi_i_reg/CDN (DFCNQD1BWP16P90CPD)                                      0.0234      0.9300    0.0024      0.5183 r    (54.82,11.14)     s, n
  data arrival time                                                                                                         0.5183

  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (propagated)                                                                             -0.0067     -0.0067
  clock reconvergence pessimism                                                                                -0.0000     -0.0067
  i_img2_jtag_tap_tdi_i_reg/CP (DFCNQD1BWP16P90CPD)                                       0.0208      1.0700    0.0000     -0.0067 r    (55.65,11.09)     s, n
  clock uncertainty                                                                                             0.0480      0.0413
  library hold time                                                                                   1.0000    0.0345      0.0758
  data required time                                                                                                        0.0758
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        0.0758
  data arrival time                                                                                                        -0.5183
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.4425



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_flevel[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (propagated)                                                                             -0.0126     -0.0126

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPD)                               0.0229      0.9300    0.0000     -0.0126 r    (55.65,28.94)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPD)                                0.0303      0.9270    0.0649      0.0523 r    (55.40,28.94)     s, n
  n418 (net)                                                           2      0.0056
  ZBUF_4_inst_1369/I (CKBD14BWP16P90CPDULVT)                                              0.0303      0.9300    0.0005      0.0528 r    (58.74,23.18)
  ZBUF_4_inst_1369/Z (CKBD14BWP16P90CPDULVT)                                              0.0236      0.9270    0.0187      0.0715 r    (59.64,23.18)
  dbg_resetn_flevel[0] (net)                                           1      0.1010
  dbg_resetn_flevel[0] (out)                                                              0.0332      0.9300    0.0084      0.0799 r    (61.75,16.77)
  data arrival time                                                                                                         0.0799

  clock clock (rise edge)                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                   0.0000      0.0000
  clock reconvergence pessimism                                                                                -0.0000      0.0000
  clock uncertainty                                                                                             0.0480      0.0480
  output external delay                                                                                        -0.5000     -0.4520
  data required time                                                                                                       -0.4520
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       -0.4520
  data arrival time                                                                                                        -0.0799
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.5319


1
