    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; I2CS_I2C_Prim
I2CS_I2C_Prim__ADR EQU CYREG_I2C_ADR
I2CS_I2C_Prim__CFG EQU CYREG_I2C_CFG
I2CS_I2C_Prim__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2CS_I2C_Prim__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2CS_I2C_Prim__CSR EQU CYREG_I2C_CSR
I2CS_I2C_Prim__D EQU CYREG_I2C_D
I2CS_I2C_Prim__MCSR EQU CYREG_I2C_MCSR
I2CS_I2C_Prim__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2CS_I2C_Prim__PM_ACT_MSK EQU 0x04
I2CS_I2C_Prim__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2CS_I2C_Prim__PM_STBY_MSK EQU 0x04
I2CS_I2C_Prim__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2CS_I2C_Prim__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2CS_I2C_Prim__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2CS_I2C_Prim__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2CS_I2C_Prim__XCFG EQU CYREG_I2C_XCFG

; I2CS_isr
I2CS_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2CS_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2CS_isr__INTC_MASK EQU 0x8000
I2CS_isr__INTC_NUMBER EQU 15
I2CS_isr__INTC_PRIOR_NUM EQU 7
I2CS_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2CS_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2CS_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PWMB1_PWMUDB
PWMB1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWMB1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
PWMB1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
PWMB1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
PWMB1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
PWMB1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
PWMB1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
PWMB1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
PWMB1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
PWMB1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWMB1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWMB1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWMB1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
PWMB1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
PWMB1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
PWMB1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
PWMB1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWMB1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWMB1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWMB1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
PWMB1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWMB1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWMB1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWMB1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
PWMB1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWMB1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWMB1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWMB1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWMB1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWMB1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
PWMB1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWMB1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
PWMB1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
PWMB1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
PWMB1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
PWMB1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
PWMB1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWMB1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
PWMB1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
PWMB1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
PWMB1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB03_A0
PWMB1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB03_A1
PWMB1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
PWMB1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB03_D0
PWMB1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB03_D1
PWMB1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWMB1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
PWMB1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB03_F0
PWMB1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB03_F1

; PWMB2_PWMUDB
PWMB2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
PWMB2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
PWMB2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
PWMB2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
PWMB2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
PWMB2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
PWMB2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
PWMB2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
PWMB2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
PWMB2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWMB2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWMB2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
PWMB2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
PWMB2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
PWMB2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB01_CTL
PWMB2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
PWMB2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWMB2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
PWMB2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
PWMB2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
PWMB2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWMB2_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWMB2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWMB2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
PWMB2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWMB2_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWMB2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWMB2_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWMB2_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWMB2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
PWMB2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWMB2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
PWMB2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
PWMB2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
PWMB2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
PWMB2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
PWMB2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWMB2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
PWMB2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
PWMB2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
PWMB2_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
PWMB2_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
PWMB2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
PWMB2_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
PWMB2_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
PWMB2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWMB2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
PWMB2_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
PWMB2_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1

; PWMF1_PWMUDB
PWMF1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWMF1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
PWMF1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
PWMF1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
PWMF1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
PWMF1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
PWMF1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
PWMF1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
PWMF1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
PWMF1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWMF1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWMF1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWMF1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
PWMF1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
PWMF1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
PWMF1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
PWMF1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWMF1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWMF1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWMF1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
PWMF1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWMF1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWMF1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWMF1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
PWMF1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWMF1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWMF1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWMF1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWMF1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWMF1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB06_MSK
PWMF1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWMF1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWMF1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWMF1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
PWMF1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
PWMF1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB06_ST
PWMF1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
PWMF1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
PWMF1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
PWMF1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
PWMF1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWMF1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
PWMF1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
PWMF1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
PWMF1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
PWMF1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
PWMF1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
PWMF1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
PWMF1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
PWMF1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWMF1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
PWMF1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
PWMF1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
PWMF1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWMF1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL

; PWMF2_PWMUDB
PWMF2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWMF2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
PWMF2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
PWMF2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
PWMF2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
PWMF2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
PWMF2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
PWMF2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
PWMF2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
PWMF2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWMF2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWMF2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWMF2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
PWMF2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
PWMF2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
PWMF2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
PWMF2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWMF2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWMF2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWMF2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
PWMF2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWMF2_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWMF2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWMF2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
PWMF2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWMF2_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWMF2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWMF2_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWMF2_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWMF2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
PWMF2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWMF2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWMF2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWMF2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
PWMF2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
PWMF2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
PWMF2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
PWMF2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
PWMF2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
PWMF2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
PWMF2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWMF2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
PWMF2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
PWMF2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
PWMF2_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB07_A0
PWMF2_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB07_A1
PWMF2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
PWMF2_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB07_D0
PWMF2_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB07_D1
PWMF2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWMF2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
PWMF2_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB07_F0
PWMF2_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB07_F1
PWMF2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWMF2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL

; PWMSB_PWMUDB
PWMSB_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWMSB_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PWMSB_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PWMSB_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PWMSB_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PWMSB_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PWMSB_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PWMSB_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PWMSB_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PWMSB_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWMSB_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWMSB_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWMSB_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
PWMSB_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PWMSB_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
PWMSB_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PWMSB_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWMSB_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWMSB_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWMSB_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
PWMSB_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWMSB_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWMSB_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWMSB_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
PWMSB_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWMSB_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWMSB_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWMSB_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWMSB_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWMSB_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
PWMSB_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWMSB_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWMSB_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWMSB_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
PWMSB_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
PWMSB_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST
PWMSB_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
PWMSB_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
PWMSB_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
PWMSB_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
PWMSB_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWMSB_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
PWMSB_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
PWMSB_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
PWMSB_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
PWMSB_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
PWMSB_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
PWMSB_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
PWMSB_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
PWMSB_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWMSB_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
PWMSB_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
PWMSB_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
PWMSB_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWMSB_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL

; PWMSF_PWMUDB
PWMSF_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWMSF_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWMSF_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWMSF_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWMSF_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWMSF_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWMSF_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWMSF_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWMSF_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWMSF_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWMSF_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWMSF_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWMSF_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
PWMSF_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWMSF_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
PWMSF_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWMSF_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWMSF_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWMSF_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWMSF_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
PWMSF_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWMSF_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWMSF_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWMSF_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
PWMSF_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWMSF_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWMSF_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWMSF_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWMSF_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWMSF_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
PWMSF_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWMSF_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWMSF_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWMSF_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
PWMSF_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
PWMSF_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST
PWMSF_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PWMSF_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PWMSF_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PWMSF_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PWMSF_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWMSF_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PWMSF_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PWMSF_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PWMSF_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB05_A0
PWMSF_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB05_A1
PWMSF_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PWMSF_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB05_D0
PWMSF_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB05_D1
PWMSF_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWMSF_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PWMSF_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB05_F0
PWMSF_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB05_F1
PWMSF_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWMSF_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL

; Pin_1
Pin_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Pin_1__0__MASK EQU 0x10
Pin_1__0__PC EQU CYREG_PRT12_PC4
Pin_1__0__PORT EQU 12
Pin_1__0__SHIFT EQU 4
Pin_1__1__INTTYPE EQU CYREG_PICU12_INTTYPE5
Pin_1__1__MASK EQU 0x20
Pin_1__1__PC EQU CYREG_PRT12_PC5
Pin_1__1__PORT EQU 12
Pin_1__1__SHIFT EQU 5
Pin_1__AG EQU CYREG_PRT12_AG
Pin_1__BIE EQU CYREG_PRT12_BIE
Pin_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_1__BYP EQU CYREG_PRT12_BYP
Pin_1__DM0 EQU CYREG_PRT12_DM0
Pin_1__DM1 EQU CYREG_PRT12_DM1
Pin_1__DM2 EQU CYREG_PRT12_DM2
Pin_1__DR EQU CYREG_PRT12_DR
Pin_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_1__MASK EQU 0x30
Pin_1__PORT EQU 12
Pin_1__PRT EQU CYREG_PRT12_PRT
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_1__PS EQU CYREG_PRT12_PS
Pin_1__scl__INTTYPE EQU CYREG_PICU12_INTTYPE4
Pin_1__scl__MASK EQU 0x10
Pin_1__scl__PC EQU CYREG_PRT12_PC4
Pin_1__scl__PORT EQU 12
Pin_1__scl__SHIFT EQU 4
Pin_1__sda__INTTYPE EQU CYREG_PICU12_INTTYPE5
Pin_1__sda__MASK EQU 0x20
Pin_1__sda__PC EQU CYREG_PRT12_PC5
Pin_1__sda__PORT EQU 12
Pin_1__sda__SHIFT EQU 5
Pin_1__SHIFT EQU 4
Pin_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_1__SLW EQU CYREG_PRT12_SLW

; stepB
stepB__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
stepB__0__MASK EQU 0x08
stepB__0__PC EQU CYREG_PRT2_PC3
stepB__0__PORT EQU 2
stepB__0__SHIFT EQU 3
stepB__AG EQU CYREG_PRT2_AG
stepB__AMUX EQU CYREG_PRT2_AMUX
stepB__BIE EQU CYREG_PRT2_BIE
stepB__BIT_MASK EQU CYREG_PRT2_BIT_MASK
stepB__BYP EQU CYREG_PRT2_BYP
stepB__CTL EQU CYREG_PRT2_CTL
stepB__DM0 EQU CYREG_PRT2_DM0
stepB__DM1 EQU CYREG_PRT2_DM1
stepB__DM2 EQU CYREG_PRT2_DM2
stepB__DR EQU CYREG_PRT2_DR
stepB__INP_DIS EQU CYREG_PRT2_INP_DIS
stepB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
stepB__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
stepB__LCD_EN EQU CYREG_PRT2_LCD_EN
stepB__MASK EQU 0x08
stepB__PORT EQU 2
stepB__PRT EQU CYREG_PRT2_PRT
stepB__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
stepB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
stepB__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
stepB__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
stepB__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
stepB__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
stepB__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
stepB__PS EQU CYREG_PRT2_PS
stepB__SHIFT EQU 3
stepB__SLW EQU CYREG_PRT2_SLW

; stepF
stepF__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
stepF__0__MASK EQU 0x01
stepF__0__PC EQU CYREG_PRT0_PC0
stepF__0__PORT EQU 0
stepF__0__SHIFT EQU 0
stepF__AG EQU CYREG_PRT0_AG
stepF__AMUX EQU CYREG_PRT0_AMUX
stepF__BIE EQU CYREG_PRT0_BIE
stepF__BIT_MASK EQU CYREG_PRT0_BIT_MASK
stepF__BYP EQU CYREG_PRT0_BYP
stepF__CTL EQU CYREG_PRT0_CTL
stepF__DM0 EQU CYREG_PRT0_DM0
stepF__DM1 EQU CYREG_PRT0_DM1
stepF__DM2 EQU CYREG_PRT0_DM2
stepF__DR EQU CYREG_PRT0_DR
stepF__INP_DIS EQU CYREG_PRT0_INP_DIS
stepF__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
stepF__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
stepF__LCD_EN EQU CYREG_PRT0_LCD_EN
stepF__MASK EQU 0x01
stepF__PORT EQU 0
stepF__PRT EQU CYREG_PRT0_PRT
stepF__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
stepF__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
stepF__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
stepF__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
stepF__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
stepF__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
stepF__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
stepF__PS EQU CYREG_PRT0_PS
stepF__SHIFT EQU 0
stepF__SLW EQU CYREG_PRT0_SLW

; MicroB
MicroB__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
MicroB__0__MASK EQU 0x02
MicroB__0__PC EQU CYREG_PRT2_PC1
MicroB__0__PORT EQU 2
MicroB__0__SHIFT EQU 1
MicroB__AG EQU CYREG_PRT2_AG
MicroB__AMUX EQU CYREG_PRT2_AMUX
MicroB__BIE EQU CYREG_PRT2_BIE
MicroB__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MicroB__BYP EQU CYREG_PRT2_BYP
MicroB__CTL EQU CYREG_PRT2_CTL
MicroB__DM0 EQU CYREG_PRT2_DM0
MicroB__DM1 EQU CYREG_PRT2_DM1
MicroB__DM2 EQU CYREG_PRT2_DM2
MicroB__DR EQU CYREG_PRT2_DR
MicroB__INP_DIS EQU CYREG_PRT2_INP_DIS
MicroB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MicroB__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MicroB__LCD_EN EQU CYREG_PRT2_LCD_EN
MicroB__MASK EQU 0x02
MicroB__PORT EQU 2
MicroB__PRT EQU CYREG_PRT2_PRT
MicroB__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MicroB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MicroB__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MicroB__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MicroB__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MicroB__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MicroB__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MicroB__PS EQU CYREG_PRT2_PS
MicroB__SHIFT EQU 1
MicroB__SLW EQU CYREG_PRT2_SLW

; MicroF
MicroF__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
MicroF__0__MASK EQU 0x01
MicroF__0__PC EQU CYREG_PRT2_PC0
MicroF__0__PORT EQU 2
MicroF__0__SHIFT EQU 0
MicroF__AG EQU CYREG_PRT2_AG
MicroF__AMUX EQU CYREG_PRT2_AMUX
MicroF__BIE EQU CYREG_PRT2_BIE
MicroF__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MicroF__BYP EQU CYREG_PRT2_BYP
MicroF__CTL EQU CYREG_PRT2_CTL
MicroF__DM0 EQU CYREG_PRT2_DM0
MicroF__DM1 EQU CYREG_PRT2_DM1
MicroF__DM2 EQU CYREG_PRT2_DM2
MicroF__DR EQU CYREG_PRT2_DR
MicroF__INP_DIS EQU CYREG_PRT2_INP_DIS
MicroF__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MicroF__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MicroF__LCD_EN EQU CYREG_PRT2_LCD_EN
MicroF__MASK EQU 0x01
MicroF__PORT EQU 2
MicroF__PRT EQU CYREG_PRT2_PRT
MicroF__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MicroF__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MicroF__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MicroF__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MicroF__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MicroF__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MicroF__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MicroF__PS EQU CYREG_PRT2_PS
MicroF__SHIFT EQU 0
MicroF__SLW EQU CYREG_PRT2_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x05
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x20
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x20

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x03
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x08
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x08

; Clock_4
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x04
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x10
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x10

; Clock_5
Clock_5__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_5__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_5__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_5__CFG2_SRC_SEL_MASK EQU 0x07
Clock_5__INDEX EQU 0x01
Clock_5__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_5__PM_ACT_MSK EQU 0x02
Clock_5__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_5__PM_STBY_MSK EQU 0x02

; Clock_6
Clock_6__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_6__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_6__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_6__CFG2_SRC_SEL_MASK EQU 0x07
Clock_6__INDEX EQU 0x02
Clock_6__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_6__PM_ACT_MSK EQU 0x04
Clock_6__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_6__PM_STBY_MSK EQU 0x04

; CounterB_CounterUDB
CounterB_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
CounterB_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
CounterB_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
CounterB_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
CounterB_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
CounterB_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
CounterB_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
CounterB_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
CounterB_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
CounterB_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
CounterB_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
CounterB_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
CounterB_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
CounterB_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
CounterB_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
CounterB_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
CounterB_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
CounterB_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
CounterB_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
CounterB_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
CounterB_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
CounterB_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
CounterB_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
CounterB_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
CounterB_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
CounterB_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
CounterB_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
CounterB_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
CounterB_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
CounterB_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
CounterB_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
CounterB_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
CounterB_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
CounterB_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB00_CTL
CounterB_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
CounterB_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
CounterB_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
CounterB_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
CounterB_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB00_MSK
CounterB_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
CounterB_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
CounterB_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
CounterB_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
CounterB_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
CounterB_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
CounterB_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
CounterB_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
CounterB_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
CounterB_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
CounterB_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
CounterB_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
CounterB_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
CounterB_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
CounterB_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
CounterB_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB00_MSK
CounterB_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
CounterB_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
CounterB_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
CounterB_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
CounterB_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
CounterB_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB00_ST

; CounterF_CounterUDB
CounterF_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
CounterF_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
CounterF_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
CounterF_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
CounterF_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
CounterF_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
CounterF_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
CounterF_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
CounterF_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB05_A0
CounterF_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB05_A1
CounterF_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
CounterF_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB05_D0
CounterF_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB05_D1
CounterF_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
CounterF_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
CounterF_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB05_F0
CounterF_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB05_F1
CounterF_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
CounterF_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
CounterF_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
CounterF_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
CounterF_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
CounterF_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
CounterF_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
CounterF_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
CounterF_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
CounterF_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
CounterF_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
CounterF_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
CounterF_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
CounterF_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
CounterF_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
CounterF_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
CounterF_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
CounterF_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
CounterF_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
CounterF_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
CounterF_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
CounterF_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
CounterF_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
CounterF_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
CounterF_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
CounterF_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
CounterF_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
CounterF_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
CounterF_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
CounterF_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
CounterF_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
CounterF_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
CounterF_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
CounterF_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
CounterF_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
CounterF_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
CounterF_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
CounterF_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
CounterF_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
CounterF_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
CounterF_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
CounterF_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
CounterF_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
CounterF_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST

; Dir_stepB
Dir_stepB__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Dir_stepB__0__MASK EQU 0x04
Dir_stepB__0__PC EQU CYREG_PRT2_PC2
Dir_stepB__0__PORT EQU 2
Dir_stepB__0__SHIFT EQU 2
Dir_stepB__AG EQU CYREG_PRT2_AG
Dir_stepB__AMUX EQU CYREG_PRT2_AMUX
Dir_stepB__BIE EQU CYREG_PRT2_BIE
Dir_stepB__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Dir_stepB__BYP EQU CYREG_PRT2_BYP
Dir_stepB__CTL EQU CYREG_PRT2_CTL
Dir_stepB__DM0 EQU CYREG_PRT2_DM0
Dir_stepB__DM1 EQU CYREG_PRT2_DM1
Dir_stepB__DM2 EQU CYREG_PRT2_DM2
Dir_stepB__DR EQU CYREG_PRT2_DR
Dir_stepB__INP_DIS EQU CYREG_PRT2_INP_DIS
Dir_stepB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Dir_stepB__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Dir_stepB__LCD_EN EQU CYREG_PRT2_LCD_EN
Dir_stepB__MASK EQU 0x04
Dir_stepB__PORT EQU 2
Dir_stepB__PRT EQU CYREG_PRT2_PRT
Dir_stepB__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Dir_stepB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Dir_stepB__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Dir_stepB__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Dir_stepB__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Dir_stepB__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Dir_stepB__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Dir_stepB__PS EQU CYREG_PRT2_PS
Dir_stepB__SHIFT EQU 2
Dir_stepB__SLW EQU CYREG_PRT2_SLW

; Dir_stepF
Dir_stepF__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Dir_stepF__0__MASK EQU 0x02
Dir_stepF__0__PC EQU CYREG_PRT0_PC1
Dir_stepF__0__PORT EQU 0
Dir_stepF__0__SHIFT EQU 1
Dir_stepF__AG EQU CYREG_PRT0_AG
Dir_stepF__AMUX EQU CYREG_PRT0_AMUX
Dir_stepF__BIE EQU CYREG_PRT0_BIE
Dir_stepF__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Dir_stepF__BYP EQU CYREG_PRT0_BYP
Dir_stepF__CTL EQU CYREG_PRT0_CTL
Dir_stepF__DM0 EQU CYREG_PRT0_DM0
Dir_stepF__DM1 EQU CYREG_PRT0_DM1
Dir_stepF__DM2 EQU CYREG_PRT0_DM2
Dir_stepF__DR EQU CYREG_PRT0_DR
Dir_stepF__INP_DIS EQU CYREG_PRT0_INP_DIS
Dir_stepF__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Dir_stepF__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Dir_stepF__LCD_EN EQU CYREG_PRT0_LCD_EN
Dir_stepF__MASK EQU 0x02
Dir_stepF__PORT EQU 0
Dir_stepF__PRT EQU CYREG_PRT0_PRT
Dir_stepF__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Dir_stepF__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Dir_stepF__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Dir_stepF__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Dir_stepF__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Dir_stepF__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Dir_stepF__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Dir_stepF__PS EQU CYREG_PRT0_PS
Dir_stepF__SHIFT EQU 1
Dir_stepF__SLW EQU CYREG_PRT0_SLW

; SpeedForW
SpeedForW__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
SpeedForW__0__MASK EQU 0x40
SpeedForW__0__PC EQU CYREG_PRT3_PC6
SpeedForW__0__PORT EQU 3
SpeedForW__0__SHIFT EQU 6
SpeedForW__AG EQU CYREG_PRT3_AG
SpeedForW__AMUX EQU CYREG_PRT3_AMUX
SpeedForW__BIE EQU CYREG_PRT3_BIE
SpeedForW__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SpeedForW__BYP EQU CYREG_PRT3_BYP
SpeedForW__CTL EQU CYREG_PRT3_CTL
SpeedForW__DM0 EQU CYREG_PRT3_DM0
SpeedForW__DM1 EQU CYREG_PRT3_DM1
SpeedForW__DM2 EQU CYREG_PRT3_DM2
SpeedForW__DR EQU CYREG_PRT3_DR
SpeedForW__INP_DIS EQU CYREG_PRT3_INP_DIS
SpeedForW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SpeedForW__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SpeedForW__LCD_EN EQU CYREG_PRT3_LCD_EN
SpeedForW__MASK EQU 0x40
SpeedForW__PORT EQU 3
SpeedForW__PRT EQU CYREG_PRT3_PRT
SpeedForW__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SpeedForW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SpeedForW__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SpeedForW__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SpeedForW__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SpeedForW__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SpeedForW__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SpeedForW__PS EQU CYREG_PRT3_PS
SpeedForW__SHIFT EQU 6
SpeedForW__SLW EQU CYREG_PRT3_SLW

; SpeedBackW
SpeedBackW__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
SpeedBackW__0__MASK EQU 0x80
SpeedBackW__0__PC EQU CYREG_PRT3_PC7
SpeedBackW__0__PORT EQU 3
SpeedBackW__0__SHIFT EQU 7
SpeedBackW__AG EQU CYREG_PRT3_AG
SpeedBackW__AMUX EQU CYREG_PRT3_AMUX
SpeedBackW__BIE EQU CYREG_PRT3_BIE
SpeedBackW__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SpeedBackW__BYP EQU CYREG_PRT3_BYP
SpeedBackW__CTL EQU CYREG_PRT3_CTL
SpeedBackW__DM0 EQU CYREG_PRT3_DM0
SpeedBackW__DM1 EQU CYREG_PRT3_DM1
SpeedBackW__DM2 EQU CYREG_PRT3_DM2
SpeedBackW__DR EQU CYREG_PRT3_DR
SpeedBackW__INP_DIS EQU CYREG_PRT3_INP_DIS
SpeedBackW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SpeedBackW__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SpeedBackW__LCD_EN EQU CYREG_PRT3_LCD_EN
SpeedBackW__MASK EQU 0x80
SpeedBackW__PORT EQU 3
SpeedBackW__PRT EQU CYREG_PRT3_PRT
SpeedBackW__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SpeedBackW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SpeedBackW__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SpeedBackW__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SpeedBackW__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SpeedBackW__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SpeedBackW__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SpeedBackW__PS EQU CYREG_PRT3_PS
SpeedBackW__SHIFT EQU 7
SpeedBackW__SLW EQU CYREG_PRT3_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E127069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
