// Seed: 2525848279
module module_0 (
    input tri id_0,
    input wand id_1,
    input wire id_2,
    input uwire id_3,
    input uwire id_4,
    output wor id_5,
    input wor id_6
    , id_17,
    output uwire id_7,
    input wor id_8,
    input supply0 id_9,
    input supply1 id_10,
    input wand id_11,
    input supply1 id_12,
    input supply0 id_13,
    output supply1 id_14,
    output tri id_15
);
  wire id_18;
  wire id_19;
  ;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output tri0 id_0
    , id_10,
    input supply0 id_1,
    input tri id_2,
    output wand id_3,
    output wire id_4,
    input uwire id_5,
    input supply1 id_6,
    output tri id_7,
    output tri id_8
);
  uwire \id_11 ;
  ;
  assign \id_11 = 1;
  xor primCall (id_4, id_2, id_6, id_10, id_1, id_12, id_5);
  logic id_12;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2,
      id_5,
      id_5,
      id_4,
      id_2,
      id_8,
      id_5,
      id_6,
      id_1,
      id_1,
      id_2,
      id_6,
      id_4,
      id_4
  );
endmodule
