
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys HDL compiler and linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

Modified Files: 10
FID:  path (prevtimestamp, timestamp)
0        C:\Users\Duncan\git\ForthCPU\impl1\source\alu.v (N/A, 2023-08-27 18:11:39)
1        C:\Users\Duncan\git\ForthCPU\impl1\source\data_sources.v (N/A, 2023-08-27 19:04:47)
2        C:\Users\Duncan\git\ForthCPU\impl1\source\multiplier.v (N/A, 2023-08-27 16:52:09)
3        C:\Users\Duncan\git\ForthCPU\impl1\source\registers.v (N/A, 2023-08-27 18:25:34)
4        C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v (N/A, 2021-08-10 09:11:08)
5        C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v (N/A, 2021-08-10 09:11:08)
6        C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v (N/A, 2021-08-10 09:07:02)
7        C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v (N/A, 2021-08-10 09:07:02)
8        C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh (N/A, 2021-08-10 09:07:02)
9        C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v (N/A, 2021-08-10 09:07:02)

*******************************************************************
Modules that may have changed as a result of file changes: 4
MID:  lib.cell.view
0        work.alu.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\impl1\source\alu.v (N/A, 2023-08-27 18:11:39) <-- (module definition)
1        work.data_sources.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\impl1\source\data_sources.v (N/A, 2023-08-27 19:04:47) <-- (module definition)
2        work.multiplier.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\impl1\source\multiplier.v (N/A, 2023-08-27 16:52:09) <-- (module definition)
3        work.registers.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\impl1\source\registers.v (N/A, 2023-08-27 18:25:34) <-- (module definition)

*******************************************************************
Unmodified files: 0
FID:  path (timestamp)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
