[[COMP25212]]

- the PCB level itnerface can impose latency of a clock cycle or more - the controller sends the clock with outgoing signals, then an IP block e.g. [[SDRAM]] returns the clock signal with the incoming signals