
Control_Node.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000034a6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000000e  00800060  000034a6  0000353a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000002c  0080006e  0080006e  00003548  2**0
                  ALLOC
  3 .stab         000038e8  00000000  00000000  00003548  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001d41  00000000  00000000  00006e30  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000160  00000000  00000000  00008b71  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000018f  00000000  00000000  00008cd1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002045  00000000  00000000  00008e60  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001101  00000000  00000000  0000aea5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000f82  00000000  00000000  0000bfa6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000180  00000000  00000000  0000cf28  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002c2  00000000  00000000  0000d0a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000088e  00000000  00000000  0000d36a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000dbf8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 21 0b 	jmp	0x1642	; 0x1642 <__vector_1>
       8:	0c 94 54 0b 	jmp	0x16a8	; 0x16a8 <__vector_2>
       c:	0c 94 87 0b 	jmp	0x170e	; 0x170e <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 73 07 	jmp	0xee6	; 0xee6 <__vector_13>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e6 ea       	ldi	r30, 0xA6	; 166
      68:	f4 e3       	ldi	r31, 0x34	; 52
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ae 36       	cpi	r26, 0x6E	; 110
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	ae e6       	ldi	r26, 0x6E	; 110
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	aa 39       	cpi	r26, 0x9A	; 154
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 45 18 	call	0x308a	; 0x308a <main>
      8a:	0c 94 51 1a 	jmp	0x34a2	; 0x34a2 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 1a 1a 	jmp	0x3434	; 0x3434 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 36 1a 	jmp	0x346c	; 0x346c <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 26 1a 	jmp	0x344c	; 0x344c <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 42 1a 	jmp	0x3484	; 0x3484 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 26 1a 	jmp	0x344c	; 0x344c <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 42 1a 	jmp	0x3484	; 0x3484 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 1a 1a 	jmp	0x3434	; 0x3434 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 36 1a 	jmp	0x346c	; 0x346c <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 22 1a 	jmp	0x3444	; 0x3444 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 3e 1a 	jmp	0x347c	; 0x347c <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 26 1a 	jmp	0x344c	; 0x344c <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 42 1a 	jmp	0x3484	; 0x3484 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 26 1a 	jmp	0x344c	; 0x344c <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 42 1a 	jmp	0x3484	; 0x3484 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 26 1a 	jmp	0x344c	; 0x344c <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 42 1a 	jmp	0x3484	; 0x3484 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 2a 1a 	jmp	0x3454	; 0x3454 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 46 1a 	jmp	0x348c	; 0x348c <__epilogue_restores__+0x20>

00000952 <__pack_f>:
     952:	df 92       	push	r13
     954:	ef 92       	push	r14
     956:	ff 92       	push	r15
     958:	0f 93       	push	r16
     95a:	1f 93       	push	r17
     95c:	fc 01       	movw	r30, r24
     95e:	e4 80       	ldd	r14, Z+4	; 0x04
     960:	f5 80       	ldd	r15, Z+5	; 0x05
     962:	06 81       	ldd	r16, Z+6	; 0x06
     964:	17 81       	ldd	r17, Z+7	; 0x07
     966:	d1 80       	ldd	r13, Z+1	; 0x01
     968:	80 81       	ld	r24, Z
     96a:	82 30       	cpi	r24, 0x02	; 2
     96c:	48 f4       	brcc	.+18     	; 0x980 <__pack_f+0x2e>
     96e:	80 e0       	ldi	r24, 0x00	; 0
     970:	90 e0       	ldi	r25, 0x00	; 0
     972:	a0 e1       	ldi	r26, 0x10	; 16
     974:	b0 e0       	ldi	r27, 0x00	; 0
     976:	e8 2a       	or	r14, r24
     978:	f9 2a       	or	r15, r25
     97a:	0a 2b       	or	r16, r26
     97c:	1b 2b       	or	r17, r27
     97e:	a5 c0       	rjmp	.+330    	; 0xaca <__pack_f+0x178>
     980:	84 30       	cpi	r24, 0x04	; 4
     982:	09 f4       	brne	.+2      	; 0x986 <__pack_f+0x34>
     984:	9f c0       	rjmp	.+318    	; 0xac4 <__pack_f+0x172>
     986:	82 30       	cpi	r24, 0x02	; 2
     988:	21 f4       	brne	.+8      	; 0x992 <__pack_f+0x40>
     98a:	ee 24       	eor	r14, r14
     98c:	ff 24       	eor	r15, r15
     98e:	87 01       	movw	r16, r14
     990:	05 c0       	rjmp	.+10     	; 0x99c <__pack_f+0x4a>
     992:	e1 14       	cp	r14, r1
     994:	f1 04       	cpc	r15, r1
     996:	01 05       	cpc	r16, r1
     998:	11 05       	cpc	r17, r1
     99a:	19 f4       	brne	.+6      	; 0x9a2 <__pack_f+0x50>
     99c:	e0 e0       	ldi	r30, 0x00	; 0
     99e:	f0 e0       	ldi	r31, 0x00	; 0
     9a0:	96 c0       	rjmp	.+300    	; 0xace <__pack_f+0x17c>
     9a2:	62 81       	ldd	r22, Z+2	; 0x02
     9a4:	73 81       	ldd	r23, Z+3	; 0x03
     9a6:	9f ef       	ldi	r25, 0xFF	; 255
     9a8:	62 38       	cpi	r22, 0x82	; 130
     9aa:	79 07       	cpc	r23, r25
     9ac:	0c f0       	brlt	.+2      	; 0x9b0 <__pack_f+0x5e>
     9ae:	5b c0       	rjmp	.+182    	; 0xa66 <__pack_f+0x114>
     9b0:	22 e8       	ldi	r18, 0x82	; 130
     9b2:	3f ef       	ldi	r19, 0xFF	; 255
     9b4:	26 1b       	sub	r18, r22
     9b6:	37 0b       	sbc	r19, r23
     9b8:	2a 31       	cpi	r18, 0x1A	; 26
     9ba:	31 05       	cpc	r19, r1
     9bc:	2c f0       	brlt	.+10     	; 0x9c8 <__pack_f+0x76>
     9be:	20 e0       	ldi	r18, 0x00	; 0
     9c0:	30 e0       	ldi	r19, 0x00	; 0
     9c2:	40 e0       	ldi	r20, 0x00	; 0
     9c4:	50 e0       	ldi	r21, 0x00	; 0
     9c6:	2a c0       	rjmp	.+84     	; 0xa1c <__pack_f+0xca>
     9c8:	b8 01       	movw	r22, r16
     9ca:	a7 01       	movw	r20, r14
     9cc:	02 2e       	mov	r0, r18
     9ce:	04 c0       	rjmp	.+8      	; 0x9d8 <__pack_f+0x86>
     9d0:	76 95       	lsr	r23
     9d2:	67 95       	ror	r22
     9d4:	57 95       	ror	r21
     9d6:	47 95       	ror	r20
     9d8:	0a 94       	dec	r0
     9da:	d2 f7       	brpl	.-12     	; 0x9d0 <__pack_f+0x7e>
     9dc:	81 e0       	ldi	r24, 0x01	; 1
     9de:	90 e0       	ldi	r25, 0x00	; 0
     9e0:	a0 e0       	ldi	r26, 0x00	; 0
     9e2:	b0 e0       	ldi	r27, 0x00	; 0
     9e4:	04 c0       	rjmp	.+8      	; 0x9ee <__pack_f+0x9c>
     9e6:	88 0f       	add	r24, r24
     9e8:	99 1f       	adc	r25, r25
     9ea:	aa 1f       	adc	r26, r26
     9ec:	bb 1f       	adc	r27, r27
     9ee:	2a 95       	dec	r18
     9f0:	d2 f7       	brpl	.-12     	; 0x9e6 <__pack_f+0x94>
     9f2:	01 97       	sbiw	r24, 0x01	; 1
     9f4:	a1 09       	sbc	r26, r1
     9f6:	b1 09       	sbc	r27, r1
     9f8:	8e 21       	and	r24, r14
     9fa:	9f 21       	and	r25, r15
     9fc:	a0 23       	and	r26, r16
     9fe:	b1 23       	and	r27, r17
     a00:	00 97       	sbiw	r24, 0x00	; 0
     a02:	a1 05       	cpc	r26, r1
     a04:	b1 05       	cpc	r27, r1
     a06:	21 f0       	breq	.+8      	; 0xa10 <__pack_f+0xbe>
     a08:	81 e0       	ldi	r24, 0x01	; 1
     a0a:	90 e0       	ldi	r25, 0x00	; 0
     a0c:	a0 e0       	ldi	r26, 0x00	; 0
     a0e:	b0 e0       	ldi	r27, 0x00	; 0
     a10:	9a 01       	movw	r18, r20
     a12:	ab 01       	movw	r20, r22
     a14:	28 2b       	or	r18, r24
     a16:	39 2b       	or	r19, r25
     a18:	4a 2b       	or	r20, r26
     a1a:	5b 2b       	or	r21, r27
     a1c:	da 01       	movw	r26, r20
     a1e:	c9 01       	movw	r24, r18
     a20:	8f 77       	andi	r24, 0x7F	; 127
     a22:	90 70       	andi	r25, 0x00	; 0
     a24:	a0 70       	andi	r26, 0x00	; 0
     a26:	b0 70       	andi	r27, 0x00	; 0
     a28:	80 34       	cpi	r24, 0x40	; 64
     a2a:	91 05       	cpc	r25, r1
     a2c:	a1 05       	cpc	r26, r1
     a2e:	b1 05       	cpc	r27, r1
     a30:	39 f4       	brne	.+14     	; 0xa40 <__pack_f+0xee>
     a32:	27 ff       	sbrs	r18, 7
     a34:	09 c0       	rjmp	.+18     	; 0xa48 <__pack_f+0xf6>
     a36:	20 5c       	subi	r18, 0xC0	; 192
     a38:	3f 4f       	sbci	r19, 0xFF	; 255
     a3a:	4f 4f       	sbci	r20, 0xFF	; 255
     a3c:	5f 4f       	sbci	r21, 0xFF	; 255
     a3e:	04 c0       	rjmp	.+8      	; 0xa48 <__pack_f+0xf6>
     a40:	21 5c       	subi	r18, 0xC1	; 193
     a42:	3f 4f       	sbci	r19, 0xFF	; 255
     a44:	4f 4f       	sbci	r20, 0xFF	; 255
     a46:	5f 4f       	sbci	r21, 0xFF	; 255
     a48:	e0 e0       	ldi	r30, 0x00	; 0
     a4a:	f0 e0       	ldi	r31, 0x00	; 0
     a4c:	20 30       	cpi	r18, 0x00	; 0
     a4e:	a0 e0       	ldi	r26, 0x00	; 0
     a50:	3a 07       	cpc	r19, r26
     a52:	a0 e0       	ldi	r26, 0x00	; 0
     a54:	4a 07       	cpc	r20, r26
     a56:	a0 e4       	ldi	r26, 0x40	; 64
     a58:	5a 07       	cpc	r21, r26
     a5a:	10 f0       	brcs	.+4      	; 0xa60 <__pack_f+0x10e>
     a5c:	e1 e0       	ldi	r30, 0x01	; 1
     a5e:	f0 e0       	ldi	r31, 0x00	; 0
     a60:	79 01       	movw	r14, r18
     a62:	8a 01       	movw	r16, r20
     a64:	27 c0       	rjmp	.+78     	; 0xab4 <__pack_f+0x162>
     a66:	60 38       	cpi	r22, 0x80	; 128
     a68:	71 05       	cpc	r23, r1
     a6a:	64 f5       	brge	.+88     	; 0xac4 <__pack_f+0x172>
     a6c:	fb 01       	movw	r30, r22
     a6e:	e1 58       	subi	r30, 0x81	; 129
     a70:	ff 4f       	sbci	r31, 0xFF	; 255
     a72:	d8 01       	movw	r26, r16
     a74:	c7 01       	movw	r24, r14
     a76:	8f 77       	andi	r24, 0x7F	; 127
     a78:	90 70       	andi	r25, 0x00	; 0
     a7a:	a0 70       	andi	r26, 0x00	; 0
     a7c:	b0 70       	andi	r27, 0x00	; 0
     a7e:	80 34       	cpi	r24, 0x40	; 64
     a80:	91 05       	cpc	r25, r1
     a82:	a1 05       	cpc	r26, r1
     a84:	b1 05       	cpc	r27, r1
     a86:	39 f4       	brne	.+14     	; 0xa96 <__pack_f+0x144>
     a88:	e7 fe       	sbrs	r14, 7
     a8a:	0d c0       	rjmp	.+26     	; 0xaa6 <__pack_f+0x154>
     a8c:	80 e4       	ldi	r24, 0x40	; 64
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	a0 e0       	ldi	r26, 0x00	; 0
     a92:	b0 e0       	ldi	r27, 0x00	; 0
     a94:	04 c0       	rjmp	.+8      	; 0xa9e <__pack_f+0x14c>
     a96:	8f e3       	ldi	r24, 0x3F	; 63
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	e8 0e       	add	r14, r24
     aa0:	f9 1e       	adc	r15, r25
     aa2:	0a 1f       	adc	r16, r26
     aa4:	1b 1f       	adc	r17, r27
     aa6:	17 ff       	sbrs	r17, 7
     aa8:	05 c0       	rjmp	.+10     	; 0xab4 <__pack_f+0x162>
     aaa:	16 95       	lsr	r17
     aac:	07 95       	ror	r16
     aae:	f7 94       	ror	r15
     ab0:	e7 94       	ror	r14
     ab2:	31 96       	adiw	r30, 0x01	; 1
     ab4:	87 e0       	ldi	r24, 0x07	; 7
     ab6:	16 95       	lsr	r17
     ab8:	07 95       	ror	r16
     aba:	f7 94       	ror	r15
     abc:	e7 94       	ror	r14
     abe:	8a 95       	dec	r24
     ac0:	d1 f7       	brne	.-12     	; 0xab6 <__pack_f+0x164>
     ac2:	05 c0       	rjmp	.+10     	; 0xace <__pack_f+0x17c>
     ac4:	ee 24       	eor	r14, r14
     ac6:	ff 24       	eor	r15, r15
     ac8:	87 01       	movw	r16, r14
     aca:	ef ef       	ldi	r30, 0xFF	; 255
     acc:	f0 e0       	ldi	r31, 0x00	; 0
     ace:	6e 2f       	mov	r22, r30
     ad0:	67 95       	ror	r22
     ad2:	66 27       	eor	r22, r22
     ad4:	67 95       	ror	r22
     ad6:	90 2f       	mov	r25, r16
     ad8:	9f 77       	andi	r25, 0x7F	; 127
     ada:	d7 94       	ror	r13
     adc:	dd 24       	eor	r13, r13
     ade:	d7 94       	ror	r13
     ae0:	8e 2f       	mov	r24, r30
     ae2:	86 95       	lsr	r24
     ae4:	49 2f       	mov	r20, r25
     ae6:	46 2b       	or	r20, r22
     ae8:	58 2f       	mov	r21, r24
     aea:	5d 29       	or	r21, r13
     aec:	b7 01       	movw	r22, r14
     aee:	ca 01       	movw	r24, r20
     af0:	1f 91       	pop	r17
     af2:	0f 91       	pop	r16
     af4:	ff 90       	pop	r15
     af6:	ef 90       	pop	r14
     af8:	df 90       	pop	r13
     afa:	08 95       	ret

00000afc <__unpack_f>:
     afc:	fc 01       	movw	r30, r24
     afe:	db 01       	movw	r26, r22
     b00:	40 81       	ld	r20, Z
     b02:	51 81       	ldd	r21, Z+1	; 0x01
     b04:	22 81       	ldd	r18, Z+2	; 0x02
     b06:	62 2f       	mov	r22, r18
     b08:	6f 77       	andi	r22, 0x7F	; 127
     b0a:	70 e0       	ldi	r23, 0x00	; 0
     b0c:	22 1f       	adc	r18, r18
     b0e:	22 27       	eor	r18, r18
     b10:	22 1f       	adc	r18, r18
     b12:	93 81       	ldd	r25, Z+3	; 0x03
     b14:	89 2f       	mov	r24, r25
     b16:	88 0f       	add	r24, r24
     b18:	82 2b       	or	r24, r18
     b1a:	28 2f       	mov	r18, r24
     b1c:	30 e0       	ldi	r19, 0x00	; 0
     b1e:	99 1f       	adc	r25, r25
     b20:	99 27       	eor	r25, r25
     b22:	99 1f       	adc	r25, r25
     b24:	11 96       	adiw	r26, 0x01	; 1
     b26:	9c 93       	st	X, r25
     b28:	11 97       	sbiw	r26, 0x01	; 1
     b2a:	21 15       	cp	r18, r1
     b2c:	31 05       	cpc	r19, r1
     b2e:	a9 f5       	brne	.+106    	; 0xb9a <__unpack_f+0x9e>
     b30:	41 15       	cp	r20, r1
     b32:	51 05       	cpc	r21, r1
     b34:	61 05       	cpc	r22, r1
     b36:	71 05       	cpc	r23, r1
     b38:	11 f4       	brne	.+4      	; 0xb3e <__unpack_f+0x42>
     b3a:	82 e0       	ldi	r24, 0x02	; 2
     b3c:	37 c0       	rjmp	.+110    	; 0xbac <__unpack_f+0xb0>
     b3e:	82 e8       	ldi	r24, 0x82	; 130
     b40:	9f ef       	ldi	r25, 0xFF	; 255
     b42:	13 96       	adiw	r26, 0x03	; 3
     b44:	9c 93       	st	X, r25
     b46:	8e 93       	st	-X, r24
     b48:	12 97       	sbiw	r26, 0x02	; 2
     b4a:	9a 01       	movw	r18, r20
     b4c:	ab 01       	movw	r20, r22
     b4e:	67 e0       	ldi	r22, 0x07	; 7
     b50:	22 0f       	add	r18, r18
     b52:	33 1f       	adc	r19, r19
     b54:	44 1f       	adc	r20, r20
     b56:	55 1f       	adc	r21, r21
     b58:	6a 95       	dec	r22
     b5a:	d1 f7       	brne	.-12     	; 0xb50 <__unpack_f+0x54>
     b5c:	83 e0       	ldi	r24, 0x03	; 3
     b5e:	8c 93       	st	X, r24
     b60:	0d c0       	rjmp	.+26     	; 0xb7c <__unpack_f+0x80>
     b62:	22 0f       	add	r18, r18
     b64:	33 1f       	adc	r19, r19
     b66:	44 1f       	adc	r20, r20
     b68:	55 1f       	adc	r21, r21
     b6a:	12 96       	adiw	r26, 0x02	; 2
     b6c:	8d 91       	ld	r24, X+
     b6e:	9c 91       	ld	r25, X
     b70:	13 97       	sbiw	r26, 0x03	; 3
     b72:	01 97       	sbiw	r24, 0x01	; 1
     b74:	13 96       	adiw	r26, 0x03	; 3
     b76:	9c 93       	st	X, r25
     b78:	8e 93       	st	-X, r24
     b7a:	12 97       	sbiw	r26, 0x02	; 2
     b7c:	20 30       	cpi	r18, 0x00	; 0
     b7e:	80 e0       	ldi	r24, 0x00	; 0
     b80:	38 07       	cpc	r19, r24
     b82:	80 e0       	ldi	r24, 0x00	; 0
     b84:	48 07       	cpc	r20, r24
     b86:	80 e4       	ldi	r24, 0x40	; 64
     b88:	58 07       	cpc	r21, r24
     b8a:	58 f3       	brcs	.-42     	; 0xb62 <__unpack_f+0x66>
     b8c:	14 96       	adiw	r26, 0x04	; 4
     b8e:	2d 93       	st	X+, r18
     b90:	3d 93       	st	X+, r19
     b92:	4d 93       	st	X+, r20
     b94:	5c 93       	st	X, r21
     b96:	17 97       	sbiw	r26, 0x07	; 7
     b98:	08 95       	ret
     b9a:	2f 3f       	cpi	r18, 0xFF	; 255
     b9c:	31 05       	cpc	r19, r1
     b9e:	79 f4       	brne	.+30     	; 0xbbe <__unpack_f+0xc2>
     ba0:	41 15       	cp	r20, r1
     ba2:	51 05       	cpc	r21, r1
     ba4:	61 05       	cpc	r22, r1
     ba6:	71 05       	cpc	r23, r1
     ba8:	19 f4       	brne	.+6      	; 0xbb0 <__unpack_f+0xb4>
     baa:	84 e0       	ldi	r24, 0x04	; 4
     bac:	8c 93       	st	X, r24
     bae:	08 95       	ret
     bb0:	64 ff       	sbrs	r22, 4
     bb2:	03 c0       	rjmp	.+6      	; 0xbba <__unpack_f+0xbe>
     bb4:	81 e0       	ldi	r24, 0x01	; 1
     bb6:	8c 93       	st	X, r24
     bb8:	12 c0       	rjmp	.+36     	; 0xbde <__unpack_f+0xe2>
     bba:	1c 92       	st	X, r1
     bbc:	10 c0       	rjmp	.+32     	; 0xbde <__unpack_f+0xe2>
     bbe:	2f 57       	subi	r18, 0x7F	; 127
     bc0:	30 40       	sbci	r19, 0x00	; 0
     bc2:	13 96       	adiw	r26, 0x03	; 3
     bc4:	3c 93       	st	X, r19
     bc6:	2e 93       	st	-X, r18
     bc8:	12 97       	sbiw	r26, 0x02	; 2
     bca:	83 e0       	ldi	r24, 0x03	; 3
     bcc:	8c 93       	st	X, r24
     bce:	87 e0       	ldi	r24, 0x07	; 7
     bd0:	44 0f       	add	r20, r20
     bd2:	55 1f       	adc	r21, r21
     bd4:	66 1f       	adc	r22, r22
     bd6:	77 1f       	adc	r23, r23
     bd8:	8a 95       	dec	r24
     bda:	d1 f7       	brne	.-12     	; 0xbd0 <__unpack_f+0xd4>
     bdc:	70 64       	ori	r23, 0x40	; 64
     bde:	14 96       	adiw	r26, 0x04	; 4
     be0:	4d 93       	st	X+, r20
     be2:	5d 93       	st	X+, r21
     be4:	6d 93       	st	X+, r22
     be6:	7c 93       	st	X, r23
     be8:	17 97       	sbiw	r26, 0x07	; 7
     bea:	08 95       	ret

00000bec <__fpcmp_parts_f>:
     bec:	1f 93       	push	r17
     bee:	dc 01       	movw	r26, r24
     bf0:	fb 01       	movw	r30, r22
     bf2:	9c 91       	ld	r25, X
     bf4:	92 30       	cpi	r25, 0x02	; 2
     bf6:	08 f4       	brcc	.+2      	; 0xbfa <__fpcmp_parts_f+0xe>
     bf8:	47 c0       	rjmp	.+142    	; 0xc88 <__fpcmp_parts_f+0x9c>
     bfa:	80 81       	ld	r24, Z
     bfc:	82 30       	cpi	r24, 0x02	; 2
     bfe:	08 f4       	brcc	.+2      	; 0xc02 <__fpcmp_parts_f+0x16>
     c00:	43 c0       	rjmp	.+134    	; 0xc88 <__fpcmp_parts_f+0x9c>
     c02:	94 30       	cpi	r25, 0x04	; 4
     c04:	51 f4       	brne	.+20     	; 0xc1a <__fpcmp_parts_f+0x2e>
     c06:	11 96       	adiw	r26, 0x01	; 1
     c08:	1c 91       	ld	r17, X
     c0a:	84 30       	cpi	r24, 0x04	; 4
     c0c:	99 f5       	brne	.+102    	; 0xc74 <__fpcmp_parts_f+0x88>
     c0e:	81 81       	ldd	r24, Z+1	; 0x01
     c10:	68 2f       	mov	r22, r24
     c12:	70 e0       	ldi	r23, 0x00	; 0
     c14:	61 1b       	sub	r22, r17
     c16:	71 09       	sbc	r23, r1
     c18:	3f c0       	rjmp	.+126    	; 0xc98 <__fpcmp_parts_f+0xac>
     c1a:	84 30       	cpi	r24, 0x04	; 4
     c1c:	21 f0       	breq	.+8      	; 0xc26 <__fpcmp_parts_f+0x3a>
     c1e:	92 30       	cpi	r25, 0x02	; 2
     c20:	31 f4       	brne	.+12     	; 0xc2e <__fpcmp_parts_f+0x42>
     c22:	82 30       	cpi	r24, 0x02	; 2
     c24:	b9 f1       	breq	.+110    	; 0xc94 <__fpcmp_parts_f+0xa8>
     c26:	81 81       	ldd	r24, Z+1	; 0x01
     c28:	88 23       	and	r24, r24
     c2a:	89 f1       	breq	.+98     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c2c:	2d c0       	rjmp	.+90     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c2e:	11 96       	adiw	r26, 0x01	; 1
     c30:	1c 91       	ld	r17, X
     c32:	11 97       	sbiw	r26, 0x01	; 1
     c34:	82 30       	cpi	r24, 0x02	; 2
     c36:	f1 f0       	breq	.+60     	; 0xc74 <__fpcmp_parts_f+0x88>
     c38:	81 81       	ldd	r24, Z+1	; 0x01
     c3a:	18 17       	cp	r17, r24
     c3c:	d9 f4       	brne	.+54     	; 0xc74 <__fpcmp_parts_f+0x88>
     c3e:	12 96       	adiw	r26, 0x02	; 2
     c40:	2d 91       	ld	r18, X+
     c42:	3c 91       	ld	r19, X
     c44:	13 97       	sbiw	r26, 0x03	; 3
     c46:	82 81       	ldd	r24, Z+2	; 0x02
     c48:	93 81       	ldd	r25, Z+3	; 0x03
     c4a:	82 17       	cp	r24, r18
     c4c:	93 07       	cpc	r25, r19
     c4e:	94 f0       	brlt	.+36     	; 0xc74 <__fpcmp_parts_f+0x88>
     c50:	28 17       	cp	r18, r24
     c52:	39 07       	cpc	r19, r25
     c54:	bc f0       	brlt	.+46     	; 0xc84 <__fpcmp_parts_f+0x98>
     c56:	14 96       	adiw	r26, 0x04	; 4
     c58:	8d 91       	ld	r24, X+
     c5a:	9d 91       	ld	r25, X+
     c5c:	0d 90       	ld	r0, X+
     c5e:	bc 91       	ld	r27, X
     c60:	a0 2d       	mov	r26, r0
     c62:	24 81       	ldd	r18, Z+4	; 0x04
     c64:	35 81       	ldd	r19, Z+5	; 0x05
     c66:	46 81       	ldd	r20, Z+6	; 0x06
     c68:	57 81       	ldd	r21, Z+7	; 0x07
     c6a:	28 17       	cp	r18, r24
     c6c:	39 07       	cpc	r19, r25
     c6e:	4a 07       	cpc	r20, r26
     c70:	5b 07       	cpc	r21, r27
     c72:	18 f4       	brcc	.+6      	; 0xc7a <__fpcmp_parts_f+0x8e>
     c74:	11 23       	and	r17, r17
     c76:	41 f0       	breq	.+16     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c78:	0a c0       	rjmp	.+20     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c7a:	82 17       	cp	r24, r18
     c7c:	93 07       	cpc	r25, r19
     c7e:	a4 07       	cpc	r26, r20
     c80:	b5 07       	cpc	r27, r21
     c82:	40 f4       	brcc	.+16     	; 0xc94 <__fpcmp_parts_f+0xa8>
     c84:	11 23       	and	r17, r17
     c86:	19 f0       	breq	.+6      	; 0xc8e <__fpcmp_parts_f+0xa2>
     c88:	61 e0       	ldi	r22, 0x01	; 1
     c8a:	70 e0       	ldi	r23, 0x00	; 0
     c8c:	05 c0       	rjmp	.+10     	; 0xc98 <__fpcmp_parts_f+0xac>
     c8e:	6f ef       	ldi	r22, 0xFF	; 255
     c90:	7f ef       	ldi	r23, 0xFF	; 255
     c92:	02 c0       	rjmp	.+4      	; 0xc98 <__fpcmp_parts_f+0xac>
     c94:	60 e0       	ldi	r22, 0x00	; 0
     c96:	70 e0       	ldi	r23, 0x00	; 0
     c98:	cb 01       	movw	r24, r22
     c9a:	1f 91       	pop	r17
     c9c:	08 95       	ret

00000c9e <USART_init>:

/********************************************* Functions Implementations **************************************/

/*********************************************************************************************/
USART_Error_t USART_init(USART_Config_t * Copy_StrPtr)
{
     c9e:	df 93       	push	r29
     ca0:	cf 93       	push	r28
     ca2:	00 d0       	rcall	.+0      	; 0xca4 <USART_init+0x6>
     ca4:	0f 92       	push	r0
     ca6:	cd b7       	in	r28, 0x3d	; 61
     ca8:	de b7       	in	r29, 0x3e	; 62
     caa:	9b 83       	std	Y+3, r25	; 0x03
     cac:	8a 83       	std	Y+2, r24	; 0x02
	USART_Error_t Local_ErrorState = USART_Error_t_RT_OK;
     cae:	81 e0       	ldi	r24, 0x01	; 1
     cb0:	89 83       	std	Y+1, r24	; 0x01
	if(NULL == Copy_StrPtr)
     cb2:	8a 81       	ldd	r24, Y+2	; 0x02
     cb4:	9b 81       	ldd	r25, Y+3	; 0x03
     cb6:	00 97       	sbiw	r24, 0x00	; 0
     cb8:	19 f4       	brne	.+6      	; 0xcc0 <USART_init+0x22>
	{
		Local_ErrorState = USART_Error_t_RT_NULL_PTR;
     cba:	82 e0       	ldi	r24, 0x02	; 2
     cbc:	89 83       	std	Y+1, r24	; 0x01
     cbe:	99 c0       	rjmp	.+306    	; 0xdf2 <USART_init+0x154>

#elif USART_MODE == USART_OperMode_t_Async
		//set the Asynchronous operation mode --> doNothing (because we can't set the USREL bit and clear the UMSEL bit at the same instruction)

		// set the speed mode
		USART_UCSRA &= (~(1<<1));
     cc0:	ab e2       	ldi	r26, 0x2B	; 43
     cc2:	b0 e0       	ldi	r27, 0x00	; 0
     cc4:	eb e2       	ldi	r30, 0x2B	; 43
     cc6:	f0 e0       	ldi	r31, 0x00	; 0
     cc8:	80 81       	ld	r24, Z
     cca:	8d 7f       	andi	r24, 0xFD	; 253
     ccc:	8c 93       	st	X, r24
		USART_UCSRA |= ((Copy_StrPtr->usart_speed_slct)<<1);
     cce:	ab e2       	ldi	r26, 0x2B	; 43
     cd0:	b0 e0       	ldi	r27, 0x00	; 0
     cd2:	eb e2       	ldi	r30, 0x2B	; 43
     cd4:	f0 e0       	ldi	r31, 0x00	; 0
     cd6:	80 81       	ld	r24, Z
     cd8:	28 2f       	mov	r18, r24
     cda:	ea 81       	ldd	r30, Y+2	; 0x02
     cdc:	fb 81       	ldd	r31, Y+3	; 0x03
     cde:	84 81       	ldd	r24, Z+4	; 0x04
     ce0:	88 2f       	mov	r24, r24
     ce2:	90 e0       	ldi	r25, 0x00	; 0
     ce4:	88 0f       	add	r24, r24
     ce6:	99 1f       	adc	r25, r25
     ce8:	82 2b       	or	r24, r18
     cea:	8c 93       	st	X, r24

		//set Baud rate to 9600
		if(USART_Speed_t_NormalSpeed == Copy_StrPtr->usart_speed_slct)
     cec:	ea 81       	ldd	r30, Y+2	; 0x02
     cee:	fb 81       	ldd	r31, Y+3	; 0x03
     cf0:	84 81       	ldd	r24, Z+4	; 0x04
     cf2:	88 23       	and	r24, r24
     cf4:	41 f4       	brne	.+16     	; 0xd06 <USART_init+0x68>
		{
			USART_UBRRH_UCSRC = 0;
     cf6:	e0 e4       	ldi	r30, 0x40	; 64
     cf8:	f0 e0       	ldi	r31, 0x00	; 0
     cfa:	10 82       	st	Z, r1
			USART_UBRRL = 51;
     cfc:	e9 e2       	ldi	r30, 0x29	; 41
     cfe:	f0 e0       	ldi	r31, 0x00	; 0
     d00:	83 e3       	ldi	r24, 0x33	; 51
     d02:	80 83       	st	Z, r24
     d04:	0e c0       	rjmp	.+28     	; 0xd22 <USART_init+0x84>

		}
		else if(USART_Speed_t_DoubleSpeed == Copy_StrPtr->usart_speed_slct)
     d06:	ea 81       	ldd	r30, Y+2	; 0x02
     d08:	fb 81       	ldd	r31, Y+3	; 0x03
     d0a:	84 81       	ldd	r24, Z+4	; 0x04
     d0c:	81 30       	cpi	r24, 0x01	; 1
     d0e:	41 f4       	brne	.+16     	; 0xd20 <USART_init+0x82>
		{
			USART_UBRRH_UCSRC = 0;
     d10:	e0 e4       	ldi	r30, 0x40	; 64
     d12:	f0 e0       	ldi	r31, 0x00	; 0
     d14:	10 82       	st	Z, r1
			USART_UBRRL = 103;
     d16:	e9 e2       	ldi	r30, 0x29	; 41
     d18:	f0 e0       	ldi	r31, 0x00	; 0
     d1a:	87 e6       	ldi	r24, 0x67	; 103
     d1c:	80 83       	st	Z, r24
     d1e:	01 c0       	rjmp	.+2      	; 0xd22 <USART_init+0x84>
		}
		else{
			Local_ErrorState = USART_Error_t_RT_WRONG_CONFIG;
     d20:	19 82       	std	Y+1, r1	; 0x01
		Local_ErrorState = USART_Error_t_RT_WRONG_CONFIG;
#error "Wrong Operation Mode"
#endif

		// set the data size
		if(Copy_StrPtr->usart_charSize_slct == USART_CharcterSize_t_5)
     d22:	ea 81       	ldd	r30, Y+2	; 0x02
     d24:	fb 81       	ldd	r31, Y+3	; 0x03
     d26:	81 81       	ldd	r24, Z+1	; 0x01
     d28:	88 23       	and	r24, r24
     d2a:	21 f1       	breq	.+72     	; 0xd74 <USART_init+0xd6>
		{
			//DoNothing --> Because we can't set URSEL and clear  UCSZ1 and UCSZ0 at the same time.
		}
		else if(Copy_StrPtr->usart_charSize_slct == USART_CharcterSize_t_9)
     d2c:	ea 81       	ldd	r30, Y+2	; 0x02
     d2e:	fb 81       	ldd	r31, Y+3	; 0x03
     d30:	81 81       	ldd	r24, Z+1	; 0x01
     d32:	84 30       	cpi	r24, 0x04	; 4
     d34:	79 f4       	brne	.+30     	; 0xd54 <USART_init+0xb6>
		{
			USART_UCSRB |= (1<<2);
     d36:	aa e2       	ldi	r26, 0x2A	; 42
     d38:	b0 e0       	ldi	r27, 0x00	; 0
     d3a:	ea e2       	ldi	r30, 0x2A	; 42
     d3c:	f0 e0       	ldi	r31, 0x00	; 0
     d3e:	80 81       	ld	r24, Z
     d40:	84 60       	ori	r24, 0x04	; 4
     d42:	8c 93       	st	X, r24
			USART_UBRRH_UCSRC |= ((1<<7) | (0b11<<1));
     d44:	a0 e4       	ldi	r26, 0x40	; 64
     d46:	b0 e0       	ldi	r27, 0x00	; 0
     d48:	e0 e4       	ldi	r30, 0x40	; 64
     d4a:	f0 e0       	ldi	r31, 0x00	; 0
     d4c:	80 81       	ld	r24, Z
     d4e:	86 68       	ori	r24, 0x86	; 134
     d50:	8c 93       	st	X, r24
     d52:	10 c0       	rjmp	.+32     	; 0xd74 <USART_init+0xd6>
		}
		else
		{
			USART_UBRRH_UCSRC |= ((1<<7) | (Copy_StrPtr->usart_charSize_slct << 1));
     d54:	a0 e4       	ldi	r26, 0x40	; 64
     d56:	b0 e0       	ldi	r27, 0x00	; 0
     d58:	e0 e4       	ldi	r30, 0x40	; 64
     d5a:	f0 e0       	ldi	r31, 0x00	; 0
     d5c:	80 81       	ld	r24, Z
     d5e:	28 2f       	mov	r18, r24
     d60:	ea 81       	ldd	r30, Y+2	; 0x02
     d62:	fb 81       	ldd	r31, Y+3	; 0x03
     d64:	81 81       	ldd	r24, Z+1	; 0x01
     d66:	88 2f       	mov	r24, r24
     d68:	90 e0       	ldi	r25, 0x00	; 0
     d6a:	88 0f       	add	r24, r24
     d6c:	99 1f       	adc	r25, r25
     d6e:	80 68       	ori	r24, 0x80	; 128
     d70:	82 2b       	or	r24, r18
     d72:	8c 93       	st	X, r24
		}


		//set the parity mode
		if(Copy_StrPtr->usart_parity == USART_ParityMode_t_Disable)
     d74:	ea 81       	ldd	r30, Y+2	; 0x02
     d76:	fb 81       	ldd	r31, Y+3	; 0x03
     d78:	82 81       	ldd	r24, Z+2	; 0x02
     d7a:	88 23       	and	r24, r24
     d7c:	a1 f0       	breq	.+40     	; 0xda6 <USART_init+0x108>
		{
			//DoNothing --> Because we can't set URSEL and clear UPM1 and UPM0 at the same time.
		}
		else
		{
			USART_UBRRH_UCSRC |= ((1<<7) | (Copy_StrPtr->usart_parity << 4));
     d7e:	a0 e4       	ldi	r26, 0x40	; 64
     d80:	b0 e0       	ldi	r27, 0x00	; 0
     d82:	e0 e4       	ldi	r30, 0x40	; 64
     d84:	f0 e0       	ldi	r31, 0x00	; 0
     d86:	80 81       	ld	r24, Z
     d88:	28 2f       	mov	r18, r24
     d8a:	ea 81       	ldd	r30, Y+2	; 0x02
     d8c:	fb 81       	ldd	r31, Y+3	; 0x03
     d8e:	82 81       	ldd	r24, Z+2	; 0x02
     d90:	88 2f       	mov	r24, r24
     d92:	90 e0       	ldi	r25, 0x00	; 0
     d94:	82 95       	swap	r24
     d96:	92 95       	swap	r25
     d98:	90 7f       	andi	r25, 0xF0	; 240
     d9a:	98 27       	eor	r25, r24
     d9c:	80 7f       	andi	r24, 0xF0	; 240
     d9e:	98 27       	eor	r25, r24
     da0:	80 68       	ori	r24, 0x80	; 128
     da2:	82 2b       	or	r24, r18
     da4:	8c 93       	st	X, r24
		}

		// set the stop bit
		if(Copy_StrPtr->usart_stopBits_slct == USART_StopBitSlct_t_OneBit)
     da6:	ea 81       	ldd	r30, Y+2	; 0x02
     da8:	fb 81       	ldd	r31, Y+3	; 0x03
     daa:	83 81       	ldd	r24, Z+3	; 0x03
     dac:	88 23       	and	r24, r24
     dae:	39 f0       	breq	.+14     	; 0xdbe <USART_init+0x120>
		{
			//DoNothing --> Because we can't set URSEL and clear USBS at the same time.
		}
		else
		{
			USART_UBRRH_UCSRC |= ((1 << 7) | (1 << 3));
     db0:	a0 e4       	ldi	r26, 0x40	; 64
     db2:	b0 e0       	ldi	r27, 0x00	; 0
     db4:	e0 e4       	ldi	r30, 0x40	; 64
     db6:	f0 e0       	ldi	r31, 0x00	; 0
     db8:	80 81       	ld	r24, Z
     dba:	88 68       	ori	r24, 0x88	; 136
     dbc:	8c 93       	st	X, r24
		}

		// enable the usart
		USART_UCSRB &= (~(0b11<<3));			//to clear bit3 and bit4
     dbe:	aa e2       	ldi	r26, 0x2A	; 42
     dc0:	b0 e0       	ldi	r27, 0x00	; 0
     dc2:	ea e2       	ldi	r30, 0x2A	; 42
     dc4:	f0 e0       	ldi	r31, 0x00	; 0
     dc6:	80 81       	ld	r24, Z
     dc8:	87 7e       	andi	r24, 0xE7	; 231
     dca:	8c 93       	st	X, r24
		USART_UCSRB |= (Copy_StrPtr->usart_circuit_enable << 3);
     dcc:	aa e2       	ldi	r26, 0x2A	; 42
     dce:	b0 e0       	ldi	r27, 0x00	; 0
     dd0:	ea e2       	ldi	r30, 0x2A	; 42
     dd2:	f0 e0       	ldi	r31, 0x00	; 0
     dd4:	80 81       	ld	r24, Z
     dd6:	28 2f       	mov	r18, r24
     dd8:	ea 81       	ldd	r30, Y+2	; 0x02
     dda:	fb 81       	ldd	r31, Y+3	; 0x03
     ddc:	80 81       	ld	r24, Z
     dde:	88 2f       	mov	r24, r24
     de0:	90 e0       	ldi	r25, 0x00	; 0
     de2:	88 0f       	add	r24, r24
     de4:	99 1f       	adc	r25, r25
     de6:	88 0f       	add	r24, r24
     de8:	99 1f       	adc	r25, r25
     dea:	88 0f       	add	r24, r24
     dec:	99 1f       	adc	r25, r25
     dee:	82 2b       	or	r24, r18
     df0:	8c 93       	st	X, r24
	}

	return Local_ErrorState;
     df2:	89 81       	ldd	r24, Y+1	; 0x01
}
     df4:	0f 90       	pop	r0
     df6:	0f 90       	pop	r0
     df8:	0f 90       	pop	r0
     dfa:	cf 91       	pop	r28
     dfc:	df 91       	pop	r29
     dfe:	08 95       	ret

00000e00 <USART_SendData>:
/*********************************************************************************************/

/*********************************************************************************************/
USART_Error_t USART_SendData(s16 Copy_s16Data)
{
     e00:	df 93       	push	r29
     e02:	cf 93       	push	r28
     e04:	00 d0       	rcall	.+0      	; 0xe06 <USART_SendData+0x6>
     e06:	0f 92       	push	r0
     e08:	cd b7       	in	r28, 0x3d	; 61
     e0a:	de b7       	in	r29, 0x3e	; 62
     e0c:	9b 83       	std	Y+3, r25	; 0x03
     e0e:	8a 83       	std	Y+2, r24	; 0x02
	USART_Error_t Local_ErrorState = USART_Error_t_RT_OK;
     e10:	81 e0       	ldi	r24, 0x01	; 1
     e12:	89 83       	std	Y+1, r24	; 0x01

	while(!GET_BIT(USART_UCSRA,5));
     e14:	eb e2       	ldi	r30, 0x2B	; 43
     e16:	f0 e0       	ldi	r31, 0x00	; 0
     e18:	80 81       	ld	r24, Z
     e1a:	82 95       	swap	r24
     e1c:	86 95       	lsr	r24
     e1e:	87 70       	andi	r24, 0x07	; 7
     e20:	88 2f       	mov	r24, r24
     e22:	90 e0       	ldi	r25, 0x00	; 0
     e24:	81 70       	andi	r24, 0x01	; 1
     e26:	90 70       	andi	r25, 0x00	; 0
     e28:	00 97       	sbiw	r24, 0x00	; 0
     e2a:	a1 f3       	breq	.-24     	; 0xe14 <USART_SendData+0x14>

	USART_UDR = Copy_s16Data;
     e2c:	ec e2       	ldi	r30, 0x2C	; 44
     e2e:	f0 e0       	ldi	r31, 0x00	; 0
     e30:	8a 81       	ldd	r24, Y+2	; 0x02
     e32:	80 83       	st	Z, r24

	return Local_ErrorState;
     e34:	89 81       	ldd	r24, Y+1	; 0x01

}
     e36:	0f 90       	pop	r0
     e38:	0f 90       	pop	r0
     e3a:	0f 90       	pop	r0
     e3c:	cf 91       	pop	r28
     e3e:	df 91       	pop	r29
     e40:	08 95       	ret

00000e42 <USART_ReceiveData>:
/*********************************************************************************************/

/*********************************************************************************************/
USART_Error_t USART_ReceiveData(s16 * Copy_Ps16Data)
{
     e42:	df 93       	push	r29
     e44:	cf 93       	push	r28
     e46:	00 d0       	rcall	.+0      	; 0xe48 <USART_ReceiveData+0x6>
     e48:	0f 92       	push	r0
     e4a:	cd b7       	in	r28, 0x3d	; 61
     e4c:	de b7       	in	r29, 0x3e	; 62
     e4e:	9b 83       	std	Y+3, r25	; 0x03
     e50:	8a 83       	std	Y+2, r24	; 0x02
	USART_Error_t Local_ErrorState = USART_Error_t_RT_OK;
     e52:	81 e0       	ldi	r24, 0x01	; 1
     e54:	89 83       	std	Y+1, r24	; 0x01

	if(NULL == Copy_Ps16Data)
     e56:	8a 81       	ldd	r24, Y+2	; 0x02
     e58:	9b 81       	ldd	r25, Y+3	; 0x03
     e5a:	00 97       	sbiw	r24, 0x00	; 0
     e5c:	19 f4       	brne	.+6      	; 0xe64 <USART_ReceiveData+0x22>
	{
		Local_ErrorState = USART_Error_t_RT_NULL_PTR;
     e5e:	82 e0       	ldi	r24, 0x02	; 2
     e60:	89 83       	std	Y+1, r24	; 0x01
     e62:	0e c0       	rjmp	.+28     	; 0xe80 <USART_ReceiveData+0x3e>
	}
	else
	{
		while(!GET_BIT(USART_UCSRA, 7));
     e64:	eb e2       	ldi	r30, 0x2B	; 43
     e66:	f0 e0       	ldi	r31, 0x00	; 0
     e68:	80 81       	ld	r24, Z
     e6a:	88 23       	and	r24, r24
     e6c:	dc f7       	brge	.-10     	; 0xe64 <USART_ReceiveData+0x22>

		*Copy_Ps16Data = (u16)USART_UDR;
     e6e:	ec e2       	ldi	r30, 0x2C	; 44
     e70:	f0 e0       	ldi	r31, 0x00	; 0
     e72:	80 81       	ld	r24, Z
     e74:	88 2f       	mov	r24, r24
     e76:	90 e0       	ldi	r25, 0x00	; 0
     e78:	ea 81       	ldd	r30, Y+2	; 0x02
     e7a:	fb 81       	ldd	r31, Y+3	; 0x03
     e7c:	91 83       	std	Z+1, r25	; 0x01
     e7e:	80 83       	st	Z, r24
	}

	return Local_ErrorState;
     e80:	89 81       	ldd	r24, Y+1	; 0x01
}
     e82:	0f 90       	pop	r0
     e84:	0f 90       	pop	r0
     e86:	0f 90       	pop	r0
     e88:	cf 91       	pop	r28
     e8a:	df 91       	pop	r29
     e8c:	08 95       	ret

00000e8e <USART_ReceiveData_interrupt>:
/*********************************************************************************************/

/*********************************************************************************************/
USART_Error_t USART_ReceiveData_interrupt(void(* Local_Fptr)(u8))
{
     e8e:	df 93       	push	r29
     e90:	cf 93       	push	r28
     e92:	00 d0       	rcall	.+0      	; 0xe94 <USART_ReceiveData_interrupt+0x6>
     e94:	0f 92       	push	r0
     e96:	cd b7       	in	r28, 0x3d	; 61
     e98:	de b7       	in	r29, 0x3e	; 62
     e9a:	9b 83       	std	Y+3, r25	; 0x03
     e9c:	8a 83       	std	Y+2, r24	; 0x02
	USART_Error_t Local_ErrorState = USART_Error_t_RT_OK;
     e9e:	81 e0       	ldi	r24, 0x01	; 1
     ea0:	89 83       	std	Y+1, r24	; 0x01

	if(NULL != Local_Fptr)
     ea2:	8a 81       	ldd	r24, Y+2	; 0x02
     ea4:	9b 81       	ldd	r25, Y+3	; 0x03
     ea6:	00 97       	sbiw	r24, 0x00	; 0
     ea8:	a9 f0       	breq	.+42     	; 0xed4 <USART_ReceiveData_interrupt+0x46>
	{
		USART_FPTR = Local_Fptr;
     eaa:	8a 81       	ldd	r24, Y+2	; 0x02
     eac:	9b 81       	ldd	r25, Y+3	; 0x03
     eae:	90 93 6f 00 	sts	0x006F, r25
     eb2:	80 93 6e 00 	sts	0x006E, r24

		//Enable The Global Interrupt
		LIB_SREG |= (1<<7);
     eb6:	af e5       	ldi	r26, 0x5F	; 95
     eb8:	b0 e0       	ldi	r27, 0x00	; 0
     eba:	ef e5       	ldi	r30, 0x5F	; 95
     ebc:	f0 e0       	ldi	r31, 0x00	; 0
     ebe:	80 81       	ld	r24, Z
     ec0:	80 68       	ori	r24, 0x80	; 128
     ec2:	8c 93       	st	X, r24

		//Enable RX Complete Interrupt
		USART_UCSRB |= (1<<7);
     ec4:	aa e2       	ldi	r26, 0x2A	; 42
     ec6:	b0 e0       	ldi	r27, 0x00	; 0
     ec8:	ea e2       	ldi	r30, 0x2A	; 42
     eca:	f0 e0       	ldi	r31, 0x00	; 0
     ecc:	80 81       	ld	r24, Z
     ece:	80 68       	ori	r24, 0x80	; 128
     ed0:	8c 93       	st	X, r24
     ed2:	02 c0       	rjmp	.+4      	; 0xed8 <USART_ReceiveData_interrupt+0x4a>
	}
	else
	{
		Local_ErrorState = USART_Error_t_RT_NULL_PTR;
     ed4:	82 e0       	ldi	r24, 0x02	; 2
     ed6:	89 83       	std	Y+1, r24	; 0x01
	}


	return Local_ErrorState;
     ed8:	89 81       	ldd	r24, Y+1	; 0x01
}
     eda:	0f 90       	pop	r0
     edc:	0f 90       	pop	r0
     ede:	0f 90       	pop	r0
     ee0:	cf 91       	pop	r28
     ee2:	df 91       	pop	r29
     ee4:	08 95       	ret

00000ee6 <__vector_13>:
/*********************************************************************************************/

ISR(USART_RXC_vect)
{
     ee6:	1f 92       	push	r1
     ee8:	0f 92       	push	r0
     eea:	0f b6       	in	r0, 0x3f	; 63
     eec:	0f 92       	push	r0
     eee:	11 24       	eor	r1, r1
     ef0:	2f 93       	push	r18
     ef2:	3f 93       	push	r19
     ef4:	4f 93       	push	r20
     ef6:	5f 93       	push	r21
     ef8:	6f 93       	push	r22
     efa:	7f 93       	push	r23
     efc:	8f 93       	push	r24
     efe:	9f 93       	push	r25
     f00:	af 93       	push	r26
     f02:	bf 93       	push	r27
     f04:	ef 93       	push	r30
     f06:	ff 93       	push	r31
     f08:	df 93       	push	r29
     f0a:	cf 93       	push	r28
     f0c:	0f 92       	push	r0
     f0e:	cd b7       	in	r28, 0x3d	; 61
     f10:	de b7       	in	r29, 0x3e	; 62
	u8 Local_u8_Received_Data = USART_UDR;
     f12:	ec e2       	ldi	r30, 0x2C	; 44
     f14:	f0 e0       	ldi	r31, 0x00	; 0
     f16:	80 81       	ld	r24, Z
     f18:	89 83       	std	Y+1, r24	; 0x01

	if(NULL != USART_FPTR)
     f1a:	80 91 6e 00 	lds	r24, 0x006E
     f1e:	90 91 6f 00 	lds	r25, 0x006F
     f22:	00 97       	sbiw	r24, 0x00	; 0
     f24:	31 f0       	breq	.+12     	; 0xf32 <__vector_13+0x4c>
	{
		USART_FPTR(Local_u8_Received_Data);
     f26:	e0 91 6e 00 	lds	r30, 0x006E
     f2a:	f0 91 6f 00 	lds	r31, 0x006F
     f2e:	89 81       	ldd	r24, Y+1	; 0x01
     f30:	09 95       	icall
	}

}
     f32:	0f 90       	pop	r0
     f34:	cf 91       	pop	r28
     f36:	df 91       	pop	r29
     f38:	ff 91       	pop	r31
     f3a:	ef 91       	pop	r30
     f3c:	bf 91       	pop	r27
     f3e:	af 91       	pop	r26
     f40:	9f 91       	pop	r25
     f42:	8f 91       	pop	r24
     f44:	7f 91       	pop	r23
     f46:	6f 91       	pop	r22
     f48:	5f 91       	pop	r21
     f4a:	4f 91       	pop	r20
     f4c:	3f 91       	pop	r19
     f4e:	2f 91       	pop	r18
     f50:	0f 90       	pop	r0
     f52:	0f be       	out	0x3f, r0	; 63
     f54:	0f 90       	pop	r0
     f56:	1f 90       	pop	r1
     f58:	18 95       	reti

00000f5a <MSPI_voidSpiMasterInit>:
 @Brief     :
 @Parameter :
 @Return    :
 */
void MSPI_voidSpiMasterInit(void)
{
     f5a:	df 93       	push	r29
     f5c:	cf 93       	push	r28
     f5e:	0f 92       	push	r0
     f60:	cd b7       	in	r28, 0x3d	; 61
     f62:	de b7       	in	r29, 0x3e	; 62
	u8 temp_SPCR = 0;
     f64:	19 82       	std	Y+1, r1	; 0x01

	// Set MOSI pin direction output
	DIO_u8setPinDir(DIO_PORT_B,DIO_PIN_4,DIO_OUTPUT);
     f66:	81 e0       	ldi	r24, 0x01	; 1
     f68:	64 e0       	ldi	r22, 0x04	; 4
     f6a:	41 e0       	ldi	r20, 0x01	; 1
     f6c:	0e 94 9c 0c 	call	0x1938	; 0x1938 <DIO_u8setPinDir>
	DIO_u8setPinDir(DIO_PORT_B,DIO_PIN_5,DIO_OUTPUT);
     f70:	81 e0       	ldi	r24, 0x01	; 1
     f72:	65 e0       	ldi	r22, 0x05	; 5
     f74:	41 e0       	ldi	r20, 0x01	; 1
     f76:	0e 94 9c 0c 	call	0x1938	; 0x1938 <DIO_u8setPinDir>
	DIO_u8setPinDir(DIO_PORT_B,DIO_PIN_6,DIO_INPUT);
     f7a:	81 e0       	ldi	r24, 0x01	; 1
     f7c:	66 e0       	ldi	r22, 0x06	; 6
     f7e:	40 e0       	ldi	r20, 0x00	; 0
     f80:	0e 94 9c 0c 	call	0x1938	; 0x1938 <DIO_u8setPinDir>
	DIO_u8setPinVal(DIO_PORT_B,DIO_PIN_6,DIO_HIGH);
     f84:	81 e0       	ldi	r24, 0x01	; 1
     f86:	66 e0       	ldi	r22, 0x06	; 6
     f88:	41 e0       	ldi	r20, 0x01	; 1
     f8a:	0e 94 ae 0d 	call	0x1b5c	; 0x1b5c <DIO_u8setPinVal>
	DIO_u8setPinDir(DIO_PORT_B,DIO_PIN_7,DIO_OUTPUT);
     f8e:	81 e0       	ldi	r24, 0x01	; 1
     f90:	67 e0       	ldi	r22, 0x07	; 7
     f92:	41 e0       	ldi	r20, 0x01	; 1
     f94:	0e 94 9c 0c 	call	0x1938	; 0x1938 <DIO_u8setPinDir>
//	DIO_VidSetPinValue(DIO_PORTB, DIO_PIN7, DIO_LOW);

	// enable SPI
	SET_BIT(temp_SPCR, 6);
     f98:	89 81       	ldd	r24, Y+1	; 0x01
     f9a:	80 64       	ori	r24, 0x40	; 64
     f9c:	89 83       	std	Y+1, r24	; 0x01

	// data order >>>> transmit MSB first
	CLR_BIT(temp_SPCR, 5);
     f9e:	89 81       	ldd	r24, Y+1	; 0x01
     fa0:	8f 7d       	andi	r24, 0xDF	; 223
     fa2:	89 83       	std	Y+1, r24	; 0x01

	// configure SS pin as output and choose master spi mode
	//DIO_VidSetPinDirection(DIO_PORTB, DIO_PIN4, DIO_OUTPUT);
	//DIO_VidSetPinValue(DIO_PORTB, DIO_PIN4, DIO_HIGH);
	SET_BIT(temp_SPCR, 4);
     fa4:	89 81       	ldd	r24, Y+1	; 0x01
     fa6:	80 61       	ori	r24, 0x10	; 16
     fa8:	89 83       	std	Y+1, r24	; 0x01


	// clock polarity >>> leading rising edge
	CLR_BIT(temp_SPCR, 3);
     faa:	89 81       	ldd	r24, Y+1	; 0x01
     fac:	87 7f       	andi	r24, 0xF7	; 247
     fae:	89 83       	std	Y+1, r24	; 0x01

	// clock phase >>>> sampling at rising edge
	CLR_BIT(temp_SPCR, 2);
     fb0:	89 81       	ldd	r24, Y+1	; 0x01
     fb2:	8b 7f       	andi	r24, 0xFB	; 251
     fb4:	89 83       	std	Y+1, r24	; 0x01

	// clock oscillator >> F_CPU / 8
	SET_BIT(temp_SPCR, 0);
     fb6:	89 81       	ldd	r24, Y+1	; 0x01
     fb8:	81 60       	ori	r24, 0x01	; 1
     fba:	89 83       	std	Y+1, r24	; 0x01
	CLR_BIT(temp_SPCR, 1);
     fbc:	89 81       	ldd	r24, Y+1	; 0x01
     fbe:	8d 7f       	andi	r24, 0xFD	; 253
     fc0:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(SPSR, 0);
     fc2:	ae e2       	ldi	r26, 0x2E	; 46
     fc4:	b0 e0       	ldi	r27, 0x00	; 0
     fc6:	ee e2       	ldi	r30, 0x2E	; 46
     fc8:	f0 e0       	ldi	r31, 0x00	; 0
     fca:	80 81       	ld	r24, Z
     fcc:	81 60       	ori	r24, 0x01	; 1
     fce:	8c 93       	st	X, r24

	SPCR = temp_SPCR;
     fd0:	ed e2       	ldi	r30, 0x2D	; 45
     fd2:	f0 e0       	ldi	r31, 0x00	; 0
     fd4:	89 81       	ldd	r24, Y+1	; 0x01
     fd6:	80 83       	st	Z, r24
}
     fd8:	0f 90       	pop	r0
     fda:	cf 91       	pop	r28
     fdc:	df 91       	pop	r29
     fde:	08 95       	ret

00000fe0 <MSPI_voidSetPreSca>:
 @Brief     :
 @Parameter :
 @Return    :
 */
void MSPI_voidSetPreSca(u8 Copy_u8Presca_value)
{
     fe0:	df 93       	push	r29
     fe2:	cf 93       	push	r28
     fe4:	00 d0       	rcall	.+0      	; 0xfe6 <MSPI_voidSetPreSca+0x6>
     fe6:	0f 92       	push	r0
     fe8:	cd b7       	in	r28, 0x3d	; 61
     fea:	de b7       	in	r29, 0x3e	; 62
     fec:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_u8Presca_value)
     fee:	89 81       	ldd	r24, Y+1	; 0x01
     ff0:	28 2f       	mov	r18, r24
     ff2:	30 e0       	ldi	r19, 0x00	; 0
     ff4:	3b 83       	std	Y+3, r19	; 0x03
     ff6:	2a 83       	std	Y+2, r18	; 0x02
     ff8:	8a 81       	ldd	r24, Y+2	; 0x02
     ffa:	9b 81       	ldd	r25, Y+3	; 0x03
     ffc:	83 30       	cpi	r24, 0x03	; 3
     ffe:	91 05       	cpc	r25, r1
    1000:	09 f4       	brne	.+2      	; 0x1004 <MSPI_voidSetPreSca+0x24>
    1002:	6a c0       	rjmp	.+212    	; 0x10d8 <MSPI_voidSetPreSca+0xf8>
    1004:	2a 81       	ldd	r18, Y+2	; 0x02
    1006:	3b 81       	ldd	r19, Y+3	; 0x03
    1008:	24 30       	cpi	r18, 0x04	; 4
    100a:	31 05       	cpc	r19, r1
    100c:	84 f4       	brge	.+32     	; 0x102e <MSPI_voidSetPreSca+0x4e>
    100e:	8a 81       	ldd	r24, Y+2	; 0x02
    1010:	9b 81       	ldd	r25, Y+3	; 0x03
    1012:	81 30       	cpi	r24, 0x01	; 1
    1014:	91 05       	cpc	r25, r1
    1016:	a1 f1       	breq	.+104    	; 0x1080 <MSPI_voidSetPreSca+0xa0>
    1018:	2a 81       	ldd	r18, Y+2	; 0x02
    101a:	3b 81       	ldd	r19, Y+3	; 0x03
    101c:	22 30       	cpi	r18, 0x02	; 2
    101e:	31 05       	cpc	r19, r1
    1020:	0c f0       	brlt	.+2      	; 0x1024 <MSPI_voidSetPreSca+0x44>
    1022:	44 c0       	rjmp	.+136    	; 0x10ac <MSPI_voidSetPreSca+0xcc>
    1024:	8a 81       	ldd	r24, Y+2	; 0x02
    1026:	9b 81       	ldd	r25, Y+3	; 0x03
    1028:	00 97       	sbiw	r24, 0x00	; 0
    102a:	a1 f0       	breq	.+40     	; 0x1054 <MSPI_voidSetPreSca+0x74>
    102c:	ad c0       	rjmp	.+346    	; 0x1188 <MSPI_voidSetPreSca+0x1a8>
    102e:	2a 81       	ldd	r18, Y+2	; 0x02
    1030:	3b 81       	ldd	r19, Y+3	; 0x03
    1032:	25 30       	cpi	r18, 0x05	; 5
    1034:	31 05       	cpc	r19, r1
    1036:	09 f4       	brne	.+2      	; 0x103a <MSPI_voidSetPreSca+0x5a>
    1038:	7b c0       	rjmp	.+246    	; 0x1130 <MSPI_voidSetPreSca+0x150>
    103a:	8a 81       	ldd	r24, Y+2	; 0x02
    103c:	9b 81       	ldd	r25, Y+3	; 0x03
    103e:	85 30       	cpi	r24, 0x05	; 5
    1040:	91 05       	cpc	r25, r1
    1042:	0c f4       	brge	.+2      	; 0x1046 <MSPI_voidSetPreSca+0x66>
    1044:	5f c0       	rjmp	.+190    	; 0x1104 <MSPI_voidSetPreSca+0x124>
    1046:	2a 81       	ldd	r18, Y+2	; 0x02
    1048:	3b 81       	ldd	r19, Y+3	; 0x03
    104a:	26 30       	cpi	r18, 0x06	; 6
    104c:	31 05       	cpc	r19, r1
    104e:	09 f4       	brne	.+2      	; 0x1052 <MSPI_voidSetPreSca+0x72>
    1050:	85 c0       	rjmp	.+266    	; 0x115c <MSPI_voidSetPreSca+0x17c>
    1052:	9a c0       	rjmp	.+308    	; 0x1188 <MSPI_voidSetPreSca+0x1a8>
	{
		/************************ ***/
		case 0:
			CLR_BIT(SPCR, 0);
    1054:	ad e2       	ldi	r26, 0x2D	; 45
    1056:	b0 e0       	ldi	r27, 0x00	; 0
    1058:	ed e2       	ldi	r30, 0x2D	; 45
    105a:	f0 e0       	ldi	r31, 0x00	; 0
    105c:	80 81       	ld	r24, Z
    105e:	8e 7f       	andi	r24, 0xFE	; 254
    1060:	8c 93       	st	X, r24
			CLR_BIT(SPCR, 1);
    1062:	ad e2       	ldi	r26, 0x2D	; 45
    1064:	b0 e0       	ldi	r27, 0x00	; 0
    1066:	ed e2       	ldi	r30, 0x2D	; 45
    1068:	f0 e0       	ldi	r31, 0x00	; 0
    106a:	80 81       	ld	r24, Z
    106c:	8d 7f       	andi	r24, 0xFD	; 253
    106e:	8c 93       	st	X, r24
			CLR_BIT(SPSR, 0);
    1070:	ae e2       	ldi	r26, 0x2E	; 46
    1072:	b0 e0       	ldi	r27, 0x00	; 0
    1074:	ee e2       	ldi	r30, 0x2E	; 46
    1076:	f0 e0       	ldi	r31, 0x00	; 0
    1078:	80 81       	ld	r24, Z
    107a:	8e 7f       	andi	r24, 0xFE	; 254
    107c:	8c 93       	st	X, r24
    107e:	99 c0       	rjmp	.+306    	; 0x11b2 <MSPI_voidSetPreSca+0x1d2>
		break;
		/************************ ***/
		case 1:
			SET_BIT(SPCR, 0);
    1080:	ad e2       	ldi	r26, 0x2D	; 45
    1082:	b0 e0       	ldi	r27, 0x00	; 0
    1084:	ed e2       	ldi	r30, 0x2D	; 45
    1086:	f0 e0       	ldi	r31, 0x00	; 0
    1088:	80 81       	ld	r24, Z
    108a:	81 60       	ori	r24, 0x01	; 1
    108c:	8c 93       	st	X, r24
			CLR_BIT(SPCR, 1);
    108e:	ad e2       	ldi	r26, 0x2D	; 45
    1090:	b0 e0       	ldi	r27, 0x00	; 0
    1092:	ed e2       	ldi	r30, 0x2D	; 45
    1094:	f0 e0       	ldi	r31, 0x00	; 0
    1096:	80 81       	ld	r24, Z
    1098:	8d 7f       	andi	r24, 0xFD	; 253
    109a:	8c 93       	st	X, r24
			CLR_BIT(SPSR, 0);
    109c:	ae e2       	ldi	r26, 0x2E	; 46
    109e:	b0 e0       	ldi	r27, 0x00	; 0
    10a0:	ee e2       	ldi	r30, 0x2E	; 46
    10a2:	f0 e0       	ldi	r31, 0x00	; 0
    10a4:	80 81       	ld	r24, Z
    10a6:	8e 7f       	andi	r24, 0xFE	; 254
    10a8:	8c 93       	st	X, r24
    10aa:	83 c0       	rjmp	.+262    	; 0x11b2 <MSPI_voidSetPreSca+0x1d2>
		break;
		/************************ ***/
		case 2:
			CLR_BIT(SPCR, 0);
    10ac:	ad e2       	ldi	r26, 0x2D	; 45
    10ae:	b0 e0       	ldi	r27, 0x00	; 0
    10b0:	ed e2       	ldi	r30, 0x2D	; 45
    10b2:	f0 e0       	ldi	r31, 0x00	; 0
    10b4:	80 81       	ld	r24, Z
    10b6:	8e 7f       	andi	r24, 0xFE	; 254
    10b8:	8c 93       	st	X, r24
			SET_BIT(SPCR, 1);
    10ba:	ad e2       	ldi	r26, 0x2D	; 45
    10bc:	b0 e0       	ldi	r27, 0x00	; 0
    10be:	ed e2       	ldi	r30, 0x2D	; 45
    10c0:	f0 e0       	ldi	r31, 0x00	; 0
    10c2:	80 81       	ld	r24, Z
    10c4:	82 60       	ori	r24, 0x02	; 2
    10c6:	8c 93       	st	X, r24
			CLR_BIT(SPSR, 0);
    10c8:	ae e2       	ldi	r26, 0x2E	; 46
    10ca:	b0 e0       	ldi	r27, 0x00	; 0
    10cc:	ee e2       	ldi	r30, 0x2E	; 46
    10ce:	f0 e0       	ldi	r31, 0x00	; 0
    10d0:	80 81       	ld	r24, Z
    10d2:	8e 7f       	andi	r24, 0xFE	; 254
    10d4:	8c 93       	st	X, r24
    10d6:	6d c0       	rjmp	.+218    	; 0x11b2 <MSPI_voidSetPreSca+0x1d2>
		break;
		/************************ ***/
		case 3:
			SET_BIT(SPCR, 0);
    10d8:	ad e2       	ldi	r26, 0x2D	; 45
    10da:	b0 e0       	ldi	r27, 0x00	; 0
    10dc:	ed e2       	ldi	r30, 0x2D	; 45
    10de:	f0 e0       	ldi	r31, 0x00	; 0
    10e0:	80 81       	ld	r24, Z
    10e2:	81 60       	ori	r24, 0x01	; 1
    10e4:	8c 93       	st	X, r24
			SET_BIT(SPCR, 1);
    10e6:	ad e2       	ldi	r26, 0x2D	; 45
    10e8:	b0 e0       	ldi	r27, 0x00	; 0
    10ea:	ed e2       	ldi	r30, 0x2D	; 45
    10ec:	f0 e0       	ldi	r31, 0x00	; 0
    10ee:	80 81       	ld	r24, Z
    10f0:	82 60       	ori	r24, 0x02	; 2
    10f2:	8c 93       	st	X, r24
			CLR_BIT(SPSR, 0);
    10f4:	ae e2       	ldi	r26, 0x2E	; 46
    10f6:	b0 e0       	ldi	r27, 0x00	; 0
    10f8:	ee e2       	ldi	r30, 0x2E	; 46
    10fa:	f0 e0       	ldi	r31, 0x00	; 0
    10fc:	80 81       	ld	r24, Z
    10fe:	8e 7f       	andi	r24, 0xFE	; 254
    1100:	8c 93       	st	X, r24
    1102:	57 c0       	rjmp	.+174    	; 0x11b2 <MSPI_voidSetPreSca+0x1d2>
		break;
		/************************ ***/
		case 4:
			CLR_BIT(SPCR, 0);
    1104:	ad e2       	ldi	r26, 0x2D	; 45
    1106:	b0 e0       	ldi	r27, 0x00	; 0
    1108:	ed e2       	ldi	r30, 0x2D	; 45
    110a:	f0 e0       	ldi	r31, 0x00	; 0
    110c:	80 81       	ld	r24, Z
    110e:	8e 7f       	andi	r24, 0xFE	; 254
    1110:	8c 93       	st	X, r24
			CLR_BIT(SPCR, 1);
    1112:	ad e2       	ldi	r26, 0x2D	; 45
    1114:	b0 e0       	ldi	r27, 0x00	; 0
    1116:	ed e2       	ldi	r30, 0x2D	; 45
    1118:	f0 e0       	ldi	r31, 0x00	; 0
    111a:	80 81       	ld	r24, Z
    111c:	8d 7f       	andi	r24, 0xFD	; 253
    111e:	8c 93       	st	X, r24
			SET_BIT(SPSR, 0);
    1120:	ae e2       	ldi	r26, 0x2E	; 46
    1122:	b0 e0       	ldi	r27, 0x00	; 0
    1124:	ee e2       	ldi	r30, 0x2E	; 46
    1126:	f0 e0       	ldi	r31, 0x00	; 0
    1128:	80 81       	ld	r24, Z
    112a:	81 60       	ori	r24, 0x01	; 1
    112c:	8c 93       	st	X, r24
    112e:	41 c0       	rjmp	.+130    	; 0x11b2 <MSPI_voidSetPreSca+0x1d2>
		break;
		/************************ ***/
		case 5:
			SET_BIT(SPCR, 0);
    1130:	ad e2       	ldi	r26, 0x2D	; 45
    1132:	b0 e0       	ldi	r27, 0x00	; 0
    1134:	ed e2       	ldi	r30, 0x2D	; 45
    1136:	f0 e0       	ldi	r31, 0x00	; 0
    1138:	80 81       	ld	r24, Z
    113a:	81 60       	ori	r24, 0x01	; 1
    113c:	8c 93       	st	X, r24
			CLR_BIT(SPCR, 1);
    113e:	ad e2       	ldi	r26, 0x2D	; 45
    1140:	b0 e0       	ldi	r27, 0x00	; 0
    1142:	ed e2       	ldi	r30, 0x2D	; 45
    1144:	f0 e0       	ldi	r31, 0x00	; 0
    1146:	80 81       	ld	r24, Z
    1148:	8d 7f       	andi	r24, 0xFD	; 253
    114a:	8c 93       	st	X, r24
			SET_BIT(SPSR, 0);
    114c:	ae e2       	ldi	r26, 0x2E	; 46
    114e:	b0 e0       	ldi	r27, 0x00	; 0
    1150:	ee e2       	ldi	r30, 0x2E	; 46
    1152:	f0 e0       	ldi	r31, 0x00	; 0
    1154:	80 81       	ld	r24, Z
    1156:	81 60       	ori	r24, 0x01	; 1
    1158:	8c 93       	st	X, r24
    115a:	2b c0       	rjmp	.+86     	; 0x11b2 <MSPI_voidSetPreSca+0x1d2>
		break;
		/************************ ***/
		case 6:
			CLR_BIT(SPCR, 0);
    115c:	ad e2       	ldi	r26, 0x2D	; 45
    115e:	b0 e0       	ldi	r27, 0x00	; 0
    1160:	ed e2       	ldi	r30, 0x2D	; 45
    1162:	f0 e0       	ldi	r31, 0x00	; 0
    1164:	80 81       	ld	r24, Z
    1166:	8e 7f       	andi	r24, 0xFE	; 254
    1168:	8c 93       	st	X, r24
			SET_BIT(SPCR, 1);
    116a:	ad e2       	ldi	r26, 0x2D	; 45
    116c:	b0 e0       	ldi	r27, 0x00	; 0
    116e:	ed e2       	ldi	r30, 0x2D	; 45
    1170:	f0 e0       	ldi	r31, 0x00	; 0
    1172:	80 81       	ld	r24, Z
    1174:	82 60       	ori	r24, 0x02	; 2
    1176:	8c 93       	st	X, r24
			SET_BIT(SPSR, 0);
    1178:	ae e2       	ldi	r26, 0x2E	; 46
    117a:	b0 e0       	ldi	r27, 0x00	; 0
    117c:	ee e2       	ldi	r30, 0x2E	; 46
    117e:	f0 e0       	ldi	r31, 0x00	; 0
    1180:	80 81       	ld	r24, Z
    1182:	81 60       	ori	r24, 0x01	; 1
    1184:	8c 93       	st	X, r24
    1186:	15 c0       	rjmp	.+42     	; 0x11b2 <MSPI_voidSetPreSca+0x1d2>
		break;
		/************************ ***/
		default :
			CLR_BIT(SPCR, 0);
    1188:	ad e2       	ldi	r26, 0x2D	; 45
    118a:	b0 e0       	ldi	r27, 0x00	; 0
    118c:	ed e2       	ldi	r30, 0x2D	; 45
    118e:	f0 e0       	ldi	r31, 0x00	; 0
    1190:	80 81       	ld	r24, Z
    1192:	8e 7f       	andi	r24, 0xFE	; 254
    1194:	8c 93       	st	X, r24
			CLR_BIT(SPCR, 1);
    1196:	ad e2       	ldi	r26, 0x2D	; 45
    1198:	b0 e0       	ldi	r27, 0x00	; 0
    119a:	ed e2       	ldi	r30, 0x2D	; 45
    119c:	f0 e0       	ldi	r31, 0x00	; 0
    119e:	80 81       	ld	r24, Z
    11a0:	8d 7f       	andi	r24, 0xFD	; 253
    11a2:	8c 93       	st	X, r24
			CLR_BIT(SPSR, 0);
    11a4:	ae e2       	ldi	r26, 0x2E	; 46
    11a6:	b0 e0       	ldi	r27, 0x00	; 0
    11a8:	ee e2       	ldi	r30, 0x2E	; 46
    11aa:	f0 e0       	ldi	r31, 0x00	; 0
    11ac:	80 81       	ld	r24, Z
    11ae:	8e 7f       	andi	r24, 0xFE	; 254
    11b0:	8c 93       	st	X, r24

		break;
	}
}
    11b2:	0f 90       	pop	r0
    11b4:	0f 90       	pop	r0
    11b6:	0f 90       	pop	r0
    11b8:	cf 91       	pop	r28
    11ba:	df 91       	pop	r29
    11bc:	08 95       	ret

000011be <MSPI_VidChipSelect>:
 @Brief     :
 @Parameter :
 @Return    :
 */
void MSPI_VidChipSelect(u8 state)
{
    11be:	df 93       	push	r29
    11c0:	cf 93       	push	r28
    11c2:	0f 92       	push	r0
    11c4:	cd b7       	in	r28, 0x3d	; 61
    11c6:	de b7       	in	r29, 0x3e	; 62
    11c8:	89 83       	std	Y+1, r24	; 0x01
	if(state == 1)
    11ca:	89 81       	ldd	r24, Y+1	; 0x01
    11cc:	81 30       	cpi	r24, 0x01	; 1
    11ce:	31 f4       	brne	.+12     	; 0x11dc <MSPI_VidChipSelect+0x1e>
	{
		//MCAL_DIO_voidSETBIT(PB,PB4,LOW);
		DIO_u8setPinVal(DIO_PORT_B,DIO_PIN_4,DIO_LOW);
    11d0:	81 e0       	ldi	r24, 0x01	; 1
    11d2:	64 e0       	ldi	r22, 0x04	; 4
    11d4:	40 e0       	ldi	r20, 0x00	; 0
    11d6:	0e 94 ae 0d 	call	0x1b5c	; 0x1b5c <DIO_u8setPinVal>
    11da:	05 c0       	rjmp	.+10     	; 0x11e6 <MSPI_VidChipSelect+0x28>
	}
	else
	{
		DIO_u8setPinVal(DIO_PORT_B,DIO_PIN_4,DIO_HIGH);
    11dc:	81 e0       	ldi	r24, 0x01	; 1
    11de:	64 e0       	ldi	r22, 0x04	; 4
    11e0:	41 e0       	ldi	r20, 0x01	; 1
    11e2:	0e 94 ae 0d 	call	0x1b5c	; 0x1b5c <DIO_u8setPinVal>
	}
}
    11e6:	0f 90       	pop	r0
    11e8:	cf 91       	pop	r28
    11ea:	df 91       	pop	r29
    11ec:	08 95       	ret

000011ee <MSPI_U8MasterTransmit>:
 @Brief     :
 @Parameter :
 @Return    :
 */
u8 MSPI_U8MasterTransmit(u8 Copy_u8SpiMessage)
{
    11ee:	df 93       	push	r29
    11f0:	cf 93       	push	r28
    11f2:	00 d0       	rcall	.+0      	; 0x11f4 <MSPI_U8MasterTransmit+0x6>
    11f4:	cd b7       	in	r28, 0x3d	; 61
    11f6:	de b7       	in	r29, 0x3e	; 62
    11f8:	8a 83       	std	Y+2, r24	; 0x02
	u8 dataRead=0;
    11fa:	19 82       	std	Y+1, r1	; 0x01
	SPDR = Copy_u8SpiMessage;
    11fc:	ef e2       	ldi	r30, 0x2F	; 47
    11fe:	f0 e0       	ldi	r31, 0x00	; 0
    1200:	8a 81       	ldd	r24, Y+2	; 0x02
    1202:	80 83       	st	Z, r24
	while(GET_BIT(SPSR, 7)==0);
    1204:	ee e2       	ldi	r30, 0x2E	; 46
    1206:	f0 e0       	ldi	r31, 0x00	; 0
    1208:	80 81       	ld	r24, Z
    120a:	88 23       	and	r24, r24
    120c:	dc f7       	brge	.-10     	; 0x1204 <MSPI_U8MasterTransmit+0x16>
	dataRead = SPDR;
    120e:	ef e2       	ldi	r30, 0x2F	; 47
    1210:	f0 e0       	ldi	r31, 0x00	; 0
    1212:	80 81       	ld	r24, Z
    1214:	89 83       	std	Y+1, r24	; 0x01
	return dataRead;
    1216:	89 81       	ldd	r24, Y+1	; 0x01
}
    1218:	0f 90       	pop	r0
    121a:	0f 90       	pop	r0
    121c:	cf 91       	pop	r28
    121e:	df 91       	pop	r29
    1220:	08 95       	ret

00001222 <EXTI_u8SetSource>:
static void (*INT0_Cbf_ptr)(void) = NULL;
static void (*INT1_Cbf_ptr)(void) = NULL;
static void (*INT2_Cbf_ptr)(void) = NULL;

//this function sets the interrupt source, it takes the external interrupt number and event;
u8 EXTI_u8SetSource(u8 Copy_u8INTx, u8 Copy_u8Source){
    1222:	df 93       	push	r29
    1224:	cf 93       	push	r28
    1226:	cd b7       	in	r28, 0x3d	; 61
    1228:	de b7       	in	r29, 0x3e	; 62
    122a:	2b 97       	sbiw	r28, 0x0b	; 11
    122c:	0f b6       	in	r0, 0x3f	; 63
    122e:	f8 94       	cli
    1230:	de bf       	out	0x3e, r29	; 62
    1232:	0f be       	out	0x3f, r0	; 63
    1234:	cd bf       	out	0x3d, r28	; 61
    1236:	8a 83       	std	Y+2, r24	; 0x02
    1238:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8Status = 0;
    123a:	19 82       	std	Y+1, r1	; 0x01
	switch(Copy_u8INTx){
    123c:	8a 81       	ldd	r24, Y+2	; 0x02
    123e:	28 2f       	mov	r18, r24
    1240:	30 e0       	ldi	r19, 0x00	; 0
    1242:	3b 87       	std	Y+11, r19	; 0x0b
    1244:	2a 87       	std	Y+10, r18	; 0x0a
    1246:	8a 85       	ldd	r24, Y+10	; 0x0a
    1248:	9b 85       	ldd	r25, Y+11	; 0x0b
    124a:	81 30       	cpi	r24, 0x01	; 1
    124c:	91 05       	cpc	r25, r1
    124e:	09 f4       	brne	.+2      	; 0x1252 <EXTI_u8SetSource+0x30>
    1250:	77 c0       	rjmp	.+238    	; 0x1340 <EXTI_u8SetSource+0x11e>
    1252:	2a 85       	ldd	r18, Y+10	; 0x0a
    1254:	3b 85       	ldd	r19, Y+11	; 0x0b
    1256:	22 30       	cpi	r18, 0x02	; 2
    1258:	31 05       	cpc	r19, r1
    125a:	09 f4       	brne	.+2      	; 0x125e <EXTI_u8SetSource+0x3c>
    125c:	dd c0       	rjmp	.+442    	; 0x1418 <EXTI_u8SetSource+0x1f6>
    125e:	8a 85       	ldd	r24, Y+10	; 0x0a
    1260:	9b 85       	ldd	r25, Y+11	; 0x0b
    1262:	00 97       	sbiw	r24, 0x00	; 0
    1264:	09 f0       	breq	.+2      	; 0x1268 <EXTI_u8SetSource+0x46>
    1266:	09 c1       	rjmp	.+530    	; 0x147a <EXTI_u8SetSource+0x258>
	case EXTI_INT_0:
		CLR_BIT(EXTI_DDRD_REG, EXTI_PIN_2);  // make pd2 => input
    1268:	a1 e3       	ldi	r26, 0x31	; 49
    126a:	b0 e0       	ldi	r27, 0x00	; 0
    126c:	e1 e3       	ldi	r30, 0x31	; 49
    126e:	f0 e0       	ldi	r31, 0x00	; 0
    1270:	80 81       	ld	r24, Z
    1272:	8b 7f       	andi	r24, 0xFB	; 251
    1274:	8c 93       	st	X, r24
		SET_BIT(EXTI_PORTD_REG, EXTI_PIN_2);  //pull_up
    1276:	a2 e3       	ldi	r26, 0x32	; 50
    1278:	b0 e0       	ldi	r27, 0x00	; 0
    127a:	e2 e3       	ldi	r30, 0x32	; 50
    127c:	f0 e0       	ldi	r31, 0x00	; 0
    127e:	80 81       	ld	r24, Z
    1280:	84 60       	ori	r24, 0x04	; 4
    1282:	8c 93       	st	X, r24
		switch(Copy_u8Source){
    1284:	8b 81       	ldd	r24, Y+3	; 0x03
    1286:	28 2f       	mov	r18, r24
    1288:	30 e0       	ldi	r19, 0x00	; 0
    128a:	39 87       	std	Y+9, r19	; 0x09
    128c:	28 87       	std	Y+8, r18	; 0x08
    128e:	88 85       	ldd	r24, Y+8	; 0x08
    1290:	99 85       	ldd	r25, Y+9	; 0x09
    1292:	81 30       	cpi	r24, 0x01	; 1
    1294:	91 05       	cpc	r25, r1
    1296:	21 f1       	breq	.+72     	; 0x12e0 <EXTI_u8SetSource+0xbe>
    1298:	28 85       	ldd	r18, Y+8	; 0x08
    129a:	39 85       	ldd	r19, Y+9	; 0x09
    129c:	22 30       	cpi	r18, 0x02	; 2
    129e:	31 05       	cpc	r19, r1
    12a0:	2c f4       	brge	.+10     	; 0x12ac <EXTI_u8SetSource+0x8a>
    12a2:	88 85       	ldd	r24, Y+8	; 0x08
    12a4:	99 85       	ldd	r25, Y+9	; 0x09
    12a6:	00 97       	sbiw	r24, 0x00	; 0
    12a8:	61 f0       	breq	.+24     	; 0x12c2 <EXTI_u8SetSource+0xa0>
    12aa:	47 c0       	rjmp	.+142    	; 0x133a <EXTI_u8SetSource+0x118>
    12ac:	28 85       	ldd	r18, Y+8	; 0x08
    12ae:	39 85       	ldd	r19, Y+9	; 0x09
    12b0:	22 30       	cpi	r18, 0x02	; 2
    12b2:	31 05       	cpc	r19, r1
    12b4:	21 f1       	breq	.+72     	; 0x12fe <EXTI_u8SetSource+0xdc>
    12b6:	88 85       	ldd	r24, Y+8	; 0x08
    12b8:	99 85       	ldd	r25, Y+9	; 0x09
    12ba:	83 30       	cpi	r24, 0x03	; 3
    12bc:	91 05       	cpc	r25, r1
    12be:	71 f1       	breq	.+92     	; 0x131c <EXTI_u8SetSource+0xfa>
    12c0:	3c c0       	rjmp	.+120    	; 0x133a <EXTI_u8SetSource+0x118>
		case EXTI_LOW_LEVEL:
			CLR_BIT(EXTI_MCUCR_REG, EXTI_PIN_0);
    12c2:	a5 e5       	ldi	r26, 0x55	; 85
    12c4:	b0 e0       	ldi	r27, 0x00	; 0
    12c6:	e5 e5       	ldi	r30, 0x55	; 85
    12c8:	f0 e0       	ldi	r31, 0x00	; 0
    12ca:	80 81       	ld	r24, Z
    12cc:	8e 7f       	andi	r24, 0xFE	; 254
    12ce:	8c 93       	st	X, r24
			CLR_BIT(EXTI_MCUCR_REG, EXTI_PIN_1);
    12d0:	a5 e5       	ldi	r26, 0x55	; 85
    12d2:	b0 e0       	ldi	r27, 0x00	; 0
    12d4:	e5 e5       	ldi	r30, 0x55	; 85
    12d6:	f0 e0       	ldi	r31, 0x00	; 0
    12d8:	80 81       	ld	r24, Z
    12da:	8d 7f       	andi	r24, 0xFD	; 253
    12dc:	8c 93       	st	X, r24
    12de:	cf c0       	rjmp	.+414    	; 0x147e <EXTI_u8SetSource+0x25c>
			break;
		case EXTI_ANY_CHANGE:
			SET_BIT(EXTI_MCUCR_REG,  EXTI_PIN_0);
    12e0:	a5 e5       	ldi	r26, 0x55	; 85
    12e2:	b0 e0       	ldi	r27, 0x00	; 0
    12e4:	e5 e5       	ldi	r30, 0x55	; 85
    12e6:	f0 e0       	ldi	r31, 0x00	; 0
    12e8:	80 81       	ld	r24, Z
    12ea:	81 60       	ori	r24, 0x01	; 1
    12ec:	8c 93       	st	X, r24
			CLR_BIT(EXTI_MCUCR_REG, EXTI_PIN_1);
    12ee:	a5 e5       	ldi	r26, 0x55	; 85
    12f0:	b0 e0       	ldi	r27, 0x00	; 0
    12f2:	e5 e5       	ldi	r30, 0x55	; 85
    12f4:	f0 e0       	ldi	r31, 0x00	; 0
    12f6:	80 81       	ld	r24, Z
    12f8:	8d 7f       	andi	r24, 0xFD	; 253
    12fa:	8c 93       	st	X, r24
    12fc:	c0 c0       	rjmp	.+384    	; 0x147e <EXTI_u8SetSource+0x25c>
			break;
		case EXTI_FALLING_EDGE:
			CLR_BIT(EXTI_MCUCR_REG,  EXTI_PIN_0);
    12fe:	a5 e5       	ldi	r26, 0x55	; 85
    1300:	b0 e0       	ldi	r27, 0x00	; 0
    1302:	e5 e5       	ldi	r30, 0x55	; 85
    1304:	f0 e0       	ldi	r31, 0x00	; 0
    1306:	80 81       	ld	r24, Z
    1308:	8e 7f       	andi	r24, 0xFE	; 254
    130a:	8c 93       	st	X, r24
			SET_BIT(EXTI_MCUCR_REG, EXTI_PIN_1);
    130c:	a5 e5       	ldi	r26, 0x55	; 85
    130e:	b0 e0       	ldi	r27, 0x00	; 0
    1310:	e5 e5       	ldi	r30, 0x55	; 85
    1312:	f0 e0       	ldi	r31, 0x00	; 0
    1314:	80 81       	ld	r24, Z
    1316:	82 60       	ori	r24, 0x02	; 2
    1318:	8c 93       	st	X, r24
    131a:	b1 c0       	rjmp	.+354    	; 0x147e <EXTI_u8SetSource+0x25c>
			break;
		case EXTI_RISING_EDGE:
			SET_BIT(EXTI_MCUCR_REG,  EXTI_PIN_0);
    131c:	a5 e5       	ldi	r26, 0x55	; 85
    131e:	b0 e0       	ldi	r27, 0x00	; 0
    1320:	e5 e5       	ldi	r30, 0x55	; 85
    1322:	f0 e0       	ldi	r31, 0x00	; 0
    1324:	80 81       	ld	r24, Z
    1326:	81 60       	ori	r24, 0x01	; 1
    1328:	8c 93       	st	X, r24
			SET_BIT(EXTI_MCUCR_REG, EXTI_PIN_1);
    132a:	a5 e5       	ldi	r26, 0x55	; 85
    132c:	b0 e0       	ldi	r27, 0x00	; 0
    132e:	e5 e5       	ldi	r30, 0x55	; 85
    1330:	f0 e0       	ldi	r31, 0x00	; 0
    1332:	80 81       	ld	r24, Z
    1334:	82 60       	ori	r24, 0x02	; 2
    1336:	8c 93       	st	X, r24
    1338:	a2 c0       	rjmp	.+324    	; 0x147e <EXTI_u8SetSource+0x25c>
			break;
		default:Local_u8Status = 1;
    133a:	81 e0       	ldi	r24, 0x01	; 1
    133c:	89 83       	std	Y+1, r24	; 0x01
    133e:	9f c0       	rjmp	.+318    	; 0x147e <EXTI_u8SetSource+0x25c>
		}
		break;

	case EXTI_INT_1:
		CLR_BIT(EXTI_DDRD_REG, EXTI_PIN_3);  // make pd2 => input
    1340:	a1 e3       	ldi	r26, 0x31	; 49
    1342:	b0 e0       	ldi	r27, 0x00	; 0
    1344:	e1 e3       	ldi	r30, 0x31	; 49
    1346:	f0 e0       	ldi	r31, 0x00	; 0
    1348:	80 81       	ld	r24, Z
    134a:	87 7f       	andi	r24, 0xF7	; 247
    134c:	8c 93       	st	X, r24
		SET_BIT(EXTI_PORTD_REG, EXTI_PIN_3);  //pull_up
    134e:	a2 e3       	ldi	r26, 0x32	; 50
    1350:	b0 e0       	ldi	r27, 0x00	; 0
    1352:	e2 e3       	ldi	r30, 0x32	; 50
    1354:	f0 e0       	ldi	r31, 0x00	; 0
    1356:	80 81       	ld	r24, Z
    1358:	88 60       	ori	r24, 0x08	; 8
    135a:	8c 93       	st	X, r24
		switch(Copy_u8Source){
    135c:	8b 81       	ldd	r24, Y+3	; 0x03
    135e:	28 2f       	mov	r18, r24
    1360:	30 e0       	ldi	r19, 0x00	; 0
    1362:	3f 83       	std	Y+7, r19	; 0x07
    1364:	2e 83       	std	Y+6, r18	; 0x06
    1366:	8e 81       	ldd	r24, Y+6	; 0x06
    1368:	9f 81       	ldd	r25, Y+7	; 0x07
    136a:	81 30       	cpi	r24, 0x01	; 1
    136c:	91 05       	cpc	r25, r1
    136e:	21 f1       	breq	.+72     	; 0x13b8 <EXTI_u8SetSource+0x196>
    1370:	2e 81       	ldd	r18, Y+6	; 0x06
    1372:	3f 81       	ldd	r19, Y+7	; 0x07
    1374:	22 30       	cpi	r18, 0x02	; 2
    1376:	31 05       	cpc	r19, r1
    1378:	2c f4       	brge	.+10     	; 0x1384 <EXTI_u8SetSource+0x162>
    137a:	8e 81       	ldd	r24, Y+6	; 0x06
    137c:	9f 81       	ldd	r25, Y+7	; 0x07
    137e:	00 97       	sbiw	r24, 0x00	; 0
    1380:	61 f0       	breq	.+24     	; 0x139a <EXTI_u8SetSource+0x178>
    1382:	47 c0       	rjmp	.+142    	; 0x1412 <EXTI_u8SetSource+0x1f0>
    1384:	2e 81       	ldd	r18, Y+6	; 0x06
    1386:	3f 81       	ldd	r19, Y+7	; 0x07
    1388:	22 30       	cpi	r18, 0x02	; 2
    138a:	31 05       	cpc	r19, r1
    138c:	21 f1       	breq	.+72     	; 0x13d6 <EXTI_u8SetSource+0x1b4>
    138e:	8e 81       	ldd	r24, Y+6	; 0x06
    1390:	9f 81       	ldd	r25, Y+7	; 0x07
    1392:	83 30       	cpi	r24, 0x03	; 3
    1394:	91 05       	cpc	r25, r1
    1396:	71 f1       	breq	.+92     	; 0x13f4 <EXTI_u8SetSource+0x1d2>
    1398:	3c c0       	rjmp	.+120    	; 0x1412 <EXTI_u8SetSource+0x1f0>
		case EXTI_LOW_LEVEL:
			CLR_BIT(EXTI_MCUCR_REG, EXTI_PIN_2);
    139a:	a5 e5       	ldi	r26, 0x55	; 85
    139c:	b0 e0       	ldi	r27, 0x00	; 0
    139e:	e5 e5       	ldi	r30, 0x55	; 85
    13a0:	f0 e0       	ldi	r31, 0x00	; 0
    13a2:	80 81       	ld	r24, Z
    13a4:	8b 7f       	andi	r24, 0xFB	; 251
    13a6:	8c 93       	st	X, r24
			CLR_BIT(EXTI_MCUCR_REG, EXTI_PIN_3);
    13a8:	a5 e5       	ldi	r26, 0x55	; 85
    13aa:	b0 e0       	ldi	r27, 0x00	; 0
    13ac:	e5 e5       	ldi	r30, 0x55	; 85
    13ae:	f0 e0       	ldi	r31, 0x00	; 0
    13b0:	80 81       	ld	r24, Z
    13b2:	87 7f       	andi	r24, 0xF7	; 247
    13b4:	8c 93       	st	X, r24
    13b6:	63 c0       	rjmp	.+198    	; 0x147e <EXTI_u8SetSource+0x25c>
			break;
		case EXTI_ANY_CHANGE:
			SET_BIT(EXTI_MCUCR_REG,  EXTI_PIN_2);
    13b8:	a5 e5       	ldi	r26, 0x55	; 85
    13ba:	b0 e0       	ldi	r27, 0x00	; 0
    13bc:	e5 e5       	ldi	r30, 0x55	; 85
    13be:	f0 e0       	ldi	r31, 0x00	; 0
    13c0:	80 81       	ld	r24, Z
    13c2:	84 60       	ori	r24, 0x04	; 4
    13c4:	8c 93       	st	X, r24
			CLR_BIT(EXTI_MCUCR_REG, EXTI_PIN_3);
    13c6:	a5 e5       	ldi	r26, 0x55	; 85
    13c8:	b0 e0       	ldi	r27, 0x00	; 0
    13ca:	e5 e5       	ldi	r30, 0x55	; 85
    13cc:	f0 e0       	ldi	r31, 0x00	; 0
    13ce:	80 81       	ld	r24, Z
    13d0:	87 7f       	andi	r24, 0xF7	; 247
    13d2:	8c 93       	st	X, r24
    13d4:	54 c0       	rjmp	.+168    	; 0x147e <EXTI_u8SetSource+0x25c>
			break;
		case EXTI_FALLING_EDGE:
			CLR_BIT(EXTI_MCUCR_REG,  EXTI_PIN_2);
    13d6:	a5 e5       	ldi	r26, 0x55	; 85
    13d8:	b0 e0       	ldi	r27, 0x00	; 0
    13da:	e5 e5       	ldi	r30, 0x55	; 85
    13dc:	f0 e0       	ldi	r31, 0x00	; 0
    13de:	80 81       	ld	r24, Z
    13e0:	8b 7f       	andi	r24, 0xFB	; 251
    13e2:	8c 93       	st	X, r24
			SET_BIT(EXTI_MCUCR_REG, EXTI_PIN_3);
    13e4:	a5 e5       	ldi	r26, 0x55	; 85
    13e6:	b0 e0       	ldi	r27, 0x00	; 0
    13e8:	e5 e5       	ldi	r30, 0x55	; 85
    13ea:	f0 e0       	ldi	r31, 0x00	; 0
    13ec:	80 81       	ld	r24, Z
    13ee:	88 60       	ori	r24, 0x08	; 8
    13f0:	8c 93       	st	X, r24
    13f2:	45 c0       	rjmp	.+138    	; 0x147e <EXTI_u8SetSource+0x25c>
			break;
		case EXTI_RISING_EDGE:
			SET_BIT(EXTI_MCUCR_REG,  EXTI_PIN_2);
    13f4:	a5 e5       	ldi	r26, 0x55	; 85
    13f6:	b0 e0       	ldi	r27, 0x00	; 0
    13f8:	e5 e5       	ldi	r30, 0x55	; 85
    13fa:	f0 e0       	ldi	r31, 0x00	; 0
    13fc:	80 81       	ld	r24, Z
    13fe:	84 60       	ori	r24, 0x04	; 4
    1400:	8c 93       	st	X, r24
			SET_BIT(EXTI_MCUCR_REG, EXTI_PIN_3);
    1402:	a5 e5       	ldi	r26, 0x55	; 85
    1404:	b0 e0       	ldi	r27, 0x00	; 0
    1406:	e5 e5       	ldi	r30, 0x55	; 85
    1408:	f0 e0       	ldi	r31, 0x00	; 0
    140a:	80 81       	ld	r24, Z
    140c:	88 60       	ori	r24, 0x08	; 8
    140e:	8c 93       	st	X, r24
    1410:	36 c0       	rjmp	.+108    	; 0x147e <EXTI_u8SetSource+0x25c>
			break;
		default:Local_u8Status = 1;
    1412:	81 e0       	ldi	r24, 0x01	; 1
    1414:	89 83       	std	Y+1, r24	; 0x01
    1416:	33 c0       	rjmp	.+102    	; 0x147e <EXTI_u8SetSource+0x25c>
		}
		break;

	case EXTI_INT_2:
		CLR_BIT(EXTI_DDRB_REG, EXTI_PIN_2);  // make pd2 => input
    1418:	a7 e3       	ldi	r26, 0x37	; 55
    141a:	b0 e0       	ldi	r27, 0x00	; 0
    141c:	e7 e3       	ldi	r30, 0x37	; 55
    141e:	f0 e0       	ldi	r31, 0x00	; 0
    1420:	80 81       	ld	r24, Z
    1422:	8b 7f       	andi	r24, 0xFB	; 251
    1424:	8c 93       	st	X, r24
		SET_BIT(EXTI_PORTB_REG, EXTI_PIN_2);  //pull_up
    1426:	a8 e3       	ldi	r26, 0x38	; 56
    1428:	b0 e0       	ldi	r27, 0x00	; 0
    142a:	e8 e3       	ldi	r30, 0x38	; 56
    142c:	f0 e0       	ldi	r31, 0x00	; 0
    142e:	80 81       	ld	r24, Z
    1430:	84 60       	ori	r24, 0x04	; 4
    1432:	8c 93       	st	X, r24
		switch(Copy_u8Source){
    1434:	8b 81       	ldd	r24, Y+3	; 0x03
    1436:	28 2f       	mov	r18, r24
    1438:	30 e0       	ldi	r19, 0x00	; 0
    143a:	3d 83       	std	Y+5, r19	; 0x05
    143c:	2c 83       	std	Y+4, r18	; 0x04
    143e:	8c 81       	ldd	r24, Y+4	; 0x04
    1440:	9d 81       	ldd	r25, Y+5	; 0x05
    1442:	82 30       	cpi	r24, 0x02	; 2
    1444:	91 05       	cpc	r25, r1
    1446:	31 f0       	breq	.+12     	; 0x1454 <EXTI_u8SetSource+0x232>
    1448:	2c 81       	ldd	r18, Y+4	; 0x04
    144a:	3d 81       	ldd	r19, Y+5	; 0x05
    144c:	23 30       	cpi	r18, 0x03	; 3
    144e:	31 05       	cpc	r19, r1
    1450:	49 f0       	breq	.+18     	; 0x1464 <EXTI_u8SetSource+0x242>
    1452:	10 c0       	rjmp	.+32     	; 0x1474 <EXTI_u8SetSource+0x252>
		case EXTI_FALLING_EDGE:
			CLR_BIT(EXTI_MCUCSR_REG,  EXTI_PIN_6);
    1454:	a4 e5       	ldi	r26, 0x54	; 84
    1456:	b0 e0       	ldi	r27, 0x00	; 0
    1458:	e4 e5       	ldi	r30, 0x54	; 84
    145a:	f0 e0       	ldi	r31, 0x00	; 0
    145c:	80 81       	ld	r24, Z
    145e:	8f 7b       	andi	r24, 0xBF	; 191
    1460:	8c 93       	st	X, r24
    1462:	0d c0       	rjmp	.+26     	; 0x147e <EXTI_u8SetSource+0x25c>
			break;
		case EXTI_RISING_EDGE:
			SET_BIT(EXTI_MCUCSR_REG, EXTI_PIN_6);
    1464:	a4 e5       	ldi	r26, 0x54	; 84
    1466:	b0 e0       	ldi	r27, 0x00	; 0
    1468:	e4 e5       	ldi	r30, 0x54	; 84
    146a:	f0 e0       	ldi	r31, 0x00	; 0
    146c:	80 81       	ld	r24, Z
    146e:	80 64       	ori	r24, 0x40	; 64
    1470:	8c 93       	st	X, r24
    1472:	05 c0       	rjmp	.+10     	; 0x147e <EXTI_u8SetSource+0x25c>
			break;
		default:Local_u8Status = 1;
    1474:	81 e0       	ldi	r24, 0x01	; 1
    1476:	89 83       	std	Y+1, r24	; 0x01
    1478:	02 c0       	rjmp	.+4      	; 0x147e <EXTI_u8SetSource+0x25c>
		}
		break;
		default: Local_u8Status = 1;
    147a:	81 e0       	ldi	r24, 0x01	; 1
    147c:	89 83       	std	Y+1, r24	; 0x01
				SET_BIT(MCUCSR, PIN_6);
				break;
			default: Local_u8Status = 1;
			}
		}*/
	return Local_u8Status;
    147e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1480:	2b 96       	adiw	r28, 0x0b	; 11
    1482:	0f b6       	in	r0, 0x3f	; 63
    1484:	f8 94       	cli
    1486:	de bf       	out	0x3e, r29	; 62
    1488:	0f be       	out	0x3f, r0	; 63
    148a:	cd bf       	out	0x3d, r28	; 61
    148c:	cf 91       	pop	r28
    148e:	df 91       	pop	r29
    1490:	08 95       	ret

00001492 <EXTI_u8EnablePIE>:

/*
	this function used to enable the PIE (set the corresponding bit in GICR to 1),
	it takes the external interrupt number;
 */
u8 EXTI_u8EnablePIE(u8 Copy_u8INTx){
    1492:	df 93       	push	r29
    1494:	cf 93       	push	r28
    1496:	00 d0       	rcall	.+0      	; 0x1498 <EXTI_u8EnablePIE+0x6>
    1498:	00 d0       	rcall	.+0      	; 0x149a <EXTI_u8EnablePIE+0x8>
    149a:	cd b7       	in	r28, 0x3d	; 61
    149c:	de b7       	in	r29, 0x3e	; 62
    149e:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8Status = 0;
    14a0:	19 82       	std	Y+1, r1	; 0x01
	switch(Copy_u8INTx){
    14a2:	8a 81       	ldd	r24, Y+2	; 0x02
    14a4:	28 2f       	mov	r18, r24
    14a6:	30 e0       	ldi	r19, 0x00	; 0
    14a8:	3c 83       	std	Y+4, r19	; 0x04
    14aa:	2b 83       	std	Y+3, r18	; 0x03
    14ac:	8b 81       	ldd	r24, Y+3	; 0x03
    14ae:	9c 81       	ldd	r25, Y+4	; 0x04
    14b0:	81 30       	cpi	r24, 0x01	; 1
    14b2:	91 05       	cpc	r25, r1
    14b4:	89 f0       	breq	.+34     	; 0x14d8 <EXTI_u8EnablePIE+0x46>
    14b6:	2b 81       	ldd	r18, Y+3	; 0x03
    14b8:	3c 81       	ldd	r19, Y+4	; 0x04
    14ba:	22 30       	cpi	r18, 0x02	; 2
    14bc:	31 05       	cpc	r19, r1
    14be:	a1 f0       	breq	.+40     	; 0x14e8 <EXTI_u8EnablePIE+0x56>
    14c0:	8b 81       	ldd	r24, Y+3	; 0x03
    14c2:	9c 81       	ldd	r25, Y+4	; 0x04
    14c4:	00 97       	sbiw	r24, 0x00	; 0
    14c6:	c1 f4       	brne	.+48     	; 0x14f8 <EXTI_u8EnablePIE+0x66>
	case EXTI_INT_0:
		SET_BIT(EXTI_GICR_REG, EXTI_PIN_6);
    14c8:	ab e5       	ldi	r26, 0x5B	; 91
    14ca:	b0 e0       	ldi	r27, 0x00	; 0
    14cc:	eb e5       	ldi	r30, 0x5B	; 91
    14ce:	f0 e0       	ldi	r31, 0x00	; 0
    14d0:	80 81       	ld	r24, Z
    14d2:	80 64       	ori	r24, 0x40	; 64
    14d4:	8c 93       	st	X, r24
    14d6:	12 c0       	rjmp	.+36     	; 0x14fc <EXTI_u8EnablePIE+0x6a>
		break;
	case EXTI_INT_1:
		SET_BIT(EXTI_GICR_REG, EXTI_PIN_7);
    14d8:	ab e5       	ldi	r26, 0x5B	; 91
    14da:	b0 e0       	ldi	r27, 0x00	; 0
    14dc:	eb e5       	ldi	r30, 0x5B	; 91
    14de:	f0 e0       	ldi	r31, 0x00	; 0
    14e0:	80 81       	ld	r24, Z
    14e2:	80 68       	ori	r24, 0x80	; 128
    14e4:	8c 93       	st	X, r24
    14e6:	0a c0       	rjmp	.+20     	; 0x14fc <EXTI_u8EnablePIE+0x6a>
		break;
	case EXTI_INT_2:
		SET_BIT(EXTI_GICR_REG, EXTI_PIN_5);
    14e8:	ab e5       	ldi	r26, 0x5B	; 91
    14ea:	b0 e0       	ldi	r27, 0x00	; 0
    14ec:	eb e5       	ldi	r30, 0x5B	; 91
    14ee:	f0 e0       	ldi	r31, 0x00	; 0
    14f0:	80 81       	ld	r24, Z
    14f2:	80 62       	ori	r24, 0x20	; 32
    14f4:	8c 93       	st	X, r24
    14f6:	02 c0       	rjmp	.+4      	; 0x14fc <EXTI_u8EnablePIE+0x6a>
		break;
	default: Local_u8Status = 1;
    14f8:	81 e0       	ldi	r24, 0x01	; 1
    14fa:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8Status;
    14fc:	89 81       	ldd	r24, Y+1	; 0x01
}
    14fe:	0f 90       	pop	r0
    1500:	0f 90       	pop	r0
    1502:	0f 90       	pop	r0
    1504:	0f 90       	pop	r0
    1506:	cf 91       	pop	r28
    1508:	df 91       	pop	r29
    150a:	08 95       	ret

0000150c <EXTI_u8DisablePIE>:

/*
	this function used to enable the PIE (set the corresponding bit in GICR to 1),
	it takes the external interrupt number;
 */
u8 EXTI_u8DisablePIE(u8 Copy_u8INTx){
    150c:	df 93       	push	r29
    150e:	cf 93       	push	r28
    1510:	00 d0       	rcall	.+0      	; 0x1512 <EXTI_u8DisablePIE+0x6>
    1512:	00 d0       	rcall	.+0      	; 0x1514 <EXTI_u8DisablePIE+0x8>
    1514:	cd b7       	in	r28, 0x3d	; 61
    1516:	de b7       	in	r29, 0x3e	; 62
    1518:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8Status = 0;
    151a:	19 82       	std	Y+1, r1	; 0x01
	switch(Copy_u8INTx){
    151c:	8a 81       	ldd	r24, Y+2	; 0x02
    151e:	28 2f       	mov	r18, r24
    1520:	30 e0       	ldi	r19, 0x00	; 0
    1522:	3c 83       	std	Y+4, r19	; 0x04
    1524:	2b 83       	std	Y+3, r18	; 0x03
    1526:	8b 81       	ldd	r24, Y+3	; 0x03
    1528:	9c 81       	ldd	r25, Y+4	; 0x04
    152a:	81 30       	cpi	r24, 0x01	; 1
    152c:	91 05       	cpc	r25, r1
    152e:	89 f0       	breq	.+34     	; 0x1552 <EXTI_u8DisablePIE+0x46>
    1530:	2b 81       	ldd	r18, Y+3	; 0x03
    1532:	3c 81       	ldd	r19, Y+4	; 0x04
    1534:	22 30       	cpi	r18, 0x02	; 2
    1536:	31 05       	cpc	r19, r1
    1538:	a1 f0       	breq	.+40     	; 0x1562 <EXTI_u8DisablePIE+0x56>
    153a:	8b 81       	ldd	r24, Y+3	; 0x03
    153c:	9c 81       	ldd	r25, Y+4	; 0x04
    153e:	00 97       	sbiw	r24, 0x00	; 0
    1540:	c1 f4       	brne	.+48     	; 0x1572 <EXTI_u8DisablePIE+0x66>
	case EXTI_INT_0:
		CLR_BIT(EXTI_GICR_REG, EXTI_PIN_6);
    1542:	ab e5       	ldi	r26, 0x5B	; 91
    1544:	b0 e0       	ldi	r27, 0x00	; 0
    1546:	eb e5       	ldi	r30, 0x5B	; 91
    1548:	f0 e0       	ldi	r31, 0x00	; 0
    154a:	80 81       	ld	r24, Z
    154c:	8f 7b       	andi	r24, 0xBF	; 191
    154e:	8c 93       	st	X, r24
    1550:	12 c0       	rjmp	.+36     	; 0x1576 <EXTI_u8DisablePIE+0x6a>
		break;
	case EXTI_INT_1:
		CLR_BIT(EXTI_GICR_REG, EXTI_PIN_7);
    1552:	ab e5       	ldi	r26, 0x5B	; 91
    1554:	b0 e0       	ldi	r27, 0x00	; 0
    1556:	eb e5       	ldi	r30, 0x5B	; 91
    1558:	f0 e0       	ldi	r31, 0x00	; 0
    155a:	80 81       	ld	r24, Z
    155c:	8f 77       	andi	r24, 0x7F	; 127
    155e:	8c 93       	st	X, r24
    1560:	0a c0       	rjmp	.+20     	; 0x1576 <EXTI_u8DisablePIE+0x6a>
		break;
	case EXTI_INT_2:
		CLR_BIT(EXTI_GICR_REG, EXTI_PIN_5);
    1562:	ab e5       	ldi	r26, 0x5B	; 91
    1564:	b0 e0       	ldi	r27, 0x00	; 0
    1566:	eb e5       	ldi	r30, 0x5B	; 91
    1568:	f0 e0       	ldi	r31, 0x00	; 0
    156a:	80 81       	ld	r24, Z
    156c:	8f 7d       	andi	r24, 0xDF	; 223
    156e:	8c 93       	st	X, r24
    1570:	02 c0       	rjmp	.+4      	; 0x1576 <EXTI_u8DisablePIE+0x6a>
		break;
	default: Local_u8Status = 1;
    1572:	81 e0       	ldi	r24, 0x01	; 1
    1574:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8Status;
    1576:	89 81       	ldd	r24, Y+1	; 0x01
}
    1578:	0f 90       	pop	r0
    157a:	0f 90       	pop	r0
    157c:	0f 90       	pop	r0
    157e:	0f 90       	pop	r0
    1580:	cf 91       	pop	r28
    1582:	df 91       	pop	r29
    1584:	08 95       	ret

00001586 <EXTI_voidEnableGIE>:

//this function used to enable the GIE (set the I_bit in SREG to 1)
void EXTI_voidEnableGIE(){
    1586:	df 93       	push	r29
    1588:	cf 93       	push	r28
    158a:	cd b7       	in	r28, 0x3d	; 61
    158c:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(EXTI_SREG_REG, EXTI_PIN_7);
    158e:	af e5       	ldi	r26, 0x5F	; 95
    1590:	b0 e0       	ldi	r27, 0x00	; 0
    1592:	ef e5       	ldi	r30, 0x5F	; 95
    1594:	f0 e0       	ldi	r31, 0x00	; 0
    1596:	80 81       	ld	r24, Z
    1598:	80 68       	ori	r24, 0x80	; 128
    159a:	8c 93       	st	X, r24
}
    159c:	cf 91       	pop	r28
    159e:	df 91       	pop	r29
    15a0:	08 95       	ret

000015a2 <EXTI_voidDisableGIE>:

//this function used to disable the GIE (set the I_bit in SREG to 0)
void EXTI_voidDisableGIE(){
    15a2:	df 93       	push	r29
    15a4:	cf 93       	push	r28
    15a6:	cd b7       	in	r28, 0x3d	; 61
    15a8:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(EXTI_SREG_REG, EXTI_PIN_7);
    15aa:	af e5       	ldi	r26, 0x5F	; 95
    15ac:	b0 e0       	ldi	r27, 0x00	; 0
    15ae:	ef e5       	ldi	r30, 0x5F	; 95
    15b0:	f0 e0       	ldi	r31, 0x00	; 0
    15b2:	80 81       	ld	r24, Z
    15b4:	8f 77       	andi	r24, 0x7F	; 127
    15b6:	8c 93       	st	X, r24
}
    15b8:	cf 91       	pop	r28
    15ba:	df 91       	pop	r29
    15bc:	08 95       	ret

000015be <EXTI_voidSet_INT0_Cbf>:

//This function used to set INT0 call back function.
void EXTI_voidSet_INT0_Cbf(void (*fptr)(void)){
    15be:	df 93       	push	r29
    15c0:	cf 93       	push	r28
    15c2:	00 d0       	rcall	.+0      	; 0x15c4 <EXTI_voidSet_INT0_Cbf+0x6>
    15c4:	cd b7       	in	r28, 0x3d	; 61
    15c6:	de b7       	in	r29, 0x3e	; 62
    15c8:	9a 83       	std	Y+2, r25	; 0x02
    15ca:	89 83       	std	Y+1, r24	; 0x01
	if(fptr != NULL){
    15cc:	89 81       	ldd	r24, Y+1	; 0x01
    15ce:	9a 81       	ldd	r25, Y+2	; 0x02
    15d0:	00 97       	sbiw	r24, 0x00	; 0
    15d2:	31 f0       	breq	.+12     	; 0x15e0 <EXTI_voidSet_INT0_Cbf+0x22>
		INT0_Cbf_ptr = fptr;
    15d4:	89 81       	ldd	r24, Y+1	; 0x01
    15d6:	9a 81       	ldd	r25, Y+2	; 0x02
    15d8:	90 93 71 00 	sts	0x0071, r25
    15dc:	80 93 70 00 	sts	0x0070, r24
	}
}
    15e0:	0f 90       	pop	r0
    15e2:	0f 90       	pop	r0
    15e4:	cf 91       	pop	r28
    15e6:	df 91       	pop	r29
    15e8:	08 95       	ret

000015ea <EXTI_voidSet_INT1_Cbf>:

//This function used to set INT1 call back function.
void EXTI_voidSet_INT1_Cbf(void (*fptr)(void))
{
    15ea:	df 93       	push	r29
    15ec:	cf 93       	push	r28
    15ee:	00 d0       	rcall	.+0      	; 0x15f0 <EXTI_voidSet_INT1_Cbf+0x6>
    15f0:	cd b7       	in	r28, 0x3d	; 61
    15f2:	de b7       	in	r29, 0x3e	; 62
    15f4:	9a 83       	std	Y+2, r25	; 0x02
    15f6:	89 83       	std	Y+1, r24	; 0x01
	if(fptr != NULL)
    15f8:	89 81       	ldd	r24, Y+1	; 0x01
    15fa:	9a 81       	ldd	r25, Y+2	; 0x02
    15fc:	00 97       	sbiw	r24, 0x00	; 0
    15fe:	31 f0       	breq	.+12     	; 0x160c <EXTI_voidSet_INT1_Cbf+0x22>
	{
		INT1_Cbf_ptr = fptr;
    1600:	89 81       	ldd	r24, Y+1	; 0x01
    1602:	9a 81       	ldd	r25, Y+2	; 0x02
    1604:	90 93 73 00 	sts	0x0073, r25
    1608:	80 93 72 00 	sts	0x0072, r24
	}
}
    160c:	0f 90       	pop	r0
    160e:	0f 90       	pop	r0
    1610:	cf 91       	pop	r28
    1612:	df 91       	pop	r29
    1614:	08 95       	ret

00001616 <EXTI_voidSet_INT2_Cbf>:

//This function used to set INT1 call back function.
void EXTI_voidSet_INT2_Cbf(void (*fptr)(void))
{
    1616:	df 93       	push	r29
    1618:	cf 93       	push	r28
    161a:	00 d0       	rcall	.+0      	; 0x161c <EXTI_voidSet_INT2_Cbf+0x6>
    161c:	cd b7       	in	r28, 0x3d	; 61
    161e:	de b7       	in	r29, 0x3e	; 62
    1620:	9a 83       	std	Y+2, r25	; 0x02
    1622:	89 83       	std	Y+1, r24	; 0x01
	if(fptr != NULL)
    1624:	89 81       	ldd	r24, Y+1	; 0x01
    1626:	9a 81       	ldd	r25, Y+2	; 0x02
    1628:	00 97       	sbiw	r24, 0x00	; 0
    162a:	31 f0       	breq	.+12     	; 0x1638 <EXTI_voidSet_INT2_Cbf+0x22>
	{
		INT2_Cbf_ptr = fptr;
    162c:	89 81       	ldd	r24, Y+1	; 0x01
    162e:	9a 81       	ldd	r25, Y+2	; 0x02
    1630:	90 93 75 00 	sts	0x0075, r25
    1634:	80 93 74 00 	sts	0x0074, r24
	}
}
    1638:	0f 90       	pop	r0
    163a:	0f 90       	pop	r0
    163c:	cf 91       	pop	r28
    163e:	df 91       	pop	r29
    1640:	08 95       	ret

00001642 <__vector_1>:

ISR(INT0_vect){
    1642:	1f 92       	push	r1
    1644:	0f 92       	push	r0
    1646:	0f b6       	in	r0, 0x3f	; 63
    1648:	0f 92       	push	r0
    164a:	11 24       	eor	r1, r1
    164c:	2f 93       	push	r18
    164e:	3f 93       	push	r19
    1650:	4f 93       	push	r20
    1652:	5f 93       	push	r21
    1654:	6f 93       	push	r22
    1656:	7f 93       	push	r23
    1658:	8f 93       	push	r24
    165a:	9f 93       	push	r25
    165c:	af 93       	push	r26
    165e:	bf 93       	push	r27
    1660:	ef 93       	push	r30
    1662:	ff 93       	push	r31
    1664:	df 93       	push	r29
    1666:	cf 93       	push	r28
    1668:	cd b7       	in	r28, 0x3d	; 61
    166a:	de b7       	in	r29, 0x3e	; 62
	if(INT0_Cbf_ptr != NULL){
    166c:	80 91 70 00 	lds	r24, 0x0070
    1670:	90 91 71 00 	lds	r25, 0x0071
    1674:	00 97       	sbiw	r24, 0x00	; 0
    1676:	29 f0       	breq	.+10     	; 0x1682 <__vector_1+0x40>
		INT0_Cbf_ptr();
    1678:	e0 91 70 00 	lds	r30, 0x0070
    167c:	f0 91 71 00 	lds	r31, 0x0071
    1680:	09 95       	icall
	}
}
    1682:	cf 91       	pop	r28
    1684:	df 91       	pop	r29
    1686:	ff 91       	pop	r31
    1688:	ef 91       	pop	r30
    168a:	bf 91       	pop	r27
    168c:	af 91       	pop	r26
    168e:	9f 91       	pop	r25
    1690:	8f 91       	pop	r24
    1692:	7f 91       	pop	r23
    1694:	6f 91       	pop	r22
    1696:	5f 91       	pop	r21
    1698:	4f 91       	pop	r20
    169a:	3f 91       	pop	r19
    169c:	2f 91       	pop	r18
    169e:	0f 90       	pop	r0
    16a0:	0f be       	out	0x3f, r0	; 63
    16a2:	0f 90       	pop	r0
    16a4:	1f 90       	pop	r1
    16a6:	18 95       	reti

000016a8 <__vector_2>:

ISR(INT1_vect){
    16a8:	1f 92       	push	r1
    16aa:	0f 92       	push	r0
    16ac:	0f b6       	in	r0, 0x3f	; 63
    16ae:	0f 92       	push	r0
    16b0:	11 24       	eor	r1, r1
    16b2:	2f 93       	push	r18
    16b4:	3f 93       	push	r19
    16b6:	4f 93       	push	r20
    16b8:	5f 93       	push	r21
    16ba:	6f 93       	push	r22
    16bc:	7f 93       	push	r23
    16be:	8f 93       	push	r24
    16c0:	9f 93       	push	r25
    16c2:	af 93       	push	r26
    16c4:	bf 93       	push	r27
    16c6:	ef 93       	push	r30
    16c8:	ff 93       	push	r31
    16ca:	df 93       	push	r29
    16cc:	cf 93       	push	r28
    16ce:	cd b7       	in	r28, 0x3d	; 61
    16d0:	de b7       	in	r29, 0x3e	; 62
	if(INT1_Cbf_ptr != NULL)
    16d2:	80 91 72 00 	lds	r24, 0x0072
    16d6:	90 91 73 00 	lds	r25, 0x0073
    16da:	00 97       	sbiw	r24, 0x00	; 0
    16dc:	29 f0       	breq	.+10     	; 0x16e8 <__vector_2+0x40>
	{
		INT1_Cbf_ptr();
    16de:	e0 91 72 00 	lds	r30, 0x0072
    16e2:	f0 91 73 00 	lds	r31, 0x0073
    16e6:	09 95       	icall
	}
}
    16e8:	cf 91       	pop	r28
    16ea:	df 91       	pop	r29
    16ec:	ff 91       	pop	r31
    16ee:	ef 91       	pop	r30
    16f0:	bf 91       	pop	r27
    16f2:	af 91       	pop	r26
    16f4:	9f 91       	pop	r25
    16f6:	8f 91       	pop	r24
    16f8:	7f 91       	pop	r23
    16fa:	6f 91       	pop	r22
    16fc:	5f 91       	pop	r21
    16fe:	4f 91       	pop	r20
    1700:	3f 91       	pop	r19
    1702:	2f 91       	pop	r18
    1704:	0f 90       	pop	r0
    1706:	0f be       	out	0x3f, r0	; 63
    1708:	0f 90       	pop	r0
    170a:	1f 90       	pop	r1
    170c:	18 95       	reti

0000170e <__vector_3>:

ISR(INT2_vect){
    170e:	1f 92       	push	r1
    1710:	0f 92       	push	r0
    1712:	0f b6       	in	r0, 0x3f	; 63
    1714:	0f 92       	push	r0
    1716:	11 24       	eor	r1, r1
    1718:	2f 93       	push	r18
    171a:	3f 93       	push	r19
    171c:	4f 93       	push	r20
    171e:	5f 93       	push	r21
    1720:	6f 93       	push	r22
    1722:	7f 93       	push	r23
    1724:	8f 93       	push	r24
    1726:	9f 93       	push	r25
    1728:	af 93       	push	r26
    172a:	bf 93       	push	r27
    172c:	ef 93       	push	r30
    172e:	ff 93       	push	r31
    1730:	df 93       	push	r29
    1732:	cf 93       	push	r28
    1734:	cd b7       	in	r28, 0x3d	; 61
    1736:	de b7       	in	r29, 0x3e	; 62
	if(INT2_Cbf_ptr != NULL)
    1738:	80 91 74 00 	lds	r24, 0x0074
    173c:	90 91 75 00 	lds	r25, 0x0075
    1740:	00 97       	sbiw	r24, 0x00	; 0
    1742:	29 f0       	breq	.+10     	; 0x174e <__vector_3+0x40>
	{
		INT2_Cbf_ptr();
    1744:	e0 91 74 00 	lds	r30, 0x0074
    1748:	f0 91 75 00 	lds	r31, 0x0075
    174c:	09 95       	icall
	}
}
    174e:	cf 91       	pop	r28
    1750:	df 91       	pop	r29
    1752:	ff 91       	pop	r31
    1754:	ef 91       	pop	r30
    1756:	bf 91       	pop	r27
    1758:	af 91       	pop	r26
    175a:	9f 91       	pop	r25
    175c:	8f 91       	pop	r24
    175e:	7f 91       	pop	r23
    1760:	6f 91       	pop	r22
    1762:	5f 91       	pop	r21
    1764:	4f 91       	pop	r20
    1766:	3f 91       	pop	r19
    1768:	2f 91       	pop	r18
    176a:	0f 90       	pop	r0
    176c:	0f be       	out	0x3f, r0	; 63
    176e:	0f 90       	pop	r0
    1770:	1f 90       	pop	r1
    1772:	18 95       	reti

00001774 <DIO_u8setPortDir>:
#include"DIO_init.h"


//PORT Functions
//set PORT direction
u8 DIO_u8setPortDir(u8 Copy_u8port, u8 Copy_u8dir){
    1774:	df 93       	push	r29
    1776:	cf 93       	push	r28
    1778:	00 d0       	rcall	.+0      	; 0x177a <DIO_u8setPortDir+0x6>
    177a:	00 d0       	rcall	.+0      	; 0x177c <DIO_u8setPortDir+0x8>
    177c:	0f 92       	push	r0
    177e:	cd b7       	in	r28, 0x3d	; 61
    1780:	de b7       	in	r29, 0x3e	; 62
    1782:	8a 83       	std	Y+2, r24	; 0x02
    1784:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8statues = 0;
    1786:	19 82       	std	Y+1, r1	; 0x01
	switch (Copy_u8port){
    1788:	8a 81       	ldd	r24, Y+2	; 0x02
    178a:	28 2f       	mov	r18, r24
    178c:	30 e0       	ldi	r19, 0x00	; 0
    178e:	3d 83       	std	Y+5, r19	; 0x05
    1790:	2c 83       	std	Y+4, r18	; 0x04
    1792:	8c 81       	ldd	r24, Y+4	; 0x04
    1794:	9d 81       	ldd	r25, Y+5	; 0x05
    1796:	81 30       	cpi	r24, 0x01	; 1
    1798:	91 05       	cpc	r25, r1
    179a:	d1 f0       	breq	.+52     	; 0x17d0 <DIO_u8setPortDir+0x5c>
    179c:	2c 81       	ldd	r18, Y+4	; 0x04
    179e:	3d 81       	ldd	r19, Y+5	; 0x05
    17a0:	22 30       	cpi	r18, 0x02	; 2
    17a2:	31 05       	cpc	r19, r1
    17a4:	2c f4       	brge	.+10     	; 0x17b0 <DIO_u8setPortDir+0x3c>
    17a6:	8c 81       	ldd	r24, Y+4	; 0x04
    17a8:	9d 81       	ldd	r25, Y+5	; 0x05
    17aa:	00 97       	sbiw	r24, 0x00	; 0
    17ac:	61 f0       	breq	.+24     	; 0x17c6 <DIO_u8setPortDir+0x52>
    17ae:	1f c0       	rjmp	.+62     	; 0x17ee <DIO_u8setPortDir+0x7a>
    17b0:	2c 81       	ldd	r18, Y+4	; 0x04
    17b2:	3d 81       	ldd	r19, Y+5	; 0x05
    17b4:	22 30       	cpi	r18, 0x02	; 2
    17b6:	31 05       	cpc	r19, r1
    17b8:	81 f0       	breq	.+32     	; 0x17da <DIO_u8setPortDir+0x66>
    17ba:	8c 81       	ldd	r24, Y+4	; 0x04
    17bc:	9d 81       	ldd	r25, Y+5	; 0x05
    17be:	83 30       	cpi	r24, 0x03	; 3
    17c0:	91 05       	cpc	r25, r1
    17c2:	81 f0       	breq	.+32     	; 0x17e4 <DIO_u8setPortDir+0x70>
    17c4:	14 c0       	rjmp	.+40     	; 0x17ee <DIO_u8setPortDir+0x7a>
	case DIO_PORT_A:	DDRA_REG = Copy_u8dir;  break;
    17c6:	ea e3       	ldi	r30, 0x3A	; 58
    17c8:	f0 e0       	ldi	r31, 0x00	; 0
    17ca:	8b 81       	ldd	r24, Y+3	; 0x03
    17cc:	80 83       	st	Z, r24
    17ce:	11 c0       	rjmp	.+34     	; 0x17f2 <DIO_u8setPortDir+0x7e>
	case DIO_PORT_B:	DDRB_REG = Copy_u8dir;  break;
    17d0:	e7 e3       	ldi	r30, 0x37	; 55
    17d2:	f0 e0       	ldi	r31, 0x00	; 0
    17d4:	8b 81       	ldd	r24, Y+3	; 0x03
    17d6:	80 83       	st	Z, r24
    17d8:	0c c0       	rjmp	.+24     	; 0x17f2 <DIO_u8setPortDir+0x7e>
	case DIO_PORT_C:	DDRC_REG = Copy_u8dir;  break;
    17da:	e4 e3       	ldi	r30, 0x34	; 52
    17dc:	f0 e0       	ldi	r31, 0x00	; 0
    17de:	8b 81       	ldd	r24, Y+3	; 0x03
    17e0:	80 83       	st	Z, r24
    17e2:	07 c0       	rjmp	.+14     	; 0x17f2 <DIO_u8setPortDir+0x7e>
	case DIO_PORT_D:	DDRD_REG = Copy_u8dir;  break;
    17e4:	e1 e3       	ldi	r30, 0x31	; 49
    17e6:	f0 e0       	ldi	r31, 0x00	; 0
    17e8:	8b 81       	ldd	r24, Y+3	; 0x03
    17ea:	80 83       	st	Z, r24
    17ec:	02 c0       	rjmp	.+4      	; 0x17f2 <DIO_u8setPortDir+0x7e>

	default: Local_u8statues = 1;
    17ee:	81 e0       	ldi	r24, 0x01	; 1
    17f0:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8statues;
    17f2:	89 81       	ldd	r24, Y+1	; 0x01
}
    17f4:	0f 90       	pop	r0
    17f6:	0f 90       	pop	r0
    17f8:	0f 90       	pop	r0
    17fa:	0f 90       	pop	r0
    17fc:	0f 90       	pop	r0
    17fe:	cf 91       	pop	r28
    1800:	df 91       	pop	r29
    1802:	08 95       	ret

00001804 <DIO_u8setPortVal>:

//set PORT value
u8 DIO_u8setPortVal(u8 Copy_u8port, u8 Copy_u8val)
{
    1804:	df 93       	push	r29
    1806:	cf 93       	push	r28
    1808:	00 d0       	rcall	.+0      	; 0x180a <DIO_u8setPortVal+0x6>
    180a:	00 d0       	rcall	.+0      	; 0x180c <DIO_u8setPortVal+0x8>
    180c:	0f 92       	push	r0
    180e:	cd b7       	in	r28, 0x3d	; 61
    1810:	de b7       	in	r29, 0x3e	; 62
    1812:	8a 83       	std	Y+2, r24	; 0x02
    1814:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8statues = 0;
    1816:	19 82       	std	Y+1, r1	; 0x01
	switch (Copy_u8port){
    1818:	8a 81       	ldd	r24, Y+2	; 0x02
    181a:	28 2f       	mov	r18, r24
    181c:	30 e0       	ldi	r19, 0x00	; 0
    181e:	3d 83       	std	Y+5, r19	; 0x05
    1820:	2c 83       	std	Y+4, r18	; 0x04
    1822:	8c 81       	ldd	r24, Y+4	; 0x04
    1824:	9d 81       	ldd	r25, Y+5	; 0x05
    1826:	81 30       	cpi	r24, 0x01	; 1
    1828:	91 05       	cpc	r25, r1
    182a:	d1 f0       	breq	.+52     	; 0x1860 <DIO_u8setPortVal+0x5c>
    182c:	2c 81       	ldd	r18, Y+4	; 0x04
    182e:	3d 81       	ldd	r19, Y+5	; 0x05
    1830:	22 30       	cpi	r18, 0x02	; 2
    1832:	31 05       	cpc	r19, r1
    1834:	2c f4       	brge	.+10     	; 0x1840 <DIO_u8setPortVal+0x3c>
    1836:	8c 81       	ldd	r24, Y+4	; 0x04
    1838:	9d 81       	ldd	r25, Y+5	; 0x05
    183a:	00 97       	sbiw	r24, 0x00	; 0
    183c:	61 f0       	breq	.+24     	; 0x1856 <DIO_u8setPortVal+0x52>
    183e:	1f c0       	rjmp	.+62     	; 0x187e <DIO_u8setPortVal+0x7a>
    1840:	2c 81       	ldd	r18, Y+4	; 0x04
    1842:	3d 81       	ldd	r19, Y+5	; 0x05
    1844:	22 30       	cpi	r18, 0x02	; 2
    1846:	31 05       	cpc	r19, r1
    1848:	81 f0       	breq	.+32     	; 0x186a <DIO_u8setPortVal+0x66>
    184a:	8c 81       	ldd	r24, Y+4	; 0x04
    184c:	9d 81       	ldd	r25, Y+5	; 0x05
    184e:	83 30       	cpi	r24, 0x03	; 3
    1850:	91 05       	cpc	r25, r1
    1852:	81 f0       	breq	.+32     	; 0x1874 <DIO_u8setPortVal+0x70>
    1854:	14 c0       	rjmp	.+40     	; 0x187e <DIO_u8setPortVal+0x7a>
	case DIO_PORT_A:	PORTA_REG = Copy_u8val;  break;
    1856:	eb e3       	ldi	r30, 0x3B	; 59
    1858:	f0 e0       	ldi	r31, 0x00	; 0
    185a:	8b 81       	ldd	r24, Y+3	; 0x03
    185c:	80 83       	st	Z, r24
    185e:	11 c0       	rjmp	.+34     	; 0x1882 <DIO_u8setPortVal+0x7e>
	case DIO_PORT_B:	PORTB_REG = Copy_u8val;  break;
    1860:	e8 e3       	ldi	r30, 0x38	; 56
    1862:	f0 e0       	ldi	r31, 0x00	; 0
    1864:	8b 81       	ldd	r24, Y+3	; 0x03
    1866:	80 83       	st	Z, r24
    1868:	0c c0       	rjmp	.+24     	; 0x1882 <DIO_u8setPortVal+0x7e>
	case DIO_PORT_C:	PORTC_REG = Copy_u8val;  break;
    186a:	e5 e3       	ldi	r30, 0x35	; 53
    186c:	f0 e0       	ldi	r31, 0x00	; 0
    186e:	8b 81       	ldd	r24, Y+3	; 0x03
    1870:	80 83       	st	Z, r24
    1872:	07 c0       	rjmp	.+14     	; 0x1882 <DIO_u8setPortVal+0x7e>
	case DIO_PORT_D:	PORTD_REG = Copy_u8val;  break;
    1874:	e2 e3       	ldi	r30, 0x32	; 50
    1876:	f0 e0       	ldi	r31, 0x00	; 0
    1878:	8b 81       	ldd	r24, Y+3	; 0x03
    187a:	80 83       	st	Z, r24
    187c:	02 c0       	rjmp	.+4      	; 0x1882 <DIO_u8setPortVal+0x7e>
	default: Local_u8statues = 1;
    187e:	81 e0       	ldi	r24, 0x01	; 1
    1880:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8statues;
    1882:	89 81       	ldd	r24, Y+1	; 0x01
}
    1884:	0f 90       	pop	r0
    1886:	0f 90       	pop	r0
    1888:	0f 90       	pop	r0
    188a:	0f 90       	pop	r0
    188c:	0f 90       	pop	r0
    188e:	cf 91       	pop	r28
    1890:	df 91       	pop	r29
    1892:	08 95       	ret

00001894 <DIO_u8getPortVal>:
//get PORT value
u8 DIO_u8getPortVal(u8 Copy_u8port, u8 *Copy_u8valuePtr){
    1894:	df 93       	push	r29
    1896:	cf 93       	push	r28
    1898:	00 d0       	rcall	.+0      	; 0x189a <DIO_u8getPortVal+0x6>
    189a:	00 d0       	rcall	.+0      	; 0x189c <DIO_u8getPortVal+0x8>
    189c:	00 d0       	rcall	.+0      	; 0x189e <DIO_u8getPortVal+0xa>
    189e:	cd b7       	in	r28, 0x3d	; 61
    18a0:	de b7       	in	r29, 0x3e	; 62
    18a2:	8a 83       	std	Y+2, r24	; 0x02
    18a4:	7c 83       	std	Y+4, r23	; 0x04
    18a6:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8statues = 0;
    18a8:	19 82       	std	Y+1, r1	; 0x01
	switch (Copy_u8port){
    18aa:	8a 81       	ldd	r24, Y+2	; 0x02
    18ac:	28 2f       	mov	r18, r24
    18ae:	30 e0       	ldi	r19, 0x00	; 0
    18b0:	3e 83       	std	Y+6, r19	; 0x06
    18b2:	2d 83       	std	Y+5, r18	; 0x05
    18b4:	8d 81       	ldd	r24, Y+5	; 0x05
    18b6:	9e 81       	ldd	r25, Y+6	; 0x06
    18b8:	81 30       	cpi	r24, 0x01	; 1
    18ba:	91 05       	cpc	r25, r1
    18bc:	e1 f0       	breq	.+56     	; 0x18f6 <DIO_u8getPortVal+0x62>
    18be:	2d 81       	ldd	r18, Y+5	; 0x05
    18c0:	3e 81       	ldd	r19, Y+6	; 0x06
    18c2:	22 30       	cpi	r18, 0x02	; 2
    18c4:	31 05       	cpc	r19, r1
    18c6:	2c f4       	brge	.+10     	; 0x18d2 <DIO_u8getPortVal+0x3e>
    18c8:	8d 81       	ldd	r24, Y+5	; 0x05
    18ca:	9e 81       	ldd	r25, Y+6	; 0x06
    18cc:	00 97       	sbiw	r24, 0x00	; 0
    18ce:	61 f0       	breq	.+24     	; 0x18e8 <DIO_u8getPortVal+0x54>
    18d0:	27 c0       	rjmp	.+78     	; 0x1920 <DIO_u8getPortVal+0x8c>
    18d2:	2d 81       	ldd	r18, Y+5	; 0x05
    18d4:	3e 81       	ldd	r19, Y+6	; 0x06
    18d6:	22 30       	cpi	r18, 0x02	; 2
    18d8:	31 05       	cpc	r19, r1
    18da:	a1 f0       	breq	.+40     	; 0x1904 <DIO_u8getPortVal+0x70>
    18dc:	8d 81       	ldd	r24, Y+5	; 0x05
    18de:	9e 81       	ldd	r25, Y+6	; 0x06
    18e0:	83 30       	cpi	r24, 0x03	; 3
    18e2:	91 05       	cpc	r25, r1
    18e4:	b1 f0       	breq	.+44     	; 0x1912 <DIO_u8getPortVal+0x7e>
    18e6:	1c c0       	rjmp	.+56     	; 0x1920 <DIO_u8getPortVal+0x8c>
	case DIO_PORT_A:	*Copy_u8valuePtr = PINA_REG;  break;
    18e8:	e9 e3       	ldi	r30, 0x39	; 57
    18ea:	f0 e0       	ldi	r31, 0x00	; 0
    18ec:	80 81       	ld	r24, Z
    18ee:	eb 81       	ldd	r30, Y+3	; 0x03
    18f0:	fc 81       	ldd	r31, Y+4	; 0x04
    18f2:	80 83       	st	Z, r24
    18f4:	17 c0       	rjmp	.+46     	; 0x1924 <DIO_u8getPortVal+0x90>
	case DIO_PORT_B:	*Copy_u8valuePtr = PINB_REG;  break;
    18f6:	e6 e3       	ldi	r30, 0x36	; 54
    18f8:	f0 e0       	ldi	r31, 0x00	; 0
    18fa:	80 81       	ld	r24, Z
    18fc:	eb 81       	ldd	r30, Y+3	; 0x03
    18fe:	fc 81       	ldd	r31, Y+4	; 0x04
    1900:	80 83       	st	Z, r24
    1902:	10 c0       	rjmp	.+32     	; 0x1924 <DIO_u8getPortVal+0x90>
	case DIO_PORT_C:	*Copy_u8valuePtr = PINC_REG;  break;
    1904:	e3 e3       	ldi	r30, 0x33	; 51
    1906:	f0 e0       	ldi	r31, 0x00	; 0
    1908:	80 81       	ld	r24, Z
    190a:	eb 81       	ldd	r30, Y+3	; 0x03
    190c:	fc 81       	ldd	r31, Y+4	; 0x04
    190e:	80 83       	st	Z, r24
    1910:	09 c0       	rjmp	.+18     	; 0x1924 <DIO_u8getPortVal+0x90>
	case DIO_PORT_D:	*Copy_u8valuePtr = PIND_REG;  break;
    1912:	e0 e3       	ldi	r30, 0x30	; 48
    1914:	f0 e0       	ldi	r31, 0x00	; 0
    1916:	80 81       	ld	r24, Z
    1918:	eb 81       	ldd	r30, Y+3	; 0x03
    191a:	fc 81       	ldd	r31, Y+4	; 0x04
    191c:	80 83       	st	Z, r24
    191e:	02 c0       	rjmp	.+4      	; 0x1924 <DIO_u8getPortVal+0x90>

	default: Local_u8statues = 1;
    1920:	81 e0       	ldi	r24, 0x01	; 1
    1922:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8statues;
    1924:	89 81       	ldd	r24, Y+1	; 0x01
}
    1926:	26 96       	adiw	r28, 0x06	; 6
    1928:	0f b6       	in	r0, 0x3f	; 63
    192a:	f8 94       	cli
    192c:	de bf       	out	0x3e, r29	; 62
    192e:	0f be       	out	0x3f, r0	; 63
    1930:	cd bf       	out	0x3d, r28	; 61
    1932:	cf 91       	pop	r28
    1934:	df 91       	pop	r29
    1936:	08 95       	ret

00001938 <DIO_u8setPinDir>:

//PIN Functions
//set PIN direction
u8 DIO_u8setPinDir(u8 Copy_u8port, u8 Copy_u8pin, u8 Copy_u8dir){
    1938:	df 93       	push	r29
    193a:	cf 93       	push	r28
    193c:	cd b7       	in	r28, 0x3d	; 61
    193e:	de b7       	in	r29, 0x3e	; 62
    1940:	28 97       	sbiw	r28, 0x08	; 8
    1942:	0f b6       	in	r0, 0x3f	; 63
    1944:	f8 94       	cli
    1946:	de bf       	out	0x3e, r29	; 62
    1948:	0f be       	out	0x3f, r0	; 63
    194a:	cd bf       	out	0x3d, r28	; 61
    194c:	8a 83       	std	Y+2, r24	; 0x02
    194e:	6b 83       	std	Y+3, r22	; 0x03
    1950:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8statues = 0;
    1952:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8pin >= 0 && Copy_u8pin <= 7){
    1954:	8b 81       	ldd	r24, Y+3	; 0x03
    1956:	88 30       	cpi	r24, 0x08	; 8
    1958:	08 f0       	brcs	.+2      	; 0x195c <DIO_u8setPinDir+0x24>
    195a:	f4 c0       	rjmp	.+488    	; 0x1b44 <DIO_u8setPinDir+0x20c>
		if(Copy_u8dir == DIO_INPUT){
    195c:	8c 81       	ldd	r24, Y+4	; 0x04
    195e:	88 23       	and	r24, r24
    1960:	09 f0       	breq	.+2      	; 0x1964 <DIO_u8setPinDir+0x2c>
    1962:	77 c0       	rjmp	.+238    	; 0x1a52 <DIO_u8setPinDir+0x11a>
			switch(Copy_u8port){
    1964:	8a 81       	ldd	r24, Y+2	; 0x02
    1966:	28 2f       	mov	r18, r24
    1968:	30 e0       	ldi	r19, 0x00	; 0
    196a:	38 87       	std	Y+8, r19	; 0x08
    196c:	2f 83       	std	Y+7, r18	; 0x07
    196e:	8f 81       	ldd	r24, Y+7	; 0x07
    1970:	98 85       	ldd	r25, Y+8	; 0x08
    1972:	81 30       	cpi	r24, 0x01	; 1
    1974:	91 05       	cpc	r25, r1
    1976:	59 f1       	breq	.+86     	; 0x19ce <DIO_u8setPinDir+0x96>
    1978:	2f 81       	ldd	r18, Y+7	; 0x07
    197a:	38 85       	ldd	r19, Y+8	; 0x08
    197c:	22 30       	cpi	r18, 0x02	; 2
    197e:	31 05       	cpc	r19, r1
    1980:	2c f4       	brge	.+10     	; 0x198c <DIO_u8setPinDir+0x54>
    1982:	8f 81       	ldd	r24, Y+7	; 0x07
    1984:	98 85       	ldd	r25, Y+8	; 0x08
    1986:	00 97       	sbiw	r24, 0x00	; 0
    1988:	69 f0       	breq	.+26     	; 0x19a4 <DIO_u8setPinDir+0x6c>
    198a:	60 c0       	rjmp	.+192    	; 0x1a4c <DIO_u8setPinDir+0x114>
    198c:	2f 81       	ldd	r18, Y+7	; 0x07
    198e:	38 85       	ldd	r19, Y+8	; 0x08
    1990:	22 30       	cpi	r18, 0x02	; 2
    1992:	31 05       	cpc	r19, r1
    1994:	89 f1       	breq	.+98     	; 0x19f8 <DIO_u8setPinDir+0xc0>
    1996:	8f 81       	ldd	r24, Y+7	; 0x07
    1998:	98 85       	ldd	r25, Y+8	; 0x08
    199a:	83 30       	cpi	r24, 0x03	; 3
    199c:	91 05       	cpc	r25, r1
    199e:	09 f4       	brne	.+2      	; 0x19a2 <DIO_u8setPinDir+0x6a>
    19a0:	40 c0       	rjmp	.+128    	; 0x1a22 <DIO_u8setPinDir+0xea>
    19a2:	54 c0       	rjmp	.+168    	; 0x1a4c <DIO_u8setPinDir+0x114>
			case DIO_PORT_A:	CLR_BIT(DDRA_REG, Copy_u8pin);  break;
    19a4:	aa e3       	ldi	r26, 0x3A	; 58
    19a6:	b0 e0       	ldi	r27, 0x00	; 0
    19a8:	ea e3       	ldi	r30, 0x3A	; 58
    19aa:	f0 e0       	ldi	r31, 0x00	; 0
    19ac:	80 81       	ld	r24, Z
    19ae:	48 2f       	mov	r20, r24
    19b0:	8b 81       	ldd	r24, Y+3	; 0x03
    19b2:	28 2f       	mov	r18, r24
    19b4:	30 e0       	ldi	r19, 0x00	; 0
    19b6:	81 e0       	ldi	r24, 0x01	; 1
    19b8:	90 e0       	ldi	r25, 0x00	; 0
    19ba:	02 2e       	mov	r0, r18
    19bc:	02 c0       	rjmp	.+4      	; 0x19c2 <DIO_u8setPinDir+0x8a>
    19be:	88 0f       	add	r24, r24
    19c0:	99 1f       	adc	r25, r25
    19c2:	0a 94       	dec	r0
    19c4:	e2 f7       	brpl	.-8      	; 0x19be <DIO_u8setPinDir+0x86>
    19c6:	80 95       	com	r24
    19c8:	84 23       	and	r24, r20
    19ca:	8c 93       	st	X, r24
    19cc:	bd c0       	rjmp	.+378    	; 0x1b48 <DIO_u8setPinDir+0x210>
			case DIO_PORT_B:	CLR_BIT(DDRB_REG, Copy_u8pin);  break;
    19ce:	a7 e3       	ldi	r26, 0x37	; 55
    19d0:	b0 e0       	ldi	r27, 0x00	; 0
    19d2:	e7 e3       	ldi	r30, 0x37	; 55
    19d4:	f0 e0       	ldi	r31, 0x00	; 0
    19d6:	80 81       	ld	r24, Z
    19d8:	48 2f       	mov	r20, r24
    19da:	8b 81       	ldd	r24, Y+3	; 0x03
    19dc:	28 2f       	mov	r18, r24
    19de:	30 e0       	ldi	r19, 0x00	; 0
    19e0:	81 e0       	ldi	r24, 0x01	; 1
    19e2:	90 e0       	ldi	r25, 0x00	; 0
    19e4:	02 2e       	mov	r0, r18
    19e6:	02 c0       	rjmp	.+4      	; 0x19ec <DIO_u8setPinDir+0xb4>
    19e8:	88 0f       	add	r24, r24
    19ea:	99 1f       	adc	r25, r25
    19ec:	0a 94       	dec	r0
    19ee:	e2 f7       	brpl	.-8      	; 0x19e8 <DIO_u8setPinDir+0xb0>
    19f0:	80 95       	com	r24
    19f2:	84 23       	and	r24, r20
    19f4:	8c 93       	st	X, r24
    19f6:	a8 c0       	rjmp	.+336    	; 0x1b48 <DIO_u8setPinDir+0x210>
			case DIO_PORT_C:	CLR_BIT(DDRC_REG, Copy_u8pin);  break;
    19f8:	a4 e3       	ldi	r26, 0x34	; 52
    19fa:	b0 e0       	ldi	r27, 0x00	; 0
    19fc:	e4 e3       	ldi	r30, 0x34	; 52
    19fe:	f0 e0       	ldi	r31, 0x00	; 0
    1a00:	80 81       	ld	r24, Z
    1a02:	48 2f       	mov	r20, r24
    1a04:	8b 81       	ldd	r24, Y+3	; 0x03
    1a06:	28 2f       	mov	r18, r24
    1a08:	30 e0       	ldi	r19, 0x00	; 0
    1a0a:	81 e0       	ldi	r24, 0x01	; 1
    1a0c:	90 e0       	ldi	r25, 0x00	; 0
    1a0e:	02 2e       	mov	r0, r18
    1a10:	02 c0       	rjmp	.+4      	; 0x1a16 <DIO_u8setPinDir+0xde>
    1a12:	88 0f       	add	r24, r24
    1a14:	99 1f       	adc	r25, r25
    1a16:	0a 94       	dec	r0
    1a18:	e2 f7       	brpl	.-8      	; 0x1a12 <DIO_u8setPinDir+0xda>
    1a1a:	80 95       	com	r24
    1a1c:	84 23       	and	r24, r20
    1a1e:	8c 93       	st	X, r24
    1a20:	93 c0       	rjmp	.+294    	; 0x1b48 <DIO_u8setPinDir+0x210>
			case DIO_PORT_D:	CLR_BIT(DDRD_REG, Copy_u8pin);  break;
    1a22:	a1 e3       	ldi	r26, 0x31	; 49
    1a24:	b0 e0       	ldi	r27, 0x00	; 0
    1a26:	e1 e3       	ldi	r30, 0x31	; 49
    1a28:	f0 e0       	ldi	r31, 0x00	; 0
    1a2a:	80 81       	ld	r24, Z
    1a2c:	48 2f       	mov	r20, r24
    1a2e:	8b 81       	ldd	r24, Y+3	; 0x03
    1a30:	28 2f       	mov	r18, r24
    1a32:	30 e0       	ldi	r19, 0x00	; 0
    1a34:	81 e0       	ldi	r24, 0x01	; 1
    1a36:	90 e0       	ldi	r25, 0x00	; 0
    1a38:	02 2e       	mov	r0, r18
    1a3a:	02 c0       	rjmp	.+4      	; 0x1a40 <DIO_u8setPinDir+0x108>
    1a3c:	88 0f       	add	r24, r24
    1a3e:	99 1f       	adc	r25, r25
    1a40:	0a 94       	dec	r0
    1a42:	e2 f7       	brpl	.-8      	; 0x1a3c <DIO_u8setPinDir+0x104>
    1a44:	80 95       	com	r24
    1a46:	84 23       	and	r24, r20
    1a48:	8c 93       	st	X, r24
    1a4a:	7e c0       	rjmp	.+252    	; 0x1b48 <DIO_u8setPinDir+0x210>

			default: Local_u8statues = 1;
    1a4c:	81 e0       	ldi	r24, 0x01	; 1
    1a4e:	89 83       	std	Y+1, r24	; 0x01
    1a50:	7b c0       	rjmp	.+246    	; 0x1b48 <DIO_u8setPinDir+0x210>
			}
		}else if(Copy_u8dir == DIO_OUTPUT){
    1a52:	8c 81       	ldd	r24, Y+4	; 0x04
    1a54:	81 30       	cpi	r24, 0x01	; 1
    1a56:	09 f0       	breq	.+2      	; 0x1a5a <DIO_u8setPinDir+0x122>
    1a58:	72 c0       	rjmp	.+228    	; 0x1b3e <DIO_u8setPinDir+0x206>
			switch(Copy_u8port){
    1a5a:	8a 81       	ldd	r24, Y+2	; 0x02
    1a5c:	28 2f       	mov	r18, r24
    1a5e:	30 e0       	ldi	r19, 0x00	; 0
    1a60:	3e 83       	std	Y+6, r19	; 0x06
    1a62:	2d 83       	std	Y+5, r18	; 0x05
    1a64:	8d 81       	ldd	r24, Y+5	; 0x05
    1a66:	9e 81       	ldd	r25, Y+6	; 0x06
    1a68:	81 30       	cpi	r24, 0x01	; 1
    1a6a:	91 05       	cpc	r25, r1
    1a6c:	49 f1       	breq	.+82     	; 0x1ac0 <DIO_u8setPinDir+0x188>
    1a6e:	2d 81       	ldd	r18, Y+5	; 0x05
    1a70:	3e 81       	ldd	r19, Y+6	; 0x06
    1a72:	22 30       	cpi	r18, 0x02	; 2
    1a74:	31 05       	cpc	r19, r1
    1a76:	2c f4       	brge	.+10     	; 0x1a82 <DIO_u8setPinDir+0x14a>
    1a78:	8d 81       	ldd	r24, Y+5	; 0x05
    1a7a:	9e 81       	ldd	r25, Y+6	; 0x06
    1a7c:	00 97       	sbiw	r24, 0x00	; 0
    1a7e:	61 f0       	breq	.+24     	; 0x1a98 <DIO_u8setPinDir+0x160>
    1a80:	5b c0       	rjmp	.+182    	; 0x1b38 <DIO_u8setPinDir+0x200>
    1a82:	2d 81       	ldd	r18, Y+5	; 0x05
    1a84:	3e 81       	ldd	r19, Y+6	; 0x06
    1a86:	22 30       	cpi	r18, 0x02	; 2
    1a88:	31 05       	cpc	r19, r1
    1a8a:	71 f1       	breq	.+92     	; 0x1ae8 <DIO_u8setPinDir+0x1b0>
    1a8c:	8d 81       	ldd	r24, Y+5	; 0x05
    1a8e:	9e 81       	ldd	r25, Y+6	; 0x06
    1a90:	83 30       	cpi	r24, 0x03	; 3
    1a92:	91 05       	cpc	r25, r1
    1a94:	e9 f1       	breq	.+122    	; 0x1b10 <DIO_u8setPinDir+0x1d8>
    1a96:	50 c0       	rjmp	.+160    	; 0x1b38 <DIO_u8setPinDir+0x200>
			case DIO_PORT_A:	SET_BIT(DDRA_REG, Copy_u8pin);  break;
    1a98:	aa e3       	ldi	r26, 0x3A	; 58
    1a9a:	b0 e0       	ldi	r27, 0x00	; 0
    1a9c:	ea e3       	ldi	r30, 0x3A	; 58
    1a9e:	f0 e0       	ldi	r31, 0x00	; 0
    1aa0:	80 81       	ld	r24, Z
    1aa2:	48 2f       	mov	r20, r24
    1aa4:	8b 81       	ldd	r24, Y+3	; 0x03
    1aa6:	28 2f       	mov	r18, r24
    1aa8:	30 e0       	ldi	r19, 0x00	; 0
    1aaa:	81 e0       	ldi	r24, 0x01	; 1
    1aac:	90 e0       	ldi	r25, 0x00	; 0
    1aae:	02 2e       	mov	r0, r18
    1ab0:	02 c0       	rjmp	.+4      	; 0x1ab6 <DIO_u8setPinDir+0x17e>
    1ab2:	88 0f       	add	r24, r24
    1ab4:	99 1f       	adc	r25, r25
    1ab6:	0a 94       	dec	r0
    1ab8:	e2 f7       	brpl	.-8      	; 0x1ab2 <DIO_u8setPinDir+0x17a>
    1aba:	84 2b       	or	r24, r20
    1abc:	8c 93       	st	X, r24
    1abe:	44 c0       	rjmp	.+136    	; 0x1b48 <DIO_u8setPinDir+0x210>
			case DIO_PORT_B:	SET_BIT(DDRB_REG, Copy_u8pin);  break;
    1ac0:	a7 e3       	ldi	r26, 0x37	; 55
    1ac2:	b0 e0       	ldi	r27, 0x00	; 0
    1ac4:	e7 e3       	ldi	r30, 0x37	; 55
    1ac6:	f0 e0       	ldi	r31, 0x00	; 0
    1ac8:	80 81       	ld	r24, Z
    1aca:	48 2f       	mov	r20, r24
    1acc:	8b 81       	ldd	r24, Y+3	; 0x03
    1ace:	28 2f       	mov	r18, r24
    1ad0:	30 e0       	ldi	r19, 0x00	; 0
    1ad2:	81 e0       	ldi	r24, 0x01	; 1
    1ad4:	90 e0       	ldi	r25, 0x00	; 0
    1ad6:	02 2e       	mov	r0, r18
    1ad8:	02 c0       	rjmp	.+4      	; 0x1ade <DIO_u8setPinDir+0x1a6>
    1ada:	88 0f       	add	r24, r24
    1adc:	99 1f       	adc	r25, r25
    1ade:	0a 94       	dec	r0
    1ae0:	e2 f7       	brpl	.-8      	; 0x1ada <DIO_u8setPinDir+0x1a2>
    1ae2:	84 2b       	or	r24, r20
    1ae4:	8c 93       	st	X, r24
    1ae6:	30 c0       	rjmp	.+96     	; 0x1b48 <DIO_u8setPinDir+0x210>
			case DIO_PORT_C:	SET_BIT(DDRC_REG, Copy_u8pin);  break;
    1ae8:	a4 e3       	ldi	r26, 0x34	; 52
    1aea:	b0 e0       	ldi	r27, 0x00	; 0
    1aec:	e4 e3       	ldi	r30, 0x34	; 52
    1aee:	f0 e0       	ldi	r31, 0x00	; 0
    1af0:	80 81       	ld	r24, Z
    1af2:	48 2f       	mov	r20, r24
    1af4:	8b 81       	ldd	r24, Y+3	; 0x03
    1af6:	28 2f       	mov	r18, r24
    1af8:	30 e0       	ldi	r19, 0x00	; 0
    1afa:	81 e0       	ldi	r24, 0x01	; 1
    1afc:	90 e0       	ldi	r25, 0x00	; 0
    1afe:	02 2e       	mov	r0, r18
    1b00:	02 c0       	rjmp	.+4      	; 0x1b06 <DIO_u8setPinDir+0x1ce>
    1b02:	88 0f       	add	r24, r24
    1b04:	99 1f       	adc	r25, r25
    1b06:	0a 94       	dec	r0
    1b08:	e2 f7       	brpl	.-8      	; 0x1b02 <DIO_u8setPinDir+0x1ca>
    1b0a:	84 2b       	or	r24, r20
    1b0c:	8c 93       	st	X, r24
    1b0e:	1c c0       	rjmp	.+56     	; 0x1b48 <DIO_u8setPinDir+0x210>
			case DIO_PORT_D:	SET_BIT(DDRD_REG, Copy_u8pin);  break;
    1b10:	a1 e3       	ldi	r26, 0x31	; 49
    1b12:	b0 e0       	ldi	r27, 0x00	; 0
    1b14:	e1 e3       	ldi	r30, 0x31	; 49
    1b16:	f0 e0       	ldi	r31, 0x00	; 0
    1b18:	80 81       	ld	r24, Z
    1b1a:	48 2f       	mov	r20, r24
    1b1c:	8b 81       	ldd	r24, Y+3	; 0x03
    1b1e:	28 2f       	mov	r18, r24
    1b20:	30 e0       	ldi	r19, 0x00	; 0
    1b22:	81 e0       	ldi	r24, 0x01	; 1
    1b24:	90 e0       	ldi	r25, 0x00	; 0
    1b26:	02 2e       	mov	r0, r18
    1b28:	02 c0       	rjmp	.+4      	; 0x1b2e <DIO_u8setPinDir+0x1f6>
    1b2a:	88 0f       	add	r24, r24
    1b2c:	99 1f       	adc	r25, r25
    1b2e:	0a 94       	dec	r0
    1b30:	e2 f7       	brpl	.-8      	; 0x1b2a <DIO_u8setPinDir+0x1f2>
    1b32:	84 2b       	or	r24, r20
    1b34:	8c 93       	st	X, r24
    1b36:	08 c0       	rjmp	.+16     	; 0x1b48 <DIO_u8setPinDir+0x210>

			default: Local_u8statues = 1;
    1b38:	81 e0       	ldi	r24, 0x01	; 1
    1b3a:	89 83       	std	Y+1, r24	; 0x01
    1b3c:	05 c0       	rjmp	.+10     	; 0x1b48 <DIO_u8setPinDir+0x210>
			}
		}else{
			Local_u8statues=1;
    1b3e:	81 e0       	ldi	r24, 0x01	; 1
    1b40:	89 83       	std	Y+1, r24	; 0x01
    1b42:	02 c0       	rjmp	.+4      	; 0x1b48 <DIO_u8setPinDir+0x210>
		}

	}else{
		Local_u8statues=1;
    1b44:	81 e0       	ldi	r24, 0x01	; 1
    1b46:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8statues;
    1b48:	89 81       	ldd	r24, Y+1	; 0x01
}
    1b4a:	28 96       	adiw	r28, 0x08	; 8
    1b4c:	0f b6       	in	r0, 0x3f	; 63
    1b4e:	f8 94       	cli
    1b50:	de bf       	out	0x3e, r29	; 62
    1b52:	0f be       	out	0x3f, r0	; 63
    1b54:	cd bf       	out	0x3d, r28	; 61
    1b56:	cf 91       	pop	r28
    1b58:	df 91       	pop	r29
    1b5a:	08 95       	ret

00001b5c <DIO_u8setPinVal>:
//set PIN value
u8 DIO_u8setPinVal(u8 Copy_u8port, u8 Copy_u8pin, u8 Copy_u8val){
    1b5c:	df 93       	push	r29
    1b5e:	cf 93       	push	r28
    1b60:	cd b7       	in	r28, 0x3d	; 61
    1b62:	de b7       	in	r29, 0x3e	; 62
    1b64:	28 97       	sbiw	r28, 0x08	; 8
    1b66:	0f b6       	in	r0, 0x3f	; 63
    1b68:	f8 94       	cli
    1b6a:	de bf       	out	0x3e, r29	; 62
    1b6c:	0f be       	out	0x3f, r0	; 63
    1b6e:	cd bf       	out	0x3d, r28	; 61
    1b70:	8a 83       	std	Y+2, r24	; 0x02
    1b72:	6b 83       	std	Y+3, r22	; 0x03
    1b74:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8statues = 0;
    1b76:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8pin >= 0 && Copy_u8pin <=7){
    1b78:	8b 81       	ldd	r24, Y+3	; 0x03
    1b7a:	88 30       	cpi	r24, 0x08	; 8
    1b7c:	08 f0       	brcs	.+2      	; 0x1b80 <DIO_u8setPinVal+0x24>
    1b7e:	f4 c0       	rjmp	.+488    	; 0x1d68 <DIO_u8setPinVal+0x20c>
		if(Copy_u8val == DIO_HIGH){
    1b80:	8c 81       	ldd	r24, Y+4	; 0x04
    1b82:	81 30       	cpi	r24, 0x01	; 1
    1b84:	09 f0       	breq	.+2      	; 0x1b88 <DIO_u8setPinVal+0x2c>
    1b86:	72 c0       	rjmp	.+228    	; 0x1c6c <DIO_u8setPinVal+0x110>
			switch(Copy_u8port){
    1b88:	8a 81       	ldd	r24, Y+2	; 0x02
    1b8a:	28 2f       	mov	r18, r24
    1b8c:	30 e0       	ldi	r19, 0x00	; 0
    1b8e:	38 87       	std	Y+8, r19	; 0x08
    1b90:	2f 83       	std	Y+7, r18	; 0x07
    1b92:	8f 81       	ldd	r24, Y+7	; 0x07
    1b94:	98 85       	ldd	r25, Y+8	; 0x08
    1b96:	81 30       	cpi	r24, 0x01	; 1
    1b98:	91 05       	cpc	r25, r1
    1b9a:	49 f1       	breq	.+82     	; 0x1bee <DIO_u8setPinVal+0x92>
    1b9c:	2f 81       	ldd	r18, Y+7	; 0x07
    1b9e:	38 85       	ldd	r19, Y+8	; 0x08
    1ba0:	22 30       	cpi	r18, 0x02	; 2
    1ba2:	31 05       	cpc	r19, r1
    1ba4:	2c f4       	brge	.+10     	; 0x1bb0 <DIO_u8setPinVal+0x54>
    1ba6:	8f 81       	ldd	r24, Y+7	; 0x07
    1ba8:	98 85       	ldd	r25, Y+8	; 0x08
    1baa:	00 97       	sbiw	r24, 0x00	; 0
    1bac:	61 f0       	breq	.+24     	; 0x1bc6 <DIO_u8setPinVal+0x6a>
    1bae:	5b c0       	rjmp	.+182    	; 0x1c66 <DIO_u8setPinVal+0x10a>
    1bb0:	2f 81       	ldd	r18, Y+7	; 0x07
    1bb2:	38 85       	ldd	r19, Y+8	; 0x08
    1bb4:	22 30       	cpi	r18, 0x02	; 2
    1bb6:	31 05       	cpc	r19, r1
    1bb8:	71 f1       	breq	.+92     	; 0x1c16 <DIO_u8setPinVal+0xba>
    1bba:	8f 81       	ldd	r24, Y+7	; 0x07
    1bbc:	98 85       	ldd	r25, Y+8	; 0x08
    1bbe:	83 30       	cpi	r24, 0x03	; 3
    1bc0:	91 05       	cpc	r25, r1
    1bc2:	e9 f1       	breq	.+122    	; 0x1c3e <DIO_u8setPinVal+0xe2>
    1bc4:	50 c0       	rjmp	.+160    	; 0x1c66 <DIO_u8setPinVal+0x10a>
			case DIO_PORT_A:	SET_BIT(PORTA_REG, Copy_u8pin);  break;
    1bc6:	ab e3       	ldi	r26, 0x3B	; 59
    1bc8:	b0 e0       	ldi	r27, 0x00	; 0
    1bca:	eb e3       	ldi	r30, 0x3B	; 59
    1bcc:	f0 e0       	ldi	r31, 0x00	; 0
    1bce:	80 81       	ld	r24, Z
    1bd0:	48 2f       	mov	r20, r24
    1bd2:	8b 81       	ldd	r24, Y+3	; 0x03
    1bd4:	28 2f       	mov	r18, r24
    1bd6:	30 e0       	ldi	r19, 0x00	; 0
    1bd8:	81 e0       	ldi	r24, 0x01	; 1
    1bda:	90 e0       	ldi	r25, 0x00	; 0
    1bdc:	02 2e       	mov	r0, r18
    1bde:	02 c0       	rjmp	.+4      	; 0x1be4 <DIO_u8setPinVal+0x88>
    1be0:	88 0f       	add	r24, r24
    1be2:	99 1f       	adc	r25, r25
    1be4:	0a 94       	dec	r0
    1be6:	e2 f7       	brpl	.-8      	; 0x1be0 <DIO_u8setPinVal+0x84>
    1be8:	84 2b       	or	r24, r20
    1bea:	8c 93       	st	X, r24
    1bec:	bf c0       	rjmp	.+382    	; 0x1d6c <DIO_u8setPinVal+0x210>
			case DIO_PORT_B:	SET_BIT(PORTB_REG, Copy_u8pin);  break;
    1bee:	a8 e3       	ldi	r26, 0x38	; 56
    1bf0:	b0 e0       	ldi	r27, 0x00	; 0
    1bf2:	e8 e3       	ldi	r30, 0x38	; 56
    1bf4:	f0 e0       	ldi	r31, 0x00	; 0
    1bf6:	80 81       	ld	r24, Z
    1bf8:	48 2f       	mov	r20, r24
    1bfa:	8b 81       	ldd	r24, Y+3	; 0x03
    1bfc:	28 2f       	mov	r18, r24
    1bfe:	30 e0       	ldi	r19, 0x00	; 0
    1c00:	81 e0       	ldi	r24, 0x01	; 1
    1c02:	90 e0       	ldi	r25, 0x00	; 0
    1c04:	02 2e       	mov	r0, r18
    1c06:	02 c0       	rjmp	.+4      	; 0x1c0c <DIO_u8setPinVal+0xb0>
    1c08:	88 0f       	add	r24, r24
    1c0a:	99 1f       	adc	r25, r25
    1c0c:	0a 94       	dec	r0
    1c0e:	e2 f7       	brpl	.-8      	; 0x1c08 <DIO_u8setPinVal+0xac>
    1c10:	84 2b       	or	r24, r20
    1c12:	8c 93       	st	X, r24
    1c14:	ab c0       	rjmp	.+342    	; 0x1d6c <DIO_u8setPinVal+0x210>
			case DIO_PORT_C:	SET_BIT(PORTC_REG, Copy_u8pin);  break;
    1c16:	a5 e3       	ldi	r26, 0x35	; 53
    1c18:	b0 e0       	ldi	r27, 0x00	; 0
    1c1a:	e5 e3       	ldi	r30, 0x35	; 53
    1c1c:	f0 e0       	ldi	r31, 0x00	; 0
    1c1e:	80 81       	ld	r24, Z
    1c20:	48 2f       	mov	r20, r24
    1c22:	8b 81       	ldd	r24, Y+3	; 0x03
    1c24:	28 2f       	mov	r18, r24
    1c26:	30 e0       	ldi	r19, 0x00	; 0
    1c28:	81 e0       	ldi	r24, 0x01	; 1
    1c2a:	90 e0       	ldi	r25, 0x00	; 0
    1c2c:	02 2e       	mov	r0, r18
    1c2e:	02 c0       	rjmp	.+4      	; 0x1c34 <DIO_u8setPinVal+0xd8>
    1c30:	88 0f       	add	r24, r24
    1c32:	99 1f       	adc	r25, r25
    1c34:	0a 94       	dec	r0
    1c36:	e2 f7       	brpl	.-8      	; 0x1c30 <DIO_u8setPinVal+0xd4>
    1c38:	84 2b       	or	r24, r20
    1c3a:	8c 93       	st	X, r24
    1c3c:	97 c0       	rjmp	.+302    	; 0x1d6c <DIO_u8setPinVal+0x210>
			case DIO_PORT_D:	SET_BIT(PORTD_REG, Copy_u8pin);  break;
    1c3e:	a2 e3       	ldi	r26, 0x32	; 50
    1c40:	b0 e0       	ldi	r27, 0x00	; 0
    1c42:	e2 e3       	ldi	r30, 0x32	; 50
    1c44:	f0 e0       	ldi	r31, 0x00	; 0
    1c46:	80 81       	ld	r24, Z
    1c48:	48 2f       	mov	r20, r24
    1c4a:	8b 81       	ldd	r24, Y+3	; 0x03
    1c4c:	28 2f       	mov	r18, r24
    1c4e:	30 e0       	ldi	r19, 0x00	; 0
    1c50:	81 e0       	ldi	r24, 0x01	; 1
    1c52:	90 e0       	ldi	r25, 0x00	; 0
    1c54:	02 2e       	mov	r0, r18
    1c56:	02 c0       	rjmp	.+4      	; 0x1c5c <DIO_u8setPinVal+0x100>
    1c58:	88 0f       	add	r24, r24
    1c5a:	99 1f       	adc	r25, r25
    1c5c:	0a 94       	dec	r0
    1c5e:	e2 f7       	brpl	.-8      	; 0x1c58 <DIO_u8setPinVal+0xfc>
    1c60:	84 2b       	or	r24, r20
    1c62:	8c 93       	st	X, r24
    1c64:	83 c0       	rjmp	.+262    	; 0x1d6c <DIO_u8setPinVal+0x210>

			default: Local_u8statues = 1;
    1c66:	81 e0       	ldi	r24, 0x01	; 1
    1c68:	89 83       	std	Y+1, r24	; 0x01
    1c6a:	80 c0       	rjmp	.+256    	; 0x1d6c <DIO_u8setPinVal+0x210>
			}
		}else if(Copy_u8val == DIO_LOW){
    1c6c:	8c 81       	ldd	r24, Y+4	; 0x04
    1c6e:	88 23       	and	r24, r24
    1c70:	09 f0       	breq	.+2      	; 0x1c74 <DIO_u8setPinVal+0x118>
    1c72:	77 c0       	rjmp	.+238    	; 0x1d62 <DIO_u8setPinVal+0x206>
			switch(Copy_u8port){
    1c74:	8a 81       	ldd	r24, Y+2	; 0x02
    1c76:	28 2f       	mov	r18, r24
    1c78:	30 e0       	ldi	r19, 0x00	; 0
    1c7a:	3e 83       	std	Y+6, r19	; 0x06
    1c7c:	2d 83       	std	Y+5, r18	; 0x05
    1c7e:	8d 81       	ldd	r24, Y+5	; 0x05
    1c80:	9e 81       	ldd	r25, Y+6	; 0x06
    1c82:	81 30       	cpi	r24, 0x01	; 1
    1c84:	91 05       	cpc	r25, r1
    1c86:	59 f1       	breq	.+86     	; 0x1cde <DIO_u8setPinVal+0x182>
    1c88:	2d 81       	ldd	r18, Y+5	; 0x05
    1c8a:	3e 81       	ldd	r19, Y+6	; 0x06
    1c8c:	22 30       	cpi	r18, 0x02	; 2
    1c8e:	31 05       	cpc	r19, r1
    1c90:	2c f4       	brge	.+10     	; 0x1c9c <DIO_u8setPinVal+0x140>
    1c92:	8d 81       	ldd	r24, Y+5	; 0x05
    1c94:	9e 81       	ldd	r25, Y+6	; 0x06
    1c96:	00 97       	sbiw	r24, 0x00	; 0
    1c98:	69 f0       	breq	.+26     	; 0x1cb4 <DIO_u8setPinVal+0x158>
    1c9a:	60 c0       	rjmp	.+192    	; 0x1d5c <DIO_u8setPinVal+0x200>
    1c9c:	2d 81       	ldd	r18, Y+5	; 0x05
    1c9e:	3e 81       	ldd	r19, Y+6	; 0x06
    1ca0:	22 30       	cpi	r18, 0x02	; 2
    1ca2:	31 05       	cpc	r19, r1
    1ca4:	89 f1       	breq	.+98     	; 0x1d08 <DIO_u8setPinVal+0x1ac>
    1ca6:	8d 81       	ldd	r24, Y+5	; 0x05
    1ca8:	9e 81       	ldd	r25, Y+6	; 0x06
    1caa:	83 30       	cpi	r24, 0x03	; 3
    1cac:	91 05       	cpc	r25, r1
    1cae:	09 f4       	brne	.+2      	; 0x1cb2 <DIO_u8setPinVal+0x156>
    1cb0:	40 c0       	rjmp	.+128    	; 0x1d32 <DIO_u8setPinVal+0x1d6>
    1cb2:	54 c0       	rjmp	.+168    	; 0x1d5c <DIO_u8setPinVal+0x200>
			case DIO_PORT_A:	CLR_BIT(PORTA_REG, Copy_u8pin);  break;
    1cb4:	ab e3       	ldi	r26, 0x3B	; 59
    1cb6:	b0 e0       	ldi	r27, 0x00	; 0
    1cb8:	eb e3       	ldi	r30, 0x3B	; 59
    1cba:	f0 e0       	ldi	r31, 0x00	; 0
    1cbc:	80 81       	ld	r24, Z
    1cbe:	48 2f       	mov	r20, r24
    1cc0:	8b 81       	ldd	r24, Y+3	; 0x03
    1cc2:	28 2f       	mov	r18, r24
    1cc4:	30 e0       	ldi	r19, 0x00	; 0
    1cc6:	81 e0       	ldi	r24, 0x01	; 1
    1cc8:	90 e0       	ldi	r25, 0x00	; 0
    1cca:	02 2e       	mov	r0, r18
    1ccc:	02 c0       	rjmp	.+4      	; 0x1cd2 <DIO_u8setPinVal+0x176>
    1cce:	88 0f       	add	r24, r24
    1cd0:	99 1f       	adc	r25, r25
    1cd2:	0a 94       	dec	r0
    1cd4:	e2 f7       	brpl	.-8      	; 0x1cce <DIO_u8setPinVal+0x172>
    1cd6:	80 95       	com	r24
    1cd8:	84 23       	and	r24, r20
    1cda:	8c 93       	st	X, r24
    1cdc:	47 c0       	rjmp	.+142    	; 0x1d6c <DIO_u8setPinVal+0x210>
			case DIO_PORT_B:	CLR_BIT(PORTB_REG, Copy_u8pin);  break;
    1cde:	a8 e3       	ldi	r26, 0x38	; 56
    1ce0:	b0 e0       	ldi	r27, 0x00	; 0
    1ce2:	e8 e3       	ldi	r30, 0x38	; 56
    1ce4:	f0 e0       	ldi	r31, 0x00	; 0
    1ce6:	80 81       	ld	r24, Z
    1ce8:	48 2f       	mov	r20, r24
    1cea:	8b 81       	ldd	r24, Y+3	; 0x03
    1cec:	28 2f       	mov	r18, r24
    1cee:	30 e0       	ldi	r19, 0x00	; 0
    1cf0:	81 e0       	ldi	r24, 0x01	; 1
    1cf2:	90 e0       	ldi	r25, 0x00	; 0
    1cf4:	02 2e       	mov	r0, r18
    1cf6:	02 c0       	rjmp	.+4      	; 0x1cfc <DIO_u8setPinVal+0x1a0>
    1cf8:	88 0f       	add	r24, r24
    1cfa:	99 1f       	adc	r25, r25
    1cfc:	0a 94       	dec	r0
    1cfe:	e2 f7       	brpl	.-8      	; 0x1cf8 <DIO_u8setPinVal+0x19c>
    1d00:	80 95       	com	r24
    1d02:	84 23       	and	r24, r20
    1d04:	8c 93       	st	X, r24
    1d06:	32 c0       	rjmp	.+100    	; 0x1d6c <DIO_u8setPinVal+0x210>
			case DIO_PORT_C:	CLR_BIT(PORTC_REG, Copy_u8pin);  break;
    1d08:	a5 e3       	ldi	r26, 0x35	; 53
    1d0a:	b0 e0       	ldi	r27, 0x00	; 0
    1d0c:	e5 e3       	ldi	r30, 0x35	; 53
    1d0e:	f0 e0       	ldi	r31, 0x00	; 0
    1d10:	80 81       	ld	r24, Z
    1d12:	48 2f       	mov	r20, r24
    1d14:	8b 81       	ldd	r24, Y+3	; 0x03
    1d16:	28 2f       	mov	r18, r24
    1d18:	30 e0       	ldi	r19, 0x00	; 0
    1d1a:	81 e0       	ldi	r24, 0x01	; 1
    1d1c:	90 e0       	ldi	r25, 0x00	; 0
    1d1e:	02 2e       	mov	r0, r18
    1d20:	02 c0       	rjmp	.+4      	; 0x1d26 <DIO_u8setPinVal+0x1ca>
    1d22:	88 0f       	add	r24, r24
    1d24:	99 1f       	adc	r25, r25
    1d26:	0a 94       	dec	r0
    1d28:	e2 f7       	brpl	.-8      	; 0x1d22 <DIO_u8setPinVal+0x1c6>
    1d2a:	80 95       	com	r24
    1d2c:	84 23       	and	r24, r20
    1d2e:	8c 93       	st	X, r24
    1d30:	1d c0       	rjmp	.+58     	; 0x1d6c <DIO_u8setPinVal+0x210>
			case DIO_PORT_D:	CLR_BIT(PORTD_REG, Copy_u8pin);  break;
    1d32:	a2 e3       	ldi	r26, 0x32	; 50
    1d34:	b0 e0       	ldi	r27, 0x00	; 0
    1d36:	e2 e3       	ldi	r30, 0x32	; 50
    1d38:	f0 e0       	ldi	r31, 0x00	; 0
    1d3a:	80 81       	ld	r24, Z
    1d3c:	48 2f       	mov	r20, r24
    1d3e:	8b 81       	ldd	r24, Y+3	; 0x03
    1d40:	28 2f       	mov	r18, r24
    1d42:	30 e0       	ldi	r19, 0x00	; 0
    1d44:	81 e0       	ldi	r24, 0x01	; 1
    1d46:	90 e0       	ldi	r25, 0x00	; 0
    1d48:	02 2e       	mov	r0, r18
    1d4a:	02 c0       	rjmp	.+4      	; 0x1d50 <DIO_u8setPinVal+0x1f4>
    1d4c:	88 0f       	add	r24, r24
    1d4e:	99 1f       	adc	r25, r25
    1d50:	0a 94       	dec	r0
    1d52:	e2 f7       	brpl	.-8      	; 0x1d4c <DIO_u8setPinVal+0x1f0>
    1d54:	80 95       	com	r24
    1d56:	84 23       	and	r24, r20
    1d58:	8c 93       	st	X, r24
    1d5a:	08 c0       	rjmp	.+16     	; 0x1d6c <DIO_u8setPinVal+0x210>

			default: Local_u8statues = 1;
    1d5c:	81 e0       	ldi	r24, 0x01	; 1
    1d5e:	89 83       	std	Y+1, r24	; 0x01
    1d60:	05 c0       	rjmp	.+10     	; 0x1d6c <DIO_u8setPinVal+0x210>
			}
		}else{
			Local_u8statues=1;
    1d62:	81 e0       	ldi	r24, 0x01	; 1
    1d64:	89 83       	std	Y+1, r24	; 0x01
    1d66:	02 c0       	rjmp	.+4      	; 0x1d6c <DIO_u8setPinVal+0x210>
		}
	}else{
		Local_u8statues=1;
    1d68:	81 e0       	ldi	r24, 0x01	; 1
    1d6a:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8statues;
    1d6c:	89 81       	ldd	r24, Y+1	; 0x01
}
    1d6e:	28 96       	adiw	r28, 0x08	; 8
    1d70:	0f b6       	in	r0, 0x3f	; 63
    1d72:	f8 94       	cli
    1d74:	de bf       	out	0x3e, r29	; 62
    1d76:	0f be       	out	0x3f, r0	; 63
    1d78:	cd bf       	out	0x3d, r28	; 61
    1d7a:	cf 91       	pop	r28
    1d7c:	df 91       	pop	r29
    1d7e:	08 95       	ret

00001d80 <DIO_u8getPinVal>:

//get PIN value
u8 DIO_u8getPinVal(u8 Copy_u8port, u8 Copy_u8pin, u8 *Copy_u8valuePtr){
    1d80:	df 93       	push	r29
    1d82:	cf 93       	push	r28
    1d84:	cd b7       	in	r28, 0x3d	; 61
    1d86:	de b7       	in	r29, 0x3e	; 62
    1d88:	27 97       	sbiw	r28, 0x07	; 7
    1d8a:	0f b6       	in	r0, 0x3f	; 63
    1d8c:	f8 94       	cli
    1d8e:	de bf       	out	0x3e, r29	; 62
    1d90:	0f be       	out	0x3f, r0	; 63
    1d92:	cd bf       	out	0x3d, r28	; 61
    1d94:	8a 83       	std	Y+2, r24	; 0x02
    1d96:	6b 83       	std	Y+3, r22	; 0x03
    1d98:	5d 83       	std	Y+5, r21	; 0x05
    1d9a:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8statues = 0;
    1d9c:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8pin >= 0 && Copy_u8pin <=7){
    1d9e:	8b 81       	ldd	r24, Y+3	; 0x03
    1da0:	88 30       	cpi	r24, 0x08	; 8
    1da2:	08 f0       	brcs	.+2      	; 0x1da6 <DIO_u8getPinVal+0x26>
    1da4:	74 c0       	rjmp	.+232    	; 0x1e8e <DIO_u8getPinVal+0x10e>
		switch(Copy_u8port){
    1da6:	8a 81       	ldd	r24, Y+2	; 0x02
    1da8:	28 2f       	mov	r18, r24
    1daa:	30 e0       	ldi	r19, 0x00	; 0
    1dac:	3f 83       	std	Y+7, r19	; 0x07
    1dae:	2e 83       	std	Y+6, r18	; 0x06
    1db0:	4e 81       	ldd	r20, Y+6	; 0x06
    1db2:	5f 81       	ldd	r21, Y+7	; 0x07
    1db4:	41 30       	cpi	r20, 0x01	; 1
    1db6:	51 05       	cpc	r21, r1
    1db8:	59 f1       	breq	.+86     	; 0x1e10 <DIO_u8getPinVal+0x90>
    1dba:	8e 81       	ldd	r24, Y+6	; 0x06
    1dbc:	9f 81       	ldd	r25, Y+7	; 0x07
    1dbe:	82 30       	cpi	r24, 0x02	; 2
    1dc0:	91 05       	cpc	r25, r1
    1dc2:	34 f4       	brge	.+12     	; 0x1dd0 <DIO_u8getPinVal+0x50>
    1dc4:	2e 81       	ldd	r18, Y+6	; 0x06
    1dc6:	3f 81       	ldd	r19, Y+7	; 0x07
    1dc8:	21 15       	cp	r18, r1
    1dca:	31 05       	cpc	r19, r1
    1dcc:	69 f0       	breq	.+26     	; 0x1de8 <DIO_u8getPinVal+0x68>
    1dce:	5c c0       	rjmp	.+184    	; 0x1e88 <DIO_u8getPinVal+0x108>
    1dd0:	4e 81       	ldd	r20, Y+6	; 0x06
    1dd2:	5f 81       	ldd	r21, Y+7	; 0x07
    1dd4:	42 30       	cpi	r20, 0x02	; 2
    1dd6:	51 05       	cpc	r21, r1
    1dd8:	79 f1       	breq	.+94     	; 0x1e38 <DIO_u8getPinVal+0xb8>
    1dda:	8e 81       	ldd	r24, Y+6	; 0x06
    1ddc:	9f 81       	ldd	r25, Y+7	; 0x07
    1dde:	83 30       	cpi	r24, 0x03	; 3
    1de0:	91 05       	cpc	r25, r1
    1de2:	09 f4       	brne	.+2      	; 0x1de6 <DIO_u8getPinVal+0x66>
    1de4:	3d c0       	rjmp	.+122    	; 0x1e60 <DIO_u8getPinVal+0xe0>
    1de6:	50 c0       	rjmp	.+160    	; 0x1e88 <DIO_u8getPinVal+0x108>
		case DIO_PORT_A: *Copy_u8valuePtr = GET_BIT(PINA_REG, Copy_u8pin); break;
    1de8:	e9 e3       	ldi	r30, 0x39	; 57
    1dea:	f0 e0       	ldi	r31, 0x00	; 0
    1dec:	80 81       	ld	r24, Z
    1dee:	28 2f       	mov	r18, r24
    1df0:	30 e0       	ldi	r19, 0x00	; 0
    1df2:	8b 81       	ldd	r24, Y+3	; 0x03
    1df4:	88 2f       	mov	r24, r24
    1df6:	90 e0       	ldi	r25, 0x00	; 0
    1df8:	a9 01       	movw	r20, r18
    1dfa:	02 c0       	rjmp	.+4      	; 0x1e00 <DIO_u8getPinVal+0x80>
    1dfc:	55 95       	asr	r21
    1dfe:	47 95       	ror	r20
    1e00:	8a 95       	dec	r24
    1e02:	e2 f7       	brpl	.-8      	; 0x1dfc <DIO_u8getPinVal+0x7c>
    1e04:	ca 01       	movw	r24, r20
    1e06:	81 70       	andi	r24, 0x01	; 1
    1e08:	ec 81       	ldd	r30, Y+4	; 0x04
    1e0a:	fd 81       	ldd	r31, Y+5	; 0x05
    1e0c:	80 83       	st	Z, r24
    1e0e:	41 c0       	rjmp	.+130    	; 0x1e92 <DIO_u8getPinVal+0x112>
		case DIO_PORT_B: *Copy_u8valuePtr = GET_BIT(PINB_REG, Copy_u8pin); break;
    1e10:	e6 e3       	ldi	r30, 0x36	; 54
    1e12:	f0 e0       	ldi	r31, 0x00	; 0
    1e14:	80 81       	ld	r24, Z
    1e16:	28 2f       	mov	r18, r24
    1e18:	30 e0       	ldi	r19, 0x00	; 0
    1e1a:	8b 81       	ldd	r24, Y+3	; 0x03
    1e1c:	88 2f       	mov	r24, r24
    1e1e:	90 e0       	ldi	r25, 0x00	; 0
    1e20:	a9 01       	movw	r20, r18
    1e22:	02 c0       	rjmp	.+4      	; 0x1e28 <DIO_u8getPinVal+0xa8>
    1e24:	55 95       	asr	r21
    1e26:	47 95       	ror	r20
    1e28:	8a 95       	dec	r24
    1e2a:	e2 f7       	brpl	.-8      	; 0x1e24 <DIO_u8getPinVal+0xa4>
    1e2c:	ca 01       	movw	r24, r20
    1e2e:	81 70       	andi	r24, 0x01	; 1
    1e30:	ec 81       	ldd	r30, Y+4	; 0x04
    1e32:	fd 81       	ldd	r31, Y+5	; 0x05
    1e34:	80 83       	st	Z, r24
    1e36:	2d c0       	rjmp	.+90     	; 0x1e92 <DIO_u8getPinVal+0x112>
		case DIO_PORT_C: *Copy_u8valuePtr = GET_BIT(PINC_REG, Copy_u8pin); break;
    1e38:	e3 e3       	ldi	r30, 0x33	; 51
    1e3a:	f0 e0       	ldi	r31, 0x00	; 0
    1e3c:	80 81       	ld	r24, Z
    1e3e:	28 2f       	mov	r18, r24
    1e40:	30 e0       	ldi	r19, 0x00	; 0
    1e42:	8b 81       	ldd	r24, Y+3	; 0x03
    1e44:	88 2f       	mov	r24, r24
    1e46:	90 e0       	ldi	r25, 0x00	; 0
    1e48:	a9 01       	movw	r20, r18
    1e4a:	02 c0       	rjmp	.+4      	; 0x1e50 <DIO_u8getPinVal+0xd0>
    1e4c:	55 95       	asr	r21
    1e4e:	47 95       	ror	r20
    1e50:	8a 95       	dec	r24
    1e52:	e2 f7       	brpl	.-8      	; 0x1e4c <DIO_u8getPinVal+0xcc>
    1e54:	ca 01       	movw	r24, r20
    1e56:	81 70       	andi	r24, 0x01	; 1
    1e58:	ec 81       	ldd	r30, Y+4	; 0x04
    1e5a:	fd 81       	ldd	r31, Y+5	; 0x05
    1e5c:	80 83       	st	Z, r24
    1e5e:	19 c0       	rjmp	.+50     	; 0x1e92 <DIO_u8getPinVal+0x112>
		case DIO_PORT_D: *Copy_u8valuePtr = GET_BIT(PIND_REG, Copy_u8pin); break;
    1e60:	e0 e3       	ldi	r30, 0x30	; 48
    1e62:	f0 e0       	ldi	r31, 0x00	; 0
    1e64:	80 81       	ld	r24, Z
    1e66:	28 2f       	mov	r18, r24
    1e68:	30 e0       	ldi	r19, 0x00	; 0
    1e6a:	8b 81       	ldd	r24, Y+3	; 0x03
    1e6c:	88 2f       	mov	r24, r24
    1e6e:	90 e0       	ldi	r25, 0x00	; 0
    1e70:	a9 01       	movw	r20, r18
    1e72:	02 c0       	rjmp	.+4      	; 0x1e78 <DIO_u8getPinVal+0xf8>
    1e74:	55 95       	asr	r21
    1e76:	47 95       	ror	r20
    1e78:	8a 95       	dec	r24
    1e7a:	e2 f7       	brpl	.-8      	; 0x1e74 <DIO_u8getPinVal+0xf4>
    1e7c:	ca 01       	movw	r24, r20
    1e7e:	81 70       	andi	r24, 0x01	; 1
    1e80:	ec 81       	ldd	r30, Y+4	; 0x04
    1e82:	fd 81       	ldd	r31, Y+5	; 0x05
    1e84:	80 83       	st	Z, r24
    1e86:	05 c0       	rjmp	.+10     	; 0x1e92 <DIO_u8getPinVal+0x112>

		default: Local_u8statues = 1;
    1e88:	81 e0       	ldi	r24, 0x01	; 1
    1e8a:	89 83       	std	Y+1, r24	; 0x01
    1e8c:	02 c0       	rjmp	.+4      	; 0x1e92 <DIO_u8getPinVal+0x112>
		}
	}else{
		Local_u8statues=1;
    1e8e:	81 e0       	ldi	r24, 0x01	; 1
    1e90:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8statues;
    1e92:	89 81       	ldd	r24, Y+1	; 0x01
}
    1e94:	27 96       	adiw	r28, 0x07	; 7
    1e96:	0f b6       	in	r0, 0x3f	; 63
    1e98:	f8 94       	cli
    1e9a:	de bf       	out	0x3e, r29	; 62
    1e9c:	0f be       	out	0x3f, r0	; 63
    1e9e:	cd bf       	out	0x3d, r28	; 61
    1ea0:	cf 91       	pop	r28
    1ea2:	df 91       	pop	r29
    1ea4:	08 95       	ret

00001ea6 <HMCP2515_voidWriteReg>:
 **************** Common Function Start  **********************/

/*********** Write Section Start ****************/

void HMCP2515_voidWriteReg(u8 Copy_u8RegAddress ,u8 Copy_u8Data)
{
    1ea6:	df 93       	push	r29
    1ea8:	cf 93       	push	r28
    1eaa:	00 d0       	rcall	.+0      	; 0x1eac <HMCP2515_voidWriteReg+0x6>
    1eac:	cd b7       	in	r28, 0x3d	; 61
    1eae:	de b7       	in	r29, 0x3e	; 62
    1eb0:	89 83       	std	Y+1, r24	; 0x01
    1eb2:	6a 83       	std	Y+2, r22	; 0x02

	MSPI_VidChipSelect(1);
    1eb4:	81 e0       	ldi	r24, 0x01	; 1
    1eb6:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>
	MSPI_U8MasterTransmit(MCP2515_WRITE_INST);
    1eba:	82 e0       	ldi	r24, 0x02	; 2
    1ebc:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	MSPI_U8MasterTransmit(Copy_u8RegAddress );
    1ec0:	89 81       	ldd	r24, Y+1	; 0x01
    1ec2:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	MSPI_U8MasterTransmit(Copy_u8Data);
    1ec6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ec8:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	MSPI_VidChipSelect(0);
    1ecc:	80 e0       	ldi	r24, 0x00	; 0
    1ece:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>
}
    1ed2:	0f 90       	pop	r0
    1ed4:	0f 90       	pop	r0
    1ed6:	cf 91       	pop	r28
    1ed8:	df 91       	pop	r29
    1eda:	08 95       	ret

00001edc <HMCP2515_U8ReadReg>:
/*********** Write Section End ****************/

/*********** Read Section Start ****************/
u8 HMCP2515_U8ReadReg(u8 Copy_u8RegAddress)
{
    1edc:	df 93       	push	r29
    1ede:	cf 93       	push	r28
    1ee0:	00 d0       	rcall	.+0      	; 0x1ee2 <HMCP2515_U8ReadReg+0x6>
    1ee2:	cd b7       	in	r28, 0x3d	; 61
    1ee4:	de b7       	in	r29, 0x3e	; 62
    1ee6:	8a 83       	std	Y+2, r24	; 0x02
    u8 localValue2;
	MSPI_VidChipSelect(1);
    1ee8:	81 e0       	ldi	r24, 0x01	; 1
    1eea:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>
	MSPI_U8MasterTransmit(MCP2515_READ_INST);
    1eee:	83 e0       	ldi	r24, 0x03	; 3
    1ef0:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	MSPI_U8MasterTransmit(Copy_u8RegAddress);
    1ef4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ef6:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	localValue2 = MSPI_U8MasterTransmit(0);
    1efa:	80 e0       	ldi	r24, 0x00	; 0
    1efc:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
    1f00:	89 83       	std	Y+1, r24	; 0x01
	MSPI_VidChipSelect(0);
    1f02:	80 e0       	ldi	r24, 0x00	; 0
    1f04:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>
    return localValue2;
    1f08:	89 81       	ldd	r24, Y+1	; 0x01
}
    1f0a:	0f 90       	pop	r0
    1f0c:	0f 90       	pop	r0
    1f0e:	cf 91       	pop	r28
    1f10:	df 91       	pop	r29
    1f12:	08 95       	ret

00001f14 <HMCP2515_voidResetInst>:
/*********** Read Section End ****************/

/*********** Reset Section Start ****************/
void HMCP2515_voidResetInst(void)
{
    1f14:	df 93       	push	r29
    1f16:	cf 93       	push	r28
    1f18:	cd b7       	in	r28, 0x3d	; 61
    1f1a:	de b7       	in	r29, 0x3e	; 62
	MSPI_VidChipSelect(1);
    1f1c:	81 e0       	ldi	r24, 0x01	; 1
    1f1e:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>
	MSPI_U8MasterTransmit(MCP2515_RESET_INST);
    1f22:	80 ec       	ldi	r24, 0xC0	; 192
    1f24:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	MSPI_VidChipSelect(0);
    1f28:	80 e0       	ldi	r24, 0x00	; 0
    1f2a:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>
}
    1f2e:	cf 91       	pop	r28
    1f30:	df 91       	pop	r29
    1f32:	08 95       	ret

00001f34 <HMCP2515_voidBitModify>:
/*********** Reset Instruction End ****************/

/*********** Bit Modify Section Start ****************/
void  HMCP2515_voidBitModify(u8 Copy_RegAddress ,u8 Copy_u8Mask,u8 Copy_U8Data )
{
    1f34:	df 93       	push	r29
    1f36:	cf 93       	push	r28
    1f38:	00 d0       	rcall	.+0      	; 0x1f3a <HMCP2515_voidBitModify+0x6>
    1f3a:	0f 92       	push	r0
    1f3c:	cd b7       	in	r28, 0x3d	; 61
    1f3e:	de b7       	in	r29, 0x3e	; 62
    1f40:	89 83       	std	Y+1, r24	; 0x01
    1f42:	6a 83       	std	Y+2, r22	; 0x02
    1f44:	4b 83       	std	Y+3, r20	; 0x03

	MSPI_VidChipSelect(1);
    1f46:	81 e0       	ldi	r24, 0x01	; 1
    1f48:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>
	MSPI_U8MasterTransmit(MCP2515_BITMODIFY_INST );
    1f4c:	85 e0       	ldi	r24, 0x05	; 5
    1f4e:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	MSPI_U8MasterTransmit(Copy_RegAddress);
    1f52:	89 81       	ldd	r24, Y+1	; 0x01
    1f54:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	MSPI_U8MasterTransmit(Copy_u8Mask);
    1f58:	8a 81       	ldd	r24, Y+2	; 0x02
    1f5a:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	MSPI_U8MasterTransmit(Copy_U8Data);
    1f5e:	8b 81       	ldd	r24, Y+3	; 0x03
    1f60:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	MSPI_VidChipSelect(0);
    1f64:	80 e0       	ldi	r24, 0x00	; 0
    1f66:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>

}
    1f6a:	0f 90       	pop	r0
    1f6c:	0f 90       	pop	r0
    1f6e:	0f 90       	pop	r0
    1f70:	cf 91       	pop	r28
    1f72:	df 91       	pop	r29
    1f74:	08 95       	ret

00001f76 <HMCP2515_voidSetBitTiming>:
/*********** Bit Modify Section End ****************/

/*********** Bit Timing Section Start ****************/
void HMCP2515_voidSetBitTiming(u8 Copy_U8CNFVAL1 ,u8 Copy_U8CNFVAL2 ,u8 Copy_U8CNFVAL3)
{
    1f76:	df 93       	push	r29
    1f78:	cf 93       	push	r28
    1f7a:	00 d0       	rcall	.+0      	; 0x1f7c <HMCP2515_voidSetBitTiming+0x6>
    1f7c:	0f 92       	push	r0
    1f7e:	cd b7       	in	r28, 0x3d	; 61
    1f80:	de b7       	in	r29, 0x3e	; 62
    1f82:	89 83       	std	Y+1, r24	; 0x01
    1f84:	6a 83       	std	Y+2, r22	; 0x02
    1f86:	4b 83       	std	Y+3, r20	; 0x03
     * 1 TQ for Synch bit
     * 6 TQ for Phase segment 2
     * 2 TQ For Propagation Segment
     * 7 TQ For Phase segment 1
     */
	HMCP2515_voidWriteReg(CNF1,Copy_U8CNFVAL1);
    1f88:	8a e2       	ldi	r24, 0x2A	; 42
    1f8a:	69 81       	ldd	r22, Y+1	; 0x01
    1f8c:	0e 94 53 0f 	call	0x1ea6	; 0x1ea6 <HMCP2515_voidWriteReg>
	HMCP2515_voidWriteReg(CNF2,Copy_U8CNFVAL2);
    1f90:	89 e2       	ldi	r24, 0x29	; 41
    1f92:	6a 81       	ldd	r22, Y+2	; 0x02
    1f94:	0e 94 53 0f 	call	0x1ea6	; 0x1ea6 <HMCP2515_voidWriteReg>
	HMCP2515_voidWriteReg(CNF3,Copy_U8CNFVAL3);
    1f98:	88 e2       	ldi	r24, 0x28	; 40
    1f9a:	6b 81       	ldd	r22, Y+3	; 0x03
    1f9c:	0e 94 53 0f 	call	0x1ea6	; 0x1ea6 <HMCP2515_voidWriteReg>
}
    1fa0:	0f 90       	pop	r0
    1fa2:	0f 90       	pop	r0
    1fa4:	0f 90       	pop	r0
    1fa6:	cf 91       	pop	r28
    1fa8:	df 91       	pop	r29
    1faa:	08 95       	ret

00001fac <HMCP2515_voidSetMode>:
/*********** Bit Timing Section End ****************/

/*********** Set Mode Inst Section Start ****************/
void HMCP2515_voidSetMode(u8 Copy_U8Mode)
{
    1fac:	df 93       	push	r29
    1fae:	cf 93       	push	r28
    1fb0:	0f 92       	push	r0
    1fb2:	cd b7       	in	r28, 0x3d	; 61
    1fb4:	de b7       	in	r29, 0x3e	; 62
    1fb6:	89 83       	std	Y+1, r24	; 0x01
    HMCP2515_voidBitModify(CANCTRL ,0XE0,(Copy_U8Mode<<5));
    1fb8:	89 81       	ldd	r24, Y+1	; 0x01
    1fba:	98 2f       	mov	r25, r24
    1fbc:	92 95       	swap	r25
    1fbe:	99 0f       	add	r25, r25
    1fc0:	90 7e       	andi	r25, 0xE0	; 224
    1fc2:	8f e0       	ldi	r24, 0x0F	; 15
    1fc4:	60 ee       	ldi	r22, 0xE0	; 224
    1fc6:	49 2f       	mov	r20, r25
    1fc8:	0e 94 9a 0f 	call	0x1f34	; 0x1f34 <HMCP2515_voidBitModify>
	//HMCP2515_voidWriteReg(CANCTRL,(Copy_U8Mode<<5));
    //u8 local1=HMCP2515_U8ReadReg(CANSTAT);
	while((HMCP2515_U8ReadReg(CANSTAT)>>5)!=Copy_U8Mode);
    1fcc:	8e e0       	ldi	r24, 0x0E	; 14
    1fce:	0e 94 6e 0f 	call	0x1edc	; 0x1edc <HMCP2515_U8ReadReg>
    1fd2:	98 2f       	mov	r25, r24
    1fd4:	92 95       	swap	r25
    1fd6:	96 95       	lsr	r25
    1fd8:	97 70       	andi	r25, 0x07	; 7
    1fda:	89 81       	ldd	r24, Y+1	; 0x01
    1fdc:	98 17       	cp	r25, r24
    1fde:	b1 f7       	brne	.-20     	; 0x1fcc <HMCP2515_voidSetMode+0x20>
		HMCP2515_voidBitModify(CANCTRL ,0XE0,Copy_U8Mode<<5);
		 MCAL_DIO_voidSETBIT(PC,PC0,LOW);

	}*/

}
    1fe0:	0f 90       	pop	r0
    1fe2:	cf 91       	pop	r28
    1fe4:	df 91       	pop	r29
    1fe6:	08 95       	ret

00001fe8 <HMCP2515_voidInitTransimiter>:
/*********** Set Mode Inst Section End ****************/

/************* Transmitter initialization Section Start ******************/
void HMCP2515_voidInitTransimiter(void)
{
    1fe8:	df 93       	push	r29
    1fea:	cf 93       	push	r28
    1fec:	cd b7       	in	r28, 0x3d	; 61
    1fee:	de b7       	in	r29, 0x3e	; 62
	  //MCAL_DIO_voidDirectionPIN(PC,PC0,OUTPUT);
	  MSPI_voidSpiMasterInit();
    1ff0:	0e 94 ad 07 	call	0xf5a	; 0xf5a <MSPI_voidSpiMasterInit>
	  HMCP2515_voidResetInst();
    1ff4:	0e 94 8a 0f 	call	0x1f14	; 0x1f14 <HMCP2515_voidResetInst>

	  /* enter conf mode and enable clock */
	  HMCP2515_voidWriteReg(CANCTRL,0x87);
    1ff8:	8f e0       	ldi	r24, 0x0F	; 15
    1ffa:	67 e8       	ldi	r22, 0x87	; 135
    1ffc:	0e 94 53 0f 	call	0x1ea6	; 0x1ea6 <HMCP2515_voidWriteReg>
	   */
	 // HMCP2515_voidSetMode(CONFIG_MODE);

	 // HMCP2515_voidBitModify(CANCTRL ,0X04,0x04);
     // u8 local =HMCP2515_U8ReadReg(CANSTAT);
	 while((HMCP2515_U8ReadReg(CANSTAT)>>5) != CONFIG_MODE);
    2000:	8e e0       	ldi	r24, 0x0E	; 14
    2002:	0e 94 6e 0f 	call	0x1edc	; 0x1edc <HMCP2515_U8ReadReg>
    2006:	82 95       	swap	r24
    2008:	86 95       	lsr	r24
    200a:	87 70       	andi	r24, 0x07	; 7
    200c:	84 30       	cpi	r24, 0x04	; 4
    200e:	c1 f7       	brne	.-16     	; 0x2000 <HMCP2515_voidInitTransimiter+0x18>
	/* to run at 250KHz bitrate using 8MHz osc */
	 HMCP2515_voidSetBitTiming(2<<6, (1<<7)|(6<<3)|(1), (0x15));
    2010:	80 e8       	ldi	r24, 0x80	; 128
    2012:	61 eb       	ldi	r22, 0xB1	; 177
    2014:	45 e1       	ldi	r20, 0x15	; 21
    2016:	0e 94 bb 0f 	call	0x1f76	; 0x1f76 <HMCP2515_voidSetBitTiming>
	// HMCP2515_voidSetBitTiming(0x80,0xB1,0x05);
  /*  return to normal mode sending ans Recieving*/
	  HMCP2515_voidSetMode(NORMAL_MODE);
    201a:	80 e0       	ldi	r24, 0x00	; 0
    201c:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <HMCP2515_voidSetMode>

}
    2020:	cf 91       	pop	r28
    2022:	df 91       	pop	r29
    2024:	08 95       	ret

00002026 <HMCP2515_VidSendCAN_Msg>:
/************* Transmitter initialization Section End  ******************/

/******************Transmitter Sending Message Start ****************/
void HMCP2515_VidSendCAN_Msg(u8 Copy_u8Address ,u32 Copy_u8MsgID, u8 Copy_u8DataLen_DLC , u8*Copy_u8data)
{
    2026:	df 93       	push	r29
    2028:	cf 93       	push	r28
    202a:	cd b7       	in	r28, 0x3d	; 61
    202c:	de b7       	in	r29, 0x3e	; 62
    202e:	28 97       	sbiw	r28, 0x08	; 8
    2030:	0f b6       	in	r0, 0x3f	; 63
    2032:	f8 94       	cli
    2034:	de bf       	out	0x3e, r29	; 62
    2036:	0f be       	out	0x3f, r0	; 63
    2038:	cd bf       	out	0x3d, r28	; 61
    203a:	8b 83       	std	Y+3, r24	; 0x03
    203c:	7d 83       	std	Y+5, r23	; 0x05
    203e:	6c 83       	std	Y+4, r22	; 0x04
    2040:	4e 83       	std	Y+6, r20	; 0x06
    2042:	38 87       	std	Y+8, r19	; 0x08
    2044:	2f 83       	std	Y+7, r18	; 0x07
	MSPI_VidChipSelect(1);
    2046:	81 e0       	ldi	r24, 0x01	; 1
    2048:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>

	MSPI_U8MasterTransmit(MCP2515_WRITE_INST);
    204c:	82 e0       	ldi	r24, 0x02	; 2
    204e:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	MSPI_U8MasterTransmit(Copy_u8Address);
    2052:	8b 81       	ldd	r24, Y+3	; 0x03
    2054:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	/* any data can send Highest priority  (Mandatory)*/
	MSPI_U8MasterTransmit(0x03);
    2058:	83 e0       	ldi	r24, 0x03	; 3
    205a:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	/* full IDH */
	MSPI_U8MasterTransmit((u8)(Copy_u8MsgID>>3));
    205e:	8c 81       	ldd	r24, Y+4	; 0x04
    2060:	9d 81       	ldd	r25, Y+5	; 0x05
    2062:	96 95       	lsr	r25
    2064:	87 95       	ror	r24
    2066:	96 95       	lsr	r25
    2068:	87 95       	ror	r24
    206a:	96 95       	lsr	r25
    206c:	87 95       	ror	r24
    206e:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	MSPI_U8MasterTransmit((u8)(Copy_u8MsgID<<5) | (0b00000001<<3));
    2072:	8c 81       	ldd	r24, Y+4	; 0x04
    2074:	82 95       	swap	r24
    2076:	88 0f       	add	r24, r24
    2078:	80 7e       	andi	r24, 0xE0	; 224
    207a:	88 60       	ori	r24, 0x08	; 8
    207c:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	MSPI_U8MasterTransmit(0);
    2080:	80 e0       	ldi	r24, 0x00	; 0
    2082:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	MSPI_U8MasterTransmit(0);
    2086:	80 e0       	ldi	r24, 0x00	; 0
    2088:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	/* DLC IS 1000 RTR IS 0 SO WRITE  */
	MSPI_U8MasterTransmit(Copy_u8DataLen_DLC&0x0F);
    208c:	8e 81       	ldd	r24, Y+6	; 0x06
    208e:	8f 70       	andi	r24, 0x0F	; 15
    2090:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	/* send data */
	for(int i =0; i<(Copy_u8DataLen_DLC&0x0F);i++)
    2094:	1a 82       	std	Y+2, r1	; 0x02
    2096:	19 82       	std	Y+1, r1	; 0x01
    2098:	0f c0       	rjmp	.+30     	; 0x20b8 <HMCP2515_VidSendCAN_Msg+0x92>
	{
		MSPI_U8MasterTransmit(Copy_u8data[i]);
    209a:	29 81       	ldd	r18, Y+1	; 0x01
    209c:	3a 81       	ldd	r19, Y+2	; 0x02
    209e:	8f 81       	ldd	r24, Y+7	; 0x07
    20a0:	98 85       	ldd	r25, Y+8	; 0x08
    20a2:	fc 01       	movw	r30, r24
    20a4:	e2 0f       	add	r30, r18
    20a6:	f3 1f       	adc	r31, r19
    20a8:	80 81       	ld	r24, Z
    20aa:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	MSPI_U8MasterTransmit(0);
	MSPI_U8MasterTransmit(0);
	/* DLC IS 1000 RTR IS 0 SO WRITE  */
	MSPI_U8MasterTransmit(Copy_u8DataLen_DLC&0x0F);
	/* send data */
	for(int i =0; i<(Copy_u8DataLen_DLC&0x0F);i++)
    20ae:	89 81       	ldd	r24, Y+1	; 0x01
    20b0:	9a 81       	ldd	r25, Y+2	; 0x02
    20b2:	01 96       	adiw	r24, 0x01	; 1
    20b4:	9a 83       	std	Y+2, r25	; 0x02
    20b6:	89 83       	std	Y+1, r24	; 0x01
    20b8:	8e 81       	ldd	r24, Y+6	; 0x06
    20ba:	88 2f       	mov	r24, r24
    20bc:	90 e0       	ldi	r25, 0x00	; 0
    20be:	9c 01       	movw	r18, r24
    20c0:	2f 70       	andi	r18, 0x0F	; 15
    20c2:	30 70       	andi	r19, 0x00	; 0
    20c4:	89 81       	ldd	r24, Y+1	; 0x01
    20c6:	9a 81       	ldd	r25, Y+2	; 0x02
    20c8:	82 17       	cp	r24, r18
    20ca:	93 07       	cpc	r25, r19
    20cc:	34 f3       	brlt	.-52     	; 0x209a <HMCP2515_VidSendCAN_Msg+0x74>
	{
		MSPI_U8MasterTransmit(Copy_u8data[i]);
	}

	/* good bye for bus */
	MSPI_VidChipSelect(0);
    20ce:	80 e0       	ldi	r24, 0x00	; 0
    20d0:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>

	/* Request to send data */
	MSPI_VidChipSelect(1);
    20d4:	81 e0       	ldi	r24, 0x01	; 1
    20d6:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>

	MSPI_U8MasterTransmit(MCP2515_MREG2SENDTXB0_INST);
    20da:	81 e8       	ldi	r24, 0x81	; 129
    20dc:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>

	MSPI_VidChipSelect(0);
    20e0:	80 e0       	ldi	r24, 0x00	; 0
    20e2:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>


}
    20e6:	28 96       	adiw	r28, 0x08	; 8
    20e8:	0f b6       	in	r0, 0x3f	; 63
    20ea:	f8 94       	cli
    20ec:	de bf       	out	0x3e, r29	; 62
    20ee:	0f be       	out	0x3f, r0	; 63
    20f0:	cd bf       	out	0x3d, r28	; 61
    20f2:	cf 91       	pop	r28
    20f4:	df 91       	pop	r29
    20f6:	08 95       	ret

000020f8 <HMCP2515_voidRollOver>:
*/

/**** Declaration End  *****/

void HMCP2515_voidRollOver(u8 Copy_u8BUKT)
	{
    20f8:	df 93       	push	r29
    20fa:	cf 93       	push	r28
    20fc:	0f 92       	push	r0
    20fe:	cd b7       	in	r28, 0x3d	; 61
    2100:	de b7       	in	r29, 0x3e	; 62
    2102:	89 83       	std	Y+1, r24	; 0x01
		HMCP2515_voidBitModify(RXB0CTRL , 1<<Copy_u8BUKT, 1<<Copy_u8BUKT );
    2104:	89 81       	ldd	r24, Y+1	; 0x01
    2106:	28 2f       	mov	r18, r24
    2108:	30 e0       	ldi	r19, 0x00	; 0
    210a:	81 e0       	ldi	r24, 0x01	; 1
    210c:	90 e0       	ldi	r25, 0x00	; 0
    210e:	02 c0       	rjmp	.+4      	; 0x2114 <HMCP2515_voidRollOver+0x1c>
    2110:	88 0f       	add	r24, r24
    2112:	99 1f       	adc	r25, r25
    2114:	2a 95       	dec	r18
    2116:	e2 f7       	brpl	.-8      	; 0x2110 <HMCP2515_voidRollOver+0x18>
    2118:	48 2f       	mov	r20, r24
    211a:	89 81       	ldd	r24, Y+1	; 0x01
    211c:	28 2f       	mov	r18, r24
    211e:	30 e0       	ldi	r19, 0x00	; 0
    2120:	81 e0       	ldi	r24, 0x01	; 1
    2122:	90 e0       	ldi	r25, 0x00	; 0
    2124:	02 c0       	rjmp	.+4      	; 0x212a <HMCP2515_voidRollOver+0x32>
    2126:	88 0f       	add	r24, r24
    2128:	99 1f       	adc	r25, r25
    212a:	2a 95       	dec	r18
    212c:	e2 f7       	brpl	.-8      	; 0x2126 <HMCP2515_voidRollOver+0x2e>
    212e:	98 2f       	mov	r25, r24
    2130:	80 e6       	ldi	r24, 0x60	; 96
    2132:	64 2f       	mov	r22, r20
    2134:	49 2f       	mov	r20, r25
    2136:	0e 94 9a 0f 	call	0x1f34	; 0x1f34 <HMCP2515_voidBitModify>
	}
    213a:	0f 90       	pop	r0
    213c:	cf 91       	pop	r28
    213e:	df 91       	pop	r29
    2140:	08 95       	ret

00002142 <HMCP2515_voidSetMask>:

void HMCP2515_voidSetMask(u8 Copy_u8address_mask_Reg ,u32 Copy_u32Mask_Value ,u8 Copy_u8Extended)
{
    2142:	df 93       	push	r29
    2144:	cf 93       	push	r28
    2146:	00 d0       	rcall	.+0      	; 0x2148 <HMCP2515_voidSetMask+0x6>
    2148:	00 d0       	rcall	.+0      	; 0x214a <HMCP2515_voidSetMask+0x8>
    214a:	cd b7       	in	r28, 0x3d	; 61
    214c:	de b7       	in	r29, 0x3e	; 62
    214e:	89 83       	std	Y+1, r24	; 0x01
    2150:	7b 83       	std	Y+3, r23	; 0x03
    2152:	6a 83       	std	Y+2, r22	; 0x02
    2154:	4c 83       	std	Y+4, r20	; 0x04
		  MSPI_VidChipSelect(1);
    2156:	81 e0       	ldi	r24, 0x01	; 1
    2158:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>
		  MSPI_U8MasterTransmit(MCP2515_WRITE_INST);
    215c:	82 e0       	ldi	r24, 0x02	; 2
    215e:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
		  MSPI_U8MasterTransmit(Copy_u8address_mask_Reg);
    2162:	89 81       	ldd	r24, Y+1	; 0x01
    2164:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	  if(Copy_u8Extended)
    2168:	8c 81       	ldd	r24, Y+4	; 0x04
    216a:	88 23       	and	r24, r24
    216c:	59 f1       	breq	.+86     	; 0x21c4 <HMCP2515_voidSetMask+0x82>
	  {
		  MSPI_U8MasterTransmit((u8)(Copy_u32Mask_Value>>3));
    216e:	8a 81       	ldd	r24, Y+2	; 0x02
    2170:	9b 81       	ldd	r25, Y+3	; 0x03
    2172:	96 95       	lsr	r25
    2174:	87 95       	ror	r24
    2176:	96 95       	lsr	r25
    2178:	87 95       	ror	r24
    217a:	96 95       	lsr	r25
    217c:	87 95       	ror	r24
    217e:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
		  MSPI_U8MasterTransmit((u8)(Copy_u32Mask_Value<<5) | 0b00000001<<3);
    2182:	8a 81       	ldd	r24, Y+2	; 0x02
    2184:	82 95       	swap	r24
    2186:	88 0f       	add	r24, r24
    2188:	80 7e       	andi	r24, 0xE0	; 224
    218a:	88 60       	ori	r24, 0x08	; 8
    218c:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
		  MSPI_U8MasterTransmit((u8)(Copy_u32Mask_Value>>3)|(u8)(Copy_u32Mask_Value>>27));
    2190:	8a 81       	ldd	r24, Y+2	; 0x02
    2192:	9b 81       	ldd	r25, Y+3	; 0x03
    2194:	96 95       	lsr	r25
    2196:	87 95       	ror	r24
    2198:	96 95       	lsr	r25
    219a:	87 95       	ror	r24
    219c:	96 95       	lsr	r25
    219e:	87 95       	ror	r24
    21a0:	28 2f       	mov	r18, r24
    21a2:	8a 81       	ldd	r24, Y+2	; 0x02
    21a4:	9b 81       	ldd	r25, Y+3	; 0x03
    21a6:	99 27       	eor	r25, r25
    21a8:	88 27       	eor	r24, r24
    21aa:	82 2b       	or	r24, r18
    21ac:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
		  MSPI_U8MasterTransmit((u8)(Copy_u32Mask_Value>>11));
    21b0:	8a 81       	ldd	r24, Y+2	; 0x02
    21b2:	9b 81       	ldd	r25, Y+3	; 0x03
    21b4:	89 2f       	mov	r24, r25
    21b6:	99 27       	eor	r25, r25
    21b8:	86 95       	lsr	r24
    21ba:	86 95       	lsr	r24
    21bc:	86 95       	lsr	r24
    21be:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
    21c2:	10 c0       	rjmp	.+32     	; 0x21e4 <HMCP2515_voidSetMask+0xa2>
	  }
	  else
	  {
		  MSPI_U8MasterTransmit((u8)(Copy_u32Mask_Value>>3));
    21c4:	8a 81       	ldd	r24, Y+2	; 0x02
    21c6:	9b 81       	ldd	r25, Y+3	; 0x03
    21c8:	96 95       	lsr	r25
    21ca:	87 95       	ror	r24
    21cc:	96 95       	lsr	r25
    21ce:	87 95       	ror	r24
    21d0:	96 95       	lsr	r25
    21d2:	87 95       	ror	r24
    21d4:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
		  MSPI_U8MasterTransmit((u8)(Copy_u32Mask_Value<<5));
    21d8:	8a 81       	ldd	r24, Y+2	; 0x02
    21da:	82 95       	swap	r24
    21dc:	88 0f       	add	r24, r24
    21de:	80 7e       	andi	r24, 0xE0	; 224
    21e0:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	  }
	    MSPI_VidChipSelect(0);
    21e4:	80 e0       	ldi	r24, 0x00	; 0
    21e6:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>
}
    21ea:	0f 90       	pop	r0
    21ec:	0f 90       	pop	r0
    21ee:	0f 90       	pop	r0
    21f0:	0f 90       	pop	r0
    21f2:	cf 91       	pop	r28
    21f4:	df 91       	pop	r29
    21f6:	08 95       	ret

000021f8 <HMCP2515_voidRecievInit>:

void HMCP2515_voidRecievInit(void)
{
    21f8:	df 93       	push	r29
    21fa:	cf 93       	push	r28
    21fc:	cd b7       	in	r28, 0x3d	; 61
    21fe:	de b7       	in	r29, 0x3e	; 62
	MSPI_voidSpiMasterInit();
    2200:	0e 94 ad 07 	call	0xf5a	; 0xf5a <MSPI_voidSpiMasterInit>
	HMCP2515_voidResetInst();
    2204:	0e 94 8a 0f 	call	0x1f14	; 0x1f14 <HMCP2515_voidResetInst>
	/* CONFIG mode and Enable clock */
	HMCP2515_voidWriteReg(CANCTRL,0x87);
    2208:	8f e0       	ldi	r24, 0x0F	; 15
    220a:	67 e8       	ldi	r22, 0x87	; 135
    220c:	0e 94 53 0f 	call	0x1ea6	; 0x1ea6 <HMCP2515_voidWriteReg>
	/*
	 */
	while((HMCP2515_U8ReadReg(CANSTAT)>>5) != CONFIG_MODE){}
    2210:	8e e0       	ldi	r24, 0x0E	; 14
    2212:	0e 94 6e 0f 	call	0x1edc	; 0x1edc <HMCP2515_U8ReadReg>
    2216:	82 95       	swap	r24
    2218:	86 95       	lsr	r24
    221a:	87 70       	andi	r24, 0x07	; 7
    221c:	84 30       	cpi	r24, 0x04	; 4
    221e:	c1 f7       	brne	.-16     	; 0x2210 <HMCP2515_voidRecievInit+0x18>
     //8MHZ
	HMCP2515_voidSetBitTiming(2<<6, (1<<7)|(6<<3)|(1), (0x15));
    2220:	80 e8       	ldi	r24, 0x80	; 128
    2222:	61 eb       	ldi	r22, 0xB1	; 177
    2224:	45 e1       	ldi	r20, 0x15	; 21
    2226:	0e 94 bb 0f 	call	0x1f76	; 0x1f76 <HMCP2515_voidSetBitTiming>

	HMCP2515_voidSetMask(RXF0SIDH, 0x00000001, 1) ;
    222a:	80 e0       	ldi	r24, 0x00	; 0
    222c:	61 e0       	ldi	r22, 0x01	; 1
    222e:	70 e0       	ldi	r23, 0x00	; 0
    2230:	41 e0       	ldi	r20, 0x01	; 1
    2232:	0e 94 a1 10 	call	0x2142	; 0x2142 <HMCP2515_voidSetMask>
	HMCP2515_voidSetMask(RXF1SIDH, 0x00000003, 1) ;
    2236:	84 e0       	ldi	r24, 0x04	; 4
    2238:	63 e0       	ldi	r22, 0x03	; 3
    223a:	70 e0       	ldi	r23, 0x00	; 0
    223c:	41 e0       	ldi	r20, 0x01	; 1
    223e:	0e 94 a1 10 	call	0x2142	; 0x2142 <HMCP2515_voidSetMask>
	HMCP2515_voidSetMask(RXM0SIDH, 0x0000000f, 1);
    2242:	80 e2       	ldi	r24, 0x20	; 32
    2244:	6f e0       	ldi	r22, 0x0F	; 15
    2246:	70 e0       	ldi	r23, 0x00	; 0
    2248:	41 e0       	ldi	r20, 0x01	; 1
    224a:	0e 94 a1 10 	call	0x2142	; 0x2142 <HMCP2515_voidSetMask>
	HMCP2515_voidSetMask(RXM1SIDH, 0x0000000f, 1);
    224e:	84 e2       	ldi	r24, 0x24	; 36
    2250:	6f e0       	ldi	r22, 0x0F	; 15
    2252:	70 e0       	ldi	r23, 0x00	; 0
    2254:	41 e0       	ldi	r20, 0x01	; 1
    2256:	0e 94 a1 10 	call	0x2142	; 0x2142 <HMCP2515_voidSetMask>

	HMCP2515_voidRollOver(1);
    225a:	81 e0       	ldi	r24, 0x01	; 1
    225c:	0e 94 7c 10 	call	0x20f8	; 0x20f8 <HMCP2515_voidRollOver>

	HMCP2515_voidBitModify(CANINTE, 1<<0, 1<<RX0IE);
    2260:	8b e2       	ldi	r24, 0x2B	; 43
    2262:	61 e0       	ldi	r22, 0x01	; 1
    2264:	41 e0       	ldi	r20, 0x01	; 1
    2266:	0e 94 9a 0f 	call	0x1f34	; 0x1f34 <HMCP2515_voidBitModify>

	HMCP2515_voidSetMode(NORMAL_MODE);
    226a:	80 e0       	ldi	r24, 0x00	; 0
    226c:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <HMCP2515_voidSetMode>
}
    2270:	cf 91       	pop	r28
    2272:	df 91       	pop	r29
    2274:	08 95       	ret

00002276 <HMCP2515_voidRecieveMess>:

void HMCP2515_voidRecieveMess(u8 Copy_u8REC_Buff_addres)
{
    2276:	0f 93       	push	r16
    2278:	1f 93       	push	r17
    227a:	df 93       	push	r29
    227c:	cf 93       	push	r28
    227e:	00 d0       	rcall	.+0      	; 0x2280 <HMCP2515_voidRecieveMess+0xa>
    2280:	cd b7       	in	r28, 0x3d	; 61
    2282:	de b7       	in	r29, 0x3e	; 62
    2284:	8a 83       	std	Y+2, r24	; 0x02

	MSPI_VidChipSelect(1);
    2286:	81 e0       	ldi	r24, 0x01	; 1
    2288:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>

	MSPI_U8MasterTransmit(MCP2515_READ_INST);
    228c:	83 e0       	ldi	r24, 0x03	; 3
    228e:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
	MSPI_U8MasterTransmit(Copy_u8REC_Buff_addres);
    2292:	8a 81       	ldd	r24, Y+2	; 0x02
    2294:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>

     for (u8 buff_index = 0 ; buff_index < 14; buff_index++)
    2298:	19 82       	std	Y+1, r1	; 0x01
    229a:	0d c0       	rjmp	.+26     	; 0x22b6 <HMCP2515_voidRecieveMess+0x40>
     {
    	 REC_Message[buff_index]=MSPI_U8MasterTransmit(0);
    229c:	89 81       	ldd	r24, Y+1	; 0x01
    229e:	08 2f       	mov	r16, r24
    22a0:	10 e0       	ldi	r17, 0x00	; 0
    22a2:	80 e0       	ldi	r24, 0x00	; 0
    22a4:	0e 94 f7 08 	call	0x11ee	; 0x11ee <MSPI_U8MasterTransmit>
    22a8:	f8 01       	movw	r30, r16
    22aa:	e6 57       	subi	r30, 0x76	; 118
    22ac:	ff 4f       	sbci	r31, 0xFF	; 255
    22ae:	80 83       	st	Z, r24
	MSPI_VidChipSelect(1);

	MSPI_U8MasterTransmit(MCP2515_READ_INST);
	MSPI_U8MasterTransmit(Copy_u8REC_Buff_addres);

     for (u8 buff_index = 0 ; buff_index < 14; buff_index++)
    22b0:	89 81       	ldd	r24, Y+1	; 0x01
    22b2:	8f 5f       	subi	r24, 0xFF	; 255
    22b4:	89 83       	std	Y+1, r24	; 0x01
    22b6:	89 81       	ldd	r24, Y+1	; 0x01
    22b8:	8e 30       	cpi	r24, 0x0E	; 14
    22ba:	80 f3       	brcs	.-32     	; 0x229c <HMCP2515_voidRecieveMess+0x26>
     {
    	 REC_Message[buff_index]=MSPI_U8MasterTransmit(0);
     }

	MSPI_VidChipSelect(0);
    22bc:	80 e0       	ldi	r24, 0x00	; 0
    22be:	0e 94 df 08 	call	0x11be	; 0x11be <MSPI_VidChipSelect>
	/*Clear Flag  */
	HMCP2515_voidWriteReg(CANINTF,0);
    22c2:	8c e2       	ldi	r24, 0x2C	; 44
    22c4:	60 e0       	ldi	r22, 0x00	; 0
    22c6:	0e 94 53 0f 	call	0x1ea6	; 0x1ea6 <HMCP2515_voidWriteReg>
}
    22ca:	0f 90       	pop	r0
    22cc:	0f 90       	pop	r0
    22ce:	cf 91       	pop	r28
    22d0:	df 91       	pop	r29
    22d2:	1f 91       	pop	r17
    22d4:	0f 91       	pop	r16
    22d6:	08 95       	ret

000022d8 <LCD_vidInit>:
#include "../LCD_Handler_V2/LCD_cmds.h"
#include "../LCD_Handler_V2/LCD_err.h"
#include "../LCD_Handler_V2/LCD_int.h"

//function to initialize the LCD
void LCD_vidInit(void){
    22d8:	0f 93       	push	r16
    22da:	1f 93       	push	r17
    22dc:	df 93       	push	r29
    22de:	cf 93       	push	r28
    22e0:	cd b7       	in	r28, 0x3d	; 61
    22e2:	de b7       	in	r29, 0x3e	; 62
    22e4:	cf 54       	subi	r28, 0x4F	; 79
    22e6:	d0 40       	sbci	r29, 0x00	; 0
    22e8:	0f b6       	in	r0, 0x3f	; 63
    22ea:	f8 94       	cli
    22ec:	de bf       	out	0x3e, r29	; 62
    22ee:	0f be       	out	0x3f, r0	; 63
    22f0:	cd bf       	out	0x3d, r28	; 61
	u8 local_u8SetFunction = SET_FUNCTION_CMD;
    22f2:	fe 01       	movw	r30, r28
    22f4:	e1 5b       	subi	r30, 0xB1	; 177
    22f6:	ff 4f       	sbci	r31, 0xFF	; 255
    22f8:	80 e2       	ldi	r24, 0x20	; 32
    22fa:	80 83       	st	Z, r24
	u8 local_u8DisplayControl = DISPLAY_CONTROL;
    22fc:	fe 01       	movw	r30, r28
    22fe:	e2 5b       	subi	r30, 0xB2	; 178
    2300:	ff 4f       	sbci	r31, 0xFF	; 255
    2302:	88 e0       	ldi	r24, 0x08	; 8
    2304:	80 83       	st	Z, r24
	u8 local_u8EntryModeSet = ENTRY_MODE_SET;
    2306:	fe 01       	movw	r30, r28
    2308:	e3 5b       	subi	r30, 0xB3	; 179
    230a:	ff 4f       	sbci	r31, 0xFF	; 255
    230c:	84 e0       	ldi	r24, 0x04	; 4
    230e:	80 83       	st	Z, r24

	local_u8SetFunction 	|= ((LCD_MODE<<4) | (NO_OF_LINES<<3));
    2310:	de 01       	movw	r26, r28
    2312:	a1 5b       	subi	r26, 0xB1	; 177
    2314:	bf 4f       	sbci	r27, 0xFF	; 255
    2316:	fe 01       	movw	r30, r28
    2318:	e1 5b       	subi	r30, 0xB1	; 177
    231a:	ff 4f       	sbci	r31, 0xFF	; 255
    231c:	80 81       	ld	r24, Z
    231e:	88 61       	ori	r24, 0x18	; 24
    2320:	8c 93       	st	X, r24
	local_u8DisplayControl 	|= ((DISPLAY_STATE <<2) | (CURSOR_STATE <<1) | CURSOR_BLINKING);
    2322:	de 01       	movw	r26, r28
    2324:	a2 5b       	subi	r26, 0xB2	; 178
    2326:	bf 4f       	sbci	r27, 0xFF	; 255
    2328:	fe 01       	movw	r30, r28
    232a:	e2 5b       	subi	r30, 0xB2	; 178
    232c:	ff 4f       	sbci	r31, 0xFF	; 255
    232e:	80 81       	ld	r24, Z
    2330:	86 60       	ori	r24, 0x06	; 6
    2332:	8c 93       	st	X, r24
	local_u8EntryModeSet   	|= ((CURSOR_MOVE_DIRECTION<<1) | (DISPLAY_SHIFT_OPERATION));
    2334:	de 01       	movw	r26, r28
    2336:	a3 5b       	subi	r26, 0xB3	; 179
    2338:	bf 4f       	sbci	r27, 0xFF	; 255
    233a:	fe 01       	movw	r30, r28
    233c:	e3 5b       	subi	r30, 0xB3	; 179
    233e:	ff 4f       	sbci	r31, 0xFF	; 255
    2340:	80 81       	ld	r24, Z
    2342:	82 60       	ori	r24, 0x02	; 2
    2344:	8c 93       	st	X, r24

	DIO_u8setPortDir(LCD_DATA_PORT, DIO_FULL_OUTPUT);
    2346:	82 e0       	ldi	r24, 0x02	; 2
    2348:	6f ef       	ldi	r22, 0xFF	; 255
    234a:	0e 94 ba 0b 	call	0x1774	; 0x1774 <DIO_u8setPortDir>
	DIO_u8setPinDir(RS_PORT, RS_PIN, DIO_OUTPUT);
    234e:	81 e0       	ldi	r24, 0x01	; 1
    2350:	62 e0       	ldi	r22, 0x02	; 2
    2352:	41 e0       	ldi	r20, 0x01	; 1
    2354:	0e 94 9c 0c 	call	0x1938	; 0x1938 <DIO_u8setPinDir>
	DIO_u8setPinDir(RW_PORT, RW_PIN, DIO_OUTPUT);
    2358:	81 e0       	ldi	r24, 0x01	; 1
    235a:	61 e0       	ldi	r22, 0x01	; 1
    235c:	41 e0       	ldi	r20, 0x01	; 1
    235e:	0e 94 9c 0c 	call	0x1938	; 0x1938 <DIO_u8setPinDir>
	DIO_u8setPinDir(E_PORT, E_PIN, DIO_OUTPUT);
    2362:	81 e0       	ldi	r24, 0x01	; 1
    2364:	60 e0       	ldi	r22, 0x00	; 0
    2366:	41 e0       	ldi	r20, 0x01	; 1
    2368:	0e 94 9c 0c 	call	0x1938	; 0x1938 <DIO_u8setPinDir>
    236c:	fe 01       	movw	r30, r28
    236e:	e7 5b       	subi	r30, 0xB7	; 183
    2370:	ff 4f       	sbci	r31, 0xFF	; 255
    2372:	80 e0       	ldi	r24, 0x00	; 0
    2374:	90 e0       	ldi	r25, 0x00	; 0
    2376:	a0 e2       	ldi	r26, 0x20	; 32
    2378:	b2 e4       	ldi	r27, 0x42	; 66
    237a:	80 83       	st	Z, r24
    237c:	91 83       	std	Z+1, r25	; 0x01
    237e:	a2 83       	std	Z+2, r26	; 0x02
    2380:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2382:	8e 01       	movw	r16, r28
    2384:	0b 5b       	subi	r16, 0xBB	; 187
    2386:	1f 4f       	sbci	r17, 0xFF	; 255
    2388:	fe 01       	movw	r30, r28
    238a:	e7 5b       	subi	r30, 0xB7	; 183
    238c:	ff 4f       	sbci	r31, 0xFF	; 255
    238e:	60 81       	ld	r22, Z
    2390:	71 81       	ldd	r23, Z+1	; 0x01
    2392:	82 81       	ldd	r24, Z+2	; 0x02
    2394:	93 81       	ldd	r25, Z+3	; 0x03
    2396:	20 e0       	ldi	r18, 0x00	; 0
    2398:	30 e0       	ldi	r19, 0x00	; 0
    239a:	4a ef       	ldi	r20, 0xFA	; 250
    239c:	54 e4       	ldi	r21, 0x44	; 68
    239e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    23a2:	dc 01       	movw	r26, r24
    23a4:	cb 01       	movw	r24, r22
    23a6:	f8 01       	movw	r30, r16
    23a8:	80 83       	st	Z, r24
    23aa:	91 83       	std	Z+1, r25	; 0x01
    23ac:	a2 83       	std	Z+2, r26	; 0x02
    23ae:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    23b0:	fe 01       	movw	r30, r28
    23b2:	eb 5b       	subi	r30, 0xBB	; 187
    23b4:	ff 4f       	sbci	r31, 0xFF	; 255
    23b6:	60 81       	ld	r22, Z
    23b8:	71 81       	ldd	r23, Z+1	; 0x01
    23ba:	82 81       	ldd	r24, Z+2	; 0x02
    23bc:	93 81       	ldd	r25, Z+3	; 0x03
    23be:	20 e0       	ldi	r18, 0x00	; 0
    23c0:	30 e0       	ldi	r19, 0x00	; 0
    23c2:	40 e8       	ldi	r20, 0x80	; 128
    23c4:	5f e3       	ldi	r21, 0x3F	; 63
    23c6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    23ca:	88 23       	and	r24, r24
    23cc:	44 f4       	brge	.+16     	; 0x23de <LCD_vidInit+0x106>
		__ticks = 1;
    23ce:	fe 01       	movw	r30, r28
    23d0:	ed 5b       	subi	r30, 0xBD	; 189
    23d2:	ff 4f       	sbci	r31, 0xFF	; 255
    23d4:	81 e0       	ldi	r24, 0x01	; 1
    23d6:	90 e0       	ldi	r25, 0x00	; 0
    23d8:	91 83       	std	Z+1, r25	; 0x01
    23da:	80 83       	st	Z, r24
    23dc:	64 c0       	rjmp	.+200    	; 0x24a6 <LCD_vidInit+0x1ce>
	else if (__tmp > 65535)
    23de:	fe 01       	movw	r30, r28
    23e0:	eb 5b       	subi	r30, 0xBB	; 187
    23e2:	ff 4f       	sbci	r31, 0xFF	; 255
    23e4:	60 81       	ld	r22, Z
    23e6:	71 81       	ldd	r23, Z+1	; 0x01
    23e8:	82 81       	ldd	r24, Z+2	; 0x02
    23ea:	93 81       	ldd	r25, Z+3	; 0x03
    23ec:	20 e0       	ldi	r18, 0x00	; 0
    23ee:	3f ef       	ldi	r19, 0xFF	; 255
    23f0:	4f e7       	ldi	r20, 0x7F	; 127
    23f2:	57 e4       	ldi	r21, 0x47	; 71
    23f4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    23f8:	18 16       	cp	r1, r24
    23fa:	0c f0       	brlt	.+2      	; 0x23fe <LCD_vidInit+0x126>
    23fc:	43 c0       	rjmp	.+134    	; 0x2484 <LCD_vidInit+0x1ac>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    23fe:	fe 01       	movw	r30, r28
    2400:	e7 5b       	subi	r30, 0xB7	; 183
    2402:	ff 4f       	sbci	r31, 0xFF	; 255
    2404:	60 81       	ld	r22, Z
    2406:	71 81       	ldd	r23, Z+1	; 0x01
    2408:	82 81       	ldd	r24, Z+2	; 0x02
    240a:	93 81       	ldd	r25, Z+3	; 0x03
    240c:	20 e0       	ldi	r18, 0x00	; 0
    240e:	30 e0       	ldi	r19, 0x00	; 0
    2410:	40 e2       	ldi	r20, 0x20	; 32
    2412:	51 e4       	ldi	r21, 0x41	; 65
    2414:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2418:	dc 01       	movw	r26, r24
    241a:	cb 01       	movw	r24, r22
    241c:	8e 01       	movw	r16, r28
    241e:	0d 5b       	subi	r16, 0xBD	; 189
    2420:	1f 4f       	sbci	r17, 0xFF	; 255
    2422:	bc 01       	movw	r22, r24
    2424:	cd 01       	movw	r24, r26
    2426:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    242a:	dc 01       	movw	r26, r24
    242c:	cb 01       	movw	r24, r22
    242e:	f8 01       	movw	r30, r16
    2430:	91 83       	std	Z+1, r25	; 0x01
    2432:	80 83       	st	Z, r24
    2434:	1f c0       	rjmp	.+62     	; 0x2474 <LCD_vidInit+0x19c>
    2436:	fe 01       	movw	r30, r28
    2438:	ef 5b       	subi	r30, 0xBF	; 191
    243a:	ff 4f       	sbci	r31, 0xFF	; 255
    243c:	88 ec       	ldi	r24, 0xC8	; 200
    243e:	90 e0       	ldi	r25, 0x00	; 0
    2440:	91 83       	std	Z+1, r25	; 0x01
    2442:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2444:	fe 01       	movw	r30, r28
    2446:	ef 5b       	subi	r30, 0xBF	; 191
    2448:	ff 4f       	sbci	r31, 0xFF	; 255
    244a:	80 81       	ld	r24, Z
    244c:	91 81       	ldd	r25, Z+1	; 0x01
    244e:	01 97       	sbiw	r24, 0x01	; 1
    2450:	f1 f7       	brne	.-4      	; 0x244e <LCD_vidInit+0x176>
    2452:	fe 01       	movw	r30, r28
    2454:	ef 5b       	subi	r30, 0xBF	; 191
    2456:	ff 4f       	sbci	r31, 0xFF	; 255
    2458:	91 83       	std	Z+1, r25	; 0x01
    245a:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    245c:	de 01       	movw	r26, r28
    245e:	ad 5b       	subi	r26, 0xBD	; 189
    2460:	bf 4f       	sbci	r27, 0xFF	; 255
    2462:	fe 01       	movw	r30, r28
    2464:	ed 5b       	subi	r30, 0xBD	; 189
    2466:	ff 4f       	sbci	r31, 0xFF	; 255
    2468:	80 81       	ld	r24, Z
    246a:	91 81       	ldd	r25, Z+1	; 0x01
    246c:	01 97       	sbiw	r24, 0x01	; 1
    246e:	11 96       	adiw	r26, 0x01	; 1
    2470:	9c 93       	st	X, r25
    2472:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2474:	fe 01       	movw	r30, r28
    2476:	ed 5b       	subi	r30, 0xBD	; 189
    2478:	ff 4f       	sbci	r31, 0xFF	; 255
    247a:	80 81       	ld	r24, Z
    247c:	91 81       	ldd	r25, Z+1	; 0x01
    247e:	00 97       	sbiw	r24, 0x00	; 0
    2480:	d1 f6       	brne	.-76     	; 0x2436 <LCD_vidInit+0x15e>
    2482:	24 c0       	rjmp	.+72     	; 0x24cc <LCD_vidInit+0x1f4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2484:	8e 01       	movw	r16, r28
    2486:	0d 5b       	subi	r16, 0xBD	; 189
    2488:	1f 4f       	sbci	r17, 0xFF	; 255
    248a:	fe 01       	movw	r30, r28
    248c:	eb 5b       	subi	r30, 0xBB	; 187
    248e:	ff 4f       	sbci	r31, 0xFF	; 255
    2490:	60 81       	ld	r22, Z
    2492:	71 81       	ldd	r23, Z+1	; 0x01
    2494:	82 81       	ldd	r24, Z+2	; 0x02
    2496:	93 81       	ldd	r25, Z+3	; 0x03
    2498:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    249c:	dc 01       	movw	r26, r24
    249e:	cb 01       	movw	r24, r22
    24a0:	f8 01       	movw	r30, r16
    24a2:	91 83       	std	Z+1, r25	; 0x01
    24a4:	80 83       	st	Z, r24
    24a6:	fe 01       	movw	r30, r28
    24a8:	ed 5b       	subi	r30, 0xBD	; 189
    24aa:	ff 4f       	sbci	r31, 0xFF	; 255
    24ac:	80 81       	ld	r24, Z
    24ae:	91 81       	ldd	r25, Z+1	; 0x01
    24b0:	fe 01       	movw	r30, r28
    24b2:	ff 96       	adiw	r30, 0x3f	; 63
    24b4:	91 83       	std	Z+1, r25	; 0x01
    24b6:	80 83       	st	Z, r24
    24b8:	fe 01       	movw	r30, r28
    24ba:	ff 96       	adiw	r30, 0x3f	; 63
    24bc:	80 81       	ld	r24, Z
    24be:	91 81       	ldd	r25, Z+1	; 0x01
    24c0:	01 97       	sbiw	r24, 0x01	; 1
    24c2:	f1 f7       	brne	.-4      	; 0x24c0 <LCD_vidInit+0x1e8>
    24c4:	fe 01       	movw	r30, r28
    24c6:	ff 96       	adiw	r30, 0x3f	; 63
    24c8:	91 83       	std	Z+1, r25	; 0x01
    24ca:	80 83       	st	Z, r24


#if  LCD_MODE == EIGHT_BITS
	_delay_ms(40);
	LCD_vidSendCmd(local_u8SetFunction);
    24cc:	fe 01       	movw	r30, r28
    24ce:	e1 5b       	subi	r30, 0xB1	; 177
    24d0:	ff 4f       	sbci	r31, 0xFF	; 255
    24d2:	80 81       	ld	r24, Z
    24d4:	0e 94 75 14 	call	0x28ea	; 0x28ea <LCD_vidSendCmd>
    24d8:	80 e0       	ldi	r24, 0x00	; 0
    24da:	90 e0       	ldi	r25, 0x00	; 0
    24dc:	a8 e4       	ldi	r26, 0x48	; 72
    24de:	b2 e4       	ldi	r27, 0x42	; 66
    24e0:	8b af       	std	Y+59, r24	; 0x3b
    24e2:	9c af       	std	Y+60, r25	; 0x3c
    24e4:	ad af       	std	Y+61, r26	; 0x3d
    24e6:	be af       	std	Y+62, r27	; 0x3e
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    24e8:	6b ad       	ldd	r22, Y+59	; 0x3b
    24ea:	7c ad       	ldd	r23, Y+60	; 0x3c
    24ec:	8d ad       	ldd	r24, Y+61	; 0x3d
    24ee:	9e ad       	ldd	r25, Y+62	; 0x3e
    24f0:	2b ea       	ldi	r18, 0xAB	; 171
    24f2:	3a ea       	ldi	r19, 0xAA	; 170
    24f4:	4a e2       	ldi	r20, 0x2A	; 42
    24f6:	50 e4       	ldi	r21, 0x40	; 64
    24f8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    24fc:	dc 01       	movw	r26, r24
    24fe:	cb 01       	movw	r24, r22
    2500:	8f ab       	std	Y+55, r24	; 0x37
    2502:	98 af       	std	Y+56, r25	; 0x38
    2504:	a9 af       	std	Y+57, r26	; 0x39
    2506:	ba af       	std	Y+58, r27	; 0x3a
	if (__tmp < 1.0)
    2508:	6f a9       	ldd	r22, Y+55	; 0x37
    250a:	78 ad       	ldd	r23, Y+56	; 0x38
    250c:	89 ad       	ldd	r24, Y+57	; 0x39
    250e:	9a ad       	ldd	r25, Y+58	; 0x3a
    2510:	20 e0       	ldi	r18, 0x00	; 0
    2512:	30 e0       	ldi	r19, 0x00	; 0
    2514:	40 e8       	ldi	r20, 0x80	; 128
    2516:	5f e3       	ldi	r21, 0x3F	; 63
    2518:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    251c:	88 23       	and	r24, r24
    251e:	1c f4       	brge	.+6      	; 0x2526 <LCD_vidInit+0x24e>
		__ticks = 1;
    2520:	81 e0       	ldi	r24, 0x01	; 1
    2522:	8e ab       	std	Y+54, r24	; 0x36
    2524:	91 c0       	rjmp	.+290    	; 0x2648 <LCD_vidInit+0x370>
	else if (__tmp > 255)
    2526:	6f a9       	ldd	r22, Y+55	; 0x37
    2528:	78 ad       	ldd	r23, Y+56	; 0x38
    252a:	89 ad       	ldd	r24, Y+57	; 0x39
    252c:	9a ad       	ldd	r25, Y+58	; 0x3a
    252e:	20 e0       	ldi	r18, 0x00	; 0
    2530:	30 e0       	ldi	r19, 0x00	; 0
    2532:	4f e7       	ldi	r20, 0x7F	; 127
    2534:	53 e4       	ldi	r21, 0x43	; 67
    2536:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    253a:	18 16       	cp	r1, r24
    253c:	0c f0       	brlt	.+2      	; 0x2540 <LCD_vidInit+0x268>
    253e:	7b c0       	rjmp	.+246    	; 0x2636 <LCD_vidInit+0x35e>
	{
		_delay_ms(__us / 1000.0);
    2540:	6b ad       	ldd	r22, Y+59	; 0x3b
    2542:	7c ad       	ldd	r23, Y+60	; 0x3c
    2544:	8d ad       	ldd	r24, Y+61	; 0x3d
    2546:	9e ad       	ldd	r25, Y+62	; 0x3e
    2548:	20 e0       	ldi	r18, 0x00	; 0
    254a:	30 e0       	ldi	r19, 0x00	; 0
    254c:	4a e7       	ldi	r20, 0x7A	; 122
    254e:	54 e4       	ldi	r21, 0x44	; 68
    2550:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2554:	dc 01       	movw	r26, r24
    2556:	cb 01       	movw	r24, r22
    2558:	8a ab       	std	Y+50, r24	; 0x32
    255a:	9b ab       	std	Y+51, r25	; 0x33
    255c:	ac ab       	std	Y+52, r26	; 0x34
    255e:	bd ab       	std	Y+53, r27	; 0x35
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2560:	6a a9       	ldd	r22, Y+50	; 0x32
    2562:	7b a9       	ldd	r23, Y+51	; 0x33
    2564:	8c a9       	ldd	r24, Y+52	; 0x34
    2566:	9d a9       	ldd	r25, Y+53	; 0x35
    2568:	20 e0       	ldi	r18, 0x00	; 0
    256a:	30 e0       	ldi	r19, 0x00	; 0
    256c:	4a ef       	ldi	r20, 0xFA	; 250
    256e:	54 e4       	ldi	r21, 0x44	; 68
    2570:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2574:	dc 01       	movw	r26, r24
    2576:	cb 01       	movw	r24, r22
    2578:	8e a7       	std	Y+46, r24	; 0x2e
    257a:	9f a7       	std	Y+47, r25	; 0x2f
    257c:	a8 ab       	std	Y+48, r26	; 0x30
    257e:	b9 ab       	std	Y+49, r27	; 0x31
	if (__tmp < 1.0)
    2580:	6e a5       	ldd	r22, Y+46	; 0x2e
    2582:	7f a5       	ldd	r23, Y+47	; 0x2f
    2584:	88 a9       	ldd	r24, Y+48	; 0x30
    2586:	99 a9       	ldd	r25, Y+49	; 0x31
    2588:	20 e0       	ldi	r18, 0x00	; 0
    258a:	30 e0       	ldi	r19, 0x00	; 0
    258c:	40 e8       	ldi	r20, 0x80	; 128
    258e:	5f e3       	ldi	r21, 0x3F	; 63
    2590:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2594:	88 23       	and	r24, r24
    2596:	2c f4       	brge	.+10     	; 0x25a2 <LCD_vidInit+0x2ca>
		__ticks = 1;
    2598:	81 e0       	ldi	r24, 0x01	; 1
    259a:	90 e0       	ldi	r25, 0x00	; 0
    259c:	9d a7       	std	Y+45, r25	; 0x2d
    259e:	8c a7       	std	Y+44, r24	; 0x2c
    25a0:	3f c0       	rjmp	.+126    	; 0x2620 <LCD_vidInit+0x348>
	else if (__tmp > 65535)
    25a2:	6e a5       	ldd	r22, Y+46	; 0x2e
    25a4:	7f a5       	ldd	r23, Y+47	; 0x2f
    25a6:	88 a9       	ldd	r24, Y+48	; 0x30
    25a8:	99 a9       	ldd	r25, Y+49	; 0x31
    25aa:	20 e0       	ldi	r18, 0x00	; 0
    25ac:	3f ef       	ldi	r19, 0xFF	; 255
    25ae:	4f e7       	ldi	r20, 0x7F	; 127
    25b0:	57 e4       	ldi	r21, 0x47	; 71
    25b2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    25b6:	18 16       	cp	r1, r24
    25b8:	4c f5       	brge	.+82     	; 0x260c <LCD_vidInit+0x334>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    25ba:	6a a9       	ldd	r22, Y+50	; 0x32
    25bc:	7b a9       	ldd	r23, Y+51	; 0x33
    25be:	8c a9       	ldd	r24, Y+52	; 0x34
    25c0:	9d a9       	ldd	r25, Y+53	; 0x35
    25c2:	20 e0       	ldi	r18, 0x00	; 0
    25c4:	30 e0       	ldi	r19, 0x00	; 0
    25c6:	40 e2       	ldi	r20, 0x20	; 32
    25c8:	51 e4       	ldi	r21, 0x41	; 65
    25ca:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    25ce:	dc 01       	movw	r26, r24
    25d0:	cb 01       	movw	r24, r22
    25d2:	bc 01       	movw	r22, r24
    25d4:	cd 01       	movw	r24, r26
    25d6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    25da:	dc 01       	movw	r26, r24
    25dc:	cb 01       	movw	r24, r22
    25de:	9d a7       	std	Y+45, r25	; 0x2d
    25e0:	8c a7       	std	Y+44, r24	; 0x2c
    25e2:	0f c0       	rjmp	.+30     	; 0x2602 <LCD_vidInit+0x32a>
    25e4:	88 ec       	ldi	r24, 0xC8	; 200
    25e6:	90 e0       	ldi	r25, 0x00	; 0
    25e8:	9b a7       	std	Y+43, r25	; 0x2b
    25ea:	8a a7       	std	Y+42, r24	; 0x2a
    25ec:	8a a5       	ldd	r24, Y+42	; 0x2a
    25ee:	9b a5       	ldd	r25, Y+43	; 0x2b
    25f0:	01 97       	sbiw	r24, 0x01	; 1
    25f2:	f1 f7       	brne	.-4      	; 0x25f0 <LCD_vidInit+0x318>
    25f4:	9b a7       	std	Y+43, r25	; 0x2b
    25f6:	8a a7       	std	Y+42, r24	; 0x2a
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    25f8:	8c a5       	ldd	r24, Y+44	; 0x2c
    25fa:	9d a5       	ldd	r25, Y+45	; 0x2d
    25fc:	01 97       	sbiw	r24, 0x01	; 1
    25fe:	9d a7       	std	Y+45, r25	; 0x2d
    2600:	8c a7       	std	Y+44, r24	; 0x2c
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2602:	8c a5       	ldd	r24, Y+44	; 0x2c
    2604:	9d a5       	ldd	r25, Y+45	; 0x2d
    2606:	00 97       	sbiw	r24, 0x00	; 0
    2608:	69 f7       	brne	.-38     	; 0x25e4 <LCD_vidInit+0x30c>
    260a:	24 c0       	rjmp	.+72     	; 0x2654 <LCD_vidInit+0x37c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    260c:	6e a5       	ldd	r22, Y+46	; 0x2e
    260e:	7f a5       	ldd	r23, Y+47	; 0x2f
    2610:	88 a9       	ldd	r24, Y+48	; 0x30
    2612:	99 a9       	ldd	r25, Y+49	; 0x31
    2614:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2618:	dc 01       	movw	r26, r24
    261a:	cb 01       	movw	r24, r22
    261c:	9d a7       	std	Y+45, r25	; 0x2d
    261e:	8c a7       	std	Y+44, r24	; 0x2c
    2620:	8c a5       	ldd	r24, Y+44	; 0x2c
    2622:	9d a5       	ldd	r25, Y+45	; 0x2d
    2624:	99 a7       	std	Y+41, r25	; 0x29
    2626:	88 a7       	std	Y+40, r24	; 0x28
    2628:	88 a5       	ldd	r24, Y+40	; 0x28
    262a:	99 a5       	ldd	r25, Y+41	; 0x29
    262c:	01 97       	sbiw	r24, 0x01	; 1
    262e:	f1 f7       	brne	.-4      	; 0x262c <LCD_vidInit+0x354>
    2630:	99 a7       	std	Y+41, r25	; 0x29
    2632:	88 a7       	std	Y+40, r24	; 0x28
    2634:	0f c0       	rjmp	.+30     	; 0x2654 <LCD_vidInit+0x37c>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    2636:	6f a9       	ldd	r22, Y+55	; 0x37
    2638:	78 ad       	ldd	r23, Y+56	; 0x38
    263a:	89 ad       	ldd	r24, Y+57	; 0x39
    263c:	9a ad       	ldd	r25, Y+58	; 0x3a
    263e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2642:	dc 01       	movw	r26, r24
    2644:	cb 01       	movw	r24, r22
    2646:	8e ab       	std	Y+54, r24	; 0x36
    2648:	8e a9       	ldd	r24, Y+54	; 0x36
    264a:	8f a3       	std	Y+39, r24	; 0x27
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    264c:	8f a1       	ldd	r24, Y+39	; 0x27
    264e:	8a 95       	dec	r24
    2650:	f1 f7       	brne	.-4      	; 0x264e <LCD_vidInit+0x376>
    2652:	8f a3       	std	Y+39, r24	; 0x27
	_delay_us(50);
	LCD_vidSendCmd(local_u8DisplayControl);
    2654:	fe 01       	movw	r30, r28
    2656:	e2 5b       	subi	r30, 0xB2	; 178
    2658:	ff 4f       	sbci	r31, 0xFF	; 255
    265a:	80 81       	ld	r24, Z
    265c:	0e 94 75 14 	call	0x28ea	; 0x28ea <LCD_vidSendCmd>
    2660:	80 e0       	ldi	r24, 0x00	; 0
    2662:	90 e0       	ldi	r25, 0x00	; 0
    2664:	a8 e4       	ldi	r26, 0x48	; 72
    2666:	b2 e4       	ldi	r27, 0x42	; 66
    2668:	8b a3       	std	Y+35, r24	; 0x23
    266a:	9c a3       	std	Y+36, r25	; 0x24
    266c:	ad a3       	std	Y+37, r26	; 0x25
    266e:	be a3       	std	Y+38, r27	; 0x26
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    2670:	6b a1       	ldd	r22, Y+35	; 0x23
    2672:	7c a1       	ldd	r23, Y+36	; 0x24
    2674:	8d a1       	ldd	r24, Y+37	; 0x25
    2676:	9e a1       	ldd	r25, Y+38	; 0x26
    2678:	2b ea       	ldi	r18, 0xAB	; 171
    267a:	3a ea       	ldi	r19, 0xAA	; 170
    267c:	4a e2       	ldi	r20, 0x2A	; 42
    267e:	50 e4       	ldi	r21, 0x40	; 64
    2680:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2684:	dc 01       	movw	r26, r24
    2686:	cb 01       	movw	r24, r22
    2688:	8f 8f       	std	Y+31, r24	; 0x1f
    268a:	98 a3       	std	Y+32, r25	; 0x20
    268c:	a9 a3       	std	Y+33, r26	; 0x21
    268e:	ba a3       	std	Y+34, r27	; 0x22
	if (__tmp < 1.0)
    2690:	6f 8d       	ldd	r22, Y+31	; 0x1f
    2692:	78 a1       	ldd	r23, Y+32	; 0x20
    2694:	89 a1       	ldd	r24, Y+33	; 0x21
    2696:	9a a1       	ldd	r25, Y+34	; 0x22
    2698:	20 e0       	ldi	r18, 0x00	; 0
    269a:	30 e0       	ldi	r19, 0x00	; 0
    269c:	40 e8       	ldi	r20, 0x80	; 128
    269e:	5f e3       	ldi	r21, 0x3F	; 63
    26a0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    26a4:	88 23       	and	r24, r24
    26a6:	1c f4       	brge	.+6      	; 0x26ae <LCD_vidInit+0x3d6>
		__ticks = 1;
    26a8:	81 e0       	ldi	r24, 0x01	; 1
    26aa:	8e 8f       	std	Y+30, r24	; 0x1e
    26ac:	91 c0       	rjmp	.+290    	; 0x27d0 <LCD_vidInit+0x4f8>
	else if (__tmp > 255)
    26ae:	6f 8d       	ldd	r22, Y+31	; 0x1f
    26b0:	78 a1       	ldd	r23, Y+32	; 0x20
    26b2:	89 a1       	ldd	r24, Y+33	; 0x21
    26b4:	9a a1       	ldd	r25, Y+34	; 0x22
    26b6:	20 e0       	ldi	r18, 0x00	; 0
    26b8:	30 e0       	ldi	r19, 0x00	; 0
    26ba:	4f e7       	ldi	r20, 0x7F	; 127
    26bc:	53 e4       	ldi	r21, 0x43	; 67
    26be:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    26c2:	18 16       	cp	r1, r24
    26c4:	0c f0       	brlt	.+2      	; 0x26c8 <LCD_vidInit+0x3f0>
    26c6:	7b c0       	rjmp	.+246    	; 0x27be <LCD_vidInit+0x4e6>
	{
		_delay_ms(__us / 1000.0);
    26c8:	6b a1       	ldd	r22, Y+35	; 0x23
    26ca:	7c a1       	ldd	r23, Y+36	; 0x24
    26cc:	8d a1       	ldd	r24, Y+37	; 0x25
    26ce:	9e a1       	ldd	r25, Y+38	; 0x26
    26d0:	20 e0       	ldi	r18, 0x00	; 0
    26d2:	30 e0       	ldi	r19, 0x00	; 0
    26d4:	4a e7       	ldi	r20, 0x7A	; 122
    26d6:	54 e4       	ldi	r21, 0x44	; 68
    26d8:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    26dc:	dc 01       	movw	r26, r24
    26de:	cb 01       	movw	r24, r22
    26e0:	8a 8f       	std	Y+26, r24	; 0x1a
    26e2:	9b 8f       	std	Y+27, r25	; 0x1b
    26e4:	ac 8f       	std	Y+28, r26	; 0x1c
    26e6:	bd 8f       	std	Y+29, r27	; 0x1d
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    26e8:	6a 8d       	ldd	r22, Y+26	; 0x1a
    26ea:	7b 8d       	ldd	r23, Y+27	; 0x1b
    26ec:	8c 8d       	ldd	r24, Y+28	; 0x1c
    26ee:	9d 8d       	ldd	r25, Y+29	; 0x1d
    26f0:	20 e0       	ldi	r18, 0x00	; 0
    26f2:	30 e0       	ldi	r19, 0x00	; 0
    26f4:	4a ef       	ldi	r20, 0xFA	; 250
    26f6:	54 e4       	ldi	r21, 0x44	; 68
    26f8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    26fc:	dc 01       	movw	r26, r24
    26fe:	cb 01       	movw	r24, r22
    2700:	8e 8b       	std	Y+22, r24	; 0x16
    2702:	9f 8b       	std	Y+23, r25	; 0x17
    2704:	a8 8f       	std	Y+24, r26	; 0x18
    2706:	b9 8f       	std	Y+25, r27	; 0x19
	if (__tmp < 1.0)
    2708:	6e 89       	ldd	r22, Y+22	; 0x16
    270a:	7f 89       	ldd	r23, Y+23	; 0x17
    270c:	88 8d       	ldd	r24, Y+24	; 0x18
    270e:	99 8d       	ldd	r25, Y+25	; 0x19
    2710:	20 e0       	ldi	r18, 0x00	; 0
    2712:	30 e0       	ldi	r19, 0x00	; 0
    2714:	40 e8       	ldi	r20, 0x80	; 128
    2716:	5f e3       	ldi	r21, 0x3F	; 63
    2718:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    271c:	88 23       	and	r24, r24
    271e:	2c f4       	brge	.+10     	; 0x272a <LCD_vidInit+0x452>
		__ticks = 1;
    2720:	81 e0       	ldi	r24, 0x01	; 1
    2722:	90 e0       	ldi	r25, 0x00	; 0
    2724:	9d 8b       	std	Y+21, r25	; 0x15
    2726:	8c 8b       	std	Y+20, r24	; 0x14
    2728:	3f c0       	rjmp	.+126    	; 0x27a8 <LCD_vidInit+0x4d0>
	else if (__tmp > 65535)
    272a:	6e 89       	ldd	r22, Y+22	; 0x16
    272c:	7f 89       	ldd	r23, Y+23	; 0x17
    272e:	88 8d       	ldd	r24, Y+24	; 0x18
    2730:	99 8d       	ldd	r25, Y+25	; 0x19
    2732:	20 e0       	ldi	r18, 0x00	; 0
    2734:	3f ef       	ldi	r19, 0xFF	; 255
    2736:	4f e7       	ldi	r20, 0x7F	; 127
    2738:	57 e4       	ldi	r21, 0x47	; 71
    273a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    273e:	18 16       	cp	r1, r24
    2740:	4c f5       	brge	.+82     	; 0x2794 <LCD_vidInit+0x4bc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2742:	6a 8d       	ldd	r22, Y+26	; 0x1a
    2744:	7b 8d       	ldd	r23, Y+27	; 0x1b
    2746:	8c 8d       	ldd	r24, Y+28	; 0x1c
    2748:	9d 8d       	ldd	r25, Y+29	; 0x1d
    274a:	20 e0       	ldi	r18, 0x00	; 0
    274c:	30 e0       	ldi	r19, 0x00	; 0
    274e:	40 e2       	ldi	r20, 0x20	; 32
    2750:	51 e4       	ldi	r21, 0x41	; 65
    2752:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2756:	dc 01       	movw	r26, r24
    2758:	cb 01       	movw	r24, r22
    275a:	bc 01       	movw	r22, r24
    275c:	cd 01       	movw	r24, r26
    275e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2762:	dc 01       	movw	r26, r24
    2764:	cb 01       	movw	r24, r22
    2766:	9d 8b       	std	Y+21, r25	; 0x15
    2768:	8c 8b       	std	Y+20, r24	; 0x14
    276a:	0f c0       	rjmp	.+30     	; 0x278a <LCD_vidInit+0x4b2>
    276c:	88 ec       	ldi	r24, 0xC8	; 200
    276e:	90 e0       	ldi	r25, 0x00	; 0
    2770:	9b 8b       	std	Y+19, r25	; 0x13
    2772:	8a 8b       	std	Y+18, r24	; 0x12
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2774:	8a 89       	ldd	r24, Y+18	; 0x12
    2776:	9b 89       	ldd	r25, Y+19	; 0x13
    2778:	01 97       	sbiw	r24, 0x01	; 1
    277a:	f1 f7       	brne	.-4      	; 0x2778 <LCD_vidInit+0x4a0>
    277c:	9b 8b       	std	Y+19, r25	; 0x13
    277e:	8a 8b       	std	Y+18, r24	; 0x12
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2780:	8c 89       	ldd	r24, Y+20	; 0x14
    2782:	9d 89       	ldd	r25, Y+21	; 0x15
    2784:	01 97       	sbiw	r24, 0x01	; 1
    2786:	9d 8b       	std	Y+21, r25	; 0x15
    2788:	8c 8b       	std	Y+20, r24	; 0x14
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    278a:	8c 89       	ldd	r24, Y+20	; 0x14
    278c:	9d 89       	ldd	r25, Y+21	; 0x15
    278e:	00 97       	sbiw	r24, 0x00	; 0
    2790:	69 f7       	brne	.-38     	; 0x276c <LCD_vidInit+0x494>
    2792:	24 c0       	rjmp	.+72     	; 0x27dc <LCD_vidInit+0x504>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2794:	6e 89       	ldd	r22, Y+22	; 0x16
    2796:	7f 89       	ldd	r23, Y+23	; 0x17
    2798:	88 8d       	ldd	r24, Y+24	; 0x18
    279a:	99 8d       	ldd	r25, Y+25	; 0x19
    279c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    27a0:	dc 01       	movw	r26, r24
    27a2:	cb 01       	movw	r24, r22
    27a4:	9d 8b       	std	Y+21, r25	; 0x15
    27a6:	8c 8b       	std	Y+20, r24	; 0x14
    27a8:	8c 89       	ldd	r24, Y+20	; 0x14
    27aa:	9d 89       	ldd	r25, Y+21	; 0x15
    27ac:	99 8b       	std	Y+17, r25	; 0x11
    27ae:	88 8b       	std	Y+16, r24	; 0x10
    27b0:	88 89       	ldd	r24, Y+16	; 0x10
    27b2:	99 89       	ldd	r25, Y+17	; 0x11
    27b4:	01 97       	sbiw	r24, 0x01	; 1
    27b6:	f1 f7       	brne	.-4      	; 0x27b4 <LCD_vidInit+0x4dc>
    27b8:	99 8b       	std	Y+17, r25	; 0x11
    27ba:	88 8b       	std	Y+16, r24	; 0x10
    27bc:	0f c0       	rjmp	.+30     	; 0x27dc <LCD_vidInit+0x504>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    27be:	6f 8d       	ldd	r22, Y+31	; 0x1f
    27c0:	78 a1       	ldd	r23, Y+32	; 0x20
    27c2:	89 a1       	ldd	r24, Y+33	; 0x21
    27c4:	9a a1       	ldd	r25, Y+34	; 0x22
    27c6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    27ca:	dc 01       	movw	r26, r24
    27cc:	cb 01       	movw	r24, r22
    27ce:	8e 8f       	std	Y+30, r24	; 0x1e
    27d0:	8e 8d       	ldd	r24, Y+30	; 0x1e
    27d2:	8f 87       	std	Y+15, r24	; 0x0f
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    27d4:	8f 85       	ldd	r24, Y+15	; 0x0f
    27d6:	8a 95       	dec	r24
    27d8:	f1 f7       	brne	.-4      	; 0x27d6 <LCD_vidInit+0x4fe>
    27da:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_us(50);
	LCD_vidSendCmd(DISPLAY_CLEAR);
    27dc:	81 e0       	ldi	r24, 0x01	; 1
    27de:	0e 94 75 14 	call	0x28ea	; 0x28ea <LCD_vidSendCmd>
    27e2:	80 e0       	ldi	r24, 0x00	; 0
    27e4:	90 e0       	ldi	r25, 0x00	; 0
    27e6:	a0 e0       	ldi	r26, 0x00	; 0
    27e8:	b0 e4       	ldi	r27, 0x40	; 64
    27ea:	8b 87       	std	Y+11, r24	; 0x0b
    27ec:	9c 87       	std	Y+12, r25	; 0x0c
    27ee:	ad 87       	std	Y+13, r26	; 0x0d
    27f0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    27f2:	6b 85       	ldd	r22, Y+11	; 0x0b
    27f4:	7c 85       	ldd	r23, Y+12	; 0x0c
    27f6:	8d 85       	ldd	r24, Y+13	; 0x0d
    27f8:	9e 85       	ldd	r25, Y+14	; 0x0e
    27fa:	20 e0       	ldi	r18, 0x00	; 0
    27fc:	30 e0       	ldi	r19, 0x00	; 0
    27fe:	4a ef       	ldi	r20, 0xFA	; 250
    2800:	54 e4       	ldi	r21, 0x44	; 68
    2802:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2806:	dc 01       	movw	r26, r24
    2808:	cb 01       	movw	r24, r22
    280a:	8f 83       	std	Y+7, r24	; 0x07
    280c:	98 87       	std	Y+8, r25	; 0x08
    280e:	a9 87       	std	Y+9, r26	; 0x09
    2810:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2812:	6f 81       	ldd	r22, Y+7	; 0x07
    2814:	78 85       	ldd	r23, Y+8	; 0x08
    2816:	89 85       	ldd	r24, Y+9	; 0x09
    2818:	9a 85       	ldd	r25, Y+10	; 0x0a
    281a:	20 e0       	ldi	r18, 0x00	; 0
    281c:	30 e0       	ldi	r19, 0x00	; 0
    281e:	40 e8       	ldi	r20, 0x80	; 128
    2820:	5f e3       	ldi	r21, 0x3F	; 63
    2822:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2826:	88 23       	and	r24, r24
    2828:	2c f4       	brge	.+10     	; 0x2834 <LCD_vidInit+0x55c>
		__ticks = 1;
    282a:	81 e0       	ldi	r24, 0x01	; 1
    282c:	90 e0       	ldi	r25, 0x00	; 0
    282e:	9e 83       	std	Y+6, r25	; 0x06
    2830:	8d 83       	std	Y+5, r24	; 0x05
    2832:	3f c0       	rjmp	.+126    	; 0x28b2 <LCD_vidInit+0x5da>
	else if (__tmp > 65535)
    2834:	6f 81       	ldd	r22, Y+7	; 0x07
    2836:	78 85       	ldd	r23, Y+8	; 0x08
    2838:	89 85       	ldd	r24, Y+9	; 0x09
    283a:	9a 85       	ldd	r25, Y+10	; 0x0a
    283c:	20 e0       	ldi	r18, 0x00	; 0
    283e:	3f ef       	ldi	r19, 0xFF	; 255
    2840:	4f e7       	ldi	r20, 0x7F	; 127
    2842:	57 e4       	ldi	r21, 0x47	; 71
    2844:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2848:	18 16       	cp	r1, r24
    284a:	4c f5       	brge	.+82     	; 0x289e <LCD_vidInit+0x5c6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    284c:	6b 85       	ldd	r22, Y+11	; 0x0b
    284e:	7c 85       	ldd	r23, Y+12	; 0x0c
    2850:	8d 85       	ldd	r24, Y+13	; 0x0d
    2852:	9e 85       	ldd	r25, Y+14	; 0x0e
    2854:	20 e0       	ldi	r18, 0x00	; 0
    2856:	30 e0       	ldi	r19, 0x00	; 0
    2858:	40 e2       	ldi	r20, 0x20	; 32
    285a:	51 e4       	ldi	r21, 0x41	; 65
    285c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2860:	dc 01       	movw	r26, r24
    2862:	cb 01       	movw	r24, r22
    2864:	bc 01       	movw	r22, r24
    2866:	cd 01       	movw	r24, r26
    2868:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    286c:	dc 01       	movw	r26, r24
    286e:	cb 01       	movw	r24, r22
    2870:	9e 83       	std	Y+6, r25	; 0x06
    2872:	8d 83       	std	Y+5, r24	; 0x05
    2874:	0f c0       	rjmp	.+30     	; 0x2894 <LCD_vidInit+0x5bc>
    2876:	88 ec       	ldi	r24, 0xC8	; 200
    2878:	90 e0       	ldi	r25, 0x00	; 0
    287a:	9c 83       	std	Y+4, r25	; 0x04
    287c:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    287e:	8b 81       	ldd	r24, Y+3	; 0x03
    2880:	9c 81       	ldd	r25, Y+4	; 0x04
    2882:	01 97       	sbiw	r24, 0x01	; 1
    2884:	f1 f7       	brne	.-4      	; 0x2882 <LCD_vidInit+0x5aa>
    2886:	9c 83       	std	Y+4, r25	; 0x04
    2888:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    288a:	8d 81       	ldd	r24, Y+5	; 0x05
    288c:	9e 81       	ldd	r25, Y+6	; 0x06
    288e:	01 97       	sbiw	r24, 0x01	; 1
    2890:	9e 83       	std	Y+6, r25	; 0x06
    2892:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2894:	8d 81       	ldd	r24, Y+5	; 0x05
    2896:	9e 81       	ldd	r25, Y+6	; 0x06
    2898:	00 97       	sbiw	r24, 0x00	; 0
    289a:	69 f7       	brne	.-38     	; 0x2876 <LCD_vidInit+0x59e>
    289c:	14 c0       	rjmp	.+40     	; 0x28c6 <LCD_vidInit+0x5ee>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    289e:	6f 81       	ldd	r22, Y+7	; 0x07
    28a0:	78 85       	ldd	r23, Y+8	; 0x08
    28a2:	89 85       	ldd	r24, Y+9	; 0x09
    28a4:	9a 85       	ldd	r25, Y+10	; 0x0a
    28a6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    28aa:	dc 01       	movw	r26, r24
    28ac:	cb 01       	movw	r24, r22
    28ae:	9e 83       	std	Y+6, r25	; 0x06
    28b0:	8d 83       	std	Y+5, r24	; 0x05
    28b2:	8d 81       	ldd	r24, Y+5	; 0x05
    28b4:	9e 81       	ldd	r25, Y+6	; 0x06
    28b6:	9a 83       	std	Y+2, r25	; 0x02
    28b8:	89 83       	std	Y+1, r24	; 0x01
    28ba:	89 81       	ldd	r24, Y+1	; 0x01
    28bc:	9a 81       	ldd	r25, Y+2	; 0x02
    28be:	01 97       	sbiw	r24, 0x01	; 1
    28c0:	f1 f7       	brne	.-4      	; 0x28be <LCD_vidInit+0x5e6>
    28c2:	9a 83       	std	Y+2, r25	; 0x02
    28c4:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	LCD_vidSendCmd(local_u8EntryModeSet);
    28c6:	fe 01       	movw	r30, r28
    28c8:	e3 5b       	subi	r30, 0xB3	; 179
    28ca:	ff 4f       	sbci	r31, 0xFF	; 255
    28cc:	80 81       	ld	r24, Z
    28ce:	0e 94 75 14 	call	0x28ea	; 0x28ea <LCD_vidSendCmd>

#elif LCD_MODE == FOUR_BITS
#else
#error "Wrong Configuration !"
#endif
}
    28d2:	c1 5b       	subi	r28, 0xB1	; 177
    28d4:	df 4f       	sbci	r29, 0xFF	; 255
    28d6:	0f b6       	in	r0, 0x3f	; 63
    28d8:	f8 94       	cli
    28da:	de bf       	out	0x3e, r29	; 62
    28dc:	0f be       	out	0x3f, r0	; 63
    28de:	cd bf       	out	0x3d, r28	; 61
    28e0:	cf 91       	pop	r28
    28e2:	df 91       	pop	r29
    28e4:	1f 91       	pop	r17
    28e6:	0f 91       	pop	r16
    28e8:	08 95       	ret

000028ea <LCD_vidSendCmd>:

//function to send command
void LCD_vidSendCmd(u8 Copy_u8Cmd){
    28ea:	df 93       	push	r29
    28ec:	cf 93       	push	r28
    28ee:	cd b7       	in	r28, 0x3d	; 61
    28f0:	de b7       	in	r29, 0x3e	; 62
    28f2:	69 97       	sbiw	r28, 0x19	; 25
    28f4:	0f b6       	in	r0, 0x3f	; 63
    28f6:	f8 94       	cli
    28f8:	de bf       	out	0x3e, r29	; 62
    28fa:	0f be       	out	0x3f, r0	; 63
    28fc:	cd bf       	out	0x3d, r28	; 61
    28fe:	89 8f       	std	Y+25, r24	; 0x19
	DIO_u8setPinVal(RS_PORT, RS_PIN, DIO_LOW);
    2900:	81 e0       	ldi	r24, 0x01	; 1
    2902:	62 e0       	ldi	r22, 0x02	; 2
    2904:	40 e0       	ldi	r20, 0x00	; 0
    2906:	0e 94 ae 0d 	call	0x1b5c	; 0x1b5c <DIO_u8setPinVal>
	DIO_u8setPinVal(RW_PORT, RW_PIN, DIO_LOW);
    290a:	81 e0       	ldi	r24, 0x01	; 1
    290c:	61 e0       	ldi	r22, 0x01	; 1
    290e:	40 e0       	ldi	r20, 0x00	; 0
    2910:	0e 94 ae 0d 	call	0x1b5c	; 0x1b5c <DIO_u8setPinVal>

#if  LCD_MODE == EIGHT_BITS
	DIO_u8setPinVal(E_PORT, E_PIN, DIO_HIGH);
    2914:	81 e0       	ldi	r24, 0x01	; 1
    2916:	60 e0       	ldi	r22, 0x00	; 0
    2918:	41 e0       	ldi	r20, 0x01	; 1
    291a:	0e 94 ae 0d 	call	0x1b5c	; 0x1b5c <DIO_u8setPinVal>
	DIO_u8setPortVal(LCD_DATA_PORT, Copy_u8Cmd);
    291e:	82 e0       	ldi	r24, 0x02	; 2
    2920:	69 8d       	ldd	r22, Y+25	; 0x19
    2922:	0e 94 02 0c 	call	0x1804	; 0x1804 <DIO_u8setPortVal>
	DIO_u8setPinVal(E_PORT, E_PIN, DIO_LOW);
    2926:	81 e0       	ldi	r24, 0x01	; 1
    2928:	60 e0       	ldi	r22, 0x00	; 0
    292a:	40 e0       	ldi	r20, 0x00	; 0
    292c:	0e 94 ae 0d 	call	0x1b5c	; 0x1b5c <DIO_u8setPinVal>
    2930:	80 e0       	ldi	r24, 0x00	; 0
    2932:	90 e0       	ldi	r25, 0x00	; 0
    2934:	a0 e8       	ldi	r26, 0x80	; 128
    2936:	bf e3       	ldi	r27, 0x3F	; 63
    2938:	8d 8b       	std	Y+21, r24	; 0x15
    293a:	9e 8b       	std	Y+22, r25	; 0x16
    293c:	af 8b       	std	Y+23, r26	; 0x17
    293e:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    2940:	6d 89       	ldd	r22, Y+21	; 0x15
    2942:	7e 89       	ldd	r23, Y+22	; 0x16
    2944:	8f 89       	ldd	r24, Y+23	; 0x17
    2946:	98 8d       	ldd	r25, Y+24	; 0x18
    2948:	2b ea       	ldi	r18, 0xAB	; 171
    294a:	3a ea       	ldi	r19, 0xAA	; 170
    294c:	4a e2       	ldi	r20, 0x2A	; 42
    294e:	50 e4       	ldi	r21, 0x40	; 64
    2950:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2954:	dc 01       	movw	r26, r24
    2956:	cb 01       	movw	r24, r22
    2958:	89 8b       	std	Y+17, r24	; 0x11
    295a:	9a 8b       	std	Y+18, r25	; 0x12
    295c:	ab 8b       	std	Y+19, r26	; 0x13
    295e:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    2960:	69 89       	ldd	r22, Y+17	; 0x11
    2962:	7a 89       	ldd	r23, Y+18	; 0x12
    2964:	8b 89       	ldd	r24, Y+19	; 0x13
    2966:	9c 89       	ldd	r25, Y+20	; 0x14
    2968:	20 e0       	ldi	r18, 0x00	; 0
    296a:	30 e0       	ldi	r19, 0x00	; 0
    296c:	40 e8       	ldi	r20, 0x80	; 128
    296e:	5f e3       	ldi	r21, 0x3F	; 63
    2970:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2974:	88 23       	and	r24, r24
    2976:	1c f4       	brge	.+6      	; 0x297e <LCD_vidSendCmd+0x94>
		__ticks = 1;
    2978:	81 e0       	ldi	r24, 0x01	; 1
    297a:	88 8b       	std	Y+16, r24	; 0x10
    297c:	91 c0       	rjmp	.+290    	; 0x2aa0 <LCD_vidSendCmd+0x1b6>
	else if (__tmp > 255)
    297e:	69 89       	ldd	r22, Y+17	; 0x11
    2980:	7a 89       	ldd	r23, Y+18	; 0x12
    2982:	8b 89       	ldd	r24, Y+19	; 0x13
    2984:	9c 89       	ldd	r25, Y+20	; 0x14
    2986:	20 e0       	ldi	r18, 0x00	; 0
    2988:	30 e0       	ldi	r19, 0x00	; 0
    298a:	4f e7       	ldi	r20, 0x7F	; 127
    298c:	53 e4       	ldi	r21, 0x43	; 67
    298e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2992:	18 16       	cp	r1, r24
    2994:	0c f0       	brlt	.+2      	; 0x2998 <LCD_vidSendCmd+0xae>
    2996:	7b c0       	rjmp	.+246    	; 0x2a8e <LCD_vidSendCmd+0x1a4>
	{
		_delay_ms(__us / 1000.0);
    2998:	6d 89       	ldd	r22, Y+21	; 0x15
    299a:	7e 89       	ldd	r23, Y+22	; 0x16
    299c:	8f 89       	ldd	r24, Y+23	; 0x17
    299e:	98 8d       	ldd	r25, Y+24	; 0x18
    29a0:	20 e0       	ldi	r18, 0x00	; 0
    29a2:	30 e0       	ldi	r19, 0x00	; 0
    29a4:	4a e7       	ldi	r20, 0x7A	; 122
    29a6:	54 e4       	ldi	r21, 0x44	; 68
    29a8:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    29ac:	dc 01       	movw	r26, r24
    29ae:	cb 01       	movw	r24, r22
    29b0:	8c 87       	std	Y+12, r24	; 0x0c
    29b2:	9d 87       	std	Y+13, r25	; 0x0d
    29b4:	ae 87       	std	Y+14, r26	; 0x0e
    29b6:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    29b8:	6c 85       	ldd	r22, Y+12	; 0x0c
    29ba:	7d 85       	ldd	r23, Y+13	; 0x0d
    29bc:	8e 85       	ldd	r24, Y+14	; 0x0e
    29be:	9f 85       	ldd	r25, Y+15	; 0x0f
    29c0:	20 e0       	ldi	r18, 0x00	; 0
    29c2:	30 e0       	ldi	r19, 0x00	; 0
    29c4:	4a ef       	ldi	r20, 0xFA	; 250
    29c6:	54 e4       	ldi	r21, 0x44	; 68
    29c8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    29cc:	dc 01       	movw	r26, r24
    29ce:	cb 01       	movw	r24, r22
    29d0:	88 87       	std	Y+8, r24	; 0x08
    29d2:	99 87       	std	Y+9, r25	; 0x09
    29d4:	aa 87       	std	Y+10, r26	; 0x0a
    29d6:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    29d8:	68 85       	ldd	r22, Y+8	; 0x08
    29da:	79 85       	ldd	r23, Y+9	; 0x09
    29dc:	8a 85       	ldd	r24, Y+10	; 0x0a
    29de:	9b 85       	ldd	r25, Y+11	; 0x0b
    29e0:	20 e0       	ldi	r18, 0x00	; 0
    29e2:	30 e0       	ldi	r19, 0x00	; 0
    29e4:	40 e8       	ldi	r20, 0x80	; 128
    29e6:	5f e3       	ldi	r21, 0x3F	; 63
    29e8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    29ec:	88 23       	and	r24, r24
    29ee:	2c f4       	brge	.+10     	; 0x29fa <LCD_vidSendCmd+0x110>
		__ticks = 1;
    29f0:	81 e0       	ldi	r24, 0x01	; 1
    29f2:	90 e0       	ldi	r25, 0x00	; 0
    29f4:	9f 83       	std	Y+7, r25	; 0x07
    29f6:	8e 83       	std	Y+6, r24	; 0x06
    29f8:	3f c0       	rjmp	.+126    	; 0x2a78 <LCD_vidSendCmd+0x18e>
	else if (__tmp > 65535)
    29fa:	68 85       	ldd	r22, Y+8	; 0x08
    29fc:	79 85       	ldd	r23, Y+9	; 0x09
    29fe:	8a 85       	ldd	r24, Y+10	; 0x0a
    2a00:	9b 85       	ldd	r25, Y+11	; 0x0b
    2a02:	20 e0       	ldi	r18, 0x00	; 0
    2a04:	3f ef       	ldi	r19, 0xFF	; 255
    2a06:	4f e7       	ldi	r20, 0x7F	; 127
    2a08:	57 e4       	ldi	r21, 0x47	; 71
    2a0a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2a0e:	18 16       	cp	r1, r24
    2a10:	4c f5       	brge	.+82     	; 0x2a64 <LCD_vidSendCmd+0x17a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2a12:	6c 85       	ldd	r22, Y+12	; 0x0c
    2a14:	7d 85       	ldd	r23, Y+13	; 0x0d
    2a16:	8e 85       	ldd	r24, Y+14	; 0x0e
    2a18:	9f 85       	ldd	r25, Y+15	; 0x0f
    2a1a:	20 e0       	ldi	r18, 0x00	; 0
    2a1c:	30 e0       	ldi	r19, 0x00	; 0
    2a1e:	40 e2       	ldi	r20, 0x20	; 32
    2a20:	51 e4       	ldi	r21, 0x41	; 65
    2a22:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a26:	dc 01       	movw	r26, r24
    2a28:	cb 01       	movw	r24, r22
    2a2a:	bc 01       	movw	r22, r24
    2a2c:	cd 01       	movw	r24, r26
    2a2e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2a32:	dc 01       	movw	r26, r24
    2a34:	cb 01       	movw	r24, r22
    2a36:	9f 83       	std	Y+7, r25	; 0x07
    2a38:	8e 83       	std	Y+6, r24	; 0x06
    2a3a:	0f c0       	rjmp	.+30     	; 0x2a5a <LCD_vidSendCmd+0x170>
    2a3c:	88 ec       	ldi	r24, 0xC8	; 200
    2a3e:	90 e0       	ldi	r25, 0x00	; 0
    2a40:	9d 83       	std	Y+5, r25	; 0x05
    2a42:	8c 83       	std	Y+4, r24	; 0x04
    2a44:	8c 81       	ldd	r24, Y+4	; 0x04
    2a46:	9d 81       	ldd	r25, Y+5	; 0x05
    2a48:	01 97       	sbiw	r24, 0x01	; 1
    2a4a:	f1 f7       	brne	.-4      	; 0x2a48 <LCD_vidSendCmd+0x15e>
    2a4c:	9d 83       	std	Y+5, r25	; 0x05
    2a4e:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2a50:	8e 81       	ldd	r24, Y+6	; 0x06
    2a52:	9f 81       	ldd	r25, Y+7	; 0x07
    2a54:	01 97       	sbiw	r24, 0x01	; 1
    2a56:	9f 83       	std	Y+7, r25	; 0x07
    2a58:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2a5a:	8e 81       	ldd	r24, Y+6	; 0x06
    2a5c:	9f 81       	ldd	r25, Y+7	; 0x07
    2a5e:	00 97       	sbiw	r24, 0x00	; 0
    2a60:	69 f7       	brne	.-38     	; 0x2a3c <LCD_vidSendCmd+0x152>
    2a62:	24 c0       	rjmp	.+72     	; 0x2aac <LCD_vidSendCmd+0x1c2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2a64:	68 85       	ldd	r22, Y+8	; 0x08
    2a66:	79 85       	ldd	r23, Y+9	; 0x09
    2a68:	8a 85       	ldd	r24, Y+10	; 0x0a
    2a6a:	9b 85       	ldd	r25, Y+11	; 0x0b
    2a6c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2a70:	dc 01       	movw	r26, r24
    2a72:	cb 01       	movw	r24, r22
    2a74:	9f 83       	std	Y+7, r25	; 0x07
    2a76:	8e 83       	std	Y+6, r24	; 0x06
    2a78:	8e 81       	ldd	r24, Y+6	; 0x06
    2a7a:	9f 81       	ldd	r25, Y+7	; 0x07
    2a7c:	9b 83       	std	Y+3, r25	; 0x03
    2a7e:	8a 83       	std	Y+2, r24	; 0x02
    2a80:	8a 81       	ldd	r24, Y+2	; 0x02
    2a82:	9b 81       	ldd	r25, Y+3	; 0x03
    2a84:	01 97       	sbiw	r24, 0x01	; 1
    2a86:	f1 f7       	brne	.-4      	; 0x2a84 <LCD_vidSendCmd+0x19a>
    2a88:	9b 83       	std	Y+3, r25	; 0x03
    2a8a:	8a 83       	std	Y+2, r24	; 0x02
    2a8c:	0f c0       	rjmp	.+30     	; 0x2aac <LCD_vidSendCmd+0x1c2>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    2a8e:	69 89       	ldd	r22, Y+17	; 0x11
    2a90:	7a 89       	ldd	r23, Y+18	; 0x12
    2a92:	8b 89       	ldd	r24, Y+19	; 0x13
    2a94:	9c 89       	ldd	r25, Y+20	; 0x14
    2a96:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2a9a:	dc 01       	movw	r26, r24
    2a9c:	cb 01       	movw	r24, r22
    2a9e:	88 8b       	std	Y+16, r24	; 0x10
    2aa0:	88 89       	ldd	r24, Y+16	; 0x10
    2aa2:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    2aa4:	89 81       	ldd	r24, Y+1	; 0x01
    2aa6:	8a 95       	dec	r24
    2aa8:	f1 f7       	brne	.-4      	; 0x2aa6 <LCD_vidSendCmd+0x1bc>
    2aaa:	89 83       	std	Y+1, r24	; 0x01
#elif LCD_MODE == FOUR_BITS

#else
#error "Wrong Configuration !"
#endif
}
    2aac:	69 96       	adiw	r28, 0x19	; 25
    2aae:	0f b6       	in	r0, 0x3f	; 63
    2ab0:	f8 94       	cli
    2ab2:	de bf       	out	0x3e, r29	; 62
    2ab4:	0f be       	out	0x3f, r0	; 63
    2ab6:	cd bf       	out	0x3d, r28	; 61
    2ab8:	cf 91       	pop	r28
    2aba:	df 91       	pop	r29
    2abc:	08 95       	ret

00002abe <LCD_vidWriteChar>:
//function to send data
void LCD_vidWriteChar(u8 Copy_u8Char){
    2abe:	df 93       	push	r29
    2ac0:	cf 93       	push	r28
    2ac2:	cd b7       	in	r28, 0x3d	; 61
    2ac4:	de b7       	in	r29, 0x3e	; 62
    2ac6:	69 97       	sbiw	r28, 0x19	; 25
    2ac8:	0f b6       	in	r0, 0x3f	; 63
    2aca:	f8 94       	cli
    2acc:	de bf       	out	0x3e, r29	; 62
    2ace:	0f be       	out	0x3f, r0	; 63
    2ad0:	cd bf       	out	0x3d, r28	; 61
    2ad2:	89 8f       	std	Y+25, r24	; 0x19
	DIO_u8setPinVal(RS_PORT, RS_PIN, DIO_HIGH);
    2ad4:	81 e0       	ldi	r24, 0x01	; 1
    2ad6:	62 e0       	ldi	r22, 0x02	; 2
    2ad8:	41 e0       	ldi	r20, 0x01	; 1
    2ada:	0e 94 ae 0d 	call	0x1b5c	; 0x1b5c <DIO_u8setPinVal>
	DIO_u8setPinVal(RW_PORT, RW_PIN, DIO_LOW);
    2ade:	81 e0       	ldi	r24, 0x01	; 1
    2ae0:	61 e0       	ldi	r22, 0x01	; 1
    2ae2:	40 e0       	ldi	r20, 0x00	; 0
    2ae4:	0e 94 ae 0d 	call	0x1b5c	; 0x1b5c <DIO_u8setPinVal>

#if  LCD_MODE == EIGHT_BITS
	DIO_u8setPinVal(E_PORT, E_PIN, DIO_HIGH);
    2ae8:	81 e0       	ldi	r24, 0x01	; 1
    2aea:	60 e0       	ldi	r22, 0x00	; 0
    2aec:	41 e0       	ldi	r20, 0x01	; 1
    2aee:	0e 94 ae 0d 	call	0x1b5c	; 0x1b5c <DIO_u8setPinVal>
	DIO_u8setPortVal(LCD_DATA_PORT, Copy_u8Char);
    2af2:	82 e0       	ldi	r24, 0x02	; 2
    2af4:	69 8d       	ldd	r22, Y+25	; 0x19
    2af6:	0e 94 02 0c 	call	0x1804	; 0x1804 <DIO_u8setPortVal>
	DIO_u8setPinVal(E_PORT, E_PIN, DIO_LOW);
    2afa:	81 e0       	ldi	r24, 0x01	; 1
    2afc:	60 e0       	ldi	r22, 0x00	; 0
    2afe:	40 e0       	ldi	r20, 0x00	; 0
    2b00:	0e 94 ae 0d 	call	0x1b5c	; 0x1b5c <DIO_u8setPinVal>
    2b04:	80 e0       	ldi	r24, 0x00	; 0
    2b06:	90 e0       	ldi	r25, 0x00	; 0
    2b08:	a0 e8       	ldi	r26, 0x80	; 128
    2b0a:	bf e3       	ldi	r27, 0x3F	; 63
    2b0c:	8d 8b       	std	Y+21, r24	; 0x15
    2b0e:	9e 8b       	std	Y+22, r25	; 0x16
    2b10:	af 8b       	std	Y+23, r26	; 0x17
    2b12:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    2b14:	6d 89       	ldd	r22, Y+21	; 0x15
    2b16:	7e 89       	ldd	r23, Y+22	; 0x16
    2b18:	8f 89       	ldd	r24, Y+23	; 0x17
    2b1a:	98 8d       	ldd	r25, Y+24	; 0x18
    2b1c:	2b ea       	ldi	r18, 0xAB	; 171
    2b1e:	3a ea       	ldi	r19, 0xAA	; 170
    2b20:	4a e2       	ldi	r20, 0x2A	; 42
    2b22:	50 e4       	ldi	r21, 0x40	; 64
    2b24:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b28:	dc 01       	movw	r26, r24
    2b2a:	cb 01       	movw	r24, r22
    2b2c:	89 8b       	std	Y+17, r24	; 0x11
    2b2e:	9a 8b       	std	Y+18, r25	; 0x12
    2b30:	ab 8b       	std	Y+19, r26	; 0x13
    2b32:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    2b34:	69 89       	ldd	r22, Y+17	; 0x11
    2b36:	7a 89       	ldd	r23, Y+18	; 0x12
    2b38:	8b 89       	ldd	r24, Y+19	; 0x13
    2b3a:	9c 89       	ldd	r25, Y+20	; 0x14
    2b3c:	20 e0       	ldi	r18, 0x00	; 0
    2b3e:	30 e0       	ldi	r19, 0x00	; 0
    2b40:	40 e8       	ldi	r20, 0x80	; 128
    2b42:	5f e3       	ldi	r21, 0x3F	; 63
    2b44:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2b48:	88 23       	and	r24, r24
    2b4a:	1c f4       	brge	.+6      	; 0x2b52 <LCD_vidWriteChar+0x94>
		__ticks = 1;
    2b4c:	81 e0       	ldi	r24, 0x01	; 1
    2b4e:	88 8b       	std	Y+16, r24	; 0x10
    2b50:	91 c0       	rjmp	.+290    	; 0x2c74 <LCD_vidWriteChar+0x1b6>
	else if (__tmp > 255)
    2b52:	69 89       	ldd	r22, Y+17	; 0x11
    2b54:	7a 89       	ldd	r23, Y+18	; 0x12
    2b56:	8b 89       	ldd	r24, Y+19	; 0x13
    2b58:	9c 89       	ldd	r25, Y+20	; 0x14
    2b5a:	20 e0       	ldi	r18, 0x00	; 0
    2b5c:	30 e0       	ldi	r19, 0x00	; 0
    2b5e:	4f e7       	ldi	r20, 0x7F	; 127
    2b60:	53 e4       	ldi	r21, 0x43	; 67
    2b62:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2b66:	18 16       	cp	r1, r24
    2b68:	0c f0       	brlt	.+2      	; 0x2b6c <LCD_vidWriteChar+0xae>
    2b6a:	7b c0       	rjmp	.+246    	; 0x2c62 <LCD_vidWriteChar+0x1a4>
	{
		_delay_ms(__us / 1000.0);
    2b6c:	6d 89       	ldd	r22, Y+21	; 0x15
    2b6e:	7e 89       	ldd	r23, Y+22	; 0x16
    2b70:	8f 89       	ldd	r24, Y+23	; 0x17
    2b72:	98 8d       	ldd	r25, Y+24	; 0x18
    2b74:	20 e0       	ldi	r18, 0x00	; 0
    2b76:	30 e0       	ldi	r19, 0x00	; 0
    2b78:	4a e7       	ldi	r20, 0x7A	; 122
    2b7a:	54 e4       	ldi	r21, 0x44	; 68
    2b7c:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2b80:	dc 01       	movw	r26, r24
    2b82:	cb 01       	movw	r24, r22
    2b84:	8c 87       	std	Y+12, r24	; 0x0c
    2b86:	9d 87       	std	Y+13, r25	; 0x0d
    2b88:	ae 87       	std	Y+14, r26	; 0x0e
    2b8a:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2b8c:	6c 85       	ldd	r22, Y+12	; 0x0c
    2b8e:	7d 85       	ldd	r23, Y+13	; 0x0d
    2b90:	8e 85       	ldd	r24, Y+14	; 0x0e
    2b92:	9f 85       	ldd	r25, Y+15	; 0x0f
    2b94:	20 e0       	ldi	r18, 0x00	; 0
    2b96:	30 e0       	ldi	r19, 0x00	; 0
    2b98:	4a ef       	ldi	r20, 0xFA	; 250
    2b9a:	54 e4       	ldi	r21, 0x44	; 68
    2b9c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ba0:	dc 01       	movw	r26, r24
    2ba2:	cb 01       	movw	r24, r22
    2ba4:	88 87       	std	Y+8, r24	; 0x08
    2ba6:	99 87       	std	Y+9, r25	; 0x09
    2ba8:	aa 87       	std	Y+10, r26	; 0x0a
    2baa:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    2bac:	68 85       	ldd	r22, Y+8	; 0x08
    2bae:	79 85       	ldd	r23, Y+9	; 0x09
    2bb0:	8a 85       	ldd	r24, Y+10	; 0x0a
    2bb2:	9b 85       	ldd	r25, Y+11	; 0x0b
    2bb4:	20 e0       	ldi	r18, 0x00	; 0
    2bb6:	30 e0       	ldi	r19, 0x00	; 0
    2bb8:	40 e8       	ldi	r20, 0x80	; 128
    2bba:	5f e3       	ldi	r21, 0x3F	; 63
    2bbc:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2bc0:	88 23       	and	r24, r24
    2bc2:	2c f4       	brge	.+10     	; 0x2bce <LCD_vidWriteChar+0x110>
		__ticks = 1;
    2bc4:	81 e0       	ldi	r24, 0x01	; 1
    2bc6:	90 e0       	ldi	r25, 0x00	; 0
    2bc8:	9f 83       	std	Y+7, r25	; 0x07
    2bca:	8e 83       	std	Y+6, r24	; 0x06
    2bcc:	3f c0       	rjmp	.+126    	; 0x2c4c <LCD_vidWriteChar+0x18e>
	else if (__tmp > 65535)
    2bce:	68 85       	ldd	r22, Y+8	; 0x08
    2bd0:	79 85       	ldd	r23, Y+9	; 0x09
    2bd2:	8a 85       	ldd	r24, Y+10	; 0x0a
    2bd4:	9b 85       	ldd	r25, Y+11	; 0x0b
    2bd6:	20 e0       	ldi	r18, 0x00	; 0
    2bd8:	3f ef       	ldi	r19, 0xFF	; 255
    2bda:	4f e7       	ldi	r20, 0x7F	; 127
    2bdc:	57 e4       	ldi	r21, 0x47	; 71
    2bde:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2be2:	18 16       	cp	r1, r24
    2be4:	4c f5       	brge	.+82     	; 0x2c38 <LCD_vidWriteChar+0x17a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2be6:	6c 85       	ldd	r22, Y+12	; 0x0c
    2be8:	7d 85       	ldd	r23, Y+13	; 0x0d
    2bea:	8e 85       	ldd	r24, Y+14	; 0x0e
    2bec:	9f 85       	ldd	r25, Y+15	; 0x0f
    2bee:	20 e0       	ldi	r18, 0x00	; 0
    2bf0:	30 e0       	ldi	r19, 0x00	; 0
    2bf2:	40 e2       	ldi	r20, 0x20	; 32
    2bf4:	51 e4       	ldi	r21, 0x41	; 65
    2bf6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2bfa:	dc 01       	movw	r26, r24
    2bfc:	cb 01       	movw	r24, r22
    2bfe:	bc 01       	movw	r22, r24
    2c00:	cd 01       	movw	r24, r26
    2c02:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c06:	dc 01       	movw	r26, r24
    2c08:	cb 01       	movw	r24, r22
    2c0a:	9f 83       	std	Y+7, r25	; 0x07
    2c0c:	8e 83       	std	Y+6, r24	; 0x06
    2c0e:	0f c0       	rjmp	.+30     	; 0x2c2e <LCD_vidWriteChar+0x170>
    2c10:	88 ec       	ldi	r24, 0xC8	; 200
    2c12:	90 e0       	ldi	r25, 0x00	; 0
    2c14:	9d 83       	std	Y+5, r25	; 0x05
    2c16:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2c18:	8c 81       	ldd	r24, Y+4	; 0x04
    2c1a:	9d 81       	ldd	r25, Y+5	; 0x05
    2c1c:	01 97       	sbiw	r24, 0x01	; 1
    2c1e:	f1 f7       	brne	.-4      	; 0x2c1c <LCD_vidWriteChar+0x15e>
    2c20:	9d 83       	std	Y+5, r25	; 0x05
    2c22:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2c24:	8e 81       	ldd	r24, Y+6	; 0x06
    2c26:	9f 81       	ldd	r25, Y+7	; 0x07
    2c28:	01 97       	sbiw	r24, 0x01	; 1
    2c2a:	9f 83       	std	Y+7, r25	; 0x07
    2c2c:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2c2e:	8e 81       	ldd	r24, Y+6	; 0x06
    2c30:	9f 81       	ldd	r25, Y+7	; 0x07
    2c32:	00 97       	sbiw	r24, 0x00	; 0
    2c34:	69 f7       	brne	.-38     	; 0x2c10 <LCD_vidWriteChar+0x152>
    2c36:	24 c0       	rjmp	.+72     	; 0x2c80 <LCD_vidWriteChar+0x1c2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2c38:	68 85       	ldd	r22, Y+8	; 0x08
    2c3a:	79 85       	ldd	r23, Y+9	; 0x09
    2c3c:	8a 85       	ldd	r24, Y+10	; 0x0a
    2c3e:	9b 85       	ldd	r25, Y+11	; 0x0b
    2c40:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c44:	dc 01       	movw	r26, r24
    2c46:	cb 01       	movw	r24, r22
    2c48:	9f 83       	std	Y+7, r25	; 0x07
    2c4a:	8e 83       	std	Y+6, r24	; 0x06
    2c4c:	8e 81       	ldd	r24, Y+6	; 0x06
    2c4e:	9f 81       	ldd	r25, Y+7	; 0x07
    2c50:	9b 83       	std	Y+3, r25	; 0x03
    2c52:	8a 83       	std	Y+2, r24	; 0x02
    2c54:	8a 81       	ldd	r24, Y+2	; 0x02
    2c56:	9b 81       	ldd	r25, Y+3	; 0x03
    2c58:	01 97       	sbiw	r24, 0x01	; 1
    2c5a:	f1 f7       	brne	.-4      	; 0x2c58 <LCD_vidWriteChar+0x19a>
    2c5c:	9b 83       	std	Y+3, r25	; 0x03
    2c5e:	8a 83       	std	Y+2, r24	; 0x02
    2c60:	0f c0       	rjmp	.+30     	; 0x2c80 <LCD_vidWriteChar+0x1c2>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    2c62:	69 89       	ldd	r22, Y+17	; 0x11
    2c64:	7a 89       	ldd	r23, Y+18	; 0x12
    2c66:	8b 89       	ldd	r24, Y+19	; 0x13
    2c68:	9c 89       	ldd	r25, Y+20	; 0x14
    2c6a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c6e:	dc 01       	movw	r26, r24
    2c70:	cb 01       	movw	r24, r22
    2c72:	88 8b       	std	Y+16, r24	; 0x10
    2c74:	88 89       	ldd	r24, Y+16	; 0x10
    2c76:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    2c78:	89 81       	ldd	r24, Y+1	; 0x01
    2c7a:	8a 95       	dec	r24
    2c7c:	f1 f7       	brne	.-4      	; 0x2c7a <LCD_vidWriteChar+0x1bc>
    2c7e:	89 83       	std	Y+1, r24	; 0x01
#elif LCD_MODE == FOUR_BITS

#else
#error "Wrong Configuration !"
#endif
}
    2c80:	69 96       	adiw	r28, 0x19	; 25
    2c82:	0f b6       	in	r0, 0x3f	; 63
    2c84:	f8 94       	cli
    2c86:	de bf       	out	0x3e, r29	; 62
    2c88:	0f be       	out	0x3f, r0	; 63
    2c8a:	cd bf       	out	0x3d, r28	; 61
    2c8c:	cf 91       	pop	r28
    2c8e:	df 91       	pop	r29
    2c90:	08 95       	ret

00002c92 <LCD_vidClear>:

//function to clear the display
void LCD_vidClear(void){
    2c92:	df 93       	push	r29
    2c94:	cf 93       	push	r28
    2c96:	cd b7       	in	r28, 0x3d	; 61
    2c98:	de b7       	in	r29, 0x3e	; 62
    2c9a:	68 97       	sbiw	r28, 0x18	; 24
    2c9c:	0f b6       	in	r0, 0x3f	; 63
    2c9e:	f8 94       	cli
    2ca0:	de bf       	out	0x3e, r29	; 62
    2ca2:	0f be       	out	0x3f, r0	; 63
    2ca4:	cd bf       	out	0x3d, r28	; 61
	LCD_vidSendCmd(DISPLAY_CLEAR);
    2ca6:	81 e0       	ldi	r24, 0x01	; 1
    2ca8:	0e 94 75 14 	call	0x28ea	; 0x28ea <LCD_vidSendCmd>
    2cac:	80 e0       	ldi	r24, 0x00	; 0
    2cae:	90 e0       	ldi	r25, 0x00	; 0
    2cb0:	a8 ec       	ldi	r26, 0xC8	; 200
    2cb2:	b2 e4       	ldi	r27, 0x42	; 66
    2cb4:	8d 8b       	std	Y+21, r24	; 0x15
    2cb6:	9e 8b       	std	Y+22, r25	; 0x16
    2cb8:	af 8b       	std	Y+23, r26	; 0x17
    2cba:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    2cbc:	6d 89       	ldd	r22, Y+21	; 0x15
    2cbe:	7e 89       	ldd	r23, Y+22	; 0x16
    2cc0:	8f 89       	ldd	r24, Y+23	; 0x17
    2cc2:	98 8d       	ldd	r25, Y+24	; 0x18
    2cc4:	2b ea       	ldi	r18, 0xAB	; 171
    2cc6:	3a ea       	ldi	r19, 0xAA	; 170
    2cc8:	4a e2       	ldi	r20, 0x2A	; 42
    2cca:	50 e4       	ldi	r21, 0x40	; 64
    2ccc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2cd0:	dc 01       	movw	r26, r24
    2cd2:	cb 01       	movw	r24, r22
    2cd4:	89 8b       	std	Y+17, r24	; 0x11
    2cd6:	9a 8b       	std	Y+18, r25	; 0x12
    2cd8:	ab 8b       	std	Y+19, r26	; 0x13
    2cda:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    2cdc:	69 89       	ldd	r22, Y+17	; 0x11
    2cde:	7a 89       	ldd	r23, Y+18	; 0x12
    2ce0:	8b 89       	ldd	r24, Y+19	; 0x13
    2ce2:	9c 89       	ldd	r25, Y+20	; 0x14
    2ce4:	20 e0       	ldi	r18, 0x00	; 0
    2ce6:	30 e0       	ldi	r19, 0x00	; 0
    2ce8:	40 e8       	ldi	r20, 0x80	; 128
    2cea:	5f e3       	ldi	r21, 0x3F	; 63
    2cec:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2cf0:	88 23       	and	r24, r24
    2cf2:	1c f4       	brge	.+6      	; 0x2cfa <LCD_vidClear+0x68>
		__ticks = 1;
    2cf4:	81 e0       	ldi	r24, 0x01	; 1
    2cf6:	88 8b       	std	Y+16, r24	; 0x10
    2cf8:	91 c0       	rjmp	.+290    	; 0x2e1c <LCD_vidClear+0x18a>
	else if (__tmp > 255)
    2cfa:	69 89       	ldd	r22, Y+17	; 0x11
    2cfc:	7a 89       	ldd	r23, Y+18	; 0x12
    2cfe:	8b 89       	ldd	r24, Y+19	; 0x13
    2d00:	9c 89       	ldd	r25, Y+20	; 0x14
    2d02:	20 e0       	ldi	r18, 0x00	; 0
    2d04:	30 e0       	ldi	r19, 0x00	; 0
    2d06:	4f e7       	ldi	r20, 0x7F	; 127
    2d08:	53 e4       	ldi	r21, 0x43	; 67
    2d0a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2d0e:	18 16       	cp	r1, r24
    2d10:	0c f0       	brlt	.+2      	; 0x2d14 <LCD_vidClear+0x82>
    2d12:	7b c0       	rjmp	.+246    	; 0x2e0a <LCD_vidClear+0x178>
	{
		_delay_ms(__us / 1000.0);
    2d14:	6d 89       	ldd	r22, Y+21	; 0x15
    2d16:	7e 89       	ldd	r23, Y+22	; 0x16
    2d18:	8f 89       	ldd	r24, Y+23	; 0x17
    2d1a:	98 8d       	ldd	r25, Y+24	; 0x18
    2d1c:	20 e0       	ldi	r18, 0x00	; 0
    2d1e:	30 e0       	ldi	r19, 0x00	; 0
    2d20:	4a e7       	ldi	r20, 0x7A	; 122
    2d22:	54 e4       	ldi	r21, 0x44	; 68
    2d24:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2d28:	dc 01       	movw	r26, r24
    2d2a:	cb 01       	movw	r24, r22
    2d2c:	8c 87       	std	Y+12, r24	; 0x0c
    2d2e:	9d 87       	std	Y+13, r25	; 0x0d
    2d30:	ae 87       	std	Y+14, r26	; 0x0e
    2d32:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2d34:	6c 85       	ldd	r22, Y+12	; 0x0c
    2d36:	7d 85       	ldd	r23, Y+13	; 0x0d
    2d38:	8e 85       	ldd	r24, Y+14	; 0x0e
    2d3a:	9f 85       	ldd	r25, Y+15	; 0x0f
    2d3c:	20 e0       	ldi	r18, 0x00	; 0
    2d3e:	30 e0       	ldi	r19, 0x00	; 0
    2d40:	4a ef       	ldi	r20, 0xFA	; 250
    2d42:	54 e4       	ldi	r21, 0x44	; 68
    2d44:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2d48:	dc 01       	movw	r26, r24
    2d4a:	cb 01       	movw	r24, r22
    2d4c:	88 87       	std	Y+8, r24	; 0x08
    2d4e:	99 87       	std	Y+9, r25	; 0x09
    2d50:	aa 87       	std	Y+10, r26	; 0x0a
    2d52:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    2d54:	68 85       	ldd	r22, Y+8	; 0x08
    2d56:	79 85       	ldd	r23, Y+9	; 0x09
    2d58:	8a 85       	ldd	r24, Y+10	; 0x0a
    2d5a:	9b 85       	ldd	r25, Y+11	; 0x0b
    2d5c:	20 e0       	ldi	r18, 0x00	; 0
    2d5e:	30 e0       	ldi	r19, 0x00	; 0
    2d60:	40 e8       	ldi	r20, 0x80	; 128
    2d62:	5f e3       	ldi	r21, 0x3F	; 63
    2d64:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2d68:	88 23       	and	r24, r24
    2d6a:	2c f4       	brge	.+10     	; 0x2d76 <LCD_vidClear+0xe4>
		__ticks = 1;
    2d6c:	81 e0       	ldi	r24, 0x01	; 1
    2d6e:	90 e0       	ldi	r25, 0x00	; 0
    2d70:	9f 83       	std	Y+7, r25	; 0x07
    2d72:	8e 83       	std	Y+6, r24	; 0x06
    2d74:	3f c0       	rjmp	.+126    	; 0x2df4 <LCD_vidClear+0x162>
	else if (__tmp > 65535)
    2d76:	68 85       	ldd	r22, Y+8	; 0x08
    2d78:	79 85       	ldd	r23, Y+9	; 0x09
    2d7a:	8a 85       	ldd	r24, Y+10	; 0x0a
    2d7c:	9b 85       	ldd	r25, Y+11	; 0x0b
    2d7e:	20 e0       	ldi	r18, 0x00	; 0
    2d80:	3f ef       	ldi	r19, 0xFF	; 255
    2d82:	4f e7       	ldi	r20, 0x7F	; 127
    2d84:	57 e4       	ldi	r21, 0x47	; 71
    2d86:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2d8a:	18 16       	cp	r1, r24
    2d8c:	4c f5       	brge	.+82     	; 0x2de0 <LCD_vidClear+0x14e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2d8e:	6c 85       	ldd	r22, Y+12	; 0x0c
    2d90:	7d 85       	ldd	r23, Y+13	; 0x0d
    2d92:	8e 85       	ldd	r24, Y+14	; 0x0e
    2d94:	9f 85       	ldd	r25, Y+15	; 0x0f
    2d96:	20 e0       	ldi	r18, 0x00	; 0
    2d98:	30 e0       	ldi	r19, 0x00	; 0
    2d9a:	40 e2       	ldi	r20, 0x20	; 32
    2d9c:	51 e4       	ldi	r21, 0x41	; 65
    2d9e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2da2:	dc 01       	movw	r26, r24
    2da4:	cb 01       	movw	r24, r22
    2da6:	bc 01       	movw	r22, r24
    2da8:	cd 01       	movw	r24, r26
    2daa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2dae:	dc 01       	movw	r26, r24
    2db0:	cb 01       	movw	r24, r22
    2db2:	9f 83       	std	Y+7, r25	; 0x07
    2db4:	8e 83       	std	Y+6, r24	; 0x06
    2db6:	0f c0       	rjmp	.+30     	; 0x2dd6 <LCD_vidClear+0x144>
    2db8:	88 ec       	ldi	r24, 0xC8	; 200
    2dba:	90 e0       	ldi	r25, 0x00	; 0
    2dbc:	9d 83       	std	Y+5, r25	; 0x05
    2dbe:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2dc0:	8c 81       	ldd	r24, Y+4	; 0x04
    2dc2:	9d 81       	ldd	r25, Y+5	; 0x05
    2dc4:	01 97       	sbiw	r24, 0x01	; 1
    2dc6:	f1 f7       	brne	.-4      	; 0x2dc4 <LCD_vidClear+0x132>
    2dc8:	9d 83       	std	Y+5, r25	; 0x05
    2dca:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2dcc:	8e 81       	ldd	r24, Y+6	; 0x06
    2dce:	9f 81       	ldd	r25, Y+7	; 0x07
    2dd0:	01 97       	sbiw	r24, 0x01	; 1
    2dd2:	9f 83       	std	Y+7, r25	; 0x07
    2dd4:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2dd6:	8e 81       	ldd	r24, Y+6	; 0x06
    2dd8:	9f 81       	ldd	r25, Y+7	; 0x07
    2dda:	00 97       	sbiw	r24, 0x00	; 0
    2ddc:	69 f7       	brne	.-38     	; 0x2db8 <LCD_vidClear+0x126>
    2dde:	24 c0       	rjmp	.+72     	; 0x2e28 <LCD_vidClear+0x196>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2de0:	68 85       	ldd	r22, Y+8	; 0x08
    2de2:	79 85       	ldd	r23, Y+9	; 0x09
    2de4:	8a 85       	ldd	r24, Y+10	; 0x0a
    2de6:	9b 85       	ldd	r25, Y+11	; 0x0b
    2de8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2dec:	dc 01       	movw	r26, r24
    2dee:	cb 01       	movw	r24, r22
    2df0:	9f 83       	std	Y+7, r25	; 0x07
    2df2:	8e 83       	std	Y+6, r24	; 0x06
    2df4:	8e 81       	ldd	r24, Y+6	; 0x06
    2df6:	9f 81       	ldd	r25, Y+7	; 0x07
    2df8:	9b 83       	std	Y+3, r25	; 0x03
    2dfa:	8a 83       	std	Y+2, r24	; 0x02
    2dfc:	8a 81       	ldd	r24, Y+2	; 0x02
    2dfe:	9b 81       	ldd	r25, Y+3	; 0x03
    2e00:	01 97       	sbiw	r24, 0x01	; 1
    2e02:	f1 f7       	brne	.-4      	; 0x2e00 <LCD_vidClear+0x16e>
    2e04:	9b 83       	std	Y+3, r25	; 0x03
    2e06:	8a 83       	std	Y+2, r24	; 0x02
    2e08:	0f c0       	rjmp	.+30     	; 0x2e28 <LCD_vidClear+0x196>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    2e0a:	69 89       	ldd	r22, Y+17	; 0x11
    2e0c:	7a 89       	ldd	r23, Y+18	; 0x12
    2e0e:	8b 89       	ldd	r24, Y+19	; 0x13
    2e10:	9c 89       	ldd	r25, Y+20	; 0x14
    2e12:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e16:	dc 01       	movw	r26, r24
    2e18:	cb 01       	movw	r24, r22
    2e1a:	88 8b       	std	Y+16, r24	; 0x10
    2e1c:	88 89       	ldd	r24, Y+16	; 0x10
    2e1e:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    2e20:	89 81       	ldd	r24, Y+1	; 0x01
    2e22:	8a 95       	dec	r24
    2e24:	f1 f7       	brne	.-4      	; 0x2e22 <LCD_vidClear+0x190>
    2e26:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(100);								//delay to force the next instructions to wait until the clear ins is executed
}
    2e28:	68 96       	adiw	r28, 0x18	; 24
    2e2a:	0f b6       	in	r0, 0x3f	; 63
    2e2c:	f8 94       	cli
    2e2e:	de bf       	out	0x3e, r29	; 62
    2e30:	0f be       	out	0x3f, r0	; 63
    2e32:	cd bf       	out	0x3d, r28	; 61
    2e34:	cf 91       	pop	r28
    2e36:	df 91       	pop	r29
    2e38:	08 95       	ret

00002e3a <LCD_u8Goto>:

//function to go to specific segment
u8 LCD_u8Goto(u8 Copy_u8Row, u8 Copy_u8Col){
    2e3a:	df 93       	push	r29
    2e3c:	cf 93       	push	r28
    2e3e:	00 d0       	rcall	.+0      	; 0x2e40 <LCD_u8Goto+0x6>
    2e40:	00 d0       	rcall	.+0      	; 0x2e42 <LCD_u8Goto+0x8>
    2e42:	00 d0       	rcall	.+0      	; 0x2e44 <LCD_u8Goto+0xa>
    2e44:	cd b7       	in	r28, 0x3d	; 61
    2e46:	de b7       	in	r29, 0x3e	; 62
    2e48:	8b 83       	std	Y+3, r24	; 0x03
    2e4a:	6c 83       	std	Y+4, r22	; 0x04
	u8 local_u8ErrorStatus = RT_OK;
    2e4c:	81 e0       	ldi	r24, 0x01	; 1
    2e4e:	8a 83       	std	Y+2, r24	; 0x02
	u8 local_u8Set_DDRAM_Address = SET_DDRAM_ADDRESS;
    2e50:	80 e8       	ldi	r24, 0x80	; 128
    2e52:	89 83       	std	Y+1, r24	; 0x01

	switch(Copy_u8Row){
    2e54:	8b 81       	ldd	r24, Y+3	; 0x03
    2e56:	28 2f       	mov	r18, r24
    2e58:	30 e0       	ldi	r19, 0x00	; 0
    2e5a:	3e 83       	std	Y+6, r19	; 0x06
    2e5c:	2d 83       	std	Y+5, r18	; 0x05
    2e5e:	8d 81       	ldd	r24, Y+5	; 0x05
    2e60:	9e 81       	ldd	r25, Y+6	; 0x06
    2e62:	81 30       	cpi	r24, 0x01	; 1
    2e64:	91 05       	cpc	r25, r1
    2e66:	31 f0       	breq	.+12     	; 0x2e74 <LCD_u8Goto+0x3a>
    2e68:	2d 81       	ldd	r18, Y+5	; 0x05
    2e6a:	3e 81       	ldd	r19, Y+6	; 0x06
    2e6c:	22 30       	cpi	r18, 0x02	; 2
    2e6e:	31 05       	cpc	r19, r1
    2e70:	81 f0       	breq	.+32     	; 0x2e92 <LCD_u8Goto+0x58>
    2e72:	1e c0       	rjmp	.+60     	; 0x2eb0 <LCD_u8Goto+0x76>
	case 1:
		if(Copy_u8Col <= 64){
    2e74:	8c 81       	ldd	r24, Y+4	; 0x04
    2e76:	81 34       	cpi	r24, 0x41	; 65
    2e78:	48 f4       	brcc	.+18     	; 0x2e8c <LCD_u8Goto+0x52>
			local_u8Set_DDRAM_Address += (Copy_u8Col - 1);
    2e7a:	9c 81       	ldd	r25, Y+4	; 0x04
    2e7c:	89 81       	ldd	r24, Y+1	; 0x01
    2e7e:	89 0f       	add	r24, r25
    2e80:	81 50       	subi	r24, 0x01	; 1
    2e82:	89 83       	std	Y+1, r24	; 0x01
			LCD_vidSendCmd(local_u8Set_DDRAM_Address);
    2e84:	89 81       	ldd	r24, Y+1	; 0x01
    2e86:	0e 94 75 14 	call	0x28ea	; 0x28ea <LCD_vidSendCmd>
    2e8a:	14 c0       	rjmp	.+40     	; 0x2eb4 <LCD_u8Goto+0x7a>
		}else{
			local_u8ErrorStatus = RT_WRONG_COLUMN_NUMBER;
    2e8c:	82 e0       	ldi	r24, 0x02	; 2
    2e8e:	8a 83       	std	Y+2, r24	; 0x02
    2e90:	11 c0       	rjmp	.+34     	; 0x2eb4 <LCD_u8Goto+0x7a>
		}
		break;
	case 2:
		if(Copy_u8Col <= 16){
    2e92:	8c 81       	ldd	r24, Y+4	; 0x04
    2e94:	81 31       	cpi	r24, 0x11	; 17
    2e96:	48 f4       	brcc	.+18     	; 0x2eaa <LCD_u8Goto+0x70>
			local_u8Set_DDRAM_Address += (64 + (Copy_u8Col-1));
    2e98:	9c 81       	ldd	r25, Y+4	; 0x04
    2e9a:	89 81       	ldd	r24, Y+1	; 0x01
    2e9c:	89 0f       	add	r24, r25
    2e9e:	81 5c       	subi	r24, 0xC1	; 193
    2ea0:	89 83       	std	Y+1, r24	; 0x01
			LCD_vidSendCmd(local_u8Set_DDRAM_Address);
    2ea2:	89 81       	ldd	r24, Y+1	; 0x01
    2ea4:	0e 94 75 14 	call	0x28ea	; 0x28ea <LCD_vidSendCmd>
    2ea8:	05 c0       	rjmp	.+10     	; 0x2eb4 <LCD_u8Goto+0x7a>
		}else{
			local_u8ErrorStatus = RT_WRONG_COLUMN_NUMBER;
    2eaa:	82 e0       	ldi	r24, 0x02	; 2
    2eac:	8a 83       	std	Y+2, r24	; 0x02
    2eae:	02 c0       	rjmp	.+4      	; 0x2eb4 <LCD_u8Goto+0x7a>
		}
		break;
	default:
		local_u8ErrorStatus = RT_WRONG_ROW_NUMBER;
    2eb0:	83 e0       	ldi	r24, 0x03	; 3
    2eb2:	8a 83       	std	Y+2, r24	; 0x02
	}

	return local_u8ErrorStatus;
    2eb4:	8a 81       	ldd	r24, Y+2	; 0x02
}
    2eb6:	26 96       	adiw	r28, 0x06	; 6
    2eb8:	0f b6       	in	r0, 0x3f	; 63
    2eba:	f8 94       	cli
    2ebc:	de bf       	out	0x3e, r29	; 62
    2ebe:	0f be       	out	0x3f, r0	; 63
    2ec0:	cd bf       	out	0x3d, r28	; 61
    2ec2:	cf 91       	pop	r28
    2ec4:	df 91       	pop	r29
    2ec6:	08 95       	ret

00002ec8 <LCD_vidSendString>:

//function to send string
void LCD_vidSendString(u8 * Copy_u8CharPtr){
    2ec8:	df 93       	push	r29
    2eca:	cf 93       	push	r28
    2ecc:	00 d0       	rcall	.+0      	; 0x2ece <LCD_vidSendString+0x6>
    2ece:	0f 92       	push	r0
    2ed0:	cd b7       	in	r28, 0x3d	; 61
    2ed2:	de b7       	in	r29, 0x3e	; 62
    2ed4:	9b 83       	std	Y+3, r25	; 0x03
    2ed6:	8a 83       	std	Y+2, r24	; 0x02
	u8 i =0;
    2ed8:	19 82       	std	Y+1, r1	; 0x01
    2eda:	0e c0       	rjmp	.+28     	; 0x2ef8 <LCD_vidSendString+0x30>
	while(*(Copy_u8CharPtr + i) != '\0'){
		LCD_vidWriteChar(* (Copy_u8CharPtr + i));
    2edc:	89 81       	ldd	r24, Y+1	; 0x01
    2ede:	28 2f       	mov	r18, r24
    2ee0:	30 e0       	ldi	r19, 0x00	; 0
    2ee2:	8a 81       	ldd	r24, Y+2	; 0x02
    2ee4:	9b 81       	ldd	r25, Y+3	; 0x03
    2ee6:	fc 01       	movw	r30, r24
    2ee8:	e2 0f       	add	r30, r18
    2eea:	f3 1f       	adc	r31, r19
    2eec:	80 81       	ld	r24, Z
    2eee:	0e 94 5f 15 	call	0x2abe	; 0x2abe <LCD_vidWriteChar>
		i++;
    2ef2:	89 81       	ldd	r24, Y+1	; 0x01
    2ef4:	8f 5f       	subi	r24, 0xFF	; 255
    2ef6:	89 83       	std	Y+1, r24	; 0x01
}

//function to send string
void LCD_vidSendString(u8 * Copy_u8CharPtr){
	u8 i =0;
	while(*(Copy_u8CharPtr + i) != '\0'){
    2ef8:	89 81       	ldd	r24, Y+1	; 0x01
    2efa:	28 2f       	mov	r18, r24
    2efc:	30 e0       	ldi	r19, 0x00	; 0
    2efe:	8a 81       	ldd	r24, Y+2	; 0x02
    2f00:	9b 81       	ldd	r25, Y+3	; 0x03
    2f02:	fc 01       	movw	r30, r24
    2f04:	e2 0f       	add	r30, r18
    2f06:	f3 1f       	adc	r31, r19
    2f08:	80 81       	ld	r24, Z
    2f0a:	88 23       	and	r24, r24
    2f0c:	39 f7       	brne	.-50     	; 0x2edc <LCD_vidSendString+0x14>
		LCD_vidWriteChar(* (Copy_u8CharPtr + i));
		i++;
	}
}
    2f0e:	0f 90       	pop	r0
    2f10:	0f 90       	pop	r0
    2f12:	0f 90       	pop	r0
    2f14:	cf 91       	pop	r28
    2f16:	df 91       	pop	r29
    2f18:	08 95       	ret

00002f1a <LCD_vidSendInt>:

//function to display integers
void LCD_vidSendInt(u32 Copy_u32IntNumber){
    2f1a:	df 93       	push	r29
    2f1c:	cf 93       	push	r28
    2f1e:	00 d0       	rcall	.+0      	; 0x2f20 <LCD_vidSendInt+0x6>
    2f20:	00 d0       	rcall	.+0      	; 0x2f22 <LCD_vidSendInt+0x8>
    2f22:	00 d0       	rcall	.+0      	; 0x2f24 <LCD_vidSendInt+0xa>
    2f24:	cd b7       	in	r28, 0x3d	; 61
    2f26:	de b7       	in	r29, 0x3e	; 62
    2f28:	9e 83       	std	Y+6, r25	; 0x06
    2f2a:	8d 83       	std	Y+5, r24	; 0x05
	if(Copy_u32IntNumber != 0){
    2f2c:	8d 81       	ldd	r24, Y+5	; 0x05
    2f2e:	9e 81       	ldd	r25, Y+6	; 0x06
    2f30:	00 97       	sbiw	r24, 0x00	; 0
    2f32:	09 f4       	brne	.+2      	; 0x2f36 <LCD_vidSendInt+0x1c>
    2f34:	5a c0       	rjmp	.+180    	; 0x2fea <LCD_vidSendInt+0xd0>
		u32 local_u32NewNumber = 0;
    2f36:	1c 82       	std	Y+4, r1	; 0x04
    2f38:	1b 82       	std	Y+3, r1	; 0x03
		u8 local_u8NewDigit = 0;
    2f3a:	1a 82       	std	Y+2, r1	; 0x02
		u8 counter = 0;
    2f3c:	19 82       	std	Y+1, r1	; 0x01
    2f3e:	28 c0       	rjmp	.+80     	; 0x2f90 <LCD_vidSendInt+0x76>
		while(Copy_u32IntNumber !=0){
			local_u8NewDigit = Copy_u32IntNumber % 10;
    2f40:	8d 81       	ldd	r24, Y+5	; 0x05
    2f42:	9e 81       	ldd	r25, Y+6	; 0x06
    2f44:	2a e0       	ldi	r18, 0x0A	; 10
    2f46:	30 e0       	ldi	r19, 0x00	; 0
    2f48:	b9 01       	movw	r22, r18
    2f4a:	0e 94 06 1a 	call	0x340c	; 0x340c <__udivmodhi4>
    2f4e:	8a 83       	std	Y+2, r24	; 0x02
			local_u32NewNumber = (local_u32NewNumber * 10) + local_u8NewDigit;
    2f50:	8b 81       	ldd	r24, Y+3	; 0x03
    2f52:	9c 81       	ldd	r25, Y+4	; 0x04
    2f54:	9c 01       	movw	r18, r24
    2f56:	22 0f       	add	r18, r18
    2f58:	33 1f       	adc	r19, r19
    2f5a:	c9 01       	movw	r24, r18
    2f5c:	88 0f       	add	r24, r24
    2f5e:	99 1f       	adc	r25, r25
    2f60:	88 0f       	add	r24, r24
    2f62:	99 1f       	adc	r25, r25
    2f64:	28 0f       	add	r18, r24
    2f66:	39 1f       	adc	r19, r25
    2f68:	8a 81       	ldd	r24, Y+2	; 0x02
    2f6a:	88 2f       	mov	r24, r24
    2f6c:	90 e0       	ldi	r25, 0x00	; 0
    2f6e:	82 0f       	add	r24, r18
    2f70:	93 1f       	adc	r25, r19
    2f72:	9c 83       	std	Y+4, r25	; 0x04
    2f74:	8b 83       	std	Y+3, r24	; 0x03
			Copy_u32IntNumber /= 10;
    2f76:	8d 81       	ldd	r24, Y+5	; 0x05
    2f78:	9e 81       	ldd	r25, Y+6	; 0x06
    2f7a:	2a e0       	ldi	r18, 0x0A	; 10
    2f7c:	30 e0       	ldi	r19, 0x00	; 0
    2f7e:	b9 01       	movw	r22, r18
    2f80:	0e 94 06 1a 	call	0x340c	; 0x340c <__udivmodhi4>
    2f84:	cb 01       	movw	r24, r22
    2f86:	9e 83       	std	Y+6, r25	; 0x06
    2f88:	8d 83       	std	Y+5, r24	; 0x05
			counter++;
    2f8a:	89 81       	ldd	r24, Y+1	; 0x01
    2f8c:	8f 5f       	subi	r24, 0xFF	; 255
    2f8e:	89 83       	std	Y+1, r24	; 0x01
void LCD_vidSendInt(u32 Copy_u32IntNumber){
	if(Copy_u32IntNumber != 0){
		u32 local_u32NewNumber = 0;
		u8 local_u8NewDigit = 0;
		u8 counter = 0;
		while(Copy_u32IntNumber !=0){
    2f90:	8d 81       	ldd	r24, Y+5	; 0x05
    2f92:	9e 81       	ldd	r25, Y+6	; 0x06
    2f94:	00 97       	sbiw	r24, 0x00	; 0
    2f96:	a1 f6       	brne	.-88     	; 0x2f40 <LCD_vidSendInt+0x26>
    2f98:	19 c0       	rjmp	.+50     	; 0x2fcc <LCD_vidSendInt+0xb2>
			Copy_u32IntNumber /= 10;
			counter++;
		}

		while(local_u32NewNumber !=0 ){
			local_u8NewDigit = local_u32NewNumber % 10;
    2f9a:	8b 81       	ldd	r24, Y+3	; 0x03
    2f9c:	9c 81       	ldd	r25, Y+4	; 0x04
    2f9e:	2a e0       	ldi	r18, 0x0A	; 10
    2fa0:	30 e0       	ldi	r19, 0x00	; 0
    2fa2:	b9 01       	movw	r22, r18
    2fa4:	0e 94 06 1a 	call	0x340c	; 0x340c <__udivmodhi4>
    2fa8:	8a 83       	std	Y+2, r24	; 0x02
			local_u32NewNumber /= 10;
    2faa:	8b 81       	ldd	r24, Y+3	; 0x03
    2fac:	9c 81       	ldd	r25, Y+4	; 0x04
    2fae:	2a e0       	ldi	r18, 0x0A	; 10
    2fb0:	30 e0       	ldi	r19, 0x00	; 0
    2fb2:	b9 01       	movw	r22, r18
    2fb4:	0e 94 06 1a 	call	0x340c	; 0x340c <__udivmodhi4>
    2fb8:	cb 01       	movw	r24, r22
    2fba:	9c 83       	std	Y+4, r25	; 0x04
    2fbc:	8b 83       	std	Y+3, r24	; 0x03
			LCD_vidWriteChar('0' + local_u8NewDigit);
    2fbe:	8a 81       	ldd	r24, Y+2	; 0x02
    2fc0:	80 5d       	subi	r24, 0xD0	; 208
    2fc2:	0e 94 5f 15 	call	0x2abe	; 0x2abe <LCD_vidWriteChar>
			counter--;
    2fc6:	89 81       	ldd	r24, Y+1	; 0x01
    2fc8:	81 50       	subi	r24, 0x01	; 1
    2fca:	89 83       	std	Y+1, r24	; 0x01
			local_u32NewNumber = (local_u32NewNumber * 10) + local_u8NewDigit;
			Copy_u32IntNumber /= 10;
			counter++;
		}

		while(local_u32NewNumber !=0 ){
    2fcc:	8b 81       	ldd	r24, Y+3	; 0x03
    2fce:	9c 81       	ldd	r25, Y+4	; 0x04
    2fd0:	00 97       	sbiw	r24, 0x00	; 0
    2fd2:	19 f7       	brne	.-58     	; 0x2f9a <LCD_vidSendInt+0x80>
    2fd4:	06 c0       	rjmp	.+12     	; 0x2fe2 <LCD_vidSendInt+0xc8>
			LCD_vidWriteChar('0' + local_u8NewDigit);
			counter--;
		}

		while(counter !=0){
			LCD_vidWriteChar('0');
    2fd6:	80 e3       	ldi	r24, 0x30	; 48
    2fd8:	0e 94 5f 15 	call	0x2abe	; 0x2abe <LCD_vidWriteChar>
			counter--;
    2fdc:	89 81       	ldd	r24, Y+1	; 0x01
    2fde:	81 50       	subi	r24, 0x01	; 1
    2fe0:	89 83       	std	Y+1, r24	; 0x01
			local_u32NewNumber /= 10;
			LCD_vidWriteChar('0' + local_u8NewDigit);
			counter--;
		}

		while(counter !=0){
    2fe2:	89 81       	ldd	r24, Y+1	; 0x01
    2fe4:	88 23       	and	r24, r24
    2fe6:	b9 f7       	brne	.-18     	; 0x2fd6 <LCD_vidSendInt+0xbc>
    2fe8:	03 c0       	rjmp	.+6      	; 0x2ff0 <LCD_vidSendInt+0xd6>
			LCD_vidWriteChar('0');
			counter--;
		}
	}else{
		LCD_vidWriteChar('0');
    2fea:	80 e3       	ldi	r24, 0x30	; 48
    2fec:	0e 94 5f 15 	call	0x2abe	; 0x2abe <LCD_vidWriteChar>
	}

}
    2ff0:	26 96       	adiw	r28, 0x06	; 6
    2ff2:	0f b6       	in	r0, 0x3f	; 63
    2ff4:	f8 94       	cli
    2ff6:	de bf       	out	0x3e, r29	; 62
    2ff8:	0f be       	out	0x3f, r0	; 63
    2ffa:	cd bf       	out	0x3d, r28	; 61
    2ffc:	cf 91       	pop	r28
    2ffe:	df 91       	pop	r29
    3000:	08 95       	ret

00003002 <LCD_vidShiftDisplayRight>:

//function to shift right
void LCD_vidShiftDisplayRight(void){
    3002:	df 93       	push	r29
    3004:	cf 93       	push	r28
    3006:	0f 92       	push	r0
    3008:	cd b7       	in	r28, 0x3d	; 61
    300a:	de b7       	in	r29, 0x3e	; 62
	u8 local_u8ShiftDisplayRightCmd = SHIFT_ENTIRE_DISPLAY ;
    300c:	88 e1       	ldi	r24, 0x18	; 24
    300e:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(local_u8ShiftDisplayRightCmd, 2);
    3010:	89 81       	ldd	r24, Y+1	; 0x01
    3012:	84 60       	ori	r24, 0x04	; 4
    3014:	89 83       	std	Y+1, r24	; 0x01
	LCD_vidSendCmd(local_u8ShiftDisplayRightCmd);
    3016:	89 81       	ldd	r24, Y+1	; 0x01
    3018:	0e 94 75 14 	call	0x28ea	; 0x28ea <LCD_vidSendCmd>
}
    301c:	0f 90       	pop	r0
    301e:	cf 91       	pop	r28
    3020:	df 91       	pop	r29
    3022:	08 95       	ret

00003024 <LCD_vidShiftDisplayLeft>:

//function to shift left
void LCD_vidShiftDisplayLeft(void){
    3024:	df 93       	push	r29
    3026:	cf 93       	push	r28
    3028:	0f 92       	push	r0
    302a:	cd b7       	in	r28, 0x3d	; 61
    302c:	de b7       	in	r29, 0x3e	; 62
	u8 local_u8ShiftDisplayLeftCmd = SHIFT_ENTIRE_DISPLAY;
    302e:	88 e1       	ldi	r24, 0x18	; 24
    3030:	89 83       	std	Y+1, r24	; 0x01
	CLR_BIT(local_u8ShiftDisplayLeftCmd, 2);
    3032:	89 81       	ldd	r24, Y+1	; 0x01
    3034:	8b 7f       	andi	r24, 0xFB	; 251
    3036:	89 83       	std	Y+1, r24	; 0x01
	LCD_vidSendCmd(local_u8ShiftDisplayLeftCmd);
    3038:	89 81       	ldd	r24, Y+1	; 0x01
    303a:	0e 94 75 14 	call	0x28ea	; 0x28ea <LCD_vidSendCmd>
}
    303e:	0f 90       	pop	r0
    3040:	cf 91       	pop	r28
    3042:	df 91       	pop	r29
    3044:	08 95       	ret

00003046 <LCD_vidShiftCursorLeft>:

//function to shift the cursor left
void LCD_vidShiftCursorLeft(void){
    3046:	df 93       	push	r29
    3048:	cf 93       	push	r28
    304a:	0f 92       	push	r0
    304c:	cd b7       	in	r28, 0x3d	; 61
    304e:	de b7       	in	r29, 0x3e	; 62
	u8 local_u8ShiftCursorLeftCmd = SHIFT_CURSOR;
    3050:	80 e1       	ldi	r24, 0x10	; 16
    3052:	89 83       	std	Y+1, r24	; 0x01
	CLR_BIT(local_u8ShiftCursorLeftCmd, 2);
    3054:	89 81       	ldd	r24, Y+1	; 0x01
    3056:	8b 7f       	andi	r24, 0xFB	; 251
    3058:	89 83       	std	Y+1, r24	; 0x01
	LCD_vidSendCmd(local_u8ShiftCursorLeftCmd);
    305a:	89 81       	ldd	r24, Y+1	; 0x01
    305c:	0e 94 75 14 	call	0x28ea	; 0x28ea <LCD_vidSendCmd>
}
    3060:	0f 90       	pop	r0
    3062:	cf 91       	pop	r28
    3064:	df 91       	pop	r29
    3066:	08 95       	ret

00003068 <LCD_vidShiftCursorRight>:
//function to shift the cursor right
void LCD_vidShiftCursorRight(void){
    3068:	df 93       	push	r29
    306a:	cf 93       	push	r28
    306c:	0f 92       	push	r0
    306e:	cd b7       	in	r28, 0x3d	; 61
    3070:	de b7       	in	r29, 0x3e	; 62
	u8 local_u8ShiftCursorRightCmd = SHIFT_CURSOR;
    3072:	80 e1       	ldi	r24, 0x10	; 16
    3074:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(local_u8ShiftCursorRightCmd, 2);
    3076:	89 81       	ldd	r24, Y+1	; 0x01
    3078:	84 60       	ori	r24, 0x04	; 4
    307a:	89 83       	std	Y+1, r24	; 0x01
	LCD_vidSendCmd(local_u8ShiftCursorRightCmd);
    307c:	89 81       	ldd	r24, Y+1	; 0x01
    307e:	0e 94 75 14 	call	0x28ea	; 0x28ea <LCD_vidSendCmd>
}
    3082:	0f 90       	pop	r0
    3084:	cf 91       	pop	r28
    3086:	df 91       	pop	r29
    3088:	08 95       	ret

0000308a <main>:
extern u8 REC_Message[16];
static u8 App_CANRecMessage[16];
static u8 Old_Speed ;
static u8 SpeedFrame[3];
int main()
{
    308a:	df 93       	push	r29
    308c:	cf 93       	push	r28
    308e:	cd b7       	in	r28, 0x3d	; 61
    3090:	de b7       	in	r29, 0x3e	; 62
    3092:	2f 97       	sbiw	r28, 0x0f	; 15
    3094:	0f b6       	in	r0, 0x3f	; 63
    3096:	f8 94       	cli
    3098:	de bf       	out	0x3e, r29	; 62
    309a:	0f be       	out	0x3f, r0	; 63
    309c:	cd bf       	out	0x3d, r28	; 61
	SpeedFrame[0] = 'V';
    309e:	86 e5       	ldi	r24, 0x56	; 86
    30a0:	80 93 87 00 	sts	0x0087, r24
	SpeedFrame[2] = '#';
    30a4:	83 e2       	ldi	r24, 0x23	; 35
    30a6:	80 93 89 00 	sts	0x0089, r24
	DIO_u8setPinDir(DIO_PORT_A ,DIO_PIN_1 ,DIO_OUTPUT) ;
    30aa:	80 e0       	ldi	r24, 0x00	; 0
    30ac:	61 e0       	ldi	r22, 0x01	; 1
    30ae:	41 e0       	ldi	r20, 0x01	; 1
    30b0:	0e 94 9c 0c 	call	0x1938	; 0x1938 <DIO_u8setPinDir>
	DIO_u8setPinDir(DIO_PORT_A ,DIO_PIN_2 ,DIO_OUTPUT) ;
    30b4:	80 e0       	ldi	r24, 0x00	; 0
    30b6:	62 e0       	ldi	r22, 0x02	; 2
    30b8:	41 e0       	ldi	r20, 0x01	; 1
    30ba:	0e 94 9c 0c 	call	0x1938	; 0x1938 <DIO_u8setPinDir>
	DIO_u8setPinDir(DIO_PORT_A ,DIO_PIN_3 ,DIO_OUTPUT) ;
    30be:	80 e0       	ldi	r24, 0x00	; 0
    30c0:	63 e0       	ldi	r22, 0x03	; 3
    30c2:	41 e0       	ldi	r20, 0x01	; 1
    30c4:	0e 94 9c 0c 	call	0x1938	; 0x1938 <DIO_u8setPinDir>
	DIO_u8setPinDir(DIO_PORT_A ,DIO_PIN_4 ,DIO_OUTPUT) ;
    30c8:	80 e0       	ldi	r24, 0x00	; 0
    30ca:	64 e0       	ldi	r22, 0x04	; 4
    30cc:	41 e0       	ldi	r20, 0x01	; 1
    30ce:	0e 94 9c 0c 	call	0x1938	; 0x1938 <DIO_u8setPinDir>
	DIO_u8setPinDir(DIO_PORT_A ,DIO_PIN_5 ,DIO_OUTPUT) ;
    30d2:	80 e0       	ldi	r24, 0x00	; 0
    30d4:	65 e0       	ldi	r22, 0x05	; 5
    30d6:	41 e0       	ldi	r20, 0x01	; 1
    30d8:	0e 94 9c 0c 	call	0x1938	; 0x1938 <DIO_u8setPinDir>
	DIO_u8setPinDir(DIO_PORT_A ,DIO_PIN_6 ,DIO_OUTPUT) ;
    30dc:	80 e0       	ldi	r24, 0x00	; 0
    30de:	66 e0       	ldi	r22, 0x06	; 6
    30e0:	41 e0       	ldi	r20, 0x01	; 1
    30e2:	0e 94 9c 0c 	call	0x1938	; 0x1938 <DIO_u8setPinDir>
	USART_Config_t Local_Usart_STR = {.usart_charSize_slct = USART_CharcterSize_t_8,
			.usart_circuit_enable = USART_Enable_t_TXAndRXEnable,
			.usart_parity = USART_ParityMode_t_Disable,
			.usart_speed_slct = USART_Speed_t_DoubleSpeed,
			.usart_stopBits_slct = USART_StopBitSlct_t_OneBit
	};
    30e6:	9e 01       	movw	r18, r28
    30e8:	2e 5f       	subi	r18, 0xFE	; 254
    30ea:	3f 4f       	sbci	r19, 0xFF	; 255
    30ec:	3c 87       	std	Y+12, r19	; 0x0c
    30ee:	2b 87       	std	Y+11, r18	; 0x0b
    30f0:	88 e6       	ldi	r24, 0x68	; 104
    30f2:	90 e0       	ldi	r25, 0x00	; 0
    30f4:	9e 87       	std	Y+14, r25	; 0x0e
    30f6:	8d 87       	std	Y+13, r24	; 0x0d
    30f8:	95 e0       	ldi	r25, 0x05	; 5
    30fa:	9f 87       	std	Y+15, r25	; 0x0f
    30fc:	ed 85       	ldd	r30, Y+13	; 0x0d
    30fe:	fe 85       	ldd	r31, Y+14	; 0x0e
    3100:	00 80       	ld	r0, Z
    3102:	2d 85       	ldd	r18, Y+13	; 0x0d
    3104:	3e 85       	ldd	r19, Y+14	; 0x0e
    3106:	2f 5f       	subi	r18, 0xFF	; 255
    3108:	3f 4f       	sbci	r19, 0xFF	; 255
    310a:	3e 87       	std	Y+14, r19	; 0x0e
    310c:	2d 87       	std	Y+13, r18	; 0x0d
    310e:	eb 85       	ldd	r30, Y+11	; 0x0b
    3110:	fc 85       	ldd	r31, Y+12	; 0x0c
    3112:	00 82       	st	Z, r0
    3114:	2b 85       	ldd	r18, Y+11	; 0x0b
    3116:	3c 85       	ldd	r19, Y+12	; 0x0c
    3118:	2f 5f       	subi	r18, 0xFF	; 255
    311a:	3f 4f       	sbci	r19, 0xFF	; 255
    311c:	3c 87       	std	Y+12, r19	; 0x0c
    311e:	2b 87       	std	Y+11, r18	; 0x0b
    3120:	3f 85       	ldd	r19, Y+15	; 0x0f
    3122:	31 50       	subi	r19, 0x01	; 1
    3124:	3f 87       	std	Y+15, r19	; 0x0f
    3126:	8f 85       	ldd	r24, Y+15	; 0x0f
    3128:	88 23       	and	r24, r24
    312a:	41 f7       	brne	.-48     	; 0x30fc <main+0x72>

	u8 Local_u8CharCounter = 0;
    312c:	19 82       	std	Y+1, r1	; 0x01
	EXTI_u8SetSource(EXTI_INT_0, EXTI_FALLING_EDGE);
    312e:	80 e0       	ldi	r24, 0x00	; 0
    3130:	62 e0       	ldi	r22, 0x02	; 2
    3132:	0e 94 11 09 	call	0x1222	; 0x1222 <EXTI_u8SetSource>
	EXTI_voidSet_INT0_Cbf(RX_CanMsg);
    3136:	8b e8       	ldi	r24, 0x8B	; 139
    3138:	99 e1       	ldi	r25, 0x19	; 25
    313a:	0e 94 df 0a 	call	0x15be	; 0x15be <EXTI_voidSet_INT0_Cbf>
	EXTI_u8EnablePIE(EXTI_INT_0);
    313e:	80 e0       	ldi	r24, 0x00	; 0
    3140:	0e 94 49 0a 	call	0x1492	; 0x1492 <EXTI_u8EnablePIE>
	EXTI_voidEnableGIE();
    3144:	0e 94 c3 0a 	call	0x1586	; 0x1586 <EXTI_voidEnableGIE>

	USART_init(&Local_Usart_STR);
    3148:	ce 01       	movw	r24, r28
    314a:	02 96       	adiw	r24, 0x02	; 2
    314c:	0e 94 4f 06 	call	0xc9e	; 0xc9e <USART_init>
	USART_ReceiveData_interrupt(&Rx_Data_CallBack_USART);
    3150:	81 ef       	ldi	r24, 0xF1	; 241
    3152:	99 e1       	ldi	r25, 0x19	; 25
    3154:	0e 94 47 07 	call	0xe8e	; 0xe8e <USART_ReceiveData_interrupt>

	HMCP2515_voidInitTransimiter();
    3158:	0e 94 f4 0f 	call	0x1fe8	; 0x1fe8 <HMCP2515_voidInitTransimiter>
	HMCP2515_voidRecievInit();
    315c:	0e 94 fc 10 	call	0x21f8	; 0x21f8 <HMCP2515_voidRecievInit>
	DIO_u8setPinVal(DIO_PORT_A,DIO_PIN_6, DIO_HIGH);
    3160:	80 e0       	ldi	r24, 0x00	; 0
    3162:	66 e0       	ldi	r22, 0x06	; 6
    3164:	41 e0       	ldi	r20, 0x01	; 1
    3166:	0e 94 ae 0d 	call	0x1b5c	; 0x1b5c <DIO_u8setPinVal>
	SpeedFrame[1] = Old_Speed;
    316a:	80 91 86 00 	lds	r24, 0x0086
    316e:	80 93 88 00 	sts	0x0088, r24
    3172:	0e c0       	rjmp	.+28     	; 0x3190 <main+0x106>
	while(SpeedFrame[Local_u8CharCounter] != '#')
	{
		USART_SendData(SpeedFrame[Local_u8CharCounter]);
    3174:	89 81       	ldd	r24, Y+1	; 0x01
    3176:	88 2f       	mov	r24, r24
    3178:	90 e0       	ldi	r25, 0x00	; 0
    317a:	fc 01       	movw	r30, r24
    317c:	e9 57       	subi	r30, 0x79	; 121
    317e:	ff 4f       	sbci	r31, 0xFF	; 255
    3180:	80 81       	ld	r24, Z
    3182:	88 2f       	mov	r24, r24
    3184:	90 e0       	ldi	r25, 0x00	; 0
    3186:	0e 94 00 07 	call	0xe00	; 0xe00 <USART_SendData>
		Local_u8CharCounter++;
    318a:	89 81       	ldd	r24, Y+1	; 0x01
    318c:	8f 5f       	subi	r24, 0xFF	; 255
    318e:	89 83       	std	Y+1, r24	; 0x01

	HMCP2515_voidInitTransimiter();
	HMCP2515_voidRecievInit();
	DIO_u8setPinVal(DIO_PORT_A,DIO_PIN_6, DIO_HIGH);
	SpeedFrame[1] = Old_Speed;
	while(SpeedFrame[Local_u8CharCounter] != '#')
    3190:	89 81       	ldd	r24, Y+1	; 0x01
    3192:	88 2f       	mov	r24, r24
    3194:	90 e0       	ldi	r25, 0x00	; 0
    3196:	fc 01       	movw	r30, r24
    3198:	e9 57       	subi	r30, 0x79	; 121
    319a:	ff 4f       	sbci	r31, 0xFF	; 255
    319c:	80 81       	ld	r24, Z
    319e:	83 32       	cpi	r24, 0x23	; 35
    31a0:	49 f7       	brne	.-46     	; 0x3174 <main+0xea>
	{
		USART_SendData(SpeedFrame[Local_u8CharCounter]);
		Local_u8CharCounter++;

	}
	USART_SendData(SpeedFrame[Local_u8CharCounter]);
    31a2:	89 81       	ldd	r24, Y+1	; 0x01
    31a4:	88 2f       	mov	r24, r24
    31a6:	90 e0       	ldi	r25, 0x00	; 0
    31a8:	fc 01       	movw	r30, r24
    31aa:	e9 57       	subi	r30, 0x79	; 121
    31ac:	ff 4f       	sbci	r31, 0xFF	; 255
    31ae:	80 81       	ld	r24, Z
    31b0:	88 2f       	mov	r24, r24
    31b2:	90 e0       	ldi	r25, 0x00	; 0
    31b4:	0e 94 00 07 	call	0xe00	; 0xe00 <USART_SendData>

	while(1)
	{
		Local_u8CharCounter = 0;
    31b8:	19 82       	std	Y+1, r1	; 0x01
		SpeedFrame[1] = Old_Speed;
    31ba:	80 91 86 00 	lds	r24, 0x0086
    31be:	80 93 88 00 	sts	0x0088, r24

		switch (App_CANRecMessage[0]) {
    31c2:	80 91 76 00 	lds	r24, 0x0076
    31c6:	e8 2f       	mov	r30, r24
    31c8:	f0 e0       	ldi	r31, 0x00	; 0
    31ca:	fa 87       	std	Y+10, r31	; 0x0a
    31cc:	e9 87       	std	Y+9, r30	; 0x09
    31ce:	29 85       	ldd	r18, Y+9	; 0x09
    31d0:	3a 85       	ldd	r19, Y+10	; 0x0a
    31d2:	29 34       	cpi	r18, 0x49	; 73
    31d4:	31 05       	cpc	r19, r1
    31d6:	c9 f0       	breq	.+50     	; 0x320a <main+0x180>
    31d8:	89 85       	ldd	r24, Y+9	; 0x09
    31da:	9a 85       	ldd	r25, Y+10	; 0x0a
    31dc:	8a 34       	cpi	r24, 0x4A	; 74
    31de:	91 05       	cpc	r25, r1
    31e0:	3c f4       	brge	.+14     	; 0x31f0 <main+0x166>
    31e2:	e9 85       	ldd	r30, Y+9	; 0x09
    31e4:	fa 85       	ldd	r31, Y+10	; 0x0a
    31e6:	e4 34       	cpi	r30, 0x44	; 68
    31e8:	f1 05       	cpc	r31, r1
    31ea:	09 f4       	brne	.+2      	; 0x31ee <main+0x164>
    31ec:	7f c0       	rjmp	.+254    	; 0x32ec <main+0x262>
    31ee:	e4 cf       	rjmp	.-56     	; 0x31b8 <main+0x12e>
    31f0:	29 85       	ldd	r18, Y+9	; 0x09
    31f2:	3a 85       	ldd	r19, Y+10	; 0x0a
    31f4:	23 35       	cpi	r18, 0x53	; 83
    31f6:	31 05       	cpc	r19, r1
    31f8:	09 f4       	brne	.+2      	; 0x31fc <main+0x172>
    31fa:	78 c0       	rjmp	.+240    	; 0x32ec <main+0x262>
    31fc:	89 85       	ldd	r24, Y+9	; 0x09
    31fe:	9a 85       	ldd	r25, Y+10	; 0x0a
    3200:	82 37       	cpi	r24, 0x72	; 114
    3202:	91 05       	cpc	r25, r1
    3204:	09 f4       	brne	.+2      	; 0x3208 <main+0x17e>
    3206:	4f c0       	rjmp	.+158    	; 0x32a6 <main+0x21c>
    3208:	d7 cf       	rjmp	.-82     	; 0x31b8 <main+0x12e>
		case 'I':
			switch(App_CANRecMessage[1]){
    320a:	80 91 77 00 	lds	r24, 0x0077
    320e:	e8 2f       	mov	r30, r24
    3210:	f0 e0       	ldi	r31, 0x00	; 0
    3212:	f8 87       	std	Y+8, r31	; 0x08
    3214:	ef 83       	std	Y+7, r30	; 0x07
    3216:	2f 81       	ldd	r18, Y+7	; 0x07
    3218:	38 85       	ldd	r19, Y+8	; 0x08
    321a:	2c 36       	cpi	r18, 0x6C	; 108
    321c:	31 05       	cpc	r19, r1
    321e:	59 f1       	breq	.+86     	; 0x3276 <main+0x1ec>
    3220:	8f 81       	ldd	r24, Y+7	; 0x07
    3222:	98 85       	ldd	r25, Y+8	; 0x08
    3224:	8d 36       	cpi	r24, 0x6D	; 109
    3226:	91 05       	cpc	r25, r1
    3228:	5c f4       	brge	.+22     	; 0x3240 <main+0x1b6>
    322a:	ef 81       	ldd	r30, Y+7	; 0x07
    322c:	f8 85       	ldd	r31, Y+8	; 0x08
    322e:	e2 36       	cpi	r30, 0x62	; 98
    3230:	f1 05       	cpc	r31, r1
    3232:	c9 f0       	breq	.+50     	; 0x3266 <main+0x1dc>
    3234:	2f 81       	ldd	r18, Y+7	; 0x07
    3236:	38 85       	ldd	r19, Y+8	; 0x08
    3238:	26 36       	cpi	r18, 0x66	; 102
    323a:	31 05       	cpc	r19, r1
    323c:	61 f0       	breq	.+24     	; 0x3256 <main+0x1cc>
    323e:	bc cf       	rjmp	.-136    	; 0x31b8 <main+0x12e>
    3240:	8f 81       	ldd	r24, Y+7	; 0x07
    3242:	98 85       	ldd	r25, Y+8	; 0x08
    3244:	82 37       	cpi	r24, 0x72	; 114
    3246:	91 05       	cpc	r25, r1
    3248:	f1 f0       	breq	.+60     	; 0x3286 <main+0x1fc>
    324a:	ef 81       	ldd	r30, Y+7	; 0x07
    324c:	f8 85       	ldd	r31, Y+8	; 0x08
    324e:	e3 37       	cpi	r30, 0x73	; 115
    3250:	f1 05       	cpc	r31, r1
    3252:	09 f1       	breq	.+66     	; 0x3296 <main+0x20c>
    3254:	b1 cf       	rjmp	.-158    	; 0x31b8 <main+0x12e>
			case 'f':
				Go_Forword();
    3256:	0e 94 c4 19 	call	0x3388	; 0x3388 <Go_Forword>
				DIO_u8setPinVal(DIO_PORT_A ,DIO_PIN_1 ,DIO_HIGH);
    325a:	80 e0       	ldi	r24, 0x00	; 0
    325c:	61 e0       	ldi	r22, 0x01	; 1
    325e:	41 e0       	ldi	r20, 0x01	; 1
    3260:	0e 94 ae 0d 	call	0x1b5c	; 0x1b5c <DIO_u8setPinVal>
    3264:	a9 cf       	rjmp	.-174    	; 0x31b8 <main+0x12e>
				break;

			case 'b':
				Go_Backword();
    3266:	0e 94 cb 19 	call	0x3396	; 0x3396 <Go_Backword>
				DIO_u8setPinVal(DIO_PORT_A ,DIO_PIN_2 ,DIO_HIGH);
    326a:	80 e0       	ldi	r24, 0x00	; 0
    326c:	62 e0       	ldi	r22, 0x02	; 2
    326e:	41 e0       	ldi	r20, 0x01	; 1
    3270:	0e 94 ae 0d 	call	0x1b5c	; 0x1b5c <DIO_u8setPinVal>
    3274:	a1 cf       	rjmp	.-190    	; 0x31b8 <main+0x12e>
				break;
			case 'l':
				Go_Left();
    3276:	0e 94 d2 19 	call	0x33a4	; 0x33a4 <Go_Left>
				DIO_u8setPinVal(DIO_PORT_A ,DIO_PIN_3 ,DIO_HIGH);
    327a:	80 e0       	ldi	r24, 0x00	; 0
    327c:	63 e0       	ldi	r22, 0x03	; 3
    327e:	41 e0       	ldi	r20, 0x01	; 1
    3280:	0e 94 ae 0d 	call	0x1b5c	; 0x1b5c <DIO_u8setPinVal>
    3284:	99 cf       	rjmp	.-206    	; 0x31b8 <main+0x12e>
				break;
			case 'r':
				Go_Right();
    3286:	0e 94 d9 19 	call	0x33b2	; 0x33b2 <Go_Right>
				DIO_u8setPinVal(DIO_PORT_A ,DIO_PIN_4 ,DIO_HIGH);
    328a:	80 e0       	ldi	r24, 0x00	; 0
    328c:	64 e0       	ldi	r22, 0x04	; 4
    328e:	41 e0       	ldi	r20, 0x01	; 1
    3290:	0e 94 ae 0d 	call	0x1b5c	; 0x1b5c <DIO_u8setPinVal>
    3294:	91 cf       	rjmp	.-222    	; 0x31b8 <main+0x12e>
				break;
			case 's':
				Car_Stop();
    3296:	0e 94 e0 19 	call	0x33c0	; 0x33c0 <Car_Stop>
				DIO_u8setPinVal(DIO_PORT_A ,DIO_PIN_5 ,DIO_HIGH);
    329a:	80 e0       	ldi	r24, 0x00	; 0
    329c:	65 e0       	ldi	r22, 0x05	; 5
    329e:	41 e0       	ldi	r20, 0x01	; 1
    32a0:	0e 94 ae 0d 	call	0x1b5c	; 0x1b5c <DIO_u8setPinVal>
    32a4:	89 cf       	rjmp	.-238    	; 0x31b8 <main+0x12e>
			default:
				break;
			}
			break;
			case 'r':
				if(App_CANRecMessage[1] > App_CANRecMessage[2])
    32a6:	90 91 77 00 	lds	r25, 0x0077
    32aa:	80 91 78 00 	lds	r24, 0x0078
    32ae:	89 17       	cp	r24, r25
    32b0:	18 f4       	brcc	.+6      	; 0x32b8 <main+0x22e>
				{
					Go_Right();
    32b2:	0e 94 d9 19 	call	0x33b2	; 0x33b2 <Go_Right>
    32b6:	80 cf       	rjmp	.-256    	; 0x31b8 <main+0x12e>
				}else if(App_CANRecMessage[1] < App_CANRecMessage[2])
    32b8:	90 91 77 00 	lds	r25, 0x0077
    32bc:	80 91 78 00 	lds	r24, 0x0078
    32c0:	98 17       	cp	r25, r24
    32c2:	18 f4       	brcc	.+6      	; 0x32ca <main+0x240>
				{
					Go_Left();
    32c4:	0e 94 d2 19 	call	0x33a4	; 0x33a4 <Go_Left>
    32c8:	77 cf       	rjmp	.-274    	; 0x31b8 <main+0x12e>
				}else{
					Go_Forword();
    32ca:	0e 94 c4 19 	call	0x3388	; 0x3388 <Go_Forword>
    32ce:	74 cf       	rjmp	.-280    	; 0x31b8 <main+0x12e>
				break;
			case 'D':
			case 'S':
				while(App_CANRecMessage[Local_u8CharCounter] != '#')
				{
					USART_SendData(App_CANRecMessage[Local_u8CharCounter]);
    32d0:	89 81       	ldd	r24, Y+1	; 0x01
    32d2:	88 2f       	mov	r24, r24
    32d4:	90 e0       	ldi	r25, 0x00	; 0
    32d6:	fc 01       	movw	r30, r24
    32d8:	ea 58       	subi	r30, 0x8A	; 138
    32da:	ff 4f       	sbci	r31, 0xFF	; 255
    32dc:	80 81       	ld	r24, Z
    32de:	88 2f       	mov	r24, r24
    32e0:	90 e0       	ldi	r25, 0x00	; 0
    32e2:	0e 94 00 07 	call	0xe00	; 0xe00 <USART_SendData>
					Local_u8CharCounter++;
    32e6:	89 81       	ldd	r24, Y+1	; 0x01
    32e8:	8f 5f       	subi	r24, 0xFF	; 255
    32ea:	89 83       	std	Y+1, r24	; 0x01
					Go_Forword();
				}
				break;
			case 'D':
			case 'S':
				while(App_CANRecMessage[Local_u8CharCounter] != '#')
    32ec:	89 81       	ldd	r24, Y+1	; 0x01
    32ee:	88 2f       	mov	r24, r24
    32f0:	90 e0       	ldi	r25, 0x00	; 0
    32f2:	fc 01       	movw	r30, r24
    32f4:	ea 58       	subi	r30, 0x8A	; 138
    32f6:	ff 4f       	sbci	r31, 0xFF	; 255
    32f8:	80 81       	ld	r24, Z
    32fa:	83 32       	cpi	r24, 0x23	; 35
    32fc:	49 f7       	brne	.-46     	; 0x32d0 <main+0x246>
				{
					USART_SendData(App_CANRecMessage[Local_u8CharCounter]);
					Local_u8CharCounter++;
				}
				USART_SendData(App_CANRecMessage[Local_u8CharCounter]);
    32fe:	89 81       	ldd	r24, Y+1	; 0x01
    3300:	88 2f       	mov	r24, r24
    3302:	90 e0       	ldi	r25, 0x00	; 0
    3304:	fc 01       	movw	r30, r24
    3306:	ea 58       	subi	r30, 0x8A	; 138
    3308:	ff 4f       	sbci	r31, 0xFF	; 255
    330a:	80 81       	ld	r24, Z
    330c:	88 2f       	mov	r24, r24
    330e:	90 e0       	ldi	r25, 0x00	; 0
    3310:	0e 94 00 07 	call	0xe00	; 0xe00 <USART_SendData>
    3314:	51 cf       	rjmp	.-350    	; 0x31b8 <main+0x12e>

00003316 <RX_CanMsg>:
		}
	}
}

void RX_CanMsg(void)
{
    3316:	df 93       	push	r29
    3318:	cf 93       	push	r28
    331a:	0f 92       	push	r0
    331c:	cd b7       	in	r28, 0x3d	; 61
    331e:	de b7       	in	r29, 0x3e	; 62
	HMCP2515_voidRecieveMess(RXB0CTRL) ;
    3320:	80 e6       	ldi	r24, 0x60	; 96
    3322:	0e 94 3b 11 	call	0x2276	; 0x2276 <HMCP2515_voidRecieveMess>
	u8 i = 0;
    3326:	19 82       	std	Y+1, r1	; 0x01
    3328:	12 c0       	rjmp	.+36     	; 0x334e <RX_CanMsg+0x38>
	while(REC_Message[6+i] != '#')
	{
		App_CANRecMessage[i] = REC_Message[6+i] ;
    332a:	89 81       	ldd	r24, Y+1	; 0x01
    332c:	28 2f       	mov	r18, r24
    332e:	30 e0       	ldi	r19, 0x00	; 0
    3330:	89 81       	ldd	r24, Y+1	; 0x01
    3332:	88 2f       	mov	r24, r24
    3334:	90 e0       	ldi	r25, 0x00	; 0
    3336:	06 96       	adiw	r24, 0x06	; 6
    3338:	fc 01       	movw	r30, r24
    333a:	e6 57       	subi	r30, 0x76	; 118
    333c:	ff 4f       	sbci	r31, 0xFF	; 255
    333e:	80 81       	ld	r24, Z
    3340:	f9 01       	movw	r30, r18
    3342:	ea 58       	subi	r30, 0x8A	; 138
    3344:	ff 4f       	sbci	r31, 0xFF	; 255
    3346:	80 83       	st	Z, r24
		i++;
    3348:	89 81       	ldd	r24, Y+1	; 0x01
    334a:	8f 5f       	subi	r24, 0xFF	; 255
    334c:	89 83       	std	Y+1, r24	; 0x01

void RX_CanMsg(void)
{
	HMCP2515_voidRecieveMess(RXB0CTRL) ;
	u8 i = 0;
	while(REC_Message[6+i] != '#')
    334e:	89 81       	ldd	r24, Y+1	; 0x01
    3350:	88 2f       	mov	r24, r24
    3352:	90 e0       	ldi	r25, 0x00	; 0
    3354:	06 96       	adiw	r24, 0x06	; 6
    3356:	fc 01       	movw	r30, r24
    3358:	e6 57       	subi	r30, 0x76	; 118
    335a:	ff 4f       	sbci	r31, 0xFF	; 255
    335c:	80 81       	ld	r24, Z
    335e:	83 32       	cpi	r24, 0x23	; 35
    3360:	21 f7       	brne	.-56     	; 0x332a <RX_CanMsg+0x14>
	{
		App_CANRecMessage[i] = REC_Message[6+i] ;
		i++;

	}
	App_CANRecMessage[i] = REC_Message[6+i];
    3362:	89 81       	ldd	r24, Y+1	; 0x01
    3364:	28 2f       	mov	r18, r24
    3366:	30 e0       	ldi	r19, 0x00	; 0
    3368:	89 81       	ldd	r24, Y+1	; 0x01
    336a:	88 2f       	mov	r24, r24
    336c:	90 e0       	ldi	r25, 0x00	; 0
    336e:	06 96       	adiw	r24, 0x06	; 6
    3370:	fc 01       	movw	r30, r24
    3372:	e6 57       	subi	r30, 0x76	; 118
    3374:	ff 4f       	sbci	r31, 0xFF	; 255
    3376:	80 81       	ld	r24, Z
    3378:	f9 01       	movw	r30, r18
    337a:	ea 58       	subi	r30, 0x8A	; 138
    337c:	ff 4f       	sbci	r31, 0xFF	; 255
    337e:	80 83       	st	Z, r24

}
    3380:	0f 90       	pop	r0
    3382:	cf 91       	pop	r28
    3384:	df 91       	pop	r29
    3386:	08 95       	ret

00003388 <Go_Forword>:

void Go_Forword(void)
{
    3388:	df 93       	push	r29
    338a:	cf 93       	push	r28
    338c:	cd b7       	in	r28, 0x3d	; 61
    338e:	de b7       	in	r29, 0x3e	; 62

}
    3390:	cf 91       	pop	r28
    3392:	df 91       	pop	r29
    3394:	08 95       	ret

00003396 <Go_Backword>:

void Go_Backword(void)
{
    3396:	df 93       	push	r29
    3398:	cf 93       	push	r28
    339a:	cd b7       	in	r28, 0x3d	; 61
    339c:	de b7       	in	r29, 0x3e	; 62

}
    339e:	cf 91       	pop	r28
    33a0:	df 91       	pop	r29
    33a2:	08 95       	ret

000033a4 <Go_Left>:
void Go_Left(void)
{
    33a4:	df 93       	push	r29
    33a6:	cf 93       	push	r28
    33a8:	cd b7       	in	r28, 0x3d	; 61
    33aa:	de b7       	in	r29, 0x3e	; 62

}
    33ac:	cf 91       	pop	r28
    33ae:	df 91       	pop	r29
    33b0:	08 95       	ret

000033b2 <Go_Right>:
void Go_Right(void)
{
    33b2:	df 93       	push	r29
    33b4:	cf 93       	push	r28
    33b6:	cd b7       	in	r28, 0x3d	; 61
    33b8:	de b7       	in	r29, 0x3e	; 62

}
    33ba:	cf 91       	pop	r28
    33bc:	df 91       	pop	r29
    33be:	08 95       	ret

000033c0 <Car_Stop>:
void Car_Stop(void)
{
    33c0:	df 93       	push	r29
    33c2:	cf 93       	push	r28
    33c4:	cd b7       	in	r28, 0x3d	; 61
    33c6:	de b7       	in	r29, 0x3e	; 62

}
    33c8:	cf 91       	pop	r28
    33ca:	df 91       	pop	r29
    33cc:	08 95       	ret

000033ce <Set_Speed>:
void Set_Speed(u8 Copy_u8SpeedValue)
{
    33ce:	df 93       	push	r29
    33d0:	cf 93       	push	r28
    33d2:	0f 92       	push	r0
    33d4:	cd b7       	in	r28, 0x3d	; 61
    33d6:	de b7       	in	r29, 0x3e	; 62
    33d8:	89 83       	std	Y+1, r24	; 0x01

}
    33da:	0f 90       	pop	r0
    33dc:	cf 91       	pop	r28
    33de:	df 91       	pop	r29
    33e0:	08 95       	ret

000033e2 <Rx_Data_CallBack_USART>:

void Rx_Data_CallBack_USART(u8 Copy_u8NewSpeed)
{
    33e2:	df 93       	push	r29
    33e4:	cf 93       	push	r28
    33e6:	0f 92       	push	r0
    33e8:	cd b7       	in	r28, 0x3d	; 61
    33ea:	de b7       	in	r29, 0x3e	; 62
    33ec:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_u8NewSpeed != Old_Speed)
    33ee:	90 91 86 00 	lds	r25, 0x0086
    33f2:	89 81       	ldd	r24, Y+1	; 0x01
    33f4:	89 17       	cp	r24, r25
    33f6:	31 f0       	breq	.+12     	; 0x3404 <Rx_Data_CallBack_USART+0x22>
	{
		Set_Speed(Copy_u8NewSpeed);
    33f8:	89 81       	ldd	r24, Y+1	; 0x01
    33fa:	0e 94 e7 19 	call	0x33ce	; 0x33ce <Set_Speed>
		Old_Speed = Copy_u8NewSpeed;
    33fe:	89 81       	ldd	r24, Y+1	; 0x01
    3400:	80 93 86 00 	sts	0x0086, r24
	}
	else{

	}
}
    3404:	0f 90       	pop	r0
    3406:	cf 91       	pop	r28
    3408:	df 91       	pop	r29
    340a:	08 95       	ret

0000340c <__udivmodhi4>:
    340c:	aa 1b       	sub	r26, r26
    340e:	bb 1b       	sub	r27, r27
    3410:	51 e1       	ldi	r21, 0x11	; 17
    3412:	07 c0       	rjmp	.+14     	; 0x3422 <__udivmodhi4_ep>

00003414 <__udivmodhi4_loop>:
    3414:	aa 1f       	adc	r26, r26
    3416:	bb 1f       	adc	r27, r27
    3418:	a6 17       	cp	r26, r22
    341a:	b7 07       	cpc	r27, r23
    341c:	10 f0       	brcs	.+4      	; 0x3422 <__udivmodhi4_ep>
    341e:	a6 1b       	sub	r26, r22
    3420:	b7 0b       	sbc	r27, r23

00003422 <__udivmodhi4_ep>:
    3422:	88 1f       	adc	r24, r24
    3424:	99 1f       	adc	r25, r25
    3426:	5a 95       	dec	r21
    3428:	a9 f7       	brne	.-22     	; 0x3414 <__udivmodhi4_loop>
    342a:	80 95       	com	r24
    342c:	90 95       	com	r25
    342e:	bc 01       	movw	r22, r24
    3430:	cd 01       	movw	r24, r26
    3432:	08 95       	ret

00003434 <__prologue_saves__>:
    3434:	2f 92       	push	r2
    3436:	3f 92       	push	r3
    3438:	4f 92       	push	r4
    343a:	5f 92       	push	r5
    343c:	6f 92       	push	r6
    343e:	7f 92       	push	r7
    3440:	8f 92       	push	r8
    3442:	9f 92       	push	r9
    3444:	af 92       	push	r10
    3446:	bf 92       	push	r11
    3448:	cf 92       	push	r12
    344a:	df 92       	push	r13
    344c:	ef 92       	push	r14
    344e:	ff 92       	push	r15
    3450:	0f 93       	push	r16
    3452:	1f 93       	push	r17
    3454:	cf 93       	push	r28
    3456:	df 93       	push	r29
    3458:	cd b7       	in	r28, 0x3d	; 61
    345a:	de b7       	in	r29, 0x3e	; 62
    345c:	ca 1b       	sub	r28, r26
    345e:	db 0b       	sbc	r29, r27
    3460:	0f b6       	in	r0, 0x3f	; 63
    3462:	f8 94       	cli
    3464:	de bf       	out	0x3e, r29	; 62
    3466:	0f be       	out	0x3f, r0	; 63
    3468:	cd bf       	out	0x3d, r28	; 61
    346a:	09 94       	ijmp

0000346c <__epilogue_restores__>:
    346c:	2a 88       	ldd	r2, Y+18	; 0x12
    346e:	39 88       	ldd	r3, Y+17	; 0x11
    3470:	48 88       	ldd	r4, Y+16	; 0x10
    3472:	5f 84       	ldd	r5, Y+15	; 0x0f
    3474:	6e 84       	ldd	r6, Y+14	; 0x0e
    3476:	7d 84       	ldd	r7, Y+13	; 0x0d
    3478:	8c 84       	ldd	r8, Y+12	; 0x0c
    347a:	9b 84       	ldd	r9, Y+11	; 0x0b
    347c:	aa 84       	ldd	r10, Y+10	; 0x0a
    347e:	b9 84       	ldd	r11, Y+9	; 0x09
    3480:	c8 84       	ldd	r12, Y+8	; 0x08
    3482:	df 80       	ldd	r13, Y+7	; 0x07
    3484:	ee 80       	ldd	r14, Y+6	; 0x06
    3486:	fd 80       	ldd	r15, Y+5	; 0x05
    3488:	0c 81       	ldd	r16, Y+4	; 0x04
    348a:	1b 81       	ldd	r17, Y+3	; 0x03
    348c:	aa 81       	ldd	r26, Y+2	; 0x02
    348e:	b9 81       	ldd	r27, Y+1	; 0x01
    3490:	ce 0f       	add	r28, r30
    3492:	d1 1d       	adc	r29, r1
    3494:	0f b6       	in	r0, 0x3f	; 63
    3496:	f8 94       	cli
    3498:	de bf       	out	0x3e, r29	; 62
    349a:	0f be       	out	0x3f, r0	; 63
    349c:	cd bf       	out	0x3d, r28	; 61
    349e:	ed 01       	movw	r28, r26
    34a0:	08 95       	ret

000034a2 <_exit>:
    34a2:	f8 94       	cli

000034a4 <__stop_program>:
    34a4:	ff cf       	rjmp	.-2      	; 0x34a4 <__stop_program>
