INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/projecttest/projecttest.sim/sim_1/synth/timing/xsim/tb_UART_controller_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_controller
INFO: [VRFC 10-311] analyzing module baud_controller_r
INFO: [VRFC 10-311] analyzing module baud_controller_t
INFO: [VRFC 10-311] analyzing module receiver_sampler
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-311] analyzing module glbl
