;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT @0, @2
	MOV 101, 12
	ADD #1, -6
	JMP @12, #200
	JMP @12, #200
	ADD -801, 20
	SUB -207, <-120
	CMP @127, 106
	SUB #72, @200
	SUB #72, @200
	ADD 270, 60
	SPL 0, <332
	ADD #1, -6
	ADD #1, -6
	ADD 270, 60
	ADD 270, 60
	CMP @0, @2
	SUB @-0, 7
	SPL 0, <-2
	SUB @1, 2
	SUB @-127, 100
	SUB @1, 2
	SUB @-127, 100
	SUB @1, 2
	SUB 12, @10
	ADD #270, <1
	ADD #270, <1
	SLT <300, 90
	ADD 270, 60
	CMP @-127, 100
	SLT 20, @12
	SUB #72, @200
	SUB 12, @10
	SUB #972, @210
	CMP #12, @0
	SUB -207, <-120
	SUB #72, @200
	SLT <300, 90
	SLT 20, @12
	SLT 20, @12
	ADD 270, 60
	SUB 12, @11
	CMP -207, <-120
	SPL 0, <332
	MOV -1, <-20
