Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.43 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.44 secs
 
--> Reading design: ctrl_block.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ctrl_block.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ctrl_block"
Output Format                      : NGC
Target Device                      : xc3s1000-4-ft256

---- Source Options
Top Module Name                    : ctrl_block
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/ctrl_block is now defined in a different file.  It was defined in "C:/Users/m95952/Desktop/vhdl-serial-master/ctrl_block.vhd", and is now defined in "C:/Users/jeanw/Desktop/VHDL/vhdl-serial/ctrl_block.vhd".
WARNING:HDLParsers:3607 - Unit work/ctrl_block/Behavioral is now defined in a different file.  It was defined in "C:/Users/m95952/Desktop/vhdl-serial-master/ctrl_block.vhd", and is now defined in "C:/Users/jeanw/Desktop/VHDL/vhdl-serial/ctrl_block.vhd".
Compiling vhdl file "C:/Users/jeanw/Desktop/VHDL/vhdl-serial/ctrl_block.vhd" in Library work.
Architecture behavioral of Entity ctrl_block is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ctrl_block> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_block> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/jeanw/Desktop/VHDL/vhdl-serial/ctrl_block.vhd" line 49: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <inp>
Entity <ctrl_block> analyzed. Unit <ctrl_block> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ctrl_block>.
    Related source file is "C:/Users/jeanw/Desktop/VHDL/vhdl-serial/ctrl_block.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | received                  (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | wait_first                                     |
    | Power Up State     | wait_first                                     |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <second_val>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <first_val>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 2-bit latch for signal <op_val>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Finite State Machine(s).
Unit <ctrl_block> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 3
 2-bit latch                                           : 1
 8-bit latch                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:4]> with one-hot encoding.
-------------------------
 State       | Encoding
-------------------------
 wait_first  | 0001
 wait_second | 0010
 wait_op     | 0100
 result      | 1000
-------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Latches                                              : 3
 2-bit latch                                           : 1
 8-bit latch                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_block> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_block, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ctrl_block.ngr
Top Level Output File Name         : ctrl_block
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 28

Cell Usage :
# BELS                             : 18
#      LUT2                        : 18
# FlipFlops/Latches                : 22
#      FDC                         : 3
#      FDP                         : 1
#      LD                          : 18
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 9
#      OBUF                        : 18
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-4 

 Number of Slices:                       13  out of   7680     0%  
 Number of Slice Flip Flops:             22  out of  15360     0%  
 Number of 4 input LUTs:                 18  out of  15360     0%  
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of    173    16%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
received                           | BUFGP                  | 4     |
state_FSM_FFd2                     | NONE(op_val_0)         | 2     |
state_FSM_FFd4                     | NONE(first_val_0)      | 8     |
state_FSM_FFd3                     | NONE(second_val_0)     | 8     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 2.373ns (Maximum Frequency: 421.407MHz)
   Minimum input arrival time before clock: 1.931ns
   Maximum output required time after clock: 9.505ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'received'
  Clock period: 2.373ns (frequency: 421.407MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               2.373ns (Levels of Logic = 0)
  Source:            state_FSM_FFd1 (FF)
  Destination:       state_FSM_FFd4 (FF)
  Source Clock:      received rising
  Destination Clock: received rising

  Data Path: state_FSM_FFd1 to state_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.720   1.450  state_FSM_FFd1 (state_FSM_FFd1)
     FDP:D                     0.203          state_FSM_FFd4
    ----------------------------------------
    Total                      2.373ns (0.923ns logic, 1.450ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'state_FSM_FFd2'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.931ns (Levels of Logic = 1)
  Source:            inp<0> (PAD)
  Destination:       op_val_0 (LATCH)
  Destination Clock: state_FSM_FFd2 falling

  Data Path: inp<0> to op_val_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   0.907  inp_0_IBUF (inp_0_IBUF)
     LD:D                      0.203          op_val_0
    ----------------------------------------
    Total                      1.931ns (1.024ns logic, 0.907ns route)
                                       (53.0% logic, 47.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'state_FSM_FFd4'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.931ns (Levels of Logic = 1)
  Source:            inp<0> (PAD)
  Destination:       first_val_0 (LATCH)
  Destination Clock: state_FSM_FFd4 falling

  Data Path: inp<0> to first_val_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   0.907  inp_0_IBUF (inp_0_IBUF)
     LD:D                      0.203          first_val_0
    ----------------------------------------
    Total                      1.931ns (1.024ns logic, 0.907ns route)
                                       (53.0% logic, 47.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'state_FSM_FFd3'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.931ns (Levels of Logic = 1)
  Source:            inp<0> (PAD)
  Destination:       second_val_0 (LATCH)
  Destination Clock: state_FSM_FFd3 falling

  Data Path: inp<0> to second_val_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   0.907  inp_0_IBUF (inp_0_IBUF)
     LD:D                      0.203          second_val_0
    ----------------------------------------
    Total                      1.931ns (1.024ns logic, 0.907ns route)
                                       (53.0% logic, 47.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'received'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              9.505ns (Levels of Logic = 2)
  Source:            state_FSM_FFd1 (FF)
  Destination:       a<7> (PAD)
  Source Clock:      received rising

  Data Path: state_FSM_FFd1 to a<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.720   1.789  state_FSM_FFd1 (state_FSM_FFd1)
     LUT2:I0->O            1   0.551   0.801  op<1>1 (op_1_OBUF)
     OBUF:I->O                 5.644          op_1_OBUF (op<1>)
    ----------------------------------------
    Total                      9.505ns (6.915ns logic, 2.590ns route)
                                       (72.8% logic, 27.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state_FSM_FFd4'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              8.625ns (Levels of Logic = 2)
  Source:            first_val_7 (LATCH)
  Destination:       a<7> (PAD)
  Source Clock:      state_FSM_FFd4 falling

  Data Path: first_val_7 to a<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.633   0.996  first_val_7 (first_val_7)
     LUT2:I1->O            1   0.551   0.801  a<7>1 (a_7_OBUF)
     OBUF:I->O                 5.644          a_7_OBUF (a<7>)
    ----------------------------------------
    Total                      8.625ns (6.828ns logic, 1.797ns route)
                                       (79.2% logic, 20.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state_FSM_FFd3'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              8.625ns (Levels of Logic = 2)
  Source:            second_val_7 (LATCH)
  Destination:       b<7> (PAD)
  Source Clock:      state_FSM_FFd3 falling

  Data Path: second_val_7 to b<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.633   0.996  second_val_7 (second_val_7)
     LUT2:I1->O            1   0.551   0.801  b<7>1 (b_7_OBUF)
     OBUF:I->O                 5.644          b_7_OBUF (b<7>)
    ----------------------------------------
    Total                      8.625ns (6.828ns logic, 1.797ns route)
                                       (79.2% logic, 20.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state_FSM_FFd2'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              8.625ns (Levels of Logic = 2)
  Source:            op_val_1 (LATCH)
  Destination:       op<1> (PAD)
  Source Clock:      state_FSM_FFd2 falling

  Data Path: op_val_1 to op<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.633   0.996  op_val_1 (op_val_1)
     LUT2:I1->O            1   0.551   0.801  op<1>1 (op_1_OBUF)
     OBUF:I->O                 5.644          op_1_OBUF (op<1>)
    ----------------------------------------
    Total                      8.625ns (6.828ns logic, 1.797ns route)
                                       (79.2% logic, 20.8% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.07 secs
 
--> 

Total memory usage is 4537072 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    1 (   0 filtered)

