#!/usr/bin/python
# /-
# / Copyright (c) 2015 University of Cambridge
# / All rights reserved.
# /
# / This software was developed by Stanford University and the University of Cambridge Computer Laboratory 
# / under National Science Foundation under Grant No. CNS-0855268,
# / the University of Cambridge Computer Laboratory under EPSRC INTERNET Project EP/H040536/1 and
# / by the University of Cambridge Computer Laboratory under DARPA/AFRL contract FA8750-11-C-0249 ("MRC2"), 
# / as part of the DARPA MRC research programme.
# /
# / @NETFPGA_LICENSE_HEADER_START@
# /
# / Licensed to NetFPGA C.I.C. (NetFPGA) under one or more contributor
# / license agreements.  See the NOTICE file distributed with this work for
# / additional information regarding copyright ownership.  NetFPGA licenses this
# / file to you under the NetFPGA Hardware-Software License, Version 1.0 (the
# / "License"); you may not use this file except in compliance with the
# / License.  You may obtain a copy of the License at:
# /
# /   http://www.netfpga-cic.org
# /
# / Unless required by applicable law or agreed to in writing, Work distributed
# / under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
# / CONDITIONS OF ANY KIND, either express or implied.  See the License for the
# / specific language governing permissions and limitations under the License.
# /
# / @NETFPGA_LICENSE_HEADER_END@
# ////////////////////////////////////////////////////////////////////////////////
# / This is an automatically generated header definitions file
# ////////////////////////////////////////////////////////////////////////////////

# /######################################################
# /# Definitions for MICROBLAZE_AXI_IIC
# /######################################################
def SUME_MICROBLAZE_AXI_IIC_BASEADDR():
    return 0x40800000
def SUME_MICROBLAZE_AXI_IIC_HIGHADDR():
    return 0x4080FFFF
def SUME_MICROBLAZE_AXI_IIC_SIZEADDR():
    return 0x10000


# /######################################################
# /# Definitions for MICROBLAZE_UARTLITE
# /######################################################
def SUME_MICROBLAZE_UARTLITE_BASEADDR():
    return 0x40600000
def SUME_MICROBLAZE_UARTLITE_HIGHADDR():
    return 0x4060FFFF
def SUME_MICROBLAZE_UARTLITE_SIZEADDR():
    return 0x10000


# /######################################################
# /# Definitions for MICROBLAZE_DLMB_BRAM
# /######################################################
def SUME_MICROBLAZE_DLMB_BRAM_BASEADDR():
    return 0x00000000
def SUME_MICROBLAZE_DLMB_BRAM_HIGHADDR():
    return 0x0000FFFF
def SUME_MICROBLAZE_DLMB_BRAM_SIZEADDR():
    return 0x10000


# /######################################################
# /# Definitions for MICROBLAZE_ILMB_BRAM
# /######################################################
def SUME_MICROBLAZE_ILMB_BRAM_BASEADDR():
    return 0x00000000
def SUME_MICROBLAZE_ILMB_BRAM_HIGHADDR():
    return 0x0000FFFF
def SUME_MICROBLAZE_ILMB_BRAM_SIZEADDR():
    return 0x10000


# /######################################################
# /# Definitions for MICROBLAZE_AXI_INTC
# /######################################################
def SUME_MICROBLAZE_AXI_INTC_BASEADDR():
    return 0x41200000
def SUME_MICROBLAZE_AXI_INTC_HIGHADDR():
    return 0x4120FFFF
def SUME_MICROBLAZE_AXI_INTC_SIZEADDR():
    return 0x10000


# /######################################################
# /# Definitions for DELAY0
# /######################################################
def SUME_DELAY0_BASEADDR():
    return 0x44010000
def SUME_DELAY0_HIGHADDR():
    return 0x44010FFF
def SUME_DELAY0_SIZEADDR():
    return 0x1000

def SUME_DELAY_0_ID():
    return 0x44010000
def SUME_DELAY_0_ID_DEFAULT():
    return 0x0000DE00
def SUME_DELAY_0_ID_WIDTH():
    return 32
def SUME_DELAY_0_VERSION():
    return 0x44010004
def SUME_DELAY_0_VERSION_DEFAULT():
    return 0x1
def SUME_DELAY_0_VERSION_WIDTH():
    return 32
def SUME_DELAY_0_RESET():
    return 0x44010008
def SUME_DELAY_0_RESET_DEFAULT():
    return 0x0
def SUME_DELAY_0_RESET_WIDTH():
    return 16
def SUME_DELAY_0_FLIP():
    return 0x4401000c
def SUME_DELAY_0_FLIP_DEFAULT():
    return 0x0
def SUME_DELAY_0_FLIP_WIDTH():
    return 32
def SUME_DELAY_0_DEBUG():
    return 0x44010010
def SUME_DELAY_0_DEBUG_DEFAULT():
    return 0x0
def SUME_DELAY_0_DEBUG_WIDTH():
    return 32
def SUME_DELAY_0_PKTIN():
    return 0x44010014
def SUME_DELAY_0_PKTIN_DEFAULT():
    return 0x0
def SUME_DELAY_0_PKTIN_WIDTH():
    return 32
def SUME_DELAY_0_PKTOUT():
    return 0x44010018
def SUME_DELAY_0_PKTOUT_DEFAULT():
    return 0x0
def SUME_DELAY_0_PKTOUT_WIDTH():
    return 32
def SUME_DELAY_0_DELAYVAL():
    return 0x4401001c
def SUME_DELAY_0_DELAYVAL_DEFAULT():
    return 0x0
def SUME_DELAY_0_DELAYVAL_WIDTH():
    return 32

# /######################################################
# /# Definitions for DELAY1
# /######################################################
def SUME_DELAY1_BASEADDR():
    return 0x44020000
def SUME_DELAY1_HIGHADDR():
    return 0x44020FFF
def SUME_DELAY1_SIZEADDR():
    return 0x1000

def SUME_DELAY_1_ID():
    return 0x44020000
def SUME_DELAY_1_ID_DEFAULT():
    return 0x0000DE00
def SUME_DELAY_1_ID_WIDTH():
    return 32
def SUME_DELAY_1_VERSION():
    return 0x44020004
def SUME_DELAY_1_VERSION_DEFAULT():
    return 0x1
def SUME_DELAY_1_VERSION_WIDTH():
    return 32
def SUME_DELAY_1_RESET():
    return 0x44020008
def SUME_DELAY_1_RESET_DEFAULT():
    return 0x0
def SUME_DELAY_1_RESET_WIDTH():
    return 16
def SUME_DELAY_1_FLIP():
    return 0x4402000c
def SUME_DELAY_1_FLIP_DEFAULT():
    return 0x0
def SUME_DELAY_1_FLIP_WIDTH():
    return 32
def SUME_DELAY_1_DEBUG():
    return 0x44020010
def SUME_DELAY_1_DEBUG_DEFAULT():
    return 0x0
def SUME_DELAY_1_DEBUG_WIDTH():
    return 32
def SUME_DELAY_1_PKTIN():
    return 0x44020014
def SUME_DELAY_1_PKTIN_DEFAULT():
    return 0x0
def SUME_DELAY_1_PKTIN_WIDTH():
    return 32
def SUME_DELAY_1_PKTOUT():
    return 0x44020018
def SUME_DELAY_1_PKTOUT_DEFAULT():
    return 0x0
def SUME_DELAY_1_PKTOUT_WIDTH():
    return 32
def SUME_DELAY_1_DELAYVAL():
    return 0x4402001c
def SUME_DELAY_1_DELAYVAL_DEFAULT():
    return 0x0
def SUME_DELAY_1_DELAYVAL_WIDTH():
    return 32

# /######################################################
# /# Definitions for DELAY2
# /######################################################
def SUME_DELAY2_BASEADDR():
    return 0x44030000
def SUME_DELAY2_HIGHADDR():
    return 0x44030FFF
def SUME_DELAY2_SIZEADDR():
    return 0x1000

def SUME_DELAY_2_ID():
    return 0x44030000
def SUME_DELAY_2_ID_DEFAULT():
    return 0x0000DE00
def SUME_DELAY_2_ID_WIDTH():
    return 32
def SUME_DELAY_2_VERSION():
    return 0x44030004
def SUME_DELAY_2_VERSION_DEFAULT():
    return 0x1
def SUME_DELAY_2_VERSION_WIDTH():
    return 32
def SUME_DELAY_2_RESET():
    return 0x44030008
def SUME_DELAY_2_RESET_DEFAULT():
    return 0x0
def SUME_DELAY_2_RESET_WIDTH():
    return 16
def SUME_DELAY_2_FLIP():
    return 0x4403000c
def SUME_DELAY_2_FLIP_DEFAULT():
    return 0x0
def SUME_DELAY_2_FLIP_WIDTH():
    return 32
def SUME_DELAY_2_DEBUG():
    return 0x44030010
def SUME_DELAY_2_DEBUG_DEFAULT():
    return 0x0
def SUME_DELAY_2_DEBUG_WIDTH():
    return 32
def SUME_DELAY_2_PKTIN():
    return 0x44030014
def SUME_DELAY_2_PKTIN_DEFAULT():
    return 0x0
def SUME_DELAY_2_PKTIN_WIDTH():
    return 32
def SUME_DELAY_2_PKTOUT():
    return 0x44030018
def SUME_DELAY_2_PKTOUT_DEFAULT():
    return 0x0
def SUME_DELAY_2_PKTOUT_WIDTH():
    return 32
def SUME_DELAY_2_DELAYVAL():
    return 0x4403001c
def SUME_DELAY_2_DELAYVAL_DEFAULT():
    return 0x0
def SUME_DELAY_2_DELAYVAL_WIDTH():
    return 32

# /######################################################
# /# Definitions for NF_10G_INTERFACE0
# /######################################################
def SUME_NF_10G_INTERFACE0_BASEADDR():
    return 0x44040000
def SUME_NF_10G_INTERFACE0_HIGHADDR():
    return 0x44040FFF
def SUME_NF_10G_INTERFACE0_SIZEADDR():
    return 0x1000

def SUME_NF_10G_INTERFACE_SHARED_0_ID():
    return 0x44040000
def SUME_NF_10G_INTERFACE_SHARED_0_ID_DEFAULT():
    return 0x00001F10
def SUME_NF_10G_INTERFACE_SHARED_0_ID_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_SHARED_0_VERSION():
    return 0x44040004
def SUME_NF_10G_INTERFACE_SHARED_0_VERSION_DEFAULT():
    return 0x1
def SUME_NF_10G_INTERFACE_SHARED_0_VERSION_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_SHARED_0_RESET():
    return 0x44040008
def SUME_NF_10G_INTERFACE_SHARED_0_RESET_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_SHARED_0_RESET_WIDTH():
    return 16
def SUME_NF_10G_INTERFACE_SHARED_0_FLIP():
    return 0x4404000c
def SUME_NF_10G_INTERFACE_SHARED_0_FLIP_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_SHARED_0_FLIP_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_SHARED_0_DEBUG():
    return 0x44040010
def SUME_NF_10G_INTERFACE_SHARED_0_DEBUG_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_SHARED_0_DEBUG_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_SHARED_0_INTERFACEID():
    return 0x44040014
def SUME_NF_10G_INTERFACE_SHARED_0_INTERFACEID_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_SHARED_0_INTERFACEID_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_SHARED_0_PKTIN():
    return 0x44040018
def SUME_NF_10G_INTERFACE_SHARED_0_PKTIN_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_SHARED_0_PKTIN_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_SHARED_0_PKTOUT():
    return 0x4404001c
def SUME_NF_10G_INTERFACE_SHARED_0_PKTOUT_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_SHARED_0_PKTOUT_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_SHARED_0_MACSTATUSVECTOR():
    return 0x44040020
def SUME_NF_10G_INTERFACE_SHARED_0_MACSTATUSVECTOR_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_SHARED_0_MACSTATUSVECTOR_WIDTH():
    return 2
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUS():
    return 0x44040024
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUS_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUS_WIDTH():
    return 8
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR0():
    return 0x44040028
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR0_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR0_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR1():
    return 0x4404002c
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR1_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR1_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR2():
    return 0x44040030
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR2_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR2_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR3():
    return 0x44040034
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR3_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR3_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR4():
    return 0x44040038
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR4_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR4_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR5():
    return 0x4404003c
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR5_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR5_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR6():
    return 0x44040040
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR6_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR6_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR7():
    return 0x44040044
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR7_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR7_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR8():
    return 0x44040048
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR8_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR8_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR9():
    return 0x4404004c
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR9_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR9_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR10():
    return 0x44040050
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR10_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR10_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR11():
    return 0x44040054
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR11_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR11_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR12():
    return 0x44040058
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR12_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR12_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR13():
    return 0x4404005c
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR13_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_SHARED_0_PCSPMASTATUSVECTOR13_WIDTH():
    return 32

# /######################################################
# /# Definitions for NF_10G_INTERFACE1
# /######################################################
def SUME_NF_10G_INTERFACE1_BASEADDR():
    return 0x44050000
def SUME_NF_10G_INTERFACE1_HIGHADDR():
    return 0x44050FFF
def SUME_NF_10G_INTERFACE1_SIZEADDR():
    return 0x1000

def SUME_NF_10G_INTERFACE_1_ID():
    return 0x44050000
def SUME_NF_10G_INTERFACE_1_ID_DEFAULT():
    return 0x00001F10
def SUME_NF_10G_INTERFACE_1_ID_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_1_VERSION():
    return 0x44050004
def SUME_NF_10G_INTERFACE_1_VERSION_DEFAULT():
    return 0x1
def SUME_NF_10G_INTERFACE_1_VERSION_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_1_RESET():
    return 0x44050008
def SUME_NF_10G_INTERFACE_1_RESET_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_1_RESET_WIDTH():
    return 16
def SUME_NF_10G_INTERFACE_1_FLIP():
    return 0x4405000c
def SUME_NF_10G_INTERFACE_1_FLIP_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_1_FLIP_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_1_DEBUG():
    return 0x44050010
def SUME_NF_10G_INTERFACE_1_DEBUG_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_1_DEBUG_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_1_INTERFACEID():
    return 0x44050014
def SUME_NF_10G_INTERFACE_1_INTERFACEID_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_1_INTERFACEID_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_1_PKTIN():
    return 0x44050018
def SUME_NF_10G_INTERFACE_1_PKTIN_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_1_PKTIN_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_1_PKTOUT():
    return 0x4405001c
def SUME_NF_10G_INTERFACE_1_PKTOUT_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_1_PKTOUT_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_1_MACSTATUSVECTOR():
    return 0x44050020
def SUME_NF_10G_INTERFACE_1_MACSTATUSVECTOR_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_1_MACSTATUSVECTOR_WIDTH():
    return 2
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUS():
    return 0x44050024
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUS_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUS_WIDTH():
    return 8
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR0():
    return 0x44050028
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR0_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR0_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR1():
    return 0x4405002c
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR1_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR1_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR2():
    return 0x44050030
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR2_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR2_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR3():
    return 0x44050034
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR3_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR3_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR4():
    return 0x44050038
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR4_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR4_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR5():
    return 0x4405003c
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR5_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR5_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR6():
    return 0x44050040
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR6_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR6_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR7():
    return 0x44050044
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR7_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR7_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR8():
    return 0x44050048
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR8_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR8_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR9():
    return 0x4405004c
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR9_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR9_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR10():
    return 0x44050050
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR10_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR10_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR11():
    return 0x44050054
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR11_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR11_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR12():
    return 0x44050058
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR12_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR12_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR13():
    return 0x4405005c
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR13_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_1_PCSPMASTATUSVECTOR13_WIDTH():
    return 32

# /######################################################
# /# Definitions for NF_10G_INTERFACE2
# /######################################################
def SUME_NF_10G_INTERFACE2_BASEADDR():
    return 0x44060000
def SUME_NF_10G_INTERFACE2_HIGHADDR():
    return 0x44060FFF
def SUME_NF_10G_INTERFACE2_SIZEADDR():
    return 0x1000

def SUME_NF_10G_INTERFACE_2_ID():
    return 0x44060000
def SUME_NF_10G_INTERFACE_2_ID_DEFAULT():
    return 0x00001F10
def SUME_NF_10G_INTERFACE_2_ID_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_2_VERSION():
    return 0x44060004
def SUME_NF_10G_INTERFACE_2_VERSION_DEFAULT():
    return 0x1
def SUME_NF_10G_INTERFACE_2_VERSION_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_2_RESET():
    return 0x44060008
def SUME_NF_10G_INTERFACE_2_RESET_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_2_RESET_WIDTH():
    return 16
def SUME_NF_10G_INTERFACE_2_FLIP():
    return 0x4406000c
def SUME_NF_10G_INTERFACE_2_FLIP_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_2_FLIP_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_2_DEBUG():
    return 0x44060010
def SUME_NF_10G_INTERFACE_2_DEBUG_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_2_DEBUG_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_2_INTERFACEID():
    return 0x44060014
def SUME_NF_10G_INTERFACE_2_INTERFACEID_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_2_INTERFACEID_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_2_PKTIN():
    return 0x44060018
def SUME_NF_10G_INTERFACE_2_PKTIN_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_2_PKTIN_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_2_PKTOUT():
    return 0x4406001c
def SUME_NF_10G_INTERFACE_2_PKTOUT_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_2_PKTOUT_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_2_MACSTATUSVECTOR():
    return 0x44060020
def SUME_NF_10G_INTERFACE_2_MACSTATUSVECTOR_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_2_MACSTATUSVECTOR_WIDTH():
    return 2
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUS():
    return 0x44060024
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUS_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUS_WIDTH():
    return 8
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR0():
    return 0x44060028
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR0_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR0_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR1():
    return 0x4406002c
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR1_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR1_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR2():
    return 0x44060030
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR2_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR2_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR3():
    return 0x44060034
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR3_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR3_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR4():
    return 0x44060038
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR4_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR4_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR5():
    return 0x4406003c
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR5_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR5_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR6():
    return 0x44060040
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR6_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR6_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR7():
    return 0x44060044
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR7_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR7_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR8():
    return 0x44060048
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR8_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR8_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR9():
    return 0x4406004c
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR9_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR9_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR10():
    return 0x44060050
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR10_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR10_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR11():
    return 0x44060054
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR11_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR11_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR12():
    return 0x44060058
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR12_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR12_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR13():
    return 0x4406005c
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR13_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_2_PCSPMASTATUSVECTOR13_WIDTH():
    return 32

# /######################################################
# /# Definitions for NF_10G_INTERFACE3
# /######################################################
def SUME_NF_10G_INTERFACE3_BASEADDR():
    return 0x44070000
def SUME_NF_10G_INTERFACE3_HIGHADDR():
    return 0x44070FFF
def SUME_NF_10G_INTERFACE3_SIZEADDR():
    return 0x1000

def SUME_NF_10G_INTERFACE_3_ID():
    return 0x44070000
def SUME_NF_10G_INTERFACE_3_ID_DEFAULT():
    return 0x00001F10
def SUME_NF_10G_INTERFACE_3_ID_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_3_VERSION():
    return 0x44070004
def SUME_NF_10G_INTERFACE_3_VERSION_DEFAULT():
    return 0x1
def SUME_NF_10G_INTERFACE_3_VERSION_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_3_RESET():
    return 0x44070008
def SUME_NF_10G_INTERFACE_3_RESET_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_3_RESET_WIDTH():
    return 16
def SUME_NF_10G_INTERFACE_3_FLIP():
    return 0x4407000c
def SUME_NF_10G_INTERFACE_3_FLIP_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_3_FLIP_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_3_DEBUG():
    return 0x44070010
def SUME_NF_10G_INTERFACE_3_DEBUG_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_3_DEBUG_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_3_INTERFACEID():
    return 0x44070014
def SUME_NF_10G_INTERFACE_3_INTERFACEID_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_3_INTERFACEID_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_3_PKTIN():
    return 0x44070018
def SUME_NF_10G_INTERFACE_3_PKTIN_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_3_PKTIN_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_3_PKTOUT():
    return 0x4407001c
def SUME_NF_10G_INTERFACE_3_PKTOUT_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_3_PKTOUT_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_3_MACSTATUSVECTOR():
    return 0x44070020
def SUME_NF_10G_INTERFACE_3_MACSTATUSVECTOR_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_3_MACSTATUSVECTOR_WIDTH():
    return 2
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUS():
    return 0x44070024
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUS_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUS_WIDTH():
    return 8
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR0():
    return 0x44070028
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR0_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR0_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR1():
    return 0x4407002c
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR1_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR1_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR2():
    return 0x44070030
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR2_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR2_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR3():
    return 0x44070034
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR3_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR3_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR4():
    return 0x44070038
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR4_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR4_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR5():
    return 0x4407003c
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR5_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR5_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR6():
    return 0x44070040
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR6_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR6_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR7():
    return 0x44070044
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR7_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR7_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR8():
    return 0x44070048
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR8_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR8_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR9():
    return 0x4407004c
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR9_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR9_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR10():
    return 0x44070050
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR10_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR10_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR11():
    return 0x44070054
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR11_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR11_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR12():
    return 0x44070058
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR12_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR12_WIDTH():
    return 32
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR13():
    return 0x4407005c
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR13_DEFAULT():
    return 0x0
def SUME_NF_10G_INTERFACE_3_PCSPMASTATUSVECTOR13_WIDTH():
    return 32

# /######################################################
# /# Definitions for NF_RIFFA_DMA
# /######################################################
def SUME_NF_RIFFA_DMA_BASEADDR():
    return 0x44080000
def SUME_NF_RIFFA_DMA_HIGHADDR():
    return 0x44080FFF
def SUME_NF_RIFFA_DMA_SIZEADDR():
    return 0x1000

def SUME_NF_RIFFA_DMA_0_ID():
    return 0x44080000
def SUME_NF_RIFFA_DMA_0_ID_DEFAULT():
    return 0x00001FFA
def SUME_NF_RIFFA_DMA_0_ID_WIDTH():
    return 32
def SUME_NF_RIFFA_DMA_0_VERSION():
    return 0x44080004
def SUME_NF_RIFFA_DMA_0_VERSION_DEFAULT():
    return 0x1
def SUME_NF_RIFFA_DMA_0_VERSION_WIDTH():
    return 32
def SUME_NF_RIFFA_DMA_0_RESET():
    return 0x44080008
def SUME_NF_RIFFA_DMA_0_RESET_DEFAULT():
    return 0x0
def SUME_NF_RIFFA_DMA_0_RESET_WIDTH():
    return 16
def SUME_NF_RIFFA_DMA_0_FLIP():
    return 0x4408000c
def SUME_NF_RIFFA_DMA_0_FLIP_DEFAULT():
    return 0x0
def SUME_NF_RIFFA_DMA_0_FLIP_WIDTH():
    return 32
def SUME_NF_RIFFA_DMA_0_DEBUG():
    return 0x44080010
def SUME_NF_RIFFA_DMA_0_DEBUG_DEFAULT():
    return 0x0
def SUME_NF_RIFFA_DMA_0_DEBUG_WIDTH():
    return 32
def SUME_NF_RIFFA_DMA_0_RQPKT():
    return 0x44080014
def SUME_NF_RIFFA_DMA_0_RQPKT_DEFAULT():
    return 0x0
def SUME_NF_RIFFA_DMA_0_RQPKT_WIDTH():
    return 32
def SUME_NF_RIFFA_DMA_0_RCPKT():
    return 0x44080018
def SUME_NF_RIFFA_DMA_0_RCPKT_DEFAULT():
    return 0x0
def SUME_NF_RIFFA_DMA_0_RCPKT_WIDTH():
    return 32
def SUME_NF_RIFFA_DMA_0_CQPKT():
    return 0x4408001c
def SUME_NF_RIFFA_DMA_0_CQPKT_DEFAULT():
    return 0x0
def SUME_NF_RIFFA_DMA_0_CQPKT_WIDTH():
    return 32
def SUME_NF_RIFFA_DMA_0_CCPKT():
    return 0x44080020
def SUME_NF_RIFFA_DMA_0_CCPKT_DEFAULT():
    return 0x0
def SUME_NF_RIFFA_DMA_0_CCPKT_WIDTH():
    return 32
def SUME_NF_RIFFA_DMA_0_XGETXPKT():
    return 0x44080024
def SUME_NF_RIFFA_DMA_0_XGETXPKT_DEFAULT():
    return 0x0
def SUME_NF_RIFFA_DMA_0_XGETXPKT_WIDTH():
    return 32
def SUME_NF_RIFFA_DMA_0_XGERXPKT():
    return 0x44080028
def SUME_NF_RIFFA_DMA_0_XGERXPKT_DEFAULT():
    return 0x0
def SUME_NF_RIFFA_DMA_0_XGERXPKT_WIDTH():
    return 32
def SUME_NF_RIFFA_DMA_0_PCIERQ():
    return 0x4408002c
def SUME_NF_RIFFA_DMA_0_PCIERQ_DEFAULT():
    return 0x0
def SUME_NF_RIFFA_DMA_0_PCIERQ_WIDTH():
    return 32
def SUME_NF_RIFFA_DMA_0_PCIEPHY():
    return 0x44080030
def SUME_NF_RIFFA_DMA_0_PCIEPHY_DEFAULT():
    return 0x0
def SUME_NF_RIFFA_DMA_0_PCIEPHY_WIDTH():
    return 32
def SUME_NF_RIFFA_DMA_0_PCIECONFIG():
    return 0x44080034
def SUME_NF_RIFFA_DMA_0_PCIECONFIG_DEFAULT():
    return 0x0
def SUME_NF_RIFFA_DMA_0_PCIECONFIG_WIDTH():
    return 32
def SUME_NF_RIFFA_DMA_0_PCIECONFIG2():
    return 0x44080038
def SUME_NF_RIFFA_DMA_0_PCIECONFIG2_DEFAULT():
    return 0x0
def SUME_NF_RIFFA_DMA_0_PCIECONFIG2_WIDTH():
    return 32
def SUME_NF_RIFFA_DMA_0_PCIEERROR():
    return 0x4408003c
def SUME_NF_RIFFA_DMA_0_PCIEERROR_DEFAULT():
    return 0x0
def SUME_NF_RIFFA_DMA_0_PCIEERROR_WIDTH():
    return 32
def SUME_NF_RIFFA_DMA_0_PCIEMISC():
    return 0x44080040
def SUME_NF_RIFFA_DMA_0_PCIEMISC_DEFAULT():
    return 0x0
def SUME_NF_RIFFA_DMA_0_PCIEMISC_WIDTH():
    return 32
def SUME_NF_RIFFA_DMA_0_PCIETPH():
    return 0x44080044
def SUME_NF_RIFFA_DMA_0_PCIETPH_DEFAULT():
    return 0x0
def SUME_NF_RIFFA_DMA_0_PCIETPH_WIDTH():
    return 32
def SUME_NF_RIFFA_DMA_0_PCIEFC1():
    return 0x44080048
def SUME_NF_RIFFA_DMA_0_PCIEFC1_DEFAULT():
    return 0x0
def SUME_NF_RIFFA_DMA_0_PCIEFC1_WIDTH():
    return 32
def SUME_NF_RIFFA_DMA_0_PCIEFC2():
    return 0x4408004c
def SUME_NF_RIFFA_DMA_0_PCIEFC2_DEFAULT():
    return 0x0
def SUME_NF_RIFFA_DMA_0_PCIEFC2_WIDTH():
    return 32
def SUME_NF_RIFFA_DMA_0_PCIEFC3():
    return 0x44080050
def SUME_NF_RIFFA_DMA_0_PCIEFC3_DEFAULT():
    return 0x0
def SUME_NF_RIFFA_DMA_0_PCIEFC3_WIDTH():
    return 32
def SUME_NF_RIFFA_DMA_0_PCIEINTERRUPT():
    return 0x44080054
def SUME_NF_RIFFA_DMA_0_PCIEINTERRUPT_DEFAULT():
    return 0x0
def SUME_NF_RIFFA_DMA_0_PCIEINTERRUPT_WIDTH():
    return 32
def SUME_NF_RIFFA_DMA_0_PCIEMSIDATA():
    return 0x44080058
def SUME_NF_RIFFA_DMA_0_PCIEMSIDATA_DEFAULT():
    return 0x0
def SUME_NF_RIFFA_DMA_0_PCIEMSIDATA_WIDTH():
    return 32
def SUME_NF_RIFFA_DMA_0_PCIEMSIINT():
    return 0x4408005c
def SUME_NF_RIFFA_DMA_0_PCIEMSIINT_DEFAULT():
    return 0x0
def SUME_NF_RIFFA_DMA_0_PCIEMSIINT_WIDTH():
    return 32
def SUME_NF_RIFFA_DMA_0_PCIEMSIPENDINGSTATUS():
    return 0x44080060
def SUME_NF_RIFFA_DMA_0_PCIEMSIPENDINGSTATUS_DEFAULT():
    return 0x0
def SUME_NF_RIFFA_DMA_0_PCIEMSIPENDINGSTATUS_WIDTH():
    return 32
def SUME_NF_RIFFA_DMA_0_PCIEMSIPENDINGSTATUS2():
    return 0x44080064
def SUME_NF_RIFFA_DMA_0_PCIEMSIPENDINGSTATUS2_DEFAULT():
    return 0x0
def SUME_NF_RIFFA_DMA_0_PCIEMSIPENDINGSTATUS2_WIDTH():
    return 32
def SUME_NF_RIFFA_DMA_0_PCIEINTERRUPT2():
    return 0x44080068
def SUME_NF_RIFFA_DMA_0_PCIEINTERRUPT2_DEFAULT():
    return 0x0
def SUME_NF_RIFFA_DMA_0_PCIEINTERRUPT2_WIDTH():
    return 32
