
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000254                       # Number of seconds simulated
sim_ticks                                   253552000                       # Number of ticks simulated
final_tick                                  253552000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 184434                       # Simulator instruction rate (inst/s)
host_op_rate                                   186017                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               11154665                       # Simulator tick rate (ticks/s)
host_mem_usage                                 686116                       # Number of bytes of host memory used
host_seconds                                    22.73                       # Real time elapsed on the host
sim_insts                                     4192288                       # Number of instructions simulated
sim_ops                                       4228278                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          32128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         115008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst            640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             151424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        32128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34432                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            1797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2366                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         126711680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         453587430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           2524137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           1009655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           2524137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           1262069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           1262069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           1009655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst           1009655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data           1514482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst            757241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data           1009655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data           1009655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst           1009655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data           1009655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             597210829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    126711680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      2524137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      2524137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      1262069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst      1009655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst       757241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst      1009655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        135798574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        126711680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        453587430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          2524137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          1009655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          2524137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          1262069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          1262069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          1009655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst          1009655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data          1514482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst           757241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data          1009655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data          1009655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst          1009655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data          1009655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            597210829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2366                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2366                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 151424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  151424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           17                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     253508500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2366                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          308                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    486.025974                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   274.450107                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   422.516055                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           94     30.52%     30.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           44     14.29%     44.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           28      9.09%     53.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           12      3.90%     57.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      2.27%     60.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      2.60%     62.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      2.27%     64.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      2.60%     67.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          100     32.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          308                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     15751750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                60114250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   11830000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      6657.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25407.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       597.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    597.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2048                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     107146.45                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1595160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   870375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 9726600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             16273920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             53780355                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            102468000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              184714410                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            740.616604                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    170657000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       8320000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      71163000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   672840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   367125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8283600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             16273920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             57266190                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             99410250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              182273925                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            730.831425                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    166609750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       8320000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      76300250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  57713                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            55306                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1568                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               55431                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  51930                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.684040                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    878                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                14                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 124                       # Number of system calls
system.cpu0.numCycles                          507105                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            102249                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                        713920                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      57713                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             52808                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       361839                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   3253                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                    88206                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  668                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            465718                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.603354                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.782796                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  326068     70.01%     70.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   12936      2.78%     72.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   12312      2.64%     75.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   12224      2.62%     78.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   15548      3.34%     81.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    7991      1.72%     83.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   15897      3.41%     86.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   26986      5.79%     92.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   35756      7.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              465718                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.113809                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.407835                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   45559                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               325568                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    20875                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                72396                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1320                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1070                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  318                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                715288                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1156                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1320                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   68782                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                  20822                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles         10785                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    69688                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               294321                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                711435                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    5                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                164095                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                  3926                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                119156                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             889058                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              3531620                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         1165861                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               821041                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   68017                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               140                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           140                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   354389                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              147515                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              49684                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             1513                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             426                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    706105                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                283                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   661527                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             3491                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          51612                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       226067                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            86                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       465718                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.420445                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.895632                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             130048     27.92%     27.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               9813      2.11%     30.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             325857     69.97%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         465718                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               369070     55.79%     55.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              106660     16.12%     71.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     71.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     71.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     71.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     71.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     71.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     71.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.91% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              138918     21.00%     92.91% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              46876      7.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                661527                       # Type of FU issued
system.cpu0.iq.rate                          1.304517                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           1792207                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           758010                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses       659334                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                661499                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              82                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        11056                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         3172                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           38                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           64                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1320                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   6615                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  474                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             706395                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts               98                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               147515                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               49684                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               134                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    20                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  450                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            38                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           763                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          535                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1298                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               660553                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               138218                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              974                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                      184971                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   48855                       # Number of branches executed
system.cpu0.iew.exec_stores                     46753                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.302596                       # Inst execution rate
system.cpu0.iew.wb_sent                        659535                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                       659362                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   556985                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  1051831                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.300247                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.529538                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          51622                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            197                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1262                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       458414                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.428351                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.219496                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       223786     48.82%     48.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        83839     18.29%     67.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        87764     19.15%     86.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        15438      3.37%     89.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1475      0.32%     89.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         2075      0.45%     90.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         8963      1.96%     92.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         1550      0.34%     92.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        33524      7.31%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       458414                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              625705                       # Number of instructions committed
system.cpu0.commit.committedOps                654776                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        182971                       # Number of memory references committed
system.cpu0.commit.loads                       136459                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                     48199                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                   607116                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 308                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          365276     55.79%     55.79% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         106526     16.27%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         136459     20.84%     92.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         46512      7.10%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           654776                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                33524                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                     1130923                       # The number of ROB reads
system.cpu0.rob.rob_writes                    1420111                       # The number of ROB writes
system.cpu0.timesIdled                            415                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          41387                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                     625705                       # Number of Instructions Simulated
system.cpu0.committedOps                       654776                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.810454                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.810454                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.233877                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.233877                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 1065415                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 552549                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  2393228                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  273445                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                 189235                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements             3269                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          861.124030                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             141305                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4291                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            32.930552                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         67768250                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   861.124030                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.840941                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.840941                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          891                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           372991                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          372991                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       131956                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         131956                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         9201                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          9201                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            3                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           49                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           52                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       141157                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          141157                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       141160                       # number of overall hits
system.cpu0.dcache.overall_hits::total         141160                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         5916                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         5916                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        37159                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        37159                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            5                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        43075                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         43075                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        43075                       # number of overall misses
system.cpu0.dcache.overall_misses::total        43075                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     68082936                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     68082936                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   1973698780                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1973698780                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       202500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       202500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        17000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        17000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   2041781716                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2041781716                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   2041781716                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2041781716                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       137872                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       137872                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        46360                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        46360                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       184232                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       184232                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       184235                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       184235                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.042909                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.042909                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.801531                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.801531                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.092593                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.092593                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.233808                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.233808                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.233805                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.233805                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 11508.271805                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 11508.271805                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 53114.959498                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 53114.959498                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        40500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        40500                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         8500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         8500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 47400.620221                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 47400.620221                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 47400.620221                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 47400.620221                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          720                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs           45                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2792                       # number of writebacks
system.cpu0.dcache.writebacks::total             2792                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data         4772                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         4772                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        33984                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        33984                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        38756                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        38756                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        38756                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        38756                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         1144                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1144                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         3175                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         3175                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         4319                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4319                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         4319                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4319                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     21560283                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     21560283                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    143187981                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    143187981                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       194000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       194000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    164748264                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    164748264                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    164748264                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    164748264                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.008298                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008298                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.068486                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.068486                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.023443                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.023443                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.023443                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.023443                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 18846.401224                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18846.401224                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 45098.576693                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45098.576693                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        38800                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        38800                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         7000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         7000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 38145.002084                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 38145.002084                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 38145.002084                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 38145.002084                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              230                       # number of replacements
system.cpu0.icache.tags.tagsinuse          320.423343                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              87417                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              610                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           143.306557                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   320.423343                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.625827                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.625827                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          319                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           177022                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          177022                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        87417                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          87417                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        87417                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           87417                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        87417                       # number of overall hits
system.cpu0.icache.overall_hits::total          87417                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          789                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          789                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          789                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           789                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          789                       # number of overall misses
system.cpu0.icache.overall_misses::total          789                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     51733217                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     51733217                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     51733217                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     51733217                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     51733217                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     51733217                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        88206                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        88206                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        88206                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        88206                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        88206                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        88206                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.008945                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008945                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.008945                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008945                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.008945                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008945                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 65568.082383                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65568.082383                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 65568.082383                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65568.082383                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 65568.082383                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65568.082383                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          106                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          106                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          177                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          177                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          177                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          177                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          177                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          177                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          612                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          612                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          612                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          612                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          612                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          612                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     41058529                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     41058529                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     41058529                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     41058529                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     41058529                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     41058529                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.006938                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006938                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.006938                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006938                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.006938                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006938                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 67089.099673                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67089.099673                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 67089.099673                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67089.099673                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 67089.099673                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67089.099673                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  40543                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            40141                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              638                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               38937                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  38468                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.795490                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    154                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                          269607                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles             75384                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        566861                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      40543                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             38622                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       190722                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   1319                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                    73914                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   63                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            266773                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.132446                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.059223                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  162658     60.97%     60.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   10213      3.83%     64.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    6751      2.53%     67.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   10760      4.03%     71.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                    8341      3.13%     74.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    6648      2.49%     76.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   10190      3.82%     80.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   24556      9.20%     90.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   26656      9.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              266773                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.150378                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.102546                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   25876                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles               170512                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     8022                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                61732                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   631                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 202                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                549323                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  102                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   631                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                   44646                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                  18007                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1134                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    50643                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               151712                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                546924                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                144581                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   151                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands             730635                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              2696654                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          903940                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps               683560                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   47071                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                42                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            42                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   295949                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              143866                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               2375                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             1236                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              87                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    544254                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 60                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   513568                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             2242                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          33266                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       158336                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            18                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       266773                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.925112                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.366349                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               8661      3.25%      3.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               2656      1.00%      4.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             255456     95.76%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         266773                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               277028     53.94%     53.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               98308     19.14%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              136287     26.54%     99.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               1945      0.38%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                513568                       # Type of FU issued
system.cpu1.iq.rate                          1.904876                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           1296149                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           577587                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       512291                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                513568                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              11                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         8923                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          476                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked           74                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   631                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                   4068                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                   24                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             544317                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               143866                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                2375                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                27                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    16                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           542                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 620                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               512997                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               135735                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              569                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                      137672                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   36366                       # Number of branches executed
system.cpu1.iew.exec_stores                      1937                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.902758                       # Inst execution rate
system.cpu1.iew.wb_sent                        512324                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       512291                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   472544                       # num instructions producing a value
system.cpu1.iew.wb_consumers                   784531                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.900140                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.602327                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          33206                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             42                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              610                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       262186                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.949181                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.473737                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        76249     29.08%     29.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        83721     31.93%     61.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        48780     18.61%     79.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        16834      6.42%     86.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         1377      0.53%     86.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         2356      0.90%     87.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          132      0.05%     87.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          711      0.27%     87.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        32026     12.21%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       262186                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              510037                       # Number of instructions committed
system.cpu1.commit.committedOps                511048                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        136842                       # Number of memory references committed
system.cpu1.commit.loads                       134943                       # Number of loads committed
system.cpu1.commit.membars                         24                       # Number of memory barriers committed
system.cpu1.commit.branches                     36290                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   474846                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  56                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          275899     53.99%     53.99% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          98307     19.24%     73.22% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.22% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         134943     26.41%     99.63% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          1899      0.37%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           511048                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                32026                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                      774232                       # The number of ROB reads
system.cpu1.rob.rob_writes                    1093163                       # The number of ROB writes
system.cpu1.timesIdled                             32                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2834                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      237497                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                     510037                       # Number of Instructions Simulated
system.cpu1.committedOps                       511048                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.528603                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.528603                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.891780                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.891780                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  848256                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 469455                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  1944180                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  215545                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                 143603                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    19                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements             1432                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          285.967646                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             133034                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2030                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            65.533990                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   285.967646                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.279265                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.279265                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          598                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          496                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.583984                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           277121                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          277121                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       132183                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         132183                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          849                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           849                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data       133032                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          133032                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       133034                       # number of overall hits
system.cpu1.dcache.overall_hits::total         133034                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         3452                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3452                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         1043                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1043                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            4                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         4495                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          4495                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         4496                       # number of overall misses
system.cpu1.dcache.overall_misses::total         4496                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     21564719                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     21564719                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     15520000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     15520000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        46000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        46000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        12000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     37084719                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     37084719                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     37084719                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     37084719                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       135635                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       135635                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         1892                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         1892                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       137527                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       137527                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       137530                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       137530                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.025451                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.025451                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.551268                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.551268                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.032684                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.032684                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.032691                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.032691                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  6247.021727                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  6247.021727                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 14880.153404                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 14880.153404                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        11500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        11500                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data  8250.215573                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  8250.215573                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data  8248.380560                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  8248.380560                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           95                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          261                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     4.318182                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          261                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          563                       # number of writebacks
system.cpu1.dcache.writebacks::total              563                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         1928                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1928                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data          524                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          524                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         2452                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         2452                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         2452                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         2452                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         1524                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1524                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          519                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         2043                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2043                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         2044                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2044                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      5662020                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      5662020                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data      6539750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      6539750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        40000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        40000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     12201770                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     12201770                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     12213270                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     12213270                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.011236                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.011236                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.274313                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.274313                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.014855                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.014855                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.014862                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.014862                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  3715.236220                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  3715.236220                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 12600.674374                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12600.674374                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data        11500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        11500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data        10000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data  5972.476750                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  5972.476750                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  5975.181018                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  5975.181018                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           24.797816                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              73841                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1420.019231                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    24.797816                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.048433                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.048433                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           147880                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          147880                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        73841                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          73841                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        73841                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           73841                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        73841                       # number of overall hits
system.cpu1.icache.overall_hits::total          73841                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           73                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           73                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            73                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           73                       # number of overall misses
system.cpu1.icache.overall_misses::total           73                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      4460680                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4460680                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      4460680                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4460680                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      4460680                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4460680                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        73914                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        73914                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        73914                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        73914                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        73914                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        73914                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000988                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000988                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000988                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000988                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000988                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000988                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 61105.205479                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61105.205479                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 61105.205479                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61105.205479                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 61105.205479                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61105.205479                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           21                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           21                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           21                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           52                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           52                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2974295                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2974295                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2974295                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2974295                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2974295                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2974295                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000704                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000704                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000704                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000704                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000704                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000704                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 57197.980769                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 57197.980769                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 57197.980769                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 57197.980769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 57197.980769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 57197.980769                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                  40704                       # Number of BP lookups
system.cpu2.branchPred.condPredicted            40298                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              638                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups               39090                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                  38562                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            98.649271                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    153                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                          269057                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles             75383                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                        567561                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                      40704                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches             38715                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                       190712                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   1321                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                    73941                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   63                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples            266763                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             2.135101                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.060526                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                  162471     60.90%     60.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   10395      3.90%     64.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    6527      2.45%     67.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   10981      4.12%     71.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                    8337      3.13%     74.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    6537      2.45%     76.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   10184      3.82%     80.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   24611      9.23%     89.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   26720     10.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total              266763                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.151284                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       2.109445                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                   25979                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles               170338                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     7776                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                62038                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   632                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 202                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                549848                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  102                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   632                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                   44734                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                  17449                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1204                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                    50730                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               152014                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                547468                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                144875                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                    27                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenamedOperands             731614                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups              2699314                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups          904682                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps               684538                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   47070                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                46                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            47                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   295924                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads              143921                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               2364                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads             1226                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              74                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                    544717                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 65                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                   514093                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             2243                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined          33205                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined       158059                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            19                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples       266763                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.927153                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.361377                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               8410      3.15%      3.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               2613      0.98%      4.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             255740     95.87%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total         266763                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               277486     53.98%     53.98% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               98308     19.12%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.10% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead              136352     26.52%     99.62% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               1947      0.38%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                514093                       # Type of FU issued
system.cpu2.iq.rate                          1.910722                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads           1297190                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes           577998                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses       512815                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                514093                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              10                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         8911                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          461                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           76                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   632                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                   3953                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts             544785                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts               143921                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                2364                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                31                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           542                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 620                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts               513521                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts               135803                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              570                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                      137740                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                   36498                       # Number of branches executed
system.cpu2.iew.exec_stores                      1937                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.908596                       # Inst execution rate
system.cpu2.iew.wb_sent                        512849                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                       512815                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                   472956                       # num instructions producing a value
system.cpu2.iew.wb_consumers                   785381                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.905972                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.602199                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts          33144                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             46                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              610                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples       262179                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.951251                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.469217                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0        75423     28.77%     28.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        84232     32.13%     60.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        49121     18.74%     79.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        16989      6.48%     86.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4         1364      0.52%     86.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         2291      0.87%     87.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6           68      0.03%     87.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          711      0.27%     87.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        31980     12.20%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total       262179                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts              510566                       # Number of instructions committed
system.cpu2.commit.committedOps                511577                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                        136913                       # Number of memory references committed
system.cpu2.commit.loads                       135010                       # Number of loads committed
system.cpu2.commit.membars                         24                       # Number of memory barriers committed
system.cpu2.commit.branches                     36421                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                   475244                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  56                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          276357     54.02%     54.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          98307     19.22%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.24% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         135010     26.39%     99.63% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          1903      0.37%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total           511577                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                31980                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                      774738                       # The number of ROB reads
system.cpu2.rob.rob_writes                    1094092                       # The number of ROB writes
system.cpu2.timesIdled                             31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2294                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      238047                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                     510566                       # Number of Instructions Simulated
system.cpu2.committedOps                       511577                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.526978                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.526978                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.897613                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.897613                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                  848975                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 469655                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                  1945968                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                  216319                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                 143674                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    38                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements             1399                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          287.253923                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             133450                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             1999                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            66.758379                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   287.253923                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.280521                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.280521                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          600                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          498                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.585938                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           277233                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          277233                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data       132602                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         132602                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          846                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           846                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            2                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu2.dcache.demand_hits::cpu2.data       133448                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          133448                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       133450                       # number of overall hits
system.cpu2.dcache.overall_hits::total         133450                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         3097                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         3097                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         1046                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            7                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            4                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data         4143                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          4143                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data         4144                       # number of overall misses
system.cpu2.dcache.overall_misses::total         4144                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     16835701                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     16835701                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     14967750                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     14967750                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        50499                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        50499                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        13000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data     31803451                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     31803451                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data     31803451                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     31803451                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data       135699                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       135699                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data         1892                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         1892                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data       137591                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       137591                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data       137594                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       137594                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.022823                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.022823                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.552854                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.552854                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.777778                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.777778                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.030111                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.030111                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.030118                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.030118                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data  5436.132063                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  5436.132063                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 14309.512428                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 14309.512428                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data  7214.142857                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  7214.142857                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data         3250                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         3250                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data  7676.430364                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  7676.430364                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data  7674.577944                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  7674.577944                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          109                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           69                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               28                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     3.892857                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           69                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          521                       # number of writebacks
system.cpu2.dcache.writebacks::total              521                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data         1605                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1605                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data          527                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data         2132                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         2132                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data         2132                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         2132                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         1492                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         1492                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data          519                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            7                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            4                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         2011                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         2011                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         2012                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         2012                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      5200528                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      5200528                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data      6385500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      6385500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        39001                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        39001                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data     11586028                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     11586028                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data     11588528                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     11588528                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.010995                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.010995                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.274313                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.274313                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.777778                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.014616                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.014616                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.014623                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.014623                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  3485.608579                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  3485.608579                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 12303.468208                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 12303.468208                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  5571.571429                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5571.571429                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         2125                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         2125                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data  5761.326703                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  5761.326703                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data  5759.705765                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  5759.705765                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           24.796093                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              73867                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1420.519231                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    24.796093                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.048430                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.048430                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           147934                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          147934                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst        73867                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          73867                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst        73867                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           73867                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst        73867                       # number of overall hits
system.cpu2.icache.overall_hits::total          73867                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           74                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           74                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           74                       # number of overall misses
system.cpu2.icache.overall_misses::total           74                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      4247200                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4247200                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      4247200                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4247200                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      4247200                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4247200                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst        73941                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        73941                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst        73941                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        73941                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst        73941                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        73941                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.001001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.001001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.001001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 57394.594595                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 57394.594595                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 57394.594595                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 57394.594595                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 57394.594595                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 57394.594595                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           22                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           22                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           22                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           52                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           52                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           52                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      2556543                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2556543                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      2556543                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2556543                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      2556543                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2556543                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000703                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000703                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000703                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000703                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000703                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000703                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 49164.288462                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 49164.288462                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 49164.288462                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 49164.288462                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 49164.288462                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 49164.288462                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                  40720                       # Number of BP lookups
system.cpu3.branchPred.condPredicted            40298                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              641                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups               39097                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                  38568                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            98.646955                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    144                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                          268425                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles             75258                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                        567480                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                      40720                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches             38712                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                       190820                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   1325                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                    73997                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   69                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples            266748                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             2.135041                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.052416                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                  161725     60.63%     60.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   10764      4.04%     64.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    7025      2.63%     67.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   10804      4.05%     71.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                    8279      3.10%     74.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    7080      2.65%     77.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                    9532      3.57%     80.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   25728      9.65%     90.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   25811      9.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total              266748                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.151700                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       2.114110                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                   25846                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles               170593                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     8029                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                61647                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   633                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 208                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                549283                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  107                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   633                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                   44154                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                  18097                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1258                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                    51116                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               151490                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                547006                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                144502                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                   117                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenamedOperands             730890                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups              2697111                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups          903945                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps               684361                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                   46523                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                44                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            44                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                   293016                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads              143802                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               2370                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads             1225                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              74                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                    544190                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 63                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                   514137                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             2178                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined          32774                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined       155396                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            19                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples       266748                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.927426                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.360633                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               8369      3.14%      3.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               2621      0.98%      4.12% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             255758     95.88%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total         266748                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu               277511     53.98%     53.98% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               98308     19.12%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.10% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead              136368     26.52%     99.62% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               1950      0.38%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                514137                       # Type of FU issued
system.cpu3.iq.rate                          1.915384                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads           1297198                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes           577034                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses       512821                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                514137                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              14                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         8805                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          469                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked           77                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   633                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                   3887                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts             544256                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               16                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts               143802                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                2370                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                29                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect           542                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           79                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 621                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts               513567                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts               135825                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              568                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                      137764                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                   36476                       # Number of branches executed
system.cpu3.iew.exec_stores                      1939                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.913261                       # Inst execution rate
system.cpu3.iew.wb_sent                        512855                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                       512821                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                   472878                       # num instructions producing a value
system.cpu3.iew.wb_consumers                   785218                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.910482                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.602225                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts          32713                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              612                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples       262228                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.950513                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.473766                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0        76049     29.00%     29.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        83847     31.97%     60.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        48862     18.63%     79.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        16914      6.45%     86.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4         1334      0.51%     86.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         2369      0.90%     87.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          126      0.05%     87.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          587      0.22%     87.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        32140     12.26%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total       262228                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts              510468                       # Number of instructions committed
system.cpu3.commit.committedOps                511479                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                        136898                       # Number of memory references committed
system.cpu3.commit.loads                       134997                       # Number of loads committed
system.cpu3.commit.membars                         24                       # Number of memory barriers committed
system.cpu3.commit.branches                     36397                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                   475170                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  56                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu          276274     54.01%     54.01% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          98307     19.22%     73.23% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     73.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     73.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     73.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     73.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     73.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     73.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     73.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     73.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     73.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     73.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     73.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     73.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     73.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     73.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     73.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     73.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     73.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     73.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     73.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     73.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     73.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     73.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     73.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     73.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     73.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.23% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         134997     26.39%     99.63% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          1901      0.37%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total           511479                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                32140                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                      774098                       # The number of ROB reads
system.cpu3.rob.rob_writes                    1092970                       # The number of ROB writes
system.cpu3.timesIdled                             23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1677                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                      238679                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                     510468                       # Number of Instructions Simulated
system.cpu3.committedOps                       511479                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.525841                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.525841                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.901716                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.901716                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                  849081                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 469713                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                  1946049                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                  216193                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                 143660                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    28                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements             1395                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          286.707110                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             133155                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             1994                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            66.777834                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   286.707110                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.279987                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.279987                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          599                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          496                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.584961                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           277257                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          277257                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       132306                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         132306                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          846                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           846                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::cpu3.data       133152                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          133152                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       133154                       # number of overall hits
system.cpu3.dcache.overall_hits::total         133154                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         3410                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         3410                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         1046                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            7                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data         4456                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          4456                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data         4457                       # number of overall misses
system.cpu3.dcache.overall_misses::total         4457                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     20328210                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     20328210                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data     15181250                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     15181250                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        49497                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        49497                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data     35509460                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     35509460                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data     35509460                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     35509460                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data       135716                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       135716                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data         1892                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         1892                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       137608                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       137608                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data       137611                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       137611                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.025126                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.025126                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.552854                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.552854                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.032382                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.032382                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.032388                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.032388                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data  5961.351906                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  5961.351906                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 14513.623327                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 14513.623327                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data         7071                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total         7071                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data  7968.909336                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  7968.909336                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data  7967.121382                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  7967.121382                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           81                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          163                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     3.857143                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          163                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          556                       # number of writebacks
system.cpu3.dcache.writebacks::total              556                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data         1921                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1921                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data          527                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data         2448                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         2448                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data         2448                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         2448                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         1489                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         1489                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data          519                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            7                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         2008                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         2008                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         2009                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         2009                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      5376529                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      5376529                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data      6372250                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      6372250                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        38003                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        38003                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data     11748779                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     11748779                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data     11751279                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     11751279                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.010971                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.010971                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.274313                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.274313                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.014592                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.014592                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.014599                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.014599                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  3610.832102                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  3610.832102                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 12277.938343                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 12277.938343                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         5429                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5429                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         2500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data  5850.985558                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  5850.985558                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data  5849.317571                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  5849.317571                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           25.303594                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              73923                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1394.773585                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    25.303594                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.049421                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.049421                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           148047                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          148047                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst        73923                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          73923                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst        73923                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           73923                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst        73923                       # number of overall hits
system.cpu3.icache.overall_hits::total          73923                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           74                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           74                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           74                       # number of overall misses
system.cpu3.icache.overall_misses::total           74                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      3608948                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3608948                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      3608948                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3608948                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      3608948                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3608948                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst        73997                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        73997                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst        73997                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        73997                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst        73997                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        73997                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.001000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001000                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.001000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001000                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.001000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001000                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 48769.567568                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 48769.567568                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 48769.567568                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 48769.567568                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 48769.567568                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 48769.567568                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           21                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           21                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           53                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      2009041                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2009041                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      2009041                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2009041                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      2009041                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2009041                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000716                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000716                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000716                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000716                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000716                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000716                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 37906.433962                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 37906.433962                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 37906.433962                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 37906.433962                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 37906.433962                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 37906.433962                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                  40337                       # Number of BP lookups
system.cpu4.branchPred.condPredicted            39923                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect              644                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups               40092                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                  38345                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            95.642522                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                    135                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                          267861                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles             75138                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                        566587                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                      40337                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches             38480                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                       190690                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                   1333                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                    73961                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                   58                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples            266502                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             2.133470                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            3.060602                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                  162467     60.96%     60.96% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                   10322      3.87%     64.84% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                    6475      2.43%     67.27% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                   10995      4.13%     71.39% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::4                    8282      3.11%     74.50% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::5                    6576      2.47%     76.97% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::6                   10131      3.80%     80.77% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::7                   24509      9.20%     89.96% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::8                   26745     10.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total              266502                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.150589                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       2.115228                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                   25731                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles               170450                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                     7957                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles                61726                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                   638                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                 196                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts                548857                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                  107                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                   638                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                   44481                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                  17672                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles          1410                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                    50605                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles               151696                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts                546510                       # Number of instructions processed by rename
system.cpu4.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu4.rename.IQFullEvents                144507                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                   179                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.RenamedOperands             729365                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups              2694802                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups          903524                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps               682151                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                   47214                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts                51                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts            53                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                   295455                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads              143843                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores               2394                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads             1219                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores             178                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                    543628                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                 66                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                   512834                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued             2239                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined          33416                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined       159090                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved            20                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples       266502                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.924316                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.368381                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0               8761      3.29%      3.29% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1               2648      0.99%      4.28% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2             255093     95.72%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total         266502                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu               276370     53.89%     53.89% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult               98308     19.17%     73.06% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     73.06% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     73.06% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     73.06% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     73.06% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     73.06% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     73.06% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     73.06% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     73.06% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     73.06% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     73.06% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     73.06% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     73.06% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     73.06% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     73.06% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     73.06% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     73.06% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.06% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     73.06% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.06% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.06% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.06% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.06% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.06% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.06% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     73.06% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.06% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.06% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead              136202     26.56%     99.62% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite               1954      0.38%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total                512834                       # Type of FU issued
system.cpu4.iq.rate                          1.914553                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads           1294409                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes           577120                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses       511530                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses                512834                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads              12                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads         9013                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          495                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked           86                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                   638                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                   3979                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts             543697                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts               143843                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                2394                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                31                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect           537                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect           83                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                 620                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts               512266                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts               135652                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts              568                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            3                       # number of nop insts executed
system.cpu4.iew.exec_refs                      137598                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                   36167                       # Number of branches executed
system.cpu4.iew.exec_stores                      1946                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.912432                       # Inst execution rate
system.cpu4.iew.wb_sent                        511562                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                       511530                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                   471961                       # num instructions producing a value
system.cpu4.iew.wb_consumers                   783366                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      1.909685                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.602478                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts          33418                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls             46                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts              616                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples       261886                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.948474                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     2.476008                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0        76373     29.16%     29.16% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1        83564     31.91%     61.07% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2        48659     18.58%     79.65% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3        16742      6.39%     86.04% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4         1325      0.51%     86.55% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5         2308      0.88%     87.43% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6          146      0.06%     87.49% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7          698      0.27%     87.75% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8        32071     12.25%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total       261886                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts              509284                       # Number of instructions committed
system.cpu4.commit.committedOps                510278                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                        136729                       # Number of memory references committed
system.cpu4.commit.loads                       134830                       # Number of loads committed
system.cpu4.commit.membars                         22                       # Number of memory barriers committed
system.cpu4.commit.branches                     36099                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                   474264                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                  54                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu          275242     53.94%     53.94% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult          98307     19.27%     73.20% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     73.20% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     73.20% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     73.20% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     73.20% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     73.20% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     73.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     73.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     73.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     73.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     73.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     73.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     73.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     73.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     73.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     73.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead         134830     26.42%     99.63% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite          1899      0.37%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total           510278                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                32071                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                      773328                       # The number of ROB reads
system.cpu4.rob.rob_writes                    1092009                       # The number of ROB writes
system.cpu4.timesIdled                             27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           1359                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                      239243                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                     509284                       # Number of Instructions Simulated
system.cpu4.committedOps                       510278                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.525956                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.525956                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.901300                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.901300                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                  847302                       # number of integer regfile reads
system.cpu4.int_regfile_writes                 469147                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                  1941654                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                  214407                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                 143513                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    35                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements             1392                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          284.994537                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             132879                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             1994                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            66.639418                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   284.994537                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.278315                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.278315                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          602                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          493                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.587891                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           276881                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          276881                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data       132031                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         132031                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data          840                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           840                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data            2                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data            2                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu4.dcache.demand_hits::cpu4.data       132871                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          132871                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data       132873                       # number of overall hits
system.cpu4.dcache.overall_hits::total         132873                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data         3497                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         3497                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data         1047                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         1047                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            1                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            8                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            4                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data         4544                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          4544                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data         4545                       # number of overall misses
system.cpu4.dcache.overall_misses::total         4545                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data     22760984                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total     22760984                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data     16396498                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     16396498                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data        40996                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total        40996                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        12000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data     39157482                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total     39157482                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data     39157482                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total     39157482                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data       135528                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       135528                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data         1887                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total         1887                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data       137415                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       137415                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data       137418                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       137418                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.025803                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.025803                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.554849                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.554849                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.033068                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.033068                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.033074                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.033074                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data  6508.717186                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total  6508.717186                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 15660.456543                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 15660.456543                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data  5124.500000                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total  5124.500000                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data         3000                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data  8617.403609                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total  8617.403609                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data  8615.507591                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total  8615.507591                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs          103                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets          318                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs     3.433333                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          318                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          565                       # number of writebacks
system.cpu4.dcache.writebacks::total              565                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data         2008                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         2008                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data          527                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data         2535                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         2535                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data         2535                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         2535                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data         1489                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         1489                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data          520                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          520                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data            8                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            4                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data         2009                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         2009                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data         2010                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         2010                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data      5581512                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total      5581512                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data      6795001                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      6795001                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data        28004                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total        28004                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data     12376513                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     12376513                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data     12379013                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     12379013                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.010987                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.010987                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.275570                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.275570                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.014620                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.014620                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.014627                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.014627                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data  3748.496978                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total  3748.496978                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 13067.309615                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 13067.309615                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data         2500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data  3500.500000                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3500.500000                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data         1875                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data  6160.534097                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total  6160.534097                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data  6158.712935                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total  6158.712935                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse           25.284215                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs              73890                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          1368.333333                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    25.284215                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.049383                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.049383                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           147976                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          147976                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst        73890                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total          73890                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst        73890                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total           73890                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst        73890                       # number of overall hits
system.cpu4.icache.overall_hits::total          73890                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           71                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           71                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            71                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           71                       # number of overall misses
system.cpu4.icache.overall_misses::total           71                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      2022185                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2022185                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      2022185                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2022185                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      2022185                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2022185                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst        73961                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total        73961                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst        73961                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total        73961                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst        73961                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total        73961                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.000960                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000960                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.000960                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000960                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.000960                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000960                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 28481.478873                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 28481.478873                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 28481.478873                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 28481.478873                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 28481.478873                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 28481.478873                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           17                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           17                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           17                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           54                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           54                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           54                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      1579279                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      1579279                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      1579279                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      1579279                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      1579279                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      1579279                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.000730                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000730                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.000730                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000730                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.000730                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000730                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 29245.907407                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 29245.907407                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 29245.907407                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 29245.907407                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 29245.907407                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 29245.907407                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                  40368                       # Number of BP lookups
system.cpu5.branchPred.condPredicted            39965                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect              648                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups               38725                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                  38340                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            99.005810                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                    139                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                          267307                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles             75039                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                        566348                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                      40368                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches             38479                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                       190336                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                   1337                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                    73907                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                   69                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples            266051                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             2.136113                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            3.058163                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                  161878     60.84%     60.84% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                   10309      3.87%     64.72% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                    6590      2.48%     67.20% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                   10965      4.12%     71.32% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::4                    8513      3.20%     74.52% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::5                    6465      2.43%     76.95% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::6                   10110      3.80%     80.75% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::7                   24874      9.35%     90.10% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::8                   26347      9.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total              266051                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.151017                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       2.118717                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                   25674                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles               170118                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                     8136                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles                61485                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                   638                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                 188                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts                548437                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                  115                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                   638                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                   44361                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                  17501                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles          1330                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                    50625                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles               151596                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts                546054                       # Number of instructions processed by rename
system.cpu5.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.IQFullEvents                144335                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LQFullEvents                   407                       # Number of times rename has blocked due to LQ full
system.cpu5.rename.RenamedOperands             728923                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups              2692521                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups          902754                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps               682029                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                   46891                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts                37                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts            37                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                   295022                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads              143752                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores               2335                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads             1214                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores              80                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                    543132                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                 61                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                   512826                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued             2255                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined          32993                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined       156676                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved            17                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples       266051                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.927548                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       0.360268                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0               8326      3.13%      3.13% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1               2624      0.99%      4.12% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2             255101     95.88%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total         266051                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu               276384     53.89%     53.89% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult               98308     19.17%     73.06% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     73.06% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     73.06% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     73.06% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     73.06% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     73.06% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     73.06% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     73.06% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     73.06% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     73.06% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     73.06% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     73.06% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     73.06% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     73.06% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     73.06% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     73.06% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     73.06% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.06% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     73.06% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.06% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.06% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.06% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.06% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.06% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.06% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     73.06% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.06% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.06% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead              136205     26.56%     99.62% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite               1929      0.38%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total                512826                       # Type of FU issued
system.cpu5.iq.rate                          1.918491                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads           1293956                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes           576193                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses       511514                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses                512826                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads               9                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads         8925                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          450                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked           79                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                   638                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                   3910                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts             543196                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts               24                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts               143752                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                2335                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                27                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect           541                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect           87                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                 628                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts               512255                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts               135665                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts              569                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            3                       # number of nop insts executed
system.cpu5.iew.exec_refs                      137582                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                   36169                       # Number of branches executed
system.cpu5.iew.exec_stores                      1917                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.916355                       # Inst execution rate
system.cpu5.iew.wb_sent                        511548                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                       511514                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                   471989                       # num instructions producing a value
system.cpu5.iew.wb_consumers                   783505                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      1.913583                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.602407                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts          32928                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls             44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts              618                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples       261503                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.951029                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     2.483514                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0        76966     29.43%     29.43% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1        82868     31.69%     61.12% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2        48188     18.43%     79.55% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3        16651      6.37%     85.92% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4         1303      0.50%     86.41% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5         2347      0.90%     87.31% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6          278      0.11%     87.42% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7          828      0.32%     87.73% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8        32074     12.27%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total       261503                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts              509218                       # Number of instructions committed
system.cpu5.commit.committedOps                510200                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                        136712                       # Number of memory references committed
system.cpu5.commit.loads                       134827                       # Number of loads committed
system.cpu5.commit.membars                         23                       # Number of memory barriers committed
system.cpu5.commit.branches                     36087                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                   474196                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                  53                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu          275181     53.94%     53.94% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult          98307     19.27%     73.20% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     73.20% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     73.20% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     73.20% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     73.20% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     73.20% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     73.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     73.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     73.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     73.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     73.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     73.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     73.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     73.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     73.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     73.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead         134827     26.43%     99.63% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite          1885      0.37%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total           510200                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                32074                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                      772388                       # The number of ROB reads
system.cpu5.rob.rob_writes                    1090874                       # The number of ROB writes
system.cpu5.timesIdled                             22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           1256                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                      239797                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                     509218                       # Number of Instructions Simulated
system.cpu5.committedOps                       510200                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.524936                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.524936                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.904993                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.904993                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                  847279                       # number of integer regfile reads
system.cpu5.int_regfile_writes                 469173                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                  1941654                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                  214411                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                 143491                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    36                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements             1380                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          285.499524                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             132280                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             1977                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            66.909459                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   285.499524                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.278808                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.278808                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          597                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          495                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.583008                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses           276901                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses          276901                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data       131450                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         131450                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data          828                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           828                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data            2                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data            1                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu5.dcache.demand_hits::cpu5.data       132278                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          132278                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data       132280                       # number of overall hits
system.cpu5.dcache.overall_hits::total         132280                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data         4111                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         4111                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data         1046                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            1                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            8                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            3                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data         5157                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          5157                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data         5158                       # number of overall misses
system.cpu5.dcache.overall_misses::total         5158                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data     26957482                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total     26957482                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data     15520500                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     15520500                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data        54998                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total        54998                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        13000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data     42477982                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total     42477982                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data     42477982                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total     42477982                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data       135561                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       135561                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data         1874                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total         1874                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data       137435                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       137435                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data       137438                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       137438                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.030326                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.030326                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.558164                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.558164                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.037523                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.037523                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.037530                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.037530                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data  6557.402578                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total  6557.402578                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 14837.954111                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 14837.954111                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data  6874.750000                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total  6874.750000                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data  4333.333333                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  4333.333333                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data  8236.955982                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total  8236.955982                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data  8235.359054                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total  8235.359054                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs          121                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets           94                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs               34                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs     3.558824                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets           94                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          634                       # number of writebacks
system.cpu5.dcache.writebacks::total              634                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data         2637                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         2637                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data          527                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data         3164                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         3164                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data         3164                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         3164                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data         1474                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         1474                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data          519                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            8                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data         1993                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         1993                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data         1994                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         1994                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data      6271012                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total      6271012                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data      6501000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      6501000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        42002                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        42002                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data     12772012                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     12772012                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data     12774512                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     12774512                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.010873                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.010873                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.276948                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.276948                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.014501                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.014501                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.014508                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.014508                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data  4254.417910                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total  4254.417910                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 12526.011561                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 12526.011561                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data         2500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data  5250.250000                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5250.250000                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data  2833.333333                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total  2833.333333                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data  6408.435524                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total  6408.435524                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data  6406.475426                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total  6406.475426                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse           25.278880                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs              73837                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               57                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          1295.385965                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    25.278880                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.049373                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.049373                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           147871                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          147871                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst        73837                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total          73837                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst        73837                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total           73837                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst        73837                       # number of overall hits
system.cpu5.icache.overall_hits::total          73837                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           70                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           70                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           70                       # number of overall misses
system.cpu5.icache.overall_misses::total           70                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      2082931                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2082931                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      2082931                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2082931                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      2082931                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2082931                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst        73907                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total        73907                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst        73907                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total        73907                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst        73907                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total        73907                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.000947                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000947                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.000947                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000947                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.000947                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000947                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 29756.157143                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 29756.157143                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 29756.157143                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 29756.157143                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 29756.157143                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 29756.157143                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           57                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           57                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           57                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      1654549                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      1654549                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      1654549                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      1654549                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      1654549                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      1654549                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.000771                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000771                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.000771                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000771                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.000771                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000771                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 29027.175439                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 29027.175439                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 29027.175439                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 29027.175439                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 29027.175439                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 29027.175439                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                  40091                       # Number of BP lookups
system.cpu6.branchPred.condPredicted            39752                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect              644                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups               38516                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                  38231                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            99.260048                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                    103                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                          266643                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles             75012                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                        566016                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                      40091                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches             38334                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                       189757                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                   1325                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                    73889                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                   62                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples            265439                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             2.139007                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            3.065696                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                  161876     60.98%     60.98% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                   10058      3.79%     64.77% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                    6420      2.42%     67.19% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                   10903      4.11%     71.30% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::4                    8366      3.15%     74.45% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::5                    6345      2.39%     76.84% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::6                   10262      3.87%     80.71% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::7                   24264      9.14%     89.85% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::8                   26945     10.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total              265439                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.150355                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       2.122748                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                   25766                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles               169406                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                     7785                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles                61848                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                   634                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                 155                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts                548616                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                   99                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                   634                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                   44500                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                  17541                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles          1106                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                    50564                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles               151094                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts                545712                       # Number of instructions processed by rename
system.cpu6.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu6.rename.IQFullEvents                143985                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.LQFullEvents                    30                       # Number of times rename has blocked due to LQ full
system.cpu6.rename.RenamedOperands             728010                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups              2691051                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups          902703                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps               680554                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                   47453                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts                27                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts            28                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                   294939                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads              143781                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores               2298                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads             1201                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores              60                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                    542754                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                 52                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                   511881                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued             2292                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined          33439                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined       159392                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved            14                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples       265439                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.928432                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       0.357852                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0               8177      3.08%      3.08% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1               2643      1.00%      4.08% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2             254619     95.92%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total         265439                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu               275622     53.84%     53.84% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult               98308     19.21%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.05% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead              136051     26.58%     99.63% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite               1900      0.37%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total                511881                       # Type of FU issued
system.cpu6.iq.rate                          1.919724                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads           1291491                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes           576252                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses       510610                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses                511881                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads              10                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads         9071                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          435                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked           74                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                   634                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                   3981                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts             542809                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts               143781                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                2298                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                25                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect           539                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect           84                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                 623                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts               511314                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts               135513                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts              565                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            3                       # number of nop insts executed
system.cpu6.iew.exec_refs                      137400                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                   35949                       # Number of branches executed
system.cpu6.iew.exec_stores                      1887                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.917598                       # Inst execution rate
system.cpu6.iew.wb_sent                        510646                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                       510610                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                   471350                       # num instructions producing a value
system.cpu6.iew.wb_consumers                   782233                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      1.914957                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.602570                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts          33374                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls             38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts              616                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples       260824                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.952915                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     2.473231                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0        75107     28.80%     28.80% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1        83676     32.08%     60.88% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2        48990     18.78%     79.66% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3        16851      6.46%     86.12% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4         1290      0.49%     86.62% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5         2179      0.84%     87.45% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6           76      0.03%     87.48% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7          593      0.23%     87.71% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8        32062     12.29%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total       260824                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts              508414                       # Number of instructions committed
system.cpu6.commit.committedOps                509367                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                        136573                       # Number of memory references committed
system.cpu6.commit.loads                       134710                       # Number of loads committed
system.cpu6.commit.membars                         22                       # Number of memory barriers committed
system.cpu6.commit.branches                     35890                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                   473555                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                  50                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu          274487     53.89%     53.89% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult          98307     19.30%     73.19% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     73.19% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     73.19% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     73.19% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     73.19% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     73.19% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     73.19% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     73.19% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     73.19% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     73.19% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     73.19% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     73.19% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     73.19% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     73.19% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     73.19% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     73.19% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead         134710     26.45%     99.63% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite          1863      0.37%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total           509367                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                32062                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                      771347                       # The number of ROB reads
system.cpu6.rob.rob_writes                    1090167                       # The number of ROB writes
system.cpu6.timesIdled                             25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           1204                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                      240461                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                     508414                       # Number of Instructions Simulated
system.cpu6.committedOps                       509367                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.524460                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.524460                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.906722                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.906722                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                  846032                       # number of integer regfile reads
system.cpu6.int_regfile_writes                 468762                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                  1938474                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                  213256                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                 143301                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements             1367                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          284.781660                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             133182                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             1966                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            67.742625                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   284.781660                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.278107                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.278107                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          599                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          495                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.584961                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           276554                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          276554                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data       132370                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         132370                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data          810                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           810                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data            1                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu6.dcache.demand_hits::cpu6.data       133180                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          133180                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data       133182                       # number of overall hits
system.cpu6.dcache.overall_hits::total         133182                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data         3046                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         3046                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data         1046                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            1                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            4                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            4                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data         4092                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          4092                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data         4093                       # number of overall misses
system.cpu6.dcache.overall_misses::total         4093                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data     16765478                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     16765478                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data     15507000                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     15507000                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data        16000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total        16000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        12000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data        36000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total        36000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data     32272478                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total     32272478                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data     32272478                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total     32272478                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data       135416                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       135416                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data         1856                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total         1856                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data       137272                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       137272                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data       137275                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       137275                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.022494                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.022494                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.563578                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.563578                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.029809                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.029809                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.029816                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.029816                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data  5504.096520                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total  5504.096520                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 14825.047801                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 14825.047801                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data         4000                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data         3000                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data  7886.724829                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total  7886.724829                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data  7884.797948                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total  7884.797948                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs          110                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs               32                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs     3.437500                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          518                       # number of writebacks
system.cpu6.dcache.writebacks::total              518                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data         1584                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1584                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data          527                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data         2111                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         2111                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data         2111                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         2111                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data         1462                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         1462                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data          519                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            4                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            4                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data         1981                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         1981                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data         1982                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         1982                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data      5034513                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total      5034513                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data      6516750                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      6516750                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data        10000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total        10000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data        34500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total        34500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data     11551263                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     11551263                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data     11553763                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     11553763                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.010796                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.010796                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.279634                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.279634                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.014431                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.014431                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.014438                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.014438                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data  3443.579343                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  3443.579343                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 12556.358382                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 12556.358382                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data         2500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data         1875                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data  5831.026249                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total  5831.026249                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data  5829.345610                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total  5829.345610                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse           23.684185                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs              73819                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          1342.163636                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst    23.684185                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.046258                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.046258                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           147833                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          147833                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst        73819                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total          73819                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst        73819                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total           73819                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst        73819                       # number of overall hits
system.cpu6.icache.overall_hits::total          73819                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           70                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           70                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           70                       # number of overall misses
system.cpu6.icache.overall_misses::total           70                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      1761434                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      1761434                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      1761434                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      1761434                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      1761434                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      1761434                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst        73889                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total        73889                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst        73889                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total        73889                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst        73889                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total        73889                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.000947                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000947                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.000947                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000947                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.000947                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000947                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 25163.342857                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 25163.342857                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 25163.342857                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 25163.342857                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 25163.342857                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 25163.342857                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           55                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           55                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           55                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      1392544                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      1392544                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      1392544                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      1392544                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      1392544                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      1392544                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.000744                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000744                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.000744                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000744                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.000744                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000744                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 25318.981818                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 25318.981818                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 25318.981818                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 25318.981818                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 25318.981818                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 25318.981818                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                  40039                       # Number of BP lookups
system.cpu7.branchPred.condPredicted            39682                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect              631                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups               38491                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                  38170                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            99.166039                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                    152                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                          266249                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles             74716                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                        564734                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                      40039                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches             38322                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                       189852                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                   1301                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                    73779                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                  175                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples            265226                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             2.136035                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            3.066961                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                  162068     61.11%     61.11% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                   10030      3.78%     64.89% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                    6156      2.32%     67.21% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                   11045      4.16%     71.37% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::4                    8294      3.13%     74.50% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::5                    6144      2.32%     76.82% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::6                   10270      3.87%     80.69% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::7                   24213      9.13%     89.82% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::8                   27006     10.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total              265226                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.150382                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       2.121075                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                   25779                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles               169418                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                     7364                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles                62046                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                   619                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                 167                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts                546630                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                  113                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                   619                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                   44555                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                  17226                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles          1362                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                    50301                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles               151163                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts                544109                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents                144034                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.LQFullEvents                    33                       # Number of times rename has blocked due to LQ full
system.cpu7.rename.RenamedOperands             726375                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups              2683411                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups          900188                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps               680890                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                   45474                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts                38                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts            41                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                   294877                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads              143610                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores               2183                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads             1191                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores              68                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                    541400                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                 64                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                   512009                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued             2163                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined          31911                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined       151763                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved            26                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples       265226                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.930463                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       0.351185                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0               7775      2.93%      2.93% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1               2893      1.09%      4.02% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2             254558     95.98%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total         265226                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu               275753     53.86%     53.86% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult               98308     19.20%     73.06% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     73.06% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     73.06% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     73.06% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     73.06% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     73.06% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     73.06% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     73.06% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     73.06% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     73.06% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     73.06% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     73.06% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     73.06% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     73.06% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     73.06% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     73.06% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     73.06% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.06% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     73.06% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.06% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.06% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.06% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.06% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.06% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.06% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     73.06% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.06% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.06% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead              136057     26.57%     99.63% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite               1891      0.37%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total                512009                       # Type of FU issued
system.cpu7.iq.rate                          1.923046                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads           1291405                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes           573385                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses       510748                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses                512009                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads              10                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads         8881                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores          316                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked           82                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                   619                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                   3740                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts             541467                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts               143610                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                2183                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                26                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect           537                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect           70                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                 607                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts               511510                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts               135579                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts              497                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            3                       # number of nop insts executed
system.cpu7.iew.exec_refs                      137462                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                   35976                       # Number of branches executed
system.cpu7.iew.exec_stores                      1883                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.921172                       # Inst execution rate
system.cpu7.iew.wb_sent                        510852                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                       510748                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                   471480                       # num instructions producing a value
system.cpu7.iew.wb_consumers                   782261                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      1.918310                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.602714                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts          31849                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls             38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts              600                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples       260868                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.953298                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     2.469948                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0        74712     28.64%     28.64% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1        83867     32.15%     60.79% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2        49185     18.85%     79.64% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3        17204      6.59%     86.24% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4         1129      0.43%     86.67% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5         2077      0.80%     87.47% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6           76      0.03%     87.50% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7          597      0.23%     87.73% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8        32021     12.27%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total       260868                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts              508596                       # Number of instructions committed
system.cpu7.commit.committedOps                509553                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                        136596                       # Number of memory references committed
system.cpu7.commit.loads                       134729                       # Number of loads committed
system.cpu7.commit.membars                         22                       # Number of memory barriers committed
system.cpu7.commit.branches                     35932                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                   473699                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                  50                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu          274650     53.90%     53.90% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult          98307     19.29%     73.19% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     73.19% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     73.19% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     73.19% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     73.19% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     73.19% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     73.19% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     73.19% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     73.19% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     73.19% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     73.19% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     73.19% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     73.19% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     73.19% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     73.19% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     73.19% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead         134729     26.44%     99.63% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite          1867      0.37%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total           509553                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                32021                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                      770080                       # The number of ROB reads
system.cpu7.rob.rob_writes                    1087227                       # The number of ROB writes
system.cpu7.timesIdled                             28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                           1023                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                      240855                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                     508596                       # Number of Instructions Simulated
system.cpu7.committedOps                       509553                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.523498                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.523498                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.910227                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.910227                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                  846477                       # number of integer regfile reads
system.cpu7.int_regfile_writes                 468882                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                  1939293                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                  213496                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                 146862                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    12                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements             1381                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          287.158650                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             133195                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             1987                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            67.033216                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   287.158650                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.280428                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.280428                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          606                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          492                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.591797                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses           276703                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses          276703                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data       132378                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         132378                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data          815                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           815                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data            2                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data            1                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu7.dcache.demand_hits::cpu7.data       133193                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          133193                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data       133195                       # number of overall hits
system.cpu7.dcache.overall_hits::total         133195                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data         3100                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         3100                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data         1046                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            1                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            2                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data         4146                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          4146                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data         4147                       # number of overall misses
system.cpu7.dcache.overall_misses::total         4147                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data     15863983                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total     15863983                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data     14651750                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     14651750                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data         9500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total         9500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        42501                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        42501                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data     30515733                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     30515733                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data     30515733                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     30515733                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data       135478                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       135478                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data         1861                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         1861                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data       137339                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       137339                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data       137342                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       137342                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.022882                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.022882                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.562063                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.562063                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.030188                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.030188                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.030195                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.030195                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data  5117.413871                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total  5117.413871                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 14007.409178                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 14007.409178                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data         4750                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total         4750                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data        14167                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total        14167                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data  7360.282923                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total  7360.282923                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data  7358.508078                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total  7358.508078                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs          134                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs               37                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs     3.621622                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          527                       # number of writebacks
system.cpu7.dcache.writebacks::total              527                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data         1614                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1614                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data          526                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          526                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data         2140                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         2140                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data         2140                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         2140                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data         1486                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         1486                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data          520                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          520                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            2                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data         2006                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         2006                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data         2007                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         2007                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data      5105510                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      5105510                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data      6267750                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      6267750                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data         6500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total         6500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data        37999                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total        37999                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data     11373260                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     11373260                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data     11376260                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     11376260                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.010969                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.010969                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.279420                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.279420                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.014606                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.014606                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.014613                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.014613                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data  3435.740242                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total  3435.740242                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 12053.365385                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 12053.365385                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data         3000                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total         3000                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data         3250                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3250                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data 12666.333333                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 12666.333333                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data  5669.621137                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total  5669.621137                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data  5668.290982                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total  5668.290982                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse           23.100545                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              73718                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          1445.450980                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    23.100545                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.045118                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.045118                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses           147609                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses          147609                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst        73718                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          73718                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst        73718                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           73718                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst        73718                       # number of overall hits
system.cpu7.icache.overall_hits::total          73718                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           61                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           61                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           61                       # number of overall misses
system.cpu7.icache.overall_misses::total           61                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      1595710                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      1595710                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      1595710                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      1595710                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      1595710                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      1595710                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst        73779                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        73779                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst        73779                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        73779                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst        73779                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        73779                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.000827                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000827                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.000827                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000827                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.000827                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000827                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 26159.180328                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 26159.180328                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 26159.180328                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 26159.180328                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 26159.180328                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 26159.180328                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           51                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           51                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           51                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      1295029                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      1295029                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      1295029                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      1295029                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      1295029                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      1295029                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.000691                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000691                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.000691                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000691                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.000691                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000691                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 25392.725490                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 25392.725490                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 25392.725490                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 25392.725490                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 25392.725490                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 25392.725490                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1031.761649                       # Cycle average of tags in use
system.l2.tags.total_refs                        6741                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1477                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.563981                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      511.630294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       413.333448                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        89.892492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         5.300362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         5.272757                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.526866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         2.609920                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst         1.580690                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data         0.011727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst         0.026758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst         1.576335                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.015614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.012614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.002743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.031487                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1477                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          436                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          936                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.045074                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    136669                       # Number of tag accesses
system.l2.tags.data_accesses                   136669                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                 101                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                1006                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  22                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                  69                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  27                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                  20                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  33                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                  65                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                  40                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data                  79                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst                  43                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data                 156                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst                  44                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data                  22                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst                  40                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data                  48                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    1815                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6676                       # number of Writeback hits
system.l2.Writeback_hits::total                  6676                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              1467                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data               512                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data               512                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data               512                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data               512                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data               512                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data               512                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data               512                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5051                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                  101                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                 2473                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   22                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                  581                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   27                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                  532                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   33                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                  577                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                   40                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                  591                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                   43                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                  668                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst                   44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data                  534                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                   40                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                  560                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6866                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                 101                       # number of overall hits
system.l2.overall_hits::cpu0.data                2473                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  22                       # number of overall hits
system.l2.overall_hits::cpu1.data                 581                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  27                       # number of overall hits
system.l2.overall_hits::cpu2.data                 532                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  33                       # number of overall hits
system.l2.overall_hits::cpu3.data                 577                       # number of overall hits
system.l2.overall_hits::cpu4.inst                  40                       # number of overall hits
system.l2.overall_hits::cpu4.data                 591                       # number of overall hits
system.l2.overall_hits::cpu5.inst                  43                       # number of overall hits
system.l2.overall_hits::cpu5.data                 668                       # number of overall hits
system.l2.overall_hits::cpu6.inst                  44                       # number of overall hits
system.l2.overall_hits::cpu6.data                 534                       # number of overall hits
system.l2.overall_hits::cpu7.inst                  40                       # number of overall hits
system.l2.overall_hits::cpu7.data                 560                       # number of overall hits
system.l2.overall_hits::total                    6866                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               511                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               125                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                30                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                25                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                20                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst                14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst                14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst                11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   774                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data             16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 16                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            1688                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data               5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1717                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                511                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               1813                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 30                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 25                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                 14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                 14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                 11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                 11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2491                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               511                       # number of overall misses
system.l2.overall_misses::cpu0.data              1813                       # number of overall misses
system.l2.overall_misses::cpu1.inst                30                       # number of overall misses
system.l2.overall_misses::cpu1.data                 7                       # number of overall misses
system.l2.overall_misses::cpu2.inst                25                       # number of overall misses
system.l2.overall_misses::cpu2.data                 6                       # number of overall misses
system.l2.overall_misses::cpu3.inst                20                       # number of overall misses
system.l2.overall_misses::cpu3.data                 7                       # number of overall misses
system.l2.overall_misses::cpu4.inst                14                       # number of overall misses
system.l2.overall_misses::cpu4.data                 7                       # number of overall misses
system.l2.overall_misses::cpu5.inst                14                       # number of overall misses
system.l2.overall_misses::cpu5.data                 5                       # number of overall misses
system.l2.overall_misses::cpu6.inst                11                       # number of overall misses
system.l2.overall_misses::cpu6.data                 5                       # number of overall misses
system.l2.overall_misses::cpu7.inst                11                       # number of overall misses
system.l2.overall_misses::cpu7.data                 5                       # number of overall misses
system.l2.overall_misses::total                  2491                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     39359500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      9890250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      2665750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       251000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      2200000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data       164000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      1588000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data       179500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      1090250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data       169500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.inst      1123000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.data        16000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.inst       852500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.data        20500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.inst       806000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.data        17000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        60392750                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data       187494                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       187494                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data    124022250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       605750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data       457500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data       442250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data       832500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data       581000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu6.data       581250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu7.data       346750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     127869250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     39359500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    133912500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      2665750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       856750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      2200000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data       621500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      1588000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data       621750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      1090250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data      1002000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst      1123000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data       597000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.inst       852500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.data       601750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.inst       806000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.data       363750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        188262000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     39359500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    133912500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      2665750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       856750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      2200000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data       621500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      1588000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data       621750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      1090250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data      1002000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst      1123000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data       597000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.inst       852500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.data       601750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.inst       806000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.data       363750                       # number of overall miss cycles
system.l2.overall_miss_latency::total       188262000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             612                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data            1131                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              72                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data              22                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data              68                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data              81                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst              57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data             157                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data              23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst              51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data              49                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                2589                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6676                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6676                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               17                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          3155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data           516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data           516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data           517                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data           516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data           516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data           516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6768                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              612                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             4286                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data              588                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data              538                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data              584                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data              598                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst               57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data              673                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data              539                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst               51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data              565                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9357                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             612                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            4286                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data             588                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data             538                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data             584                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data             598                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst              57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data             673                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data             539                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst              51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data             565                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9357                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.834967                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.110522                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.576923                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.041667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.480769                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.090909                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.377358                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.044118                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.259259                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.024691                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.245614                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.006369                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.200000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.043478                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.215686                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.020408                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.298957                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.941176                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.941176                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.535024                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.007752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.007752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.007752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.009671                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.007752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.007752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.007752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.253694                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.834967                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.423005                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.576923                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.011905                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.480769                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.011152                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.377358                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.011986                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.259259                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.011706                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.245614                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.007429                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.200000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.009276                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.215686                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.008850                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.266218                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.834967                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.423005                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.576923                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.011905                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.480769                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.011152                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.377358                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.011986                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.259259                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.011706                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.245614                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.007429                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.200000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.009276                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.215686                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.008850                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.266218                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 77024.461840                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data        79122                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 88858.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 83666.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst        88000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data        82000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst        79400                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 59833.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst        77875                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data        84750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.inst 80214.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.data        16000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.inst        77500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.data        20500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.inst 73272.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.data        17000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 78026.808786                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data 11718.375000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11718.375000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 73472.896919                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 151437.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data       114375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 110562.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data       166500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data       145250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu6.data 145312.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu7.data 86687.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74472.481072                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 77024.461840                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 73862.382791                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 88858.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 122392.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst        88000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 103583.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst        79400                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 88821.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst        77875                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 143142.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst 80214.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data       119400                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.inst        77500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.data       120350                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.inst 73272.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.data        72750                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75576.876756                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 77024.461840                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 73862.382791                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 88858.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 122392.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst        88000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 103583.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst        79400                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 88821.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst        77875                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 143142.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst 80214.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data       119400                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.inst        77500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.data       120350                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.inst 73272.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.data        72750                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75576.876756                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets              145                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       1                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          145                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             20                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst             10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.inst             11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.inst             11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.inst              7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                124                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.inst              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.inst               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 124                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.inst             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.inst              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                124                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          503                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          109                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.inst            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.inst            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              650                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            16                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu7.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         1688                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu6.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu7.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1717                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          1797                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst            10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data             6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.inst             3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.inst             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2367                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         1797                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2367                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     32447250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      7379000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst       740500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst       902500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data        67000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       419500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.inst       261500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.data        70500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.inst       210500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.inst       225500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     42723750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data       286515                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       286515                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu7.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data    102961750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       555250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data       407000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data       390750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data       769000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data       532500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu6.data       530750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu7.data       296250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    106443250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     32447250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    110340750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst       740500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       555250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst       902500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data       474000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       419500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data       390750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst       261500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data       839500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.inst       210500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data       532500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.data       530750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.inst       225500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.data       296250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    149167000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     32447250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    110340750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst       740500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       555250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst       902500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data       474000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       419500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data       390750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst       261500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data       839500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.inst       210500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data       532500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.data       530750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.inst       225500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.data       296250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    149167000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.821895                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.096375                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.192308                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.192308                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.045455                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.094340                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.inst     0.074074                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.data     0.012346                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.inst     0.052632                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.inst     0.078431                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.251062                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.941176                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.941176                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.535024                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.007752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.007752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.007752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data     0.009671                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data     0.007752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu6.data     0.007752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu7.data     0.007752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.253694                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.821895                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.419272                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.192308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.006803                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.192308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.009294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.094340                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.006849                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.074074                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.010033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.inst     0.052632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.005944                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.data     0.007421                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.inst     0.078431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.data     0.007080                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.252966                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.821895                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.419272                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.192308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.006803                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.192308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.009294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.094340                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.006849                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.074074                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.010033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.inst     0.052632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.005944                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.data     0.007421                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.inst     0.078431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.data     0.007080                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.252966                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 64507.455268                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 67697.247706                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst        74050                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst        90250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data        67000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst        83900                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.inst        65375                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.data        70500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.inst 70166.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.inst        56375                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65728.846154                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17907.187500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17907.187500                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu7.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17501                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 60996.297393                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 138812.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data       101750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 97687.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data       153800                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data       133125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu6.data 132687.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu7.data 74062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61993.739080                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 64507.455268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 61402.754591                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst        74050                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 138812.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst        90250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data        94800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst        83900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 97687.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst        65375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data 139916.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.inst 70166.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data       133125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.data 132687.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.inst        56375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.data 74062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63019.433883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 64507.455268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 61402.754591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst        74050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 138812.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst        90250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data        94800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst        83900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 97687.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst        65375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data 139916.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.inst 70166.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data       133125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.data 132687.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.inst        56375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.data 74062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63019.433883                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 649                       # Transaction distribution
system.membus.trans_dist::ReadResp                648                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               26                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             22                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              17                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1717                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1717                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       151360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  151360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               31                       # Total snoops (count)
system.membus.snoop_fanout::samples              2414                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2414    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2414                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2603500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12505484                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq              12598                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             12596                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             6676                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              27                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            23                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             50                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6783                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6783                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        11422                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         3202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         3082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         3159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side         3185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side         3312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side         3047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side         3105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 35484                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        39040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       452992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        73664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side        67776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        72960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side        74432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side        83648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side        67648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        69888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1025984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           10058                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            26111                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  15                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                 26111    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              26111                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           19731999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1013971                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6861981                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             87705                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           3078230                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             83957                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           3037471                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            85459                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          3031718                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            85221                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          3032483                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            89951                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          3007486                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            86456                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          2986237                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            79971                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          3017241                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
