

================================================================
== Vitis HLS Report for 'Block_entry14_proc'
================================================================
* Date:           Mon Jul 15 19:04:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_resize_xf
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|      0 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%cols_out_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols_out" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:614->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:675->/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:60]   --->   Operation 2 'read' 'cols_out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%rows_out_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows_out" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:614->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:675->/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:60]   --->   Operation 3 'read' 'rows_out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %rows_out_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:614->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:675->/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:60]   --->   Operation 4 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %cols_out_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:614->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:675->/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:60]   --->   Operation 5 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %rows_out_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:614->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:675->/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:60]   --->   Operation 6 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %cols_out_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:614->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:675->/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:60]   --->   Operation 7 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ret_ln614 = ret i128 %mrv_3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:614->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:675->/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:60]   --->   Operation 8 'ret' 'ret_ln614' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rows_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_out_read (read       ) [ 00]
rows_out_read (read       ) [ 00]
mrv           (insertvalue) [ 00]
mrv_1         (insertvalue) [ 00]
mrv_2         (insertvalue) [ 00]
mrv_3         (insertvalue) [ 00]
ret_ln614     (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rows_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1004" name="cols_out_read_read_fu_8">
<pin_list>
<pin id="9" dir="0" index="0" bw="32" slack="0"/>
<pin id="10" dir="0" index="1" bw="32" slack="0"/>
<pin id="11" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_out_read/1 "/>
</bind>
</comp>

<comp id="14" class="1004" name="rows_out_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="32" slack="0"/>
<pin id="16" dir="0" index="1" bw="32" slack="0"/>
<pin id="17" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_out_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="mrv_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="128" slack="0"/>
<pin id="22" dir="0" index="1" bw="32" slack="0"/>
<pin id="23" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="mrv_1_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="128" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="mrv_2_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="128" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="mrv_3_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="128" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="12"><net_src comp="4" pin="0"/><net_sink comp="8" pin=0"/></net>

<net id="13"><net_src comp="2" pin="0"/><net_sink comp="8" pin=1"/></net>

<net id="18"><net_src comp="4" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="0" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="24"><net_src comp="6" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="14" pin="2"/><net_sink comp="20" pin=1"/></net>

<net id="30"><net_src comp="20" pin="2"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="8" pin="2"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="26" pin="2"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="14" pin="2"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="32" pin="2"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="8" pin="2"/><net_sink comp="38" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Block_entry14_proc : rows_out | {1 }
	Port: Block_entry14_proc : cols_out | {1 }
  - Chain level:
	State 1
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		ret_ln614 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|
| Operation|      Functional Unit     |
|----------|--------------------------|
|   read   |  cols_out_read_read_fu_8 |
|          | rows_out_read_read_fu_14 |
|----------|--------------------------|
|          |         mrv_fu_20        |
|insertvalue|        mrv_1_fu_26       |
|          |        mrv_2_fu_32       |
|          |        mrv_3_fu_38       |
|----------|--------------------------|
|   Total  |                          |
|----------|--------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
