Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Tue Dec 18 17:52:46 2018
| Host         : hummingbird.cis.nagasaki-u.ac.jp running 64-bit CentOS release 6.9 (Final)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file kc705sitcp_timing_summary_routed.rpt -rpx kc705sitcp_timing_summary_routed.rpx
| Design       : kc705sitcp
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.578      -59.571                     47                 8837       -0.110       -0.110                      1                 8831        1.100        0.000                       0                  4764  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
GMII_RX_CLK      {0.000 4.000}        8.000           125.000         
GMII_TX_CLK      {0.000 20.000}       40.000          25.000          
SYSCLK_200MP_IN  {0.000 2.500}        5.000           200.000         
  CLK_125M       {0.000 4.000}        8.000           125.000         
  PLL_CLKFB      {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GMII_RX_CLK            0.566        0.000                      0                  634        0.070        0.000                      0                  634        3.600        0.000                       0                   343  
GMII_TX_CLK           37.863        0.000                      0                  417        0.101        0.000                      0                  417       19.358        0.000                       0                   283  
SYSCLK_200MP_IN        1.359        0.000                      0                 6954        0.058        0.000                      0                 6954        1.100        0.000                       0                  4134  
  CLK_125M             5.835        0.000                      0                  417        0.101        0.000                      0                  417        3.358        0.000                       0                   284  
  PLL_CLKFB                                                                                                                                                        3.929        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
SYSCLK_200MP_IN   GMII_RX_CLK            -0.876       -7.052                      9                    9        0.069        0.000                      0                    9  
GMII_RX_CLK       GMII_TX_CLK             0.780        0.000                      0                   19        2.224        0.000                      0                   19  
SYSCLK_200MP_IN   GMII_TX_CLK            -1.672      -17.359                     21                   23        2.174        0.000                      0                   23  
input port clock  SYSCLK_200MP_IN         6.390        0.000                      0                    2        0.639        0.000                      0                    2  
GMII_RX_CLK       SYSCLK_200MP_IN        -0.554       -5.246                     12                   13        0.058        0.000                      0                   12  
GMII_TX_CLK       SYSCLK_200MP_IN         3.674        0.000                      0                    3        0.107        0.000                      0                    3  
CLK_125M          SYSCLK_200MP_IN        -3.578      -10.662                      3                    3        1.512        0.000                      0                    3  
GMII_RX_CLK       CLK_125M                3.747        0.000                      0                   19       -0.110       -0.110                      1                   19  
SYSCLK_200MP_IN   CLK_125M               -2.467      -36.610                     23                   23        0.069        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  SYSCLK_200MP_IN    SYSCLK_200MP_IN          0.858        0.000                      0                  775        0.248        0.000                      0                  775  
**default**        CLK_125M                                    0.115        0.000                      0                   10                                                                        
**default**        GMII_TX_CLK                                22.444        0.000                      0                    9        3.576        0.000                      0                    9  
**default**        SYSCLK_200MP_IN                             4.763        0.000                      0                    5                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 GMII_RXD[5]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 1.254ns (19.805%)  route 5.078ns (80.195%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 12.453 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T27                                               0.000     5.500 r  GMII_RXD[5] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[5]
    T27                  IBUF (Prop_ibuf_I_O)         1.254     6.754 r  GMII_RXD_IBUF[5]_inst/O
                         net (fo=1, routed)           5.078    11.832    SiTCP/SiTCP/GMII_RXD[5]
    SLICE_X0Y126         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.378    12.453    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y126         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/C
                         clock pessimism              0.000    12.453    
                         clock uncertainty           -0.035    12.418    
    SLICE_X0Y126         FDRE (Setup_fdre_C_D)       -0.019    12.399    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                         -11.832    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 GMII_RX_ER
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 1.240ns (19.607%)  route 5.083ns (80.393%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 12.457 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    V26                                               0.000     5.500 r  GMII_RX_ER (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_ER
    V26                  IBUF (Prop_ibuf_I_O)         1.240     6.740 r  GMII_RX_ER_IBUF_inst/O
                         net (fo=1, routed)           5.083    11.822    SiTCP/SiTCP/GMII_RX_ER
    SLICE_X0Y120         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.382    12.457    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y120         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/C
                         clock pessimism              0.000    12.457    
                         clock uncertainty           -0.035    12.422    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)       -0.031    12.391    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                         -11.822    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 GMII_RXD[4]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.164ns  (logic 1.203ns (19.520%)  route 4.961ns (80.480%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 12.297 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R19                                               0.000     5.500 r  GMII_RXD[4] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[4]
    R19                  IBUF (Prop_ibuf_I_O)         1.203     6.703 r  GMII_RXD_IBUF[4]_inst/O
                         net (fo=1, routed)           4.961    11.664    SiTCP/SiTCP/GMII_RXD[4]
    SLICE_X0Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222    12.297    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y151         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/C
                         clock pessimism              0.000    12.297    
                         clock uncertainty           -0.035    12.262    
    SLICE_X0Y151         FDRE (Setup_fdre_C_D)       -0.010    12.252    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4
  -------------------------------------------------------------------
                         required time                         12.252    
                         arrival time                         -11.664    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 GMII_RXD[2]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 1.239ns (19.926%)  route 4.980ns (80.074%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 12.453 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T25                                               0.000     5.500 r  GMII_RXD[2] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[2]
    T25                  IBUF (Prop_ibuf_I_O)         1.239     6.739 r  GMII_RXD_IBUF[2]_inst/O
                         net (fo=1, routed)           4.980    11.719    SiTCP/SiTCP/GMII_RXD[2]
    SLICE_X0Y126         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.378    12.453    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y126         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/C
                         clock pessimism              0.000    12.453    
                         clock uncertainty           -0.035    12.418    
    SLICE_X0Y126         FDRE (Setup_fdre_C_D)       -0.022    12.396    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2
  -------------------------------------------------------------------
                         required time                         12.396    
                         arrival time                         -11.719    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 GMII_RXD[3]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 1.255ns (20.534%)  route 4.855ns (79.466%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 12.453 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U28                                               0.000     5.500 r  GMII_RXD[3] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[3]
    U28                  IBUF (Prop_ibuf_I_O)         1.255     6.755 r  GMII_RXD_IBUF[3]_inst/O
                         net (fo=1, routed)           4.855    11.609    SiTCP/SiTCP/GMII_RXD[3]
    SLICE_X0Y126         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.378    12.453    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y126         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/C
                         clock pessimism              0.000    12.453    
                         clock uncertainty           -0.035    12.418    
    SLICE_X0Y126         FDRE (Setup_fdre_C_D)       -0.031    12.387    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                         -11.609    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 GMII_RXD[0]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.830ns (21.515%)  route 3.026ns (78.485%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.238ns = ( 10.238 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U30                                               0.000     5.500 r  GMII_RXD[0] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[0]
    U30                  IBUF (Prop_ibuf_I_O)         0.830     6.330 r  GMII_RXD_IBUF[0]_inst/O
                         net (fo=1, routed)           3.026     9.356    SiTCP/SiTCP/GMII_RXD[0]
    SLICE_X0Y120         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.667    10.238    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y120         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/C
                         clock pessimism              0.000    10.238    
                         clock uncertainty           -0.035    10.203    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)        0.006    10.209    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0
  -------------------------------------------------------------------
                         required time                         10.209    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 GMII_RX_DV
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 0.818ns (21.285%)  route 3.024ns (78.715%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.237ns = ( 10.237 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R28                                               0.000     5.500 r  GMII_RX_DV (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_DV
    R28                  IBUF (Prop_ibuf_I_O)         0.818     6.318 r  GMII_RX_DV_IBUF_inst/O
                         net (fo=1, routed)           3.024     9.342    SiTCP/SiTCP/GMII_RX_DV
    SLICE_X0Y128         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.666    10.237    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y128         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/C
                         clock pessimism              0.000    10.237    
                         clock uncertainty           -0.035    10.202    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)        0.006    10.208    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV
  -------------------------------------------------------------------
                         required time                         10.208    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 GMII_RXD[1]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.840ns  (logic 0.793ns (20.657%)  route 3.046ns (79.343%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 10.235 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U25                                               0.000     5.500 r  GMII_RXD[1] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[1]
    U25                  IBUF (Prop_ibuf_I_O)         0.793     6.293 r  GMII_RXD_IBUF[1]_inst/O
                         net (fo=1, routed)           3.046     9.340    SiTCP/SiTCP/GMII_RXD[1]
    SLICE_X1Y126         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.664    10.235    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y126         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/C
                         clock pessimism              0.000    10.235    
                         clock uncertainty           -0.035    10.200    
    SLICE_X1Y126         FDRE (Setup_fdre_C_D)        0.006    10.206    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1
  -------------------------------------------------------------------
                         required time                         10.206    
                         arrival time                          -9.340    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 GMII_RXD[6]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.807ns (21.341%)  route 2.974ns (78.659%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 10.235 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T26                                               0.000     5.500 r  GMII_RXD[6] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[6]
    T26                  IBUF (Prop_ibuf_I_O)         0.807     6.307 r  GMII_RXD_IBUF[6]_inst/O
                         net (fo=1, routed)           2.974     9.280    SiTCP/SiTCP/GMII_RXD[6]
    SLICE_X0Y126         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.664    10.235    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y126         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/C
                         clock pessimism              0.000    10.235    
                         clock uncertainty           -0.035    10.200    
    SLICE_X0Y126         FDRE (Setup_fdre_C_D)        0.009    10.209    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6
  -------------------------------------------------------------------
                         required time                         10.209    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 GMII_RXD[7]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 0.822ns (22.800%)  route 2.783ns (77.200%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 10.236 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T28                                               0.000     5.500 r  GMII_RXD[7] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[7]
    T28                  IBUF (Prop_ibuf_I_O)         0.822     6.322 r  GMII_RXD_IBUF[7]_inst/O
                         net (fo=1, routed)           2.783     9.106    SiTCP/SiTCP/GMII_RXD[7]
    SLICE_X0Y127         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.665    10.236    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y127         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/C
                         clock pessimism              0.000    10.236    
                         clock uncertainty           -0.035    10.201    
    SLICE_X0Y127         FDRE (Setup_fdre_C_D)        0.006    10.207    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7
  -------------------------------------------------------------------
                         required time                         10.207    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  1.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.422%)  route 0.142ns (52.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.677     2.248    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDRE (Prop_fdre_C_Q)         0.100     2.348 r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_7/Q
                         net (fo=1, routed)           0.142     2.490    SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData[7]
    SLICE_X3Y150         LUT3 (Prop_lut3_I1_O)        0.028     2.518 r  SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_n0122101/O
                         net (fo=1, routed)           0.000     2.518    SiTCP/SiTCP/GMII/GMII_RXBUF/n0122[7]
    SLICE_X3Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.825     2.635    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_7/C
                         clock pessimism             -0.247     2.388    
    SLICE_X3Y150         FDRE (Hold_fdre_C_D)         0.060     2.448    SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_7
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_4/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.246ns (79.995%)  route 0.062ns (20.005%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.677     2.248    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDRE (Prop_fdre_C_Q)         0.100     2.348 r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_3/Q
                         net (fo=3, routed)           0.061     2.409    SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr[3]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.105     2.514 r  SiTCP/SiTCP/GMII/GMII_RXBUF/Madd_memWa[11]_GND_13_o_add_13_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.515    SiTCP/SiTCP/GMII/GMII_RXBUF/Madd_memWa[11]_GND_13_o_add_13_OUT_cy[3]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.556 r  SiTCP/SiTCP/GMII/GMII_RXBUF/Madd_memWa[11]_GND_13_o_add_13_OUT_cy<4>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.556    SiTCP/SiTCP/GMII/GMII_RXBUF/memWa[11]_GND_13_o_add_13_OUT[4]
    SLICE_X2Y150         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.825     2.635    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y150         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_4/C
                         clock pessimism             -0.247     2.388    
    SLICE_X2Y150         FDCE (Hold_fdce_C_D)         0.092     2.480    SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_6/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.258ns (80.746%)  route 0.062ns (19.254%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.677     2.248    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDRE (Prop_fdre_C_Q)         0.100     2.348 r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_3/Q
                         net (fo=3, routed)           0.061     2.409    SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr[3]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.105     2.514 r  SiTCP/SiTCP/GMII/GMII_RXBUF/Madd_memWa[11]_GND_13_o_add_13_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.515    SiTCP/SiTCP/GMII/GMII_RXBUF/Madd_memWa[11]_GND_13_o_add_13_OUT_cy[3]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     2.568 r  SiTCP/SiTCP/GMII/GMII_RXBUF/Madd_memWa[11]_GND_13_o_add_13_OUT_cy<4>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.568    SiTCP/SiTCP/GMII/GMII_RXBUF/memWa[11]_GND_13_o_add_13_OUT[6]
    SLICE_X2Y150         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.825     2.635    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y150         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_6/C
                         clock pessimism             -0.247     2.388    
    SLICE_X2Y150         FDCE (Hold_fdce_C_D)         0.092     2.480    SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_5/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.265ns (81.159%)  route 0.062ns (18.841%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.677     2.248    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDRE (Prop_fdre_C_Q)         0.100     2.348 r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_3/Q
                         net (fo=3, routed)           0.061     2.409    SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr[3]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.105     2.514 r  SiTCP/SiTCP/GMII/GMII_RXBUF/Madd_memWa[11]_GND_13_o_add_13_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.515    SiTCP/SiTCP/GMII/GMII_RXBUF/Madd_memWa[11]_GND_13_o_add_13_OUT_cy[3]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.575 r  SiTCP/SiTCP/GMII/GMII_RXBUF/Madd_memWa[11]_GND_13_o_add_13_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.575    SiTCP/SiTCP/GMII/GMII_RXBUF/memWa[11]_GND_13_o_add_13_OUT[5]
    SLICE_X2Y150         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.825     2.635    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y150         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_5/C
                         clock pessimism             -0.247     2.388    
    SLICE_X2Y150         FDCE (Hold_fdce_C_D)         0.092     2.480    SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_7/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.272ns (81.555%)  route 0.062ns (18.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.677     2.248    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDRE (Prop_fdre_C_Q)         0.100     2.348 r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_3/Q
                         net (fo=3, routed)           0.061     2.409    SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr[3]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.105     2.514 r  SiTCP/SiTCP/GMII/GMII_RXBUF/Madd_memWa[11]_GND_13_o_add_13_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.515    SiTCP/SiTCP/GMII/GMII_RXBUF/Madd_memWa[11]_GND_13_o_add_13_OUT_cy[3]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067     2.582 r  SiTCP/SiTCP/GMII/GMII_RXBUF/Madd_memWa[11]_GND_13_o_add_13_OUT_cy<4>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.582    SiTCP/SiTCP/GMII/GMII_RXBUF/memWa[11]_GND_13_o_add_13_OUT[7]
    SLICE_X2Y150         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.825     2.635    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y150         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_7/C
                         clock pessimism             -0.247     2.388    
    SLICE_X2Y150         FDCE (Hold_fdce_C_D)         0.092     2.480    SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_8/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.273ns (81.610%)  route 0.062ns (18.390%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.677     2.248    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDRE (Prop_fdre_C_Q)         0.100     2.348 r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_3/Q
                         net (fo=3, routed)           0.061     2.409    SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr[3]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.105     2.514 r  SiTCP/SiTCP/GMII/GMII_RXBUF/Madd_memWa[11]_GND_13_o_add_13_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.515    SiTCP/SiTCP/GMII/GMII_RXBUF/Madd_memWa[11]_GND_13_o_add_13_OUT_cy[3]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.542 r  SiTCP/SiTCP/GMII/GMII_RXBUF/Madd_memWa[11]_GND_13_o_add_13_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.542    SiTCP/SiTCP/GMII/GMII_RXBUF/Madd_memWa[11]_GND_13_o_add_13_OUT_cy[7]
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.583 r  SiTCP/SiTCP/GMII/GMII_RXBUF/Madd_memWa[11]_GND_13_o_add_13_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.583    SiTCP/SiTCP/GMII/GMII_RXBUF/memWa[11]_GND_13_o_add_13_OUT[8]
    SLICE_X2Y151         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.825     2.635    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_8/C
                         clock pessimism             -0.247     2.388    
    SLICE_X2Y151         FDCE (Hold_fdce_C_D)         0.092     2.480    SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.146ns (33.590%)  route 0.289ns (66.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.625     2.196    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y150         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDCE (Prop_fdce_C_Q)         0.118     2.314 r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_6/Q
                         net (fo=5, routed)           0.289     2.603    SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr[6]
    SLICE_X7Y149         LUT5 (Prop_lut5_I0_O)        0.028     2.631 r  SiTCP/SiTCP/GMII/GMII_RXBUF/Madd_wrStatusAddr[11]_GND_13_o_add_17_OUT_xor<6>11/O
                         net (fo=1, routed)           0.000     2.631    SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr[11]_GND_13_o_add_17_OUT[6]
    SLICE_X7Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.896     2.706    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_6/C
                         clock pessimism             -0.247     2.459    
    SLICE_X7Y149         FDRE (Hold_fdre_C_D)         0.060     2.519    SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_6
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/tcpPrtType/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Code_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.375%)  route 0.057ns (30.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.622     2.193    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y156         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/tcpPrtType/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.100     2.293 r  SiTCP/SiTCP/GMII/GMII_RXCNT/tcpPrtType/Q
                         net (fo=1, routed)           0.057     2.350    SiTCP/SiTCP/GMII/GMII_RXCNT/tcpPrtType
    SLICE_X4Y156         LUT2 (Prop_lut2_I0_O)        0.028     2.378 r  SiTCP/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_154_OUT<1>1/O
                         net (fo=1, routed)           0.000     2.378    SiTCP/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_154_OUT[1]
    SLICE_X4Y156         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Code_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.823     2.633    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y156         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Code_1/C
                         clock pessimism             -0.429     2.204    
    SLICE_X4Y156         FDRE (Hold_fdre_C_D)         0.060     2.264    SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Code_1
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_10/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.285ns (82.247%)  route 0.062ns (17.753%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.677     2.248    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDRE (Prop_fdre_C_Q)         0.100     2.348 r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_3/Q
                         net (fo=3, routed)           0.061     2.409    SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr[3]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.105     2.514 r  SiTCP/SiTCP/GMII/GMII_RXBUF/Madd_memWa[11]_GND_13_o_add_13_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.515    SiTCP/SiTCP/GMII/GMII_RXBUF/Madd_memWa[11]_GND_13_o_add_13_OUT_cy[3]
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.542 r  SiTCP/SiTCP/GMII/GMII_RXBUF/Madd_memWa[11]_GND_13_o_add_13_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.542    SiTCP/SiTCP/GMII/GMII_RXBUF/Madd_memWa[11]_GND_13_o_add_13_OUT_cy[7]
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     2.595 r  SiTCP/SiTCP/GMII/GMII_RXBUF/Madd_memWa[11]_GND_13_o_add_13_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.595    SiTCP/SiTCP/GMII/GMII_RXBUF/memWa[11]_GND_13_o_add_13_OUT[10]
    SLICE_X2Y151         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.825     2.635    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_10/C
                         clock pessimism             -0.247     2.388    
    SLICE_X2Y151         FDCE (Hold_fdce_C_D)         0.092     2.480    SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_10
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.146ns (33.281%)  route 0.293ns (66.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.625     2.196    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y150         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDCE (Prop_fdce_C_Q)         0.118     2.314 r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_4/Q
                         net (fo=7, routed)           0.293     2.607    SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr[4]
    SLICE_X5Y148         LUT3 (Prop_lut3_I2_O)        0.028     2.635 r  SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT71/O
                         net (fo=1, routed)           0.000     2.635    SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[4]
    SLICE_X5Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.896     2.706    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_4/C
                         clock pessimism             -0.247     2.459    
    SLICE_X5Y148         FDRE (Hold_fdre_C_D)         0.060     2.519    SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_4
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_RX_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GMII_RX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y30   SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y2  GMII_RX_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X17Y161  SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X2Y153   SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxDv/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X6Y148   SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X7Y147   SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X6Y148   SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X5Y154   SiTCP/SiTCP/GMII/GMII_RXCNT/muxEow/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X7Y151   SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_2/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X7Y151   SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X2Y153   SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxDv/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X5Y154   SiTCP/SiTCP/GMII/GMII_RXCNT/muxEow/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X7Y151   SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X7Y151   SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X7Y154   SiTCP/SiTCP/GMII/GMII_RXCNT/orData_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X7Y157   SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X6Y162   SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X6Y162   SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X6Y162   SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X6Y162   SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X1Y160   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_12/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X2Y160   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_20/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X2Y160   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_28/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X1Y160   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_4/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X0Y160   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_5/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X1Y160   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_6/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X5Y156   SiTCP/SiTCP/GMII/GMII_RXCNT/icmpPrtType/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X0Y156   SiTCP/SiTCP/GMII/GMII_RXCNT/icmpType_0/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X0Y156   SiTCP/SiTCP/GMII/GMII_RXCNT/icmpType_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X7Y157   SiTCP/SiTCP/GMII/GMII_RXCNT/ipAddrOk/C



---------------------------------------------------------------------------------------------------
From Clock:  GMII_TX_CLK
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack       37.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.863ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.357ns (21.232%)  route 1.324ns (78.768%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 43.957 - 40.000 ) 
    Source Clock Delay      (SCD):    4.298ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.296     4.298    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y188         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y188         FDCE (Prop_fdce_C_Q)         0.259     4.557 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/Q
                         net (fo=5, routed)           0.541     5.099    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[3]
    SLICE_X9Y191         LUT6 (Prop_lut6_I0_O)        0.043     5.142 f  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=3, routed)           0.417     5.558    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X9Y190         LUT2 (Prop_lut2_I1_O)        0.055     5.613 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_gate_20/O
                         net (fo=1, routed)           0.366     5.979    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_sig_3
    RAMB18_X0Y76         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.189    43.957    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y76         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.343    44.300    
                         clock uncertainty           -0.035    44.265    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.422    43.843    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.843    
                         arrival time                          -5.979    
  -------------------------------------------------------------------
                         slack                                 37.863    

Slack (MET) :             37.928ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.309ns (18.952%)  route 1.321ns (81.048%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.950ns = ( 43.950 - 40.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.347     4.349    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y184         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y184         FDRE (Prop_fdre_C_Q)         0.223     4.572 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_10/Q
                         net (fo=2, routed)           0.578     5.150    SiTCP/SiTCP/GMII/GMII_TXCNT/memLen[10]
    SLICE_X5Y179         LUT2 (Prop_lut2_I0_O)        0.043     5.193 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lut<5>/O
                         net (fo=2, routed)           0.353     5.546    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lut[5]
    SLICE_X4Y179         LUT3 (Prop_lut3_I1_O)        0.043     5.589 r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_22/O
                         net (fo=1, routed)           0.391     5.979    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_4
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.182    43.950    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.320    44.270    
                         clock uncertainty           -0.035    44.235    
    RAMB18_X0Y72         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    43.907    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.907    
                         arrival time                          -5.979    
  -------------------------------------------------------------------
                         slack                                 37.928    

Slack (MET) :             37.971ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.850ns (42.472%)  route 1.151ns (57.528%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 43.983 - 40.000 ) 
    Source Clock Delay      (SCD):    4.344ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.342     4.344    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y179         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDRE (Prop_fdre_C_Q)         0.204     4.548 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.151     5.699    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X5Y161         LUT3 (Prop_lut3_I0_O)        0.126     5.825 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     5.825    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X5Y161         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.020 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.020    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X5Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.073 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.073    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X5Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.126 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.126    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.179 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.179    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X5Y165         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.345 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.345    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X5Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.215    43.983    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.320    44.303    
                         clock uncertainty           -0.035    44.268    
    SLICE_X5Y165         FDRE (Setup_fdre_C_D)        0.049    44.317    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         44.317    
                         arrival time                          -6.345    
  -------------------------------------------------------------------
                         slack                                 37.971    

Slack (MET) :             37.998ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.309ns (16.017%)  route 1.620ns (83.983%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 43.934 - 40.000 ) 
    Source Clock Delay      (SCD):    4.356ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.354     4.356    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_fdre_C_Q)         0.223     4.579 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/Q
                         net (fo=7, routed)           0.857     5.436    SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[2]
    SLICE_X9Y196         LUT2 (Prop_lut2_I1_O)        0.043     5.479 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<5>_xo<0>1/O
                         net (fo=9, routed)           0.763     6.242    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[5]
    SLICE_X8Y194         LUT6 (Prop_lut6_I2_O)        0.043     6.285 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n047691/O
                         net (fo=1, routed)           0.000     6.285    SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[17]
    SLICE_X8Y194         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.166    43.934    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y194         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/C
                         clock pessimism              0.320    44.254    
                         clock uncertainty           -0.035    44.219    
    SLICE_X8Y194         FDCE (Setup_fdce_C_D)        0.065    44.284    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17
  -------------------------------------------------------------------
                         required time                         44.284    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                 37.998    

Slack (MET) :             38.025ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.797ns (40.907%)  route 1.151ns (59.093%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 43.984 - 40.000 ) 
    Source Clock Delay      (SCD):    4.344ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.342     4.344    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y179         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDRE (Prop_fdre_C_Q)         0.204     4.548 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.151     5.699    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X5Y161         LUT3 (Prop_lut3_I0_O)        0.126     5.825 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     5.825    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X5Y161         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.020 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.020    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X5Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.073 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.073    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X5Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.126 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.126    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.292 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.292    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.216    43.984    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.320    44.304    
                         clock uncertainty           -0.035    44.269    
    SLICE_X5Y164         FDRE (Setup_fdre_C_D)        0.049    44.318    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         44.318    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                                 38.025    

Slack (MET) :             38.026ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.795ns (40.846%)  route 1.151ns (59.154%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 43.983 - 40.000 ) 
    Source Clock Delay      (SCD):    4.344ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.342     4.344    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y179         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDRE (Prop_fdre_C_Q)         0.204     4.548 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.151     5.699    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X5Y161         LUT3 (Prop_lut3_I0_O)        0.126     5.825 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     5.825    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X5Y161         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.020 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.020    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X5Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.073 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.073    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X5Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.126 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.126    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.179 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.179    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X5Y165         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.290 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.290    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X5Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.215    43.983    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.320    44.303    
                         clock uncertainty           -0.035    44.268    
    SLICE_X5Y165         FDRE (Setup_fdre_C_D)        0.049    44.317    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         44.317    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                 38.026    

Slack (MET) :             38.042ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.780ns (40.387%)  route 1.151ns (59.613%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 43.984 - 40.000 ) 
    Source Clock Delay      (SCD):    4.344ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.342     4.344    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y179         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDRE (Prop_fdre_C_Q)         0.204     4.548 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.151     5.699    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X5Y161         LUT3 (Prop_lut3_I0_O)        0.126     5.825 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     5.825    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X5Y161         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.020 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.020    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X5Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.073 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.073    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X5Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.126 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.126    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.275 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.275    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.216    43.984    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.320    44.304    
                         clock uncertainty           -0.035    44.269    
    SLICE_X5Y164         FDRE (Setup_fdre_C_D)        0.049    44.318    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         44.318    
                         arrival time                          -6.275    
  -------------------------------------------------------------------
                         slack                                 38.042    

Slack (MET) :             38.078ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.345ns (22.106%)  route 1.216ns (77.894%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 43.957 - 40.000 ) 
    Source Clock Delay      (SCD):    4.298ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.296     4.298    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y188         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y188         FDCE (Prop_fdce_C_Q)         0.259     4.557 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/Q
                         net (fo=5, routed)           0.541     5.099    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[3]
    SLICE_X9Y191         LUT6 (Prop_lut6_I0_O)        0.043     5.142 f  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=3, routed)           0.286     5.427    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X9Y190         LUT2 (Prop_lut2_I1_O)        0.043     5.470 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_gate_18/O
                         net (fo=1, routed)           0.388     5.859    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_sig_2
    RAMB18_X0Y77         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.189    43.957    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y77         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.343    44.300    
                         clock uncertainty           -0.035    44.265    
    RAMB18_X0Y77         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    43.937    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.937    
                         arrival time                          -5.859    
  -------------------------------------------------------------------
                         slack                                 38.078    

Slack (MET) :             38.079ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.744ns (39.255%)  route 1.151ns (60.745%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 43.985 - 40.000 ) 
    Source Clock Delay      (SCD):    4.344ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.342     4.344    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y179         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDRE (Prop_fdre_C_Q)         0.204     4.548 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.151     5.699    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X5Y161         LUT3 (Prop_lut3_I0_O)        0.126     5.825 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     5.825    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X5Y161         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.020 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.020    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X5Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.073 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.073    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X5Y163         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.239 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.239    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X5Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.217    43.985    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.320    44.305    
                         clock uncertainty           -0.035    44.270    
    SLICE_X5Y163         FDRE (Setup_fdre_C_D)        0.049    44.319    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         44.319    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                 38.079    

Slack (MET) :             38.080ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.742ns (39.191%)  route 1.151ns (60.809%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 43.984 - 40.000 ) 
    Source Clock Delay      (SCD):    4.344ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.342     4.344    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y179         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDRE (Prop_fdre_C_Q)         0.204     4.548 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.151     5.699    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X5Y161         LUT3 (Prop_lut3_I0_O)        0.126     5.825 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     5.825    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X5Y161         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.020 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.020    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X5Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.073 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.073    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X5Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.126 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.126    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.237 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.237    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.216    43.984    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.320    44.304    
                         clock uncertainty           -0.035    44.269    
    SLICE_X5Y164         FDRE (Setup_fdre_C_D)        0.049    44.318    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         44.318    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                 38.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.118ns (35.935%)  route 0.210ns (64.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.583     1.991    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y180         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y180         FDCE (Prop_fdce_C_Q)         0.118     2.109 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_5/Q
                         net (fo=3, routed)           0.210     2.319    SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[5]
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.815     2.460    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.424     2.035    
    RAMB18_X0Y72         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.218    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orSof/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/D
                            (rising edge-triggered cell SRL16E clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.187%)  route 0.100ns (45.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.613     2.021    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y179         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orSof/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y179         FDRE (Prop_fdre_C_Q)         0.118     2.139 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orSof/Q
                         net (fo=13, routed)          0.100     2.239    SiTCP/SiTCP/GMII/GMII_TXBUF/orSof
    SLICE_X6Y180         SRL16E                                       r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.813     2.458    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y180         SRL16E                                       r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
                         clock pessimism             -0.424     2.034    
    SLICE_X6Y180         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.136    SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.118ns (35.600%)  route 0.213ns (64.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.583     1.991    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y180         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y180         FDCE (Prop_fdce_C_Q)         0.118     2.109 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_4/Q
                         net (fo=3, routed)           0.213     2.322    SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[4]
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.815     2.460    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.424     2.035    
    RAMB18_X0Y72         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.218    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.590     1.998    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y192        FDRE (Prop_fdre_C_Q)         0.100     2.098 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/Q
                         net (fo=1, routed)           0.055     2.153    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[0]
    SLICE_X11Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.791     2.436    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/C
                         clock pessimism             -0.438     1.998    
    SLICE_X11Y192        FDRE (Hold_fdre_C_D)         0.047     2.045    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.590     1.998    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y192        FDRE (Prop_fdre_C_Q)         0.100     2.098 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_4/Q
                         net (fo=1, routed)           0.055     2.153    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[4]
    SLICE_X11Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.791     2.436    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/C
                         clock pessimism             -0.438     1.998    
    SLICE_X11Y192        FDRE (Hold_fdre_C_D)         0.047     2.045    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.590     1.998    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y192        FDRE (Prop_fdre_C_Q)         0.100     2.098 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_1/Q
                         net (fo=1, routed)           0.055     2.153    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[1]
    SLICE_X11Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.791     2.436    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/C
                         clock pessimism             -0.438     1.998    
    SLICE_X11Y192        FDRE (Hold_fdre_C_D)         0.044     2.042    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.100ns (31.894%)  route 0.214ns (68.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.589     1.997    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y188         FDRE (Prop_fdre_C_Q)         0.100     2.097 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2/Q
                         net (fo=1, routed)           0.214     2.310    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd[2]
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.815     2.460    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.424     2.035    
    RAMB18_X0Y72         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155     2.190    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.100ns (31.894%)  route 0.214ns (68.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.589     1.997    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y188         FDRE (Prop_fdre_C_Q)         0.100     2.097 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_3/Q
                         net (fo=1, routed)           0.214     2.310    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd[3]
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.815     2.460    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.424     2.035    
    RAMB18_X0Y72         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155     2.190    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_19/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.699%)  route 0.090ns (41.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.591     1.999    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y193        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y193        FDCE (Prop_fdce_C_Q)         0.100     2.099 r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_19/Q
                         net (fo=2, routed)           0.090     2.189    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[19]
    SLICE_X10Y193        LUT6 (Prop_lut6_I1_O)        0.028     2.217 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476201/O
                         net (fo=1, routed)           0.000     2.217    SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[27]
    SLICE_X10Y193        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.792     2.437    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y193        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27/C
                         clock pessimism             -0.427     2.010    
    SLICE_X10Y193        FDCE (Hold_fdce_C_D)         0.087     2.097    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_18/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.605%)  route 0.090ns (41.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.591     1.999    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y193         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y193         FDCE (Prop_fdce_C_Q)         0.100     2.099 r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/Q
                         net (fo=2, routed)           0.090     2.189    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[10]
    SLICE_X8Y193         LUT6 (Prop_lut6_I1_O)        0.028     2.217 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476101/O
                         net (fo=1, routed)           0.000     2.217    SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[18]
    SLICE_X8Y193         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_18/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.792     2.437    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y193         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_18/C
                         clock pessimism             -0.427     2.010    
    SLICE_X8Y193         FDCE (Hold_fdce_C_D)         0.087     2.097    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_18
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_TX_CLK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { GMII_TX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         40.000      37.905     RAMB18_X0Y72   SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y72   SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y77   SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y76   SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         40.000      38.592     BUFGCTRL_X0Y1  GMIIMUX/I0
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y168  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y164  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y170  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y171  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y179  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y180   SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y180   SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X6Y180   SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X11Y192  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X11Y192  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X11Y192  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X9Y180   SiTCP/SiTCP/GMII/GMII_TXCNT/memWe/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X1Y189   SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X6Y180   SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X6Y160   SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_3/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y180   SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y180   SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X0Y177   SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X2Y177   SiTCP/SiTCP/GMII/GMII_TXCNT/ipgOk/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X7Y160   SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X7Y160   SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_1/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X7Y160   SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X6Y160   SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X5Y161   SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X5Y161   SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/C



---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  SYSCLK_200MP_IN

Setup :            0  Failing Endpoints,  Worst Slack        1.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.359ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_3/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/X11Dec/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.330ns (9.103%)  route 3.295ns (90.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns = ( 9.221 - 5.000 ) 
    Source Clock Delay      (SCD):    4.592ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.294     4.592    SiTCP/SiTCP/CLK
    SLICE_X23Y189        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y189        FDRE (Prop_fdre_C_Q)         0.204     4.796 f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_3/Q
                         net (fo=75, routed)          3.295     8.091    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr[3]
    SLICE_X16Y161        LUT5 (Prop_lut5_I4_O)        0.126     8.217 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/irAddr[6]_GND_34_o_equal_5_o<6>1/O
                         net (fo=1, routed)           0.000     8.217    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/irAddr[6]_GND_34_o_equal_5_o
    SLICE_X16Y161        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/X11Dec/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.162     9.221    SiTCP/SiTCP/CLK
    SLICE_X16Y161        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/X11Dec/C
                         clock pessimism              0.324     9.546    
                         clock uncertainty           -0.035     9.510    
    SLICE_X16Y161        FDRE (Setup_fdre_C_D)        0.066     9.576    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/X11Dec
  -------------------------------------------------------------------
                         required time                          9.576    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.393ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_3/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/X1CDec/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 0.330ns (9.191%)  route 3.260ns (90.809%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns = ( 9.221 - 5.000 ) 
    Source Clock Delay      (SCD):    4.592ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.294     4.592    SiTCP/SiTCP/CLK
    SLICE_X23Y189        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y189        FDRE (Prop_fdre_C_Q)         0.204     4.796 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_3/Q
                         net (fo=75, routed)          3.260     8.056    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr[3]
    SLICE_X16Y162        LUT5 (Prop_lut5_I1_O)        0.126     8.182 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/irAddr[6]_GND_34_o_equal_16_o<6>1/O
                         net (fo=1, routed)           0.000     8.182    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/irAddr[6]_GND_34_o_equal_16_o
    SLICE_X16Y162        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/X1CDec/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.162     9.221    SiTCP/SiTCP/CLK
    SLICE_X16Y162        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/X1CDec/C
                         clock pessimism              0.324     9.546    
                         clock uncertainty           -0.035     9.510    
    SLICE_X16Y162        FDRE (Setup_fdre_C_D)        0.065     9.575    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/X1CDec
  -------------------------------------------------------------------
                         required time                          9.575    
                         arrival time                          -8.182    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_3/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/X1FDec/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.330ns (9.392%)  route 3.184ns (90.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns = ( 9.221 - 5.000 ) 
    Source Clock Delay      (SCD):    4.592ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.294     4.592    SiTCP/SiTCP/CLK
    SLICE_X23Y189        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y189        FDRE (Prop_fdre_C_Q)         0.204     4.796 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_3/Q
                         net (fo=75, routed)          3.184     7.979    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr[3]
    SLICE_X15Y161        LUT5 (Prop_lut5_I4_O)        0.126     8.105 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/irAddr[6]_GND_34_o_equal_19_o<6>1/O
                         net (fo=1, routed)           0.000     8.105    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/irAddr[6]_GND_34_o_equal_19_o
    SLICE_X15Y161        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/X1FDec/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.162     9.221    SiTCP/SiTCP/CLK
    SLICE_X15Y161        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/X1FDec/C
                         clock pessimism              0.324     9.546    
                         clock uncertainty           -0.035     9.510    
    SLICE_X15Y161        FDRE (Setup_fdre_C_D)        0.033     9.543    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/X1FDec
  -------------------------------------------------------------------
                         required time                          9.543    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_3/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxData_11/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.432ns (12.269%)  route 3.089ns (87.731%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 9.222 - 5.000 ) 
    Source Clock Delay      (SCD):    4.592ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.294     4.592    SiTCP/SiTCP/CLK
    SLICE_X23Y189        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y189        FDRE (Prop_fdre_C_Q)         0.204     4.796 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_3/Q
                         net (fo=75, routed)          3.089     7.885    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr[3]
    SLICE_X14Y160        MUXF8 (Prop_muxf8_S_O)       0.228     8.113 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/mux2_2_f8/O
                         net (fo=1, routed)           0.000     8.113    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/irAddr[3]_X3FData[7]_wide_mux_250_OUT[11]
    SLICE_X14Y160        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxData_11/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.163     9.222    SiTCP/SiTCP/CLK
    SLICE_X14Y160        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxData_11/C
                         clock pessimism              0.324     9.547    
                         clock uncertainty           -0.035     9.511    
    SLICE_X14Y160        FDRE (Setup_fdre_C_D)        0.076     9.587    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxData_11
  -------------------------------------------------------------------
                         required time                          9.587    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_3/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxData_8/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.428ns (12.564%)  route 2.979ns (87.436%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 9.222 - 5.000 ) 
    Source Clock Delay      (SCD):    4.592ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.294     4.592    SiTCP/SiTCP/CLK
    SLICE_X23Y189        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y189        FDRE (Prop_fdre_C_Q)         0.204     4.796 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_3/Q
                         net (fo=75, routed)          2.979     7.774    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr[3]
    SLICE_X15Y160        MUXF8 (Prop_muxf8_S_O)       0.224     7.998 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/mux30_2_f8/O
                         net (fo=1, routed)           0.000     7.998    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/irAddr[3]_X3FData[7]_wide_mux_250_OUT[8]
    SLICE_X15Y160        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxData_8/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.163     9.222    SiTCP/SiTCP/CLK
    SLICE_X15Y160        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxData_8/C
                         clock pessimism              0.324     9.547    
                         clock uncertainty           -0.035     9.511    
    SLICE_X15Y160        FDRE (Setup_fdre_C_D)        0.048     9.559    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxData_8
  -------------------------------------------------------------------
                         required time                          9.559    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_3/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/X1EDec/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 0.330ns (9.931%)  route 2.993ns (90.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns = ( 9.221 - 5.000 ) 
    Source Clock Delay      (SCD):    4.592ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.294     4.592    SiTCP/SiTCP/CLK
    SLICE_X23Y189        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y189        FDRE (Prop_fdre_C_Q)         0.204     4.796 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_3/Q
                         net (fo=75, routed)          2.993     7.788    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr[3]
    SLICE_X15Y161        LUT5 (Prop_lut5_I2_O)        0.126     7.914 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/irAddr[6]_GND_34_o_equal_18_o<6>1/O
                         net (fo=1, routed)           0.000     7.914    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/irAddr[6]_GND_34_o_equal_18_o
    SLICE_X15Y161        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/X1EDec/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.162     9.221    SiTCP/SiTCP/CLK
    SLICE_X15Y161        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/X1EDec/C
                         clock pessimism              0.324     9.546    
                         clock uncertainty           -0.035     9.510    
    SLICE_X15Y161        FDRE (Setup_fdre_C_D)        0.034     9.544    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/X1EDec
  -------------------------------------------------------------------
                         required time                          9.544    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.691ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_3/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxData_15/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.432ns (13.076%)  route 2.872ns (86.924%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns = ( 9.221 - 5.000 ) 
    Source Clock Delay      (SCD):    4.592ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.294     4.592    SiTCP/SiTCP/CLK
    SLICE_X23Y189        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y189        FDRE (Prop_fdre_C_Q)         0.204     4.796 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_3/Q
                         net (fo=75, routed)          2.872     7.667    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr[3]
    SLICE_X12Y161        MUXF8 (Prop_muxf8_S_O)       0.228     7.895 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/mux6_2_f8/O
                         net (fo=1, routed)           0.000     7.895    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/irAddr[3]_X3FData[7]_wide_mux_250_OUT[15]
    SLICE_X12Y161        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxData_15/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.162     9.221    SiTCP/SiTCP/CLK
    SLICE_X12Y161        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxData_15/C
                         clock pessimism              0.324     9.546    
                         clock uncertainty           -0.035     9.510    
    SLICE_X12Y161        FDRE (Setup_fdre_C_D)        0.076     9.586    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxData_15
  -------------------------------------------------------------------
                         required time                          9.586    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.713ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regWd_2/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.204ns (6.574%)  route 2.899ns (93.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 9.222 - 5.000 ) 
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.298     4.596    SiTCP/SiTCP/CLK
    SLICE_X17Y192        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regWd_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y192        FDRE (Prop_fdre_C_Q)         0.204     4.800 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regWd_2/Q
                         net (fo=48, routed)          2.899     7.699    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regWd[2]
    SLICE_X11Y162        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.163     9.222    SiTCP/SiTCP/CLK
    SLICE_X11Y162        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/C
                         clock pessimism              0.324     9.547    
                         clock uncertainty           -0.035     9.511    
    SLICE_X11Y162        FDCE (Setup_fdce_C_D)       -0.100     9.411    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2
  -------------------------------------------------------------------
                         required time                          9.411    
                         arrival time                          -7.699    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             1.726ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/txMemWrEnb/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.204ns (7.136%)  route 2.655ns (92.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 9.222 - 5.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.268     4.566    SiTCP/SiTCP/CLK
    SLICE_X43Y172        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y172        FDRE (Prop_fdre_C_Q)         0.204     4.770 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle/Q
                         net (fo=157, routed)         2.655     7.424    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle
    SLICE_X22Y156        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/txMemWrEnb/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.163     9.222    SiTCP/SiTCP/CLK
    SLICE_X22Y156        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/txMemWrEnb/C
                         clock pessimism              0.324     9.547    
                         clock uncertainty           -0.035     9.511    
    SLICE_X22Y156        FDRE (Setup_fdre_C_R)       -0.361     9.150    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/txMemWrEnb
  -------------------------------------------------------------------
                         required time                          9.150    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_3/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/X1DDec/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.330ns (10.147%)  route 2.922ns (89.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns = ( 9.221 - 5.000 ) 
    Source Clock Delay      (SCD):    4.592ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.294     4.592    SiTCP/SiTCP/CLK
    SLICE_X23Y189        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y189        FDRE (Prop_fdre_C_Q)         0.204     4.796 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr_3/Q
                         net (fo=75, routed)          2.922     7.718    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/regAddr[3]
    SLICE_X16Y162        LUT5 (Prop_lut5_I0_O)        0.126     7.844 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/irAddr[6]_GND_34_o_equal_17_o<6>1/O
                         net (fo=1, routed)           0.000     7.844    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/irAddr[6]_GND_34_o_equal_17_o
    SLICE_X16Y162        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/X1DDec/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.162     9.221    SiTCP/SiTCP/CLK
    SLICE_X16Y162        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/X1DDec/C
                         clock pessimism              0.324     9.546    
                         clock uncertainty           -0.035     9.510    
    SLICE_X16Y162        FDRE (Setup_fdre_C_D)        0.066     9.576    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/X1DDec
  -------------------------------------------------------------------
                         required time                          9.576    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  1.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 AT93C46_IIC/PCA9548_SW/IIC_CTL/LOCK_WDT_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AT93C46_IIC/PCA9548_SW/IIC_CTL/CORE_WDT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.342%)  route 0.182ns (58.658%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.623     2.120    AT93C46_IIC/PCA9548_SW/IIC_CTL/CLK_200M_BUFG
    SLICE_X5Y199         FDRE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/LOCK_WDT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y199         FDRE (Prop_fdre_C_Q)         0.100     2.220 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/LOCK_WDT_reg/Q
                         net (fo=9, routed)           0.182     2.402    AT93C46_IIC/PCA9548_SW/IIC_CTL/LOCK_WDT
    SLICE_X5Y200         LUT5 (Prop_lut5_I3_O)        0.028     2.430 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/CORE_WDT[2]_i_1/O
                         net (fo=1, routed)           0.000     2.430    AT93C46_IIC/PCA9548_SW/IIC_CTL/CORE_WDT[2]_i_1_n_0
    SLICE_X5Y200         FDRE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/CORE_WDT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.815     2.469    AT93C46_IIC/PCA9548_SW/IIC_CTL/CLK_200M_BUFG
    SLICE_X5Y200         FDRE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/CORE_WDT_reg[2]/C
                         clock pessimism             -0.156     2.312    
    SLICE_X5Y200         FDRE (Hold_fdre_C_D)         0.060     2.372    AT93C46_IIC/PCA9548_SW/IIC_CTL/CORE_WDT_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.372    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/crcWd_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_30/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.146ns (46.917%)  route 0.165ns (53.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.590     2.087    SiTCP/SiTCP/CLK
    SLICE_X20Y199        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/crcWd_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y199        FDRE (Prop_fdre_C_Q)         0.118     2.205 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/crcWd_0/Q
                         net (fo=3, routed)           0.165     2.371    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/crcWd[0]
    SLICE_X21Y200        LUT5 (Prop_lut5_I3_O)        0.028     2.399 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/Mxor_fcsAnd30b[7]_fcsCal[22]_XOR_276_o_xo<0>1/O
                         net (fo=1, routed)           0.000     2.399    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsAnd30b[7]_fcsCal[22]_XOR_276_o
    SLICE_X21Y200        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_30/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.782     2.436    SiTCP/SiTCP/CLK
    SLICE_X21Y200        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_30/C
                         clock pessimism             -0.156     2.279    
    SLICE_X21Y200        FDCE (Hold_fdce_C_D)         0.060     2.339    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_30
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/txMemWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM4/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.100ns (18.175%)  route 0.450ns (81.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.579     2.076    SiTCP/SiTCP/CLK
    SLICE_X44Y150        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/txMemWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y150        FDRE (Prop_fdre_C_Q)         0.100     2.176 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/txMemWrAddr_1/Q
                         net (fo=15, routed)          0.450     2.627    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/txMemWrAddr[1]
    RAMB36_X1Y29         RAMB36E1                                     r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM4/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.892     2.545    SiTCP/SiTCP/CLK
    RAMB36_X1Y29         RAMB36E1                                     r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM4/CLKARDCLK
                         clock pessimism             -0.164     2.381    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.564    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM4
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/memRa_10/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM4/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.100ns (18.040%)  route 0.454ns (81.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.580     2.077    SiTCP/SiTCP/CLK
    SLICE_X40Y151        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/memRa_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y151        FDRE (Prop_fdre_C_Q)         0.100     2.177 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/memRa_10/Q
                         net (fo=14, routed)          0.454     2.632    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/memRa[10]
    RAMB36_X1Y29         RAMB36E1                                     r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM4/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.891     2.544    SiTCP/SiTCP/CLK
    RAMB36_X1Y29         RAMB36E1                                     r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM4/CLKBWRCLK
                         clock pessimism             -0.164     2.380    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     2.563    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM4
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_BSY_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AT93C46_IIC/PCA9548_SW/IIC_CTL/CORE_WDT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.811%)  route 0.202ns (61.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.623     2.120    AT93C46_IIC/PCA9548_SW/IIC_CTL/CLK_200M_BUFG
    SLICE_X4Y199         FDCE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_BSY_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y199         FDCE (Prop_fdce_C_Q)         0.100     2.220 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_BSY_OUT_reg/Q
                         net (fo=23, routed)          0.202     2.422    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_BSY
    SLICE_X5Y200         LUT5 (Prop_lut5_I4_O)        0.028     2.450 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/CORE_WDT[3]_i_1/O
                         net (fo=1, routed)           0.000     2.450    AT93C46_IIC/PCA9548_SW/IIC_CTL/CORE_WDT[3]_i_1_n_0
    SLICE_X5Y200         FDRE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/CORE_WDT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.815     2.469    AT93C46_IIC/PCA9548_SW/IIC_CTL/CLK_200M_BUFG
    SLICE_X5Y200         FDRE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/CORE_WDT_reg[3]/C
                         clock pessimism             -0.156     2.312    
    SLICE_X5Y200         FDRE (Hold_fdre_C_D)         0.061     2.373    AT93C46_IIC/PCA9548_SW/IIC_CTL/CORE_WDT_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_BSY_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AT93C46_IIC/PCA9548_SW/IIC_CTL/CORE_WDT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.577%)  route 0.204ns (61.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.623     2.120    AT93C46_IIC/PCA9548_SW/IIC_CTL/CLK_200M_BUFG
    SLICE_X4Y199         FDCE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_BSY_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y199         FDCE (Prop_fdce_C_Q)         0.100     2.220 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_BSY_OUT_reg/Q
                         net (fo=23, routed)          0.204     2.424    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_BSY
    SLICE_X5Y200         LUT5 (Prop_lut5_I4_O)        0.028     2.452 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/CORE_WDT[4]_i_1/O
                         net (fo=1, routed)           0.000     2.452    AT93C46_IIC/PCA9548_SW/IIC_CTL/CORE_WDT[4]_i_1_n_0
    SLICE_X5Y200         FDRE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/CORE_WDT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.815     2.469    AT93C46_IIC/PCA9548_SW/IIC_CTL/CLK_200M_BUFG
    SLICE_X5Y200         FDRE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/CORE_WDT_reg[4]/C
                         clock pessimism             -0.156     2.312    
    SLICE_X5Y200         FDRE (Hold_fdre_C_D)         0.061     2.373    AT93C46_IIC/PCA9548_SW/IIC_CTL/CORE_WDT_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 AT93C46_IIC/MEM_RAD_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.118ns (38.748%)  route 0.187ns (61.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.579     2.076    AT93C46_IIC/CLK_200M_BUFG
    SLICE_X8Y201         FDCE                                         r  AT93C46_IIC/MEM_RAD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y201         FDCE (Prop_fdce_C_Q)         0.118     2.194 r  AT93C46_IIC/MEM_RAD_reg[2]/Q
                         net (fo=1, routed)           0.187     2.381    AT93C46_IIC/MIRROR_MEM/Q[2]
    RAMB18_X0Y80         RAMB18E1                                     r  AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.813     2.466    AT93C46_IIC/MIRROR_MEM/CLK_200M_BUFG
    RAMB18_X0Y80         RAMB18E1                                     r  AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/CLKARDCLK
                         clock pessimism             -0.347     2.119    
    RAMB18_X0Y80         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.302    AT93C46_IIC/MIRROR_MEM/RAMB18E1_i
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/txMemWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM4/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.100ns (17.551%)  route 0.470ns (82.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.579     2.076    SiTCP/SiTCP/CLK
    SLICE_X44Y152        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/txMemWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y152        FDRE (Prop_fdre_C_Q)         0.100     2.176 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/txMemWrAddr_9/Q
                         net (fo=15, routed)          0.470     2.646    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/txMemWrAddr[9]
    RAMB36_X1Y29         RAMB36E1                                     r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM4/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.892     2.545    SiTCP/SiTCP/CLK
    RAMB36_X1Y29         RAMB36E1                                     r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM4/CLKARDCLK
                         clock pessimism             -0.164     2.381    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.564    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM4
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 CNT_CLK_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CNT_CLK_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.156ns (42.084%)  route 0.215ns (57.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.591     2.088    CLK_200M_BUFG
    SLICE_X17Y199        FDCE                                         r  CNT_CLK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y199        FDCE (Prop_fdce_C_Q)         0.091     2.179 r  CNT_CLK_reg[8]/Q
                         net (fo=10, routed)          0.215     2.394    CNT_CLK_reg__0[8]
    SLICE_X16Y200        LUT3 (Prop_lut3_I0_O)        0.065     2.459 r  CNT_CLK[1]_i_1/O
                         net (fo=1, routed)           0.000     2.459    p_0_in__6[1]
    SLICE_X16Y200        FDCE                                         r  CNT_CLK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.783     2.437    CLK_200M_BUFG
    SLICE_X16Y200        FDCE                                         r  CNT_CLK_reg[1]/C
                         clock pessimism             -0.156     2.280    
    SLICE_X16Y200        FDCE (Hold_fdce_C_D)         0.096     2.376    CNT_CLK_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/subMemAddr_5/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/txEnd/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.580     2.077    SiTCP/SiTCP/CLK
    SLICE_X21Y179        FDRE                                         r  SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/subMemAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y179        FDRE (Prop_fdre_C_Q)         0.100     2.177 f  SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/subMemAddr_5/Q
                         net (fo=1, routed)           0.054     2.231    SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/subMemAddr[5]
    SLICE_X20Y179        LUT6 (Prop_lut6_I3_O)        0.028     2.259 r  SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/subMemAddr[10]_GND_28_o_LessThan_151_o1/O
                         net (fo=1, routed)           0.000     2.259    SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/subMemAddr[10]_GND_28_o_LessThan_151_o
    SLICE_X20Y179        FDRE                                         r  SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/txEnd/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.779     2.433    SiTCP/SiTCP/CLK
    SLICE_X20Y179        FDRE                                         r  SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/txEnd/C
                         clock pessimism             -0.344     2.088    
    SLICE_X20Y179        FDRE (Hold_fdre_C_D)         0.087     2.175    SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/txEnd
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_200MP_IN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_200MP_IN }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X1Y31    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X1Y31    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X1Y72    SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X2Y68    SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X2Y30    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X2Y30    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X2Y32    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X2Y32    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y29    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y29    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM4/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y171   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y171   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y171   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y171   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y171   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y171   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y171   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y171   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8/SP/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y171   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y171   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y171   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y171   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y171   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y171   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y171   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y171   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        5.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.835ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.357ns (21.232%)  route 1.324ns (78.768%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.043ns = ( 15.043 - 8.000 ) 
    Source Clock Delay      (SCD):    7.669ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.296     7.669    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y188         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y188         FDCE (Prop_fdce_C_Q)         0.259     7.928 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/Q
                         net (fo=5, routed)           0.541     8.469    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[3]
    SLICE_X9Y191         LUT6 (Prop_lut6_I0_O)        0.043     8.512 f  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=3, routed)           0.417     8.929    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X9Y190         LUT2 (Prop_lut2_I1_O)        0.055     8.984 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_gate_20/O
                         net (fo=1, routed)           0.366     9.350    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_sig_3
    RAMB18_X0Y76         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.189    15.043    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y76         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.628    15.671    
                         clock uncertainty           -0.064    15.607    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.422    15.185    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  5.835    

Slack (MET) :             5.899ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.309ns (18.952%)  route 1.321ns (81.048%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.036ns = ( 15.036 - 8.000 ) 
    Source Clock Delay      (SCD):    7.720ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.347     7.720    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y184         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y184         FDRE (Prop_fdre_C_Q)         0.223     7.943 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_10/Q
                         net (fo=2, routed)           0.578     8.520    SiTCP/SiTCP/GMII/GMII_TXCNT/memLen[10]
    SLICE_X5Y179         LUT2 (Prop_lut2_I0_O)        0.043     8.563 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lut<5>/O
                         net (fo=2, routed)           0.353     8.916    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lut[5]
    SLICE_X4Y179         LUT3 (Prop_lut3_I1_O)        0.043     8.959 r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_22/O
                         net (fo=1, routed)           0.391     9.350    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_4
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.182    15.036    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.605    15.641    
                         clock uncertainty           -0.064    15.577    
    RAMB18_X0Y72         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    15.249    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  5.899    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.850ns (42.472%)  route 1.151ns (57.528%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.068ns = ( 15.068 - 8.000 ) 
    Source Clock Delay      (SCD):    7.715ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.342     7.715    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y179         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDRE (Prop_fdre_C_Q)         0.204     7.919 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.151     9.070    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X5Y161         LUT3 (Prop_lut3_I0_O)        0.126     9.196 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     9.196    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X5Y161         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.391 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.391    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X5Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.444 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.444    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X5Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.497 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.497    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.550 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.550    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X5Y165         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.716 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.716    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X5Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.215    15.068    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.605    15.674    
                         clock uncertainty           -0.064    15.609    
    SLICE_X5Y165         FDRE (Setup_fdre_C_D)        0.049    15.658    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         15.658    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.309ns (16.017%)  route 1.620ns (83.982%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.019ns = ( 15.019 - 8.000 ) 
    Source Clock Delay      (SCD):    7.727ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.354     7.727    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_fdre_C_Q)         0.223     7.950 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/Q
                         net (fo=7, routed)           0.857     8.806    SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[2]
    SLICE_X9Y196         LUT2 (Prop_lut2_I1_O)        0.043     8.849 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<5>_xo<0>1/O
                         net (fo=9, routed)           0.763     9.613    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[5]
    SLICE_X8Y194         LUT6 (Prop_lut6_I2_O)        0.043     9.656 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n047691/O
                         net (fo=1, routed)           0.000     9.656    SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[17]
    SLICE_X8Y194         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.166    15.019    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y194         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/C
                         clock pessimism              0.605    15.625    
                         clock uncertainty           -0.064    15.560    
    SLICE_X8Y194         FDCE (Setup_fdce_C_D)        0.065    15.625    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17
  -------------------------------------------------------------------
                         required time                         15.625    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.797ns (40.907%)  route 1.151ns (59.093%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.069ns = ( 15.069 - 8.000 ) 
    Source Clock Delay      (SCD):    7.715ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.342     7.715    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y179         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDRE (Prop_fdre_C_Q)         0.204     7.919 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.151     9.070    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X5Y161         LUT3 (Prop_lut3_I0_O)        0.126     9.196 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     9.196    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X5Y161         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.391 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.391    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X5Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.444 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.444    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X5Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.497 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.497    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.663 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.663    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.216    15.069    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.605    15.675    
                         clock uncertainty           -0.064    15.610    
    SLICE_X5Y164         FDRE (Setup_fdre_C_D)        0.049    15.659    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         15.659    
                         arrival time                          -9.663    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.795ns (40.846%)  route 1.151ns (59.154%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.068ns = ( 15.068 - 8.000 ) 
    Source Clock Delay      (SCD):    7.715ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.342     7.715    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y179         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDRE (Prop_fdre_C_Q)         0.204     7.919 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.151     9.070    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X5Y161         LUT3 (Prop_lut3_I0_O)        0.126     9.196 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     9.196    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X5Y161         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.391 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.391    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X5Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.444 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.444    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X5Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.497 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.497    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.550 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.550    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X5Y165         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.661 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.661    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X5Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.215    15.068    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.605    15.674    
                         clock uncertainty           -0.064    15.609    
    SLICE_X5Y165         FDRE (Setup_fdre_C_D)        0.049    15.658    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         15.658    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             6.014ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.780ns (40.387%)  route 1.151ns (59.613%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.069ns = ( 15.069 - 8.000 ) 
    Source Clock Delay      (SCD):    7.715ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.342     7.715    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y179         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDRE (Prop_fdre_C_Q)         0.204     7.919 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.151     9.070    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X5Y161         LUT3 (Prop_lut3_I0_O)        0.126     9.196 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     9.196    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X5Y161         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.391 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.391    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X5Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.444 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.444    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X5Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.497 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.497    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     9.646 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     9.646    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.216    15.069    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.605    15.675    
                         clock uncertainty           -0.064    15.610    
    SLICE_X5Y164         FDRE (Setup_fdre_C_D)        0.049    15.659    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         15.659    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                  6.014    

Slack (MET) :             6.049ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.345ns (22.106%)  route 1.216ns (77.894%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.043ns = ( 15.043 - 8.000 ) 
    Source Clock Delay      (SCD):    7.669ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.296     7.669    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y188         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y188         FDCE (Prop_fdce_C_Q)         0.259     7.928 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/Q
                         net (fo=5, routed)           0.541     8.469    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[3]
    SLICE_X9Y191         LUT6 (Prop_lut6_I0_O)        0.043     8.512 f  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=3, routed)           0.286     8.798    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X9Y190         LUT2 (Prop_lut2_I1_O)        0.043     8.841 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_gate_18/O
                         net (fo=1, routed)           0.388     9.229    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_sig_2
    RAMB18_X0Y77         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.189    15.043    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y77         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.628    15.671    
                         clock uncertainty           -0.064    15.607    
    RAMB18_X0Y77         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    15.279    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  6.049    

Slack (MET) :             6.051ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.744ns (39.255%)  route 1.151ns (60.745%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.070ns = ( 15.070 - 8.000 ) 
    Source Clock Delay      (SCD):    7.715ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.342     7.715    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y179         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDRE (Prop_fdre_C_Q)         0.204     7.919 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.151     9.070    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X5Y161         LUT3 (Prop_lut3_I0_O)        0.126     9.196 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     9.196    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X5Y161         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.391 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.391    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X5Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.444 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.444    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X5Y163         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.610 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.610    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X5Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.217    15.070    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.605    15.676    
                         clock uncertainty           -0.064    15.611    
    SLICE_X5Y163         FDRE (Setup_fdre_C_D)        0.049    15.660    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         15.660    
                         arrival time                          -9.610    
  -------------------------------------------------------------------
                         slack                                  6.051    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.742ns (39.191%)  route 1.151ns (60.809%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.069ns = ( 15.069 - 8.000 ) 
    Source Clock Delay      (SCD):    7.715ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.342     7.715    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y179         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDRE (Prop_fdre_C_Q)         0.204     7.919 r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.151     9.070    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X5Y161         LUT3 (Prop_lut3_I0_O)        0.126     9.196 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     9.196    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X5Y161         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.391 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.391    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X5Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.444 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.444    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X5Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.497 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.497    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.608 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.608    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.216    15.069    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.605    15.675    
                         clock uncertainty           -0.064    15.610    
    SLICE_X5Y164         FDRE (Setup_fdre_C_D)        0.049    15.659    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         15.659    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  6.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.118ns (35.935%)  route 0.210ns (64.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.029ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.583     3.358    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y180         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y180         FDCE (Prop_fdce_C_Q)         0.118     3.476 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_5/Q
                         net (fo=3, routed)           0.210     3.687    SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[5]
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.815     4.029    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.626     3.403    
    RAMB18_X0Y72         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     3.586    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -3.586    
                         arrival time                           3.687    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orSof/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/D
                            (rising edge-triggered cell SRL16E clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.187%)  route 0.100ns (45.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.028ns
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.613     3.388    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y179         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orSof/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y179         FDRE (Prop_fdre_C_Q)         0.118     3.506 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orSof/Q
                         net (fo=13, routed)          0.100     3.606    SiTCP/SiTCP/GMII/GMII_TXBUF/orSof
    SLICE_X6Y180         SRL16E                                       r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.813     4.028    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y180         SRL16E                                       r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
                         clock pessimism             -0.626     3.401    
    SLICE_X6Y180         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     3.503    SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1
  -------------------------------------------------------------------
                         required time                         -3.503    
                         arrival time                           3.606    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_4/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.118ns (35.600%)  route 0.213ns (64.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.029ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.583     3.358    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y180         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y180         FDCE (Prop_fdce_C_Q)         0.118     3.476 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_4/Q
                         net (fo=3, routed)           0.213     3.690    SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[4]
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.815     4.029    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.626     3.403    
    RAMB18_X0Y72         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     3.586    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -3.586    
                         arrival time                           3.690    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.006ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.590     3.365    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y192        FDRE (Prop_fdre_C_Q)         0.100     3.465 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/Q
                         net (fo=1, routed)           0.055     3.520    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[0]
    SLICE_X11Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.791     4.006    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/C
                         clock pessimism             -0.640     3.365    
    SLICE_X11Y192        FDRE (Hold_fdre_C_D)         0.047     3.412    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0
  -------------------------------------------------------------------
                         required time                         -3.412    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.006ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.590     3.365    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y192        FDRE (Prop_fdre_C_Q)         0.100     3.465 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_4/Q
                         net (fo=1, routed)           0.055     3.520    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[4]
    SLICE_X11Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.791     4.006    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/C
                         clock pessimism             -0.640     3.365    
    SLICE_X11Y192        FDRE (Hold_fdre_C_D)         0.047     3.412    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4
  -------------------------------------------------------------------
                         required time                         -3.412    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.006ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.590     3.365    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y192        FDRE (Prop_fdre_C_Q)         0.100     3.465 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_1/Q
                         net (fo=1, routed)           0.055     3.520    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[1]
    SLICE_X11Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.791     4.006    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y192        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/C
                         clock pessimism             -0.640     3.365    
    SLICE_X11Y192        FDRE (Hold_fdre_C_D)         0.044     3.409    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1
  -------------------------------------------------------------------
                         required time                         -3.409    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.100ns (31.894%)  route 0.214ns (68.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.029ns
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.589     3.364    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y188         FDRE (Prop_fdre_C_Q)         0.100     3.464 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2/Q
                         net (fo=1, routed)           0.214     3.678    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd[2]
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.815     4.029    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.626     3.403    
    RAMB18_X0Y72         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155     3.558    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                           3.678    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.100ns (31.894%)  route 0.214ns (68.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.029ns
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.589     3.364    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y188         FDRE (Prop_fdre_C_Q)         0.100     3.464 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_3/Q
                         net (fo=1, routed)           0.214     3.678    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd[3]
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.815     4.029    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.626     3.403    
    RAMB18_X0Y72         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155     3.558    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                           3.678    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_19/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.699%)  route 0.090ns (41.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.007ns
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.591     3.366    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y193        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y193        FDCE (Prop_fdce_C_Q)         0.100     3.466 r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_19/Q
                         net (fo=2, routed)           0.090     3.556    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[19]
    SLICE_X10Y193        LUT6 (Prop_lut6_I1_O)        0.028     3.584 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476201/O
                         net (fo=1, routed)           0.000     3.584    SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[27]
    SLICE_X10Y193        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.792     4.007    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y193        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27/C
                         clock pessimism             -0.629     3.377    
    SLICE_X10Y193        FDCE (Hold_fdce_C_D)         0.087     3.464    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27
  -------------------------------------------------------------------
                         required time                         -3.464    
                         arrival time                           3.584    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_18/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.605%)  route 0.090ns (41.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.007ns
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.591     3.366    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y193         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y193         FDCE (Prop_fdce_C_Q)         0.100     3.466 r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/Q
                         net (fo=2, routed)           0.090     3.557    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[10]
    SLICE_X8Y193         LUT6 (Prop_lut6_I1_O)        0.028     3.585 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476101/O
                         net (fo=1, routed)           0.000     3.585    SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[18]
    SLICE_X8Y193         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_18/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.792     4.007    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y193         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_18/C
                         clock pessimism             -0.629     3.377    
    SLICE_X8Y193         FDCE (Hold_fdce_C_D)         0.087     3.464    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_18
  -------------------------------------------------------------------
                         required time                         -3.464    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125M
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X0Y72    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y72    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y77    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y76    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I1         n/a            1.409         8.000       6.591      BUFGCTRL_X0Y1   GMIIMUX/I1
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         8.000       6.929      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y168   SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y164   SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y170   SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y171   SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y3  PLLE2_BASE/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y180    SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y180    SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y179    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X6Y160    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X6Y160    SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X4Y162    SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X9Y180    SiTCP/SiTCP/GMII/GMII_TXCNT/memWe/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y186    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y186    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         4.000       3.600      SLICE_X1Y177    SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y180    SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y180    SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X8Y187    SiTCP/SiTCP/GMII/GMII_TXBUF/trnsAct/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X8Y190    SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_0/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X8Y190    SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X4Y184    SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X0Y175    SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_0/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         4.000       3.650      SLICE_X0Y175    SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_1/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X0Y175    SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_2/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X0Y175    SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_3/C



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB
  To Clock:  PLL_CLKFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y3  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  GMII_RX_CLK

Setup :            9  Failing Endpoints,  Worst Slack       -0.876ns,  Total Violation       -7.052ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.876ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.551ns  (logic 0.302ns (19.477%)  route 1.249ns (80.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.238ns = ( 20.238 - 16.000 ) 
    Source Clock Delay      (SCD):    4.594ns = ( 19.594 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.296    19.594    SiTCP/SiTCP/CLK
    SLICE_X8Y161         FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y161         FDPE (Prop_fdpe_C_Q)         0.259    19.853 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/Q
                         net (fo=4, routed)           1.249    21.101    SiTCP/SiTCP/IP_ADDR_IN[4]
    SLICE_X10Y162        LUT6 (Prop_lut6_I2_O)        0.043    21.144 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000    21.144    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X10Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.163    20.238    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000    20.238    
                         clock uncertainty           -0.035    20.203    
    SLICE_X10Y162        FDRE (Setup_fdre_C_D)        0.065    20.268    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         20.268    
                         arrival time                         -21.144    
  -------------------------------------------------------------------
                         slack                                 -0.876    

Slack (VIOLATED) :        -0.842ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.517ns  (logic 0.302ns (19.913%)  route 1.215ns (80.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.238ns = ( 20.238 - 16.000 ) 
    Source Clock Delay      (SCD):    4.593ns = ( 19.593 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.295    19.593    SiTCP/SiTCP/CLK
    SLICE_X10Y163        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y163        FDCE (Prop_fdce_C_Q)         0.259    19.852 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/Q
                         net (fo=4, routed)           1.215    21.066    SiTCP/SiTCP/IP_ADDR_IN[10]
    SLICE_X10Y162        LUT6 (Prop_lut6_I5_O)        0.043    21.109 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000    21.109    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X10Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.163    20.238    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000    20.238    
                         clock uncertainty           -0.035    20.203    
    SLICE_X10Y162        FDRE (Setup_fdre_C_D)        0.064    20.267    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         20.267    
                         arrival time                         -21.109    
  -------------------------------------------------------------------
                         slack                                 -0.842    

Slack (VIOLATED) :        -0.787ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.461ns  (logic 0.302ns (20.676%)  route 1.159ns (79.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 20.239 - 16.000 ) 
    Source Clock Delay      (SCD):    4.596ns = ( 19.596 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.298    19.596    SiTCP/SiTCP/CLK
    SLICE_X10Y159        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y159        FDCE (Prop_fdce_C_Q)         0.259    19.855 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/Q
                         net (fo=4, routed)           1.159    21.013    SiTCP/SiTCP/IP_ADDR_IN[25]
    SLICE_X10Y160        LUT6 (Prop_lut6_I4_O)        0.043    21.056 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000    21.056    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X10Y160        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.164    20.239    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y160        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000    20.239    
                         clock uncertainty           -0.035    20.204    
    SLICE_X10Y160        FDRE (Setup_fdre_C_D)        0.065    20.269    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         20.269    
                         arrival time                         -21.056    
  -------------------------------------------------------------------
                         slack                                 -0.787    

Slack (VIOLATED) :        -0.774ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.450ns  (logic 0.302ns (20.832%)  route 1.148ns (79.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.238ns = ( 20.238 - 16.000 ) 
    Source Clock Delay      (SCD):    4.593ns = ( 19.593 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.295    19.593    SiTCP/SiTCP/CLK
    SLICE_X10Y163        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y163        FDCE (Prop_fdce_C_Q)         0.259    19.852 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/Q
                         net (fo=4, routed)           1.148    20.999    SiTCP/SiTCP/IP_ADDR_IN[13]
    SLICE_X10Y162        LUT6 (Prop_lut6_I5_O)        0.043    21.042 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000    21.042    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X10Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.163    20.238    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000    20.238    
                         clock uncertainty           -0.035    20.203    
    SLICE_X10Y162        FDRE (Setup_fdre_C_D)        0.066    20.269    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         20.269    
                         arrival time                         -21.042    
  -------------------------------------------------------------------
                         slack                                 -0.774    

Slack (VIOLATED) :        -0.766ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_6/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.410ns  (logic 0.266ns (18.867%)  route 1.144ns (81.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 20.240 - 16.000 ) 
    Source Clock Delay      (SCD):    4.595ns = ( 19.595 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.297    19.595    SiTCP/SiTCP/CLK
    SLICE_X11Y160        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y160        FDCE (Prop_fdce_C_Q)         0.223    19.818 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_6/Q
                         net (fo=4, routed)           1.144    20.962    SiTCP/SiTCP/IP_ADDR_IN[14]
    SLICE_X11Y159        LUT6 (Prop_lut6_I5_O)        0.043    21.005 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000    21.005    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X11Y159        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.165    20.240    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y159        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000    20.240    
                         clock uncertainty           -0.035    20.205    
    SLICE_X11Y159        FDRE (Setup_fdre_C_D)        0.034    20.239    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         20.239    
                         arrival time                         -21.005    
  -------------------------------------------------------------------
                         slack                                 -0.766    

Slack (VIOLATED) :        -0.765ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_0/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.439ns  (logic 0.266ns (18.485%)  route 1.173ns (81.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 20.239 - 16.000 ) 
    Source Clock Delay      (SCD):    4.594ns = ( 19.594 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.296    19.594    SiTCP/SiTCP/CLK
    SLICE_X11Y161        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y161        FDCE (Prop_fdce_C_Q)         0.223    19.817 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_0/Q
                         net (fo=4, routed)           1.173    20.990    SiTCP/SiTCP/IP_ADDR_IN[16]
    SLICE_X10Y160        LUT6 (Prop_lut6_I3_O)        0.043    21.033 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000    21.033    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X10Y160        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.164    20.239    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y160        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000    20.239    
                         clock uncertainty           -0.035    20.204    
    SLICE_X10Y160        FDRE (Setup_fdre_C_D)        0.064    20.268    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         20.268    
                         arrival time                         -21.033    
  -------------------------------------------------------------------
                         slack                                 -0.765    

Slack (VIOLATED) :        -0.750ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_3/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.426ns  (logic 0.266ns (18.658%)  route 1.160ns (81.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 20.239 - 16.000 ) 
    Source Clock Delay      (SCD):    4.595ns = ( 19.595 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.297    19.595    SiTCP/SiTCP/CLK
    SLICE_X9Y160         FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y160         FDCE (Prop_fdce_C_Q)         0.223    19.818 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_3/Q
                         net (fo=4, routed)           1.160    20.977    SiTCP/SiTCP/IP_ADDR_IN[27]
    SLICE_X10Y160        LUT6 (Prop_lut6_I4_O)        0.043    21.020 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000    21.020    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X10Y160        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.164    20.239    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y160        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000    20.239    
                         clock uncertainty           -0.035    20.204    
    SLICE_X10Y160        FDRE (Setup_fdre_C_D)        0.066    20.270    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         20.270    
                         arrival time                         -21.020    
  -------------------------------------------------------------------
                         slack                                 -0.750    

Slack (VIOLATED) :        -0.750ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.351ns  (logic 0.223ns (16.508%)  route 1.128ns (83.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 20.237 - 16.000 ) 
    Source Clock Delay      (SCD):    4.593ns = ( 19.593 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.295    19.593    SiTCP/SiTCP/CLK
    SLICE_X17Y162        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y162        FDCE (Prop_fdce_C_Q)         0.223    19.816 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           1.128    20.944    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X17Y161        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.162    20.237    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X17Y161        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000    20.237    
                         clock uncertainty           -0.035    20.202    
    SLICE_X17Y161        FDRE (Setup_fdre_C_D)       -0.008    20.194    SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         20.194    
                         arrival time                         -20.944    
  -------------------------------------------------------------------
                         slack                                 -0.750    

Slack (VIOLATED) :        -0.742ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.384ns  (logic 0.302ns (21.818%)  route 1.082ns (78.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 20.240 - 16.000 ) 
    Source Clock Delay      (SCD):    4.597ns = ( 19.597 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.299    19.597    SiTCP/SiTCP/CLK
    SLICE_X12Y157        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y157        FDCE (Prop_fdce_C_Q)         0.259    19.856 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/Q
                         net (fo=4, routed)           1.082    20.938    SiTCP/SiTCP/IP_ADDR_IN[15]
    SLICE_X13Y157        LUT6 (Prop_lut6_I5_O)        0.043    20.981 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000    20.981    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X13Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.165    20.240    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000    20.240    
                         clock uncertainty           -0.035    20.205    
    SLICE_X13Y157        FDRE (Setup_fdre_C_D)        0.034    20.239    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         20.239    
                         arrival time                         -20.981    
  -------------------------------------------------------------------
                         slack                                 -0.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_0/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.146ns (20.709%)  route 0.559ns (79.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.589     2.086    SiTCP/SiTCP/CLK
    SLICE_X12Y160        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y160        FDCE (Prop_fdce_C_Q)         0.118     2.204 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_0/Q
                         net (fo=4, routed)           0.559     2.763    SiTCP/SiTCP/IP_ADDR_IN[0]
    SLICE_X10Y160        LUT6 (Prop_lut6_I2_O)        0.028     2.791 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000     2.791    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X10Y160        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.790     2.600    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y160        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000     2.600    
                         clock uncertainty            0.035     2.636    
    SLICE_X10Y160        FDRE (Hold_fdre_C_D)         0.087     2.723    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         -2.723    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_6/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.146ns (21.496%)  route 0.533ns (78.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.590     2.087    SiTCP/SiTCP/CLK
    SLICE_X10Y159        FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y159        FDPE (Prop_fdpe_C_Q)         0.118     2.205 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_6/Q
                         net (fo=4, routed)           0.533     2.739    SiTCP/SiTCP/IP_ADDR_IN[30]
    SLICE_X11Y159        LUT6 (Prop_lut6_I4_O)        0.028     2.767 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000     2.767    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X11Y159        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.791     2.601    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y159        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000     2.601    
                         clock uncertainty            0.035     2.637    
    SLICE_X11Y159        FDRE (Hold_fdre_C_D)         0.060     2.697    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         -2.697    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.128ns (18.847%)  route 0.551ns (81.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.590     2.087    SiTCP/SiTCP/CLK
    SLICE_X15Y158        FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y158        FDPE (Prop_fdpe_C_Q)         0.100     2.187 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/Q
                         net (fo=4, routed)           0.551     2.739    SiTCP/SiTCP/IP_ADDR_IN[31]
    SLICE_X13Y157        LUT6 (Prop_lut6_I4_O)        0.028     2.767 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000     2.767    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X13Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.790     2.600    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y157        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000     2.600    
                         clock uncertainty            0.035     2.636    
    SLICE_X13Y157        FDRE (Hold_fdre_C_D)         0.060     2.696    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         -2.696    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_5/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.128ns (17.969%)  route 0.584ns (82.031%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.587     2.084    SiTCP/SiTCP/CLK
    SLICE_X11Y163        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y163        FDCE (Prop_fdce_C_Q)         0.100     2.184 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_5/Q
                         net (fo=4, routed)           0.584     2.769    SiTCP/SiTCP/IP_ADDR_IN[29]
    SLICE_X10Y162        LUT6 (Prop_lut6_I4_O)        0.028     2.797 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000     2.797    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X10Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.788     2.598    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000     2.598    
                         clock uncertainty            0.035     2.634    
    SLICE_X10Y162        FDRE (Hold_fdre_C_D)         0.087     2.721    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_4/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.128ns (17.835%)  route 0.590ns (82.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.587     2.084    SiTCP/SiTCP/CLK
    SLICE_X11Y163        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y163        FDCE (Prop_fdce_C_Q)         0.100     2.184 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_4/Q
                         net (fo=4, routed)           0.590     2.774    SiTCP/SiTCP/IP_ADDR_IN[28]
    SLICE_X10Y162        LUT6 (Prop_lut6_I4_O)        0.028     2.802 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000     2.802    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X10Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.788     2.598    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000     2.598    
                         clock uncertainty            0.035     2.634    
    SLICE_X10Y162        FDRE (Hold_fdre_C_D)         0.087     2.721    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.155ns (21.366%)  route 0.570ns (78.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.589     2.086    SiTCP/SiTCP/CLK
    SLICE_X11Y160        FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y160        FDPE (Prop_fdpe_C_Q)         0.091     2.177 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_1/Q
                         net (fo=4, routed)           0.570     2.748    SiTCP/SiTCP/IP_ADDR_IN[9]
    SLICE_X10Y160        LUT6 (Prop_lut6_I5_O)        0.064     2.812 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000     2.812    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X10Y160        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.790     2.600    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y160        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000     2.600    
                         clock uncertainty            0.035     2.636    
    SLICE_X10Y160        FDRE (Hold_fdre_C_D)         0.087     2.723    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         -2.723    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.128ns (17.346%)  route 0.610ns (82.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.589     2.086    SiTCP/SiTCP/CLK
    SLICE_X11Y160        FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y160        FDPE (Prop_fdpe_C_Q)         0.100     2.186 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/Q
                         net (fo=4, routed)           0.610     2.796    SiTCP/SiTCP/IP_ADDR_IN[11]
    SLICE_X10Y160        LUT6 (Prop_lut6_I5_O)        0.028     2.824 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000     2.824    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X10Y160        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.790     2.600    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y160        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000     2.600    
                         clock uncertainty            0.035     2.636    
    SLICE_X10Y160        FDRE (Hold_fdre_C_D)         0.087     2.723    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         -2.723    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.128ns (17.179%)  route 0.617ns (82.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.588     2.085    SiTCP/SiTCP/CLK
    SLICE_X11Y162        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y162        FDCE (Prop_fdce_C_Q)         0.100     2.185 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/Q
                         net (fo=4, routed)           0.617     2.803    SiTCP/SiTCP/IP_ADDR_IN[2]
    SLICE_X10Y162        LUT6 (Prop_lut6_I2_O)        0.028     2.831 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000     2.831    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X10Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.788     2.598    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y162        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000     2.598    
                         clock uncertainty            0.035     2.634    
    SLICE_X10Y162        FDRE (Hold_fdre_C_D)         0.087     2.721    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.100ns (13.247%)  route 0.655ns (86.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.587     2.084    SiTCP/SiTCP/CLK
    SLICE_X17Y162        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y162        FDCE (Prop_fdce_C_Q)         0.100     2.184 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           0.655     2.839    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X17Y161        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.789     2.599    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X17Y161        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000     2.599    
                         clock uncertainty            0.035     2.635    
    SLICE_X17Y161        FDRE (Hold_fdre_C_D)         0.047     2.682    SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        6.551ns  (logic 0.788ns (12.029%)  route 5.763ns (87.971%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 43.983 - 40.000 ) 
    Source Clock Delay      (SCD):    4.665ns = ( 36.665 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.348    36.665    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDRE (Prop_fdre_C_Q)         0.259    36.924 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           5.763    42.687    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X5Y163         LUT3 (Prop_lut3_I1_O)        0.043    42.730 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000    42.730    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X5Y163         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    42.997 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.997    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.050 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    43.050    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X5Y165         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    43.216 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    43.216    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X5Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.215    43.983    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    43.983    
                         clock uncertainty           -0.035    43.947    
    SLICE_X5Y165         FDRE (Setup_fdre_C_D)        0.049    43.996    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         43.996    
                         arrival time                         -43.216    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        6.498ns  (logic 0.735ns (11.311%)  route 5.763ns (88.689%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 43.984 - 40.000 ) 
    Source Clock Delay      (SCD):    4.665ns = ( 36.665 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.348    36.665    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDRE (Prop_fdre_C_Q)         0.259    36.924 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           5.763    42.687    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X5Y163         LUT3 (Prop_lut3_I1_O)        0.043    42.730 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000    42.730    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X5Y163         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    42.997 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.997    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    43.163 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    43.163    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.216    43.984    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    43.984    
                         clock uncertainty           -0.035    43.948    
    SLICE_X5Y164         FDRE (Setup_fdre_C_D)        0.049    43.997    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         43.997    
                         arrival time                         -43.163    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        6.496ns  (logic 0.733ns (11.284%)  route 5.763ns (88.716%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 43.983 - 40.000 ) 
    Source Clock Delay      (SCD):    4.665ns = ( 36.665 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.348    36.665    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDRE (Prop_fdre_C_Q)         0.259    36.924 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           5.763    42.687    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X5Y163         LUT3 (Prop_lut3_I1_O)        0.043    42.730 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000    42.730    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X5Y163         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    42.997 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.997    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.050 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    43.050    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X5Y165         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    43.161 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    43.161    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X5Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.215    43.983    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    43.983    
                         clock uncertainty           -0.035    43.947    
    SLICE_X5Y165         FDRE (Setup_fdre_C_D)        0.049    43.996    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         43.996    
                         arrival time                         -43.161    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        6.481ns  (logic 0.718ns (11.079%)  route 5.763ns (88.921%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 43.984 - 40.000 ) 
    Source Clock Delay      (SCD):    4.665ns = ( 36.665 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.348    36.665    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDRE (Prop_fdre_C_Q)         0.259    36.924 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           5.763    42.687    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X5Y163         LUT3 (Prop_lut3_I1_O)        0.043    42.730 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000    42.730    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X5Y163         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    42.997 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.997    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    43.146 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    43.146    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.216    43.984    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    43.984    
                         clock uncertainty           -0.035    43.948    
    SLICE_X5Y164         FDRE (Setup_fdre_C_D)        0.049    43.997    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         43.997    
                         arrival time                         -43.146    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        6.443ns  (logic 0.680ns (10.554%)  route 5.763ns (89.446%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 43.984 - 40.000 ) 
    Source Clock Delay      (SCD):    4.665ns = ( 36.665 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.348    36.665    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDRE (Prop_fdre_C_Q)         0.259    36.924 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           5.763    42.687    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X5Y163         LUT3 (Prop_lut3_I1_O)        0.043    42.730 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000    42.730    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X5Y163         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    42.997 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.997    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    43.108 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    43.108    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.216    43.984    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    43.984    
                         clock uncertainty           -0.035    43.948    
    SLICE_X5Y164         FDRE (Setup_fdre_C_D)        0.049    43.997    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         43.997    
                         arrival time                         -43.108    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        6.443ns  (logic 0.680ns (10.554%)  route 5.763ns (89.446%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 43.984 - 40.000 ) 
    Source Clock Delay      (SCD):    4.665ns = ( 36.665 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.348    36.665    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDRE (Prop_fdre_C_Q)         0.259    36.924 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           5.763    42.687    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X5Y163         LUT3 (Prop_lut3_I1_O)        0.043    42.730 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000    42.730    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X5Y163         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    42.997 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.997    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    43.108 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    43.108    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.216    43.984    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    43.984    
                         clock uncertainty           -0.035    43.948    
    SLICE_X5Y164         FDRE (Setup_fdre_C_D)        0.049    43.997    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         43.997    
                         arrival time                         -43.108    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        6.377ns  (logic 0.614ns (9.629%)  route 5.763ns (90.371%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 43.985 - 40.000 ) 
    Source Clock Delay      (SCD):    4.665ns = ( 36.665 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.348    36.665    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDRE (Prop_fdre_C_Q)         0.259    36.924 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           5.763    42.687    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X5Y163         LUT3 (Prop_lut3_I1_O)        0.043    42.730 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000    42.730    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X5Y163         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312    43.042 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    43.042    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X5Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.217    43.985    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    43.985    
                         clock uncertainty           -0.035    43.949    
    SLICE_X5Y163         FDRE (Setup_fdre_C_D)        0.049    43.998    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         43.998    
                         arrival time                         -43.042    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        6.347ns  (logic 0.584ns (9.201%)  route 5.763ns (90.799%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 43.985 - 40.000 ) 
    Source Clock Delay      (SCD):    4.665ns = ( 36.665 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.348    36.665    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDRE (Prop_fdre_C_Q)         0.259    36.924 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           5.763    42.687    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X5Y163         LUT3 (Prop_lut3_I1_O)        0.043    42.730 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000    42.730    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X5Y163         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    43.012 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    43.012    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X5Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.217    43.985    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000    43.985    
                         clock uncertainty           -0.035    43.949    
    SLICE_X5Y163         FDRE (Setup_fdre_C_D)        0.049    43.998    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         43.998    
                         arrival time                         -43.012    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        6.174ns  (logic 0.411ns (6.657%)  route 5.763ns (93.343%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 43.985 - 40.000 ) 
    Source Clock Delay      (SCD):    4.665ns = ( 36.665 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.348    36.665    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDRE (Prop_fdre_C_Q)         0.259    36.924 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           5.763    42.687    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X5Y163         LUT3 (Prop_lut3_I1_O)        0.043    42.730 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000    42.730    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X5Y163         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109    42.839 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    42.839    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X5Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.217    43.985    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    43.985    
                         clock uncertainty           -0.035    43.949    
    SLICE_X5Y163         FDRE (Setup_fdre_C_D)        0.049    43.998    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         43.998    
                         arrival time                         -42.839    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        6.054ns  (logic 0.426ns (7.037%)  route 5.628ns (92.963%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 43.985 - 40.000 ) 
    Source Clock Delay      (SCD):    4.665ns = ( 36.665 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.348    36.665    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDRE (Prop_fdre_C_Q)         0.259    36.924 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           5.628    42.552    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X5Y163         LUT3 (Prop_lut3_I2_O)        0.043    42.595 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000    42.595    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X5Y163         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    42.719 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    42.719    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X5Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.217    43.985    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000    43.985    
                         clock uncertainty           -0.035    43.949    
    SLICE_X5Y163         FDRE (Setup_fdre_C_D)        0.049    43.998    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         43.998    
                         arrival time                         -42.719    
  -------------------------------------------------------------------
                         slack                                  1.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.224ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.177ns (6.796%)  route 2.428ns (93.204%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.618     2.189    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y164         FDRE (Prop_fdre_C_Q)         0.100     2.289 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           2.428     4.717    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X5Y164         LUT3 (Prop_lut3_I2_O)        0.028     4.745 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<13>/O
                         net (fo=1, routed)           0.000     4.745    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[13]
    SLICE_X5Y164         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     4.794 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.794    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.818     2.463    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000     2.463    
                         clock uncertainty            0.035     2.498    
    SLICE_X5Y164         FDRE (Hold_fdre_C_D)         0.071     2.569    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           4.794    
  -------------------------------------------------------------------
                         slack                                  2.224    

Slack (MET) :             2.292ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.245ns (9.167%)  route 2.428ns (90.833%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.618     2.189    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y164         FDRE (Prop_fdre_C_Q)         0.100     2.289 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           2.428     4.717    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X5Y164         LUT3 (Prop_lut3_I2_O)        0.028     4.745 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<13>/O
                         net (fo=1, routed)           0.000     4.745    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[13]
    SLICE_X5Y164         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.117     4.862 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     4.862    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.818     2.463    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000     2.463    
                         clock uncertainty            0.035     2.498    
    SLICE_X5Y164         FDRE (Hold_fdre_C_D)         0.071     2.569    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           4.862    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.304ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.257ns (9.573%)  route 2.428ns (90.427%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.618     2.189    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y164         FDRE (Prop_fdre_C_Q)         0.100     2.289 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           2.428     4.717    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X5Y164         LUT3 (Prop_lut3_I2_O)        0.028     4.745 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<13>/O
                         net (fo=1, routed)           0.000     4.745    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[13]
    SLICE_X5Y164         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.129     4.874 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     4.874    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.818     2.463    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000     2.463    
                         clock uncertainty            0.035     2.498    
    SLICE_X5Y164         FDRE (Hold_fdre_C_D)         0.071     2.569    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           4.874    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.331ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.283ns (10.441%)  route 2.428ns (89.559%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.618     2.189    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y164         FDRE (Prop_fdre_C_Q)         0.100     2.289 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           2.428     4.717    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X5Y164         LUT3 (Prop_lut3_I2_O)        0.028     4.745 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<13>/O
                         net (fo=1, routed)           0.000     4.745    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[13]
    SLICE_X5Y164         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     4.859 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.859    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X5Y165         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.900 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     4.900    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X5Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.817     2.462    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000     2.462    
                         clock uncertainty            0.035     2.497    
    SLICE_X5Y165         FDRE (Hold_fdre_C_D)         0.071     2.568    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           4.900    
  -------------------------------------------------------------------
                         slack                                  2.331    

Slack (MET) :             2.350ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.302ns (11.064%)  route 2.428ns (88.936%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.618     2.189    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y164         FDRE (Prop_fdre_C_Q)         0.100     2.289 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           2.428     4.717    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X5Y164         LUT3 (Prop_lut3_I2_O)        0.028     4.745 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<13>/O
                         net (fo=1, routed)           0.000     4.745    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[13]
    SLICE_X5Y164         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     4.859 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.859    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X5Y165         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     4.919 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.919    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X5Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.817     2.462    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000     2.462    
                         clock uncertainty            0.035     2.497    
    SLICE_X5Y165         FDRE (Hold_fdre_C_D)         0.071     2.568    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           4.919    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.380ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 0.195ns (7.059%)  route 2.567ns (92.941%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.619     2.190    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y162         FDRE (Prop_fdre_C_Q)         0.118     2.308 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           2.567     4.876    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X5Y161         LUT3 (Prop_lut3_I1_O)        0.028     4.904 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     4.904    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X5Y161         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     4.953 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.953    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[1]
    SLICE_X5Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.821     2.466    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/C
                         clock pessimism              0.000     2.466    
                         clock uncertainty            0.035     2.501    
    SLICE_X5Y161         FDRE (Hold_fdre_C_D)         0.071     2.572    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1
  -------------------------------------------------------------------
                         required time                         -2.572    
                         arrival time                           4.953    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.385ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.201ns (7.263%)  route 2.566ns (92.737%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.619     2.190    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y162         FDRE (Prop_fdre_C_Q)         0.118     2.308 r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           2.566     4.875    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X5Y161         LUT2 (Prop_lut2_I1_O)        0.028     4.903 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_GND_8_o_mux_9_OUT18/O
                         net (fo=1, routed)           0.000     4.903    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_mux_9_OUT[0]
    SLICE_X5Y161         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     4.958 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     4.958    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[0]
    SLICE_X5Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.821     2.466    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/C
                         clock pessimism              0.000     2.466    
                         clock uncertainty            0.035     2.501    
    SLICE_X5Y161         FDRE (Hold_fdre_C_D)         0.071     2.572    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0
  -------------------------------------------------------------------
                         required time                         -2.572    
                         arrival time                           4.958    
  -------------------------------------------------------------------
                         slack                                  2.385    

Slack (MET) :             2.407ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.220ns (7.892%)  route 2.568ns (92.108%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.619     2.190    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y162         FDRE (Prop_fdre_C_Q)         0.107     2.297 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           2.568     4.865    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X5Y162         LUT3 (Prop_lut3_I1_O)        0.064     4.929 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000     4.929    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X5Y162         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     4.978 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     4.978    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[7]
    SLICE_X5Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.819     2.464    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/C
                         clock pessimism              0.000     2.464    
                         clock uncertainty            0.035     2.499    
    SLICE_X5Y162         FDRE (Hold_fdre_C_D)         0.071     2.570    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           4.978    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.409ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.222ns (7.958%)  route 2.568ns (92.042%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.619     2.190    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y162         FDRE (Prop_fdre_C_Q)         0.107     2.297 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           2.568     4.865    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X5Y162         LUT3 (Prop_lut3_I2_O)        0.064     4.929 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<6>/O
                         net (fo=1, routed)           0.000     4.929    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[6]
    SLICE_X5Y162         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     4.980 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     4.980    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[6]
    SLICE_X5Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.819     2.464    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/C
                         clock pessimism              0.000     2.464    
                         clock uncertainty            0.035     2.499    
    SLICE_X5Y162         FDRE (Hold_fdre_C_D)         0.071     2.570    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           4.980    
  -------------------------------------------------------------------
                         slack                                  2.409    

Slack (MET) :             2.447ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 0.263ns (9.295%)  route 2.566ns (90.705%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.619     2.190    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y162         FDRE (Prop_fdre_C_Q)         0.118     2.308 r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           2.566     4.875    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X5Y161         LUT2 (Prop_lut2_I1_O)        0.028     4.903 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_GND_8_o_mux_9_OUT18/O
                         net (fo=1, routed)           0.000     4.903    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_mux_9_OUT[0]
    SLICE_X5Y161         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.117     5.020 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     5.020    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[2]
    SLICE_X5Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.821     2.466    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/C
                         clock pessimism              0.000     2.466    
                         clock uncertainty            0.035     2.501    
    SLICE_X5Y161         FDRE (Hold_fdre_C_D)         0.071     2.572    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2
  -------------------------------------------------------------------
                         required time                         -2.572    
                         arrival time                           5.020    
  -------------------------------------------------------------------
                         slack                                  2.447    





---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  GMII_TX_CLK

Setup :           21  Failing Endpoints,  Worst Slack       -1.672ns,  Total Violation      -17.359ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.672ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.963ns  (logic 0.223ns (3.739%)  route 5.740ns (96.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 43.989 - 40.000 ) 
    Source Clock Delay      (SCD):    4.652ns = ( 39.652 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.354    39.652    SiTCP/SiTCP/CLK
    SLICE_X4Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y193         FDRE (Prop_fdre_C_Q)         0.223    39.875 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/Q
                         net (fo=1, routed)           5.740    45.615    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[8]
    SLICE_X3Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.221    43.989    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
                         clock pessimism              0.000    43.989    
                         clock uncertainty           -0.035    43.953    
    SLICE_X3Y193         FDRE (Setup_fdre_C_D)       -0.010    43.943    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         43.943    
                         arrival time                         -45.615    
  -------------------------------------------------------------------
                         slack                                 -1.672    

Slack (VIOLATED) :        -1.254ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.544ns  (logic 0.223ns (4.022%)  route 5.321ns (95.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.988ns = ( 43.988 - 40.000 ) 
    Source Clock Delay      (SCD):    4.653ns = ( 39.653 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.355    39.653    SiTCP/SiTCP/CLK
    SLICE_X3Y192         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y192         FDRE (Prop_fdre_C_Q)         0.223    39.876 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/Q
                         net (fo=1, routed)           5.321    45.197    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[4]
    SLICE_X3Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.220    43.988    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                         clock pessimism              0.000    43.988    
                         clock uncertainty           -0.035    43.952    
    SLICE_X3Y191         FDRE (Setup_fdre_C_D)       -0.010    43.942    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         43.942    
                         arrival time                         -45.197    
  -------------------------------------------------------------------
                         slack                                 -1.254    

Slack (VIOLATED) :        -1.065ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.356ns  (logic 0.223ns (4.163%)  route 5.133ns (95.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 43.987 - 40.000 ) 
    Source Clock Delay      (SCD):    4.650ns = ( 39.650 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.352    39.650    SiTCP/SiTCP/CLK
    SLICE_X4Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y189         FDRE (Prop_fdre_C_Q)         0.223    39.873 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/Q
                         net (fo=1, routed)           5.133    45.006    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[3]
    SLICE_X1Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.219    43.987    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
                         clock pessimism              0.000    43.987    
                         clock uncertainty           -0.035    43.951    
    SLICE_X1Y189         FDRE (Setup_fdre_C_D)       -0.010    43.941    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         43.941    
                         arrival time                         -45.006    
  -------------------------------------------------------------------
                         slack                                 -1.065    

Slack (VIOLATED) :        -0.952ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.171ns  (logic 0.204ns (3.945%)  route 4.967ns (96.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 43.989 - 40.000 ) 
    Source Clock Delay      (SCD):    4.652ns = ( 39.652 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.354    39.652    SiTCP/SiTCP/CLK
    SLICE_X4Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y193         FDRE (Prop_fdre_C_Q)         0.204    39.856 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           4.967    44.822    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X2Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.221    43.989    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.000    43.989    
                         clock uncertainty           -0.035    43.953    
    SLICE_X2Y193         FDRE (Setup_fdre_C_D)       -0.083    43.870    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         43.870    
                         arrival time                         -44.822    
  -------------------------------------------------------------------
                         slack                                 -0.952    

Slack (VIOLATED) :        -0.946ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.170ns  (logic 0.236ns (4.565%)  route 4.934ns (95.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 43.989 - 40.000 ) 
    Source Clock Delay      (SCD):    4.651ns = ( 39.651 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.353    39.651    SiTCP/SiTCP/CLK
    SLICE_X6Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y191         FDRE (Prop_fdre_C_Q)         0.236    39.887 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/Q
                         net (fo=1, routed)           4.934    44.820    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[6]
    SLICE_X2Y192         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.221    43.989    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y192         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
                         clock pessimism              0.000    43.989    
                         clock uncertainty           -0.035    43.953    
    SLICE_X2Y192         FDRE (Setup_fdre_C_D)       -0.079    43.874    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         43.874    
                         arrival time                         -44.820    
  -------------------------------------------------------------------
                         slack                                 -0.946    

Slack (VIOLATED) :        -0.929ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.147ns  (logic 0.204ns (3.964%)  route 4.943ns (96.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 43.989 - 40.000 ) 
    Source Clock Delay      (SCD):    4.653ns = ( 39.653 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.355    39.653    SiTCP/SiTCP/CLK
    SLICE_X3Y192         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y192         FDRE (Prop_fdre_C_Q)         0.204    39.857 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/Q
                         net (fo=1, routed)           4.943    44.799    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[6]
    SLICE_X2Y192         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.221    43.989    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y192         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/C
                         clock pessimism              0.000    43.989    
                         clock uncertainty           -0.035    43.953    
    SLICE_X2Y192         FDRE (Setup_fdre_C_D)       -0.083    43.870    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         43.870    
                         arrival time                         -44.799    
  -------------------------------------------------------------------
                         slack                                 -0.929    

Slack (VIOLATED) :        -0.922ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.143ns  (logic 0.204ns (3.966%)  route 4.939ns (96.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 43.989 - 40.000 ) 
    Source Clock Delay      (SCD):    4.652ns = ( 39.652 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.354    39.652    SiTCP/SiTCP/CLK
    SLICE_X4Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y193         FDRE (Prop_fdre_C_Q)         0.204    39.856 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           4.939    44.795    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X2Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.221    43.989    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism              0.000    43.989    
                         clock uncertainty           -0.035    43.953    
    SLICE_X2Y193         FDRE (Setup_fdre_C_D)       -0.080    43.873    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         43.873    
                         arrival time                         -44.795    
  -------------------------------------------------------------------
                         slack                                 -0.922    

Slack (VIOLATED) :        -0.920ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.122ns  (logic 0.204ns (3.982%)  route 4.918ns (96.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.988ns = ( 43.988 - 40.000 ) 
    Source Clock Delay      (SCD):    4.651ns = ( 39.651 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.353    39.651    SiTCP/SiTCP/CLK
    SLICE_X4Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y190         FDRE (Prop_fdre_C_Q)         0.204    39.855 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/Q
                         net (fo=1, routed)           4.918    44.773    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[1]
    SLICE_X1Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.220    43.988    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                         clock pessimism              0.000    43.988    
                         clock uncertainty           -0.035    43.952    
    SLICE_X1Y190         FDRE (Setup_fdre_C_D)       -0.099    43.853    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         43.853    
                         arrival time                         -44.773    
  -------------------------------------------------------------------
                         slack                                 -0.920    

Slack (VIOLATED) :        -0.873ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.156ns  (logic 0.223ns (4.325%)  route 4.933ns (95.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 43.989 - 40.000 ) 
    Source Clock Delay      (SCD):    4.652ns = ( 39.652 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.354    39.652    SiTCP/SiTCP/CLK
    SLICE_X4Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y193         FDRE (Prop_fdre_C_Q)         0.223    39.875 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/Q
                         net (fo=1, routed)           4.933    44.808    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[9]
    SLICE_X3Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.221    43.989    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
                         clock pessimism              0.000    43.989    
                         clock uncertainty           -0.035    43.953    
    SLICE_X3Y193         FDRE (Setup_fdre_C_D)       -0.019    43.934    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         43.934    
                         arrival time                         -44.808    
  -------------------------------------------------------------------
                         slack                                 -0.873    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.180ns  (logic 0.223ns (4.305%)  route 4.957ns (95.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 43.989 - 40.000 ) 
    Source Clock Delay      (SCD):    4.653ns = ( 39.653 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.355    39.653    SiTCP/SiTCP/CLK
    SLICE_X3Y192         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y192         FDRE (Prop_fdre_C_Q)         0.223    39.876 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/Q
                         net (fo=1, routed)           4.957    44.832    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[2]
    SLICE_X2Y192         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.221    43.989    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y192         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
                         clock pessimism              0.000    43.989    
                         clock uncertainty           -0.035    43.953    
    SLICE_X2Y192         FDRE (Setup_fdre_C_D)        0.011    43.964    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         43.964    
                         arrival time                         -44.832    
  -------------------------------------------------------------------
                         slack                                 -0.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.174ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 0.100ns (3.850%)  route 2.498ns (96.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.623     2.120    SiTCP/SiTCP/CLK
    SLICE_X0Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y190         FDRE (Prop_fdre_C_Q)         0.100     2.220 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/Q
                         net (fo=1, routed)           2.498     4.718    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[0]
    SLICE_X1Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.823     2.468    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/C
                         clock pessimism              0.000     2.468    
                         clock uncertainty            0.035     2.503    
    SLICE_X1Y190         FDRE (Hold_fdre_C_D)         0.041     2.544    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -2.544    
                         arrival time                           4.718    
  -------------------------------------------------------------------
                         slack                                  2.174    

Slack (MET) :             2.241ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.128ns (4.767%)  route 2.557ns (95.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.618     2.115    SiTCP/SiTCP/CLK
    SLICE_X4Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y186         FDRE (Prop_fdre_C_Q)         0.100     2.215 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/Q
                         net (fo=1, routed)           2.557     4.773    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0
    SLICE_X3Y186         LUT2 (Prop_lut2_I1_O)        0.028     4.801 r  SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000     4.801    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X3Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.819     2.464    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000     2.464    
                         clock uncertainty            0.035     2.499    
    SLICE_X3Y186         FDRE (Hold_fdre_C_D)         0.060     2.559    SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         -2.559    
                         arrival time                           4.801    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.241ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.107ns (4.062%)  route 2.527ns (95.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.621     2.118    SiTCP/SiTCP/CLK
    SLICE_X6Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y191         FDRE (Prop_fdre_C_Q)         0.107     2.225 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/Q
                         net (fo=1, routed)           2.527     4.753    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[5]
    SLICE_X3Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.823     2.468    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/C
                         clock pessimism              0.000     2.468    
                         clock uncertainty            0.035     2.503    
    SLICE_X3Y191         FDRE (Hold_fdre_C_D)         0.008     2.511    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           4.753    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.283ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.091ns (3.405%)  route 2.582ns (96.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.622     2.119    SiTCP/SiTCP/CLK
    SLICE_X4Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y193         FDRE (Prop_fdre_C_Q)         0.091     2.210 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/Q
                         net (fo=1, routed)           2.582     4.792    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[8]
    SLICE_X3Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.824     2.469    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
                         clock pessimism              0.000     2.469    
                         clock uncertainty            0.035     2.504    
    SLICE_X3Y193         FDRE (Hold_fdre_C_D)         0.005     2.509    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           4.792    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.292ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.100ns (3.682%)  route 2.616ns (96.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.623     2.120    SiTCP/SiTCP/CLK
    SLICE_X3Y192         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y192         FDRE (Prop_fdre_C_Q)         0.100     2.220 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/Q
                         net (fo=1, routed)           2.616     4.837    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[4]
    SLICE_X3Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.823     2.468    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/C
                         clock pessimism              0.000     2.468    
                         clock uncertainty            0.035     2.503    
    SLICE_X3Y191         FDRE (Hold_fdre_C_D)         0.041     2.544    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         -2.544    
                         arrival time                           4.837    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.296ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 0.100ns (3.675%)  route 2.621ns (96.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.623     2.120    SiTCP/SiTCP/CLK
    SLICE_X3Y192         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y192         FDRE (Prop_fdre_C_Q)         0.100     2.220 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/Q
                         net (fo=1, routed)           2.621     4.841    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[2]
    SLICE_X2Y192         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.823     2.468    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y192         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
                         clock pessimism              0.000     2.468    
                         clock uncertainty            0.035     2.503    
    SLICE_X2Y192         FDRE (Hold_fdre_C_D)         0.042     2.545    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         -2.545    
                         arrival time                           4.841    
  -------------------------------------------------------------------
                         slack                                  2.296    

Slack (MET) :             2.317ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.091ns (3.360%)  route 2.618ns (96.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.622     2.119    SiTCP/SiTCP/CLK
    SLICE_X4Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y193         FDRE (Prop_fdre_C_Q)         0.091     2.210 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/Q
                         net (fo=1, routed)           2.618     4.828    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[9]
    SLICE_X3Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.824     2.469    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/C
                         clock pessimism              0.000     2.469    
                         clock uncertainty            0.035     2.504    
    SLICE_X3Y193         FDRE (Hold_fdre_C_D)         0.007     2.511    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           4.828    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.322ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.091ns (3.356%)  route 2.620ns (96.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.622     2.119    SiTCP/SiTCP/CLK
    SLICE_X4Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y193         FDRE (Prop_fdre_C_Q)         0.091     2.210 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           2.620     4.831    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X2Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.824     2.469    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism              0.000     2.469    
                         clock uncertainty            0.035     2.504    
    SLICE_X2Y193         FDRE (Hold_fdre_C_D)         0.004     2.508    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           4.831    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.335ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.755ns  (logic 0.100ns (3.629%)  route 2.655ns (96.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.623     2.120    SiTCP/SiTCP/CLK
    SLICE_X0Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y190         FDRE (Prop_fdre_C_Q)         0.100     2.220 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/Q
                         net (fo=1, routed)           2.655     4.876    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[3]
    SLICE_X1Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.822     2.467    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/C
                         clock pessimism              0.000     2.467    
                         clock uncertainty            0.035     2.502    
    SLICE_X1Y189         FDRE (Hold_fdre_C_D)         0.038     2.540    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         -2.540    
                         arrival time                           4.876    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.340ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.091ns (3.329%)  route 2.642ns (96.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.621     2.118    SiTCP/SiTCP/CLK
    SLICE_X4Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y190         FDRE (Prop_fdre_C_Q)         0.091     2.209 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/Q
                         net (fo=1, routed)           2.642     4.852    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[1]
    SLICE_X1Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.823     2.468    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                         clock pessimism              0.000     2.468    
                         clock uncertainty            0.035     2.503    
    SLICE_X1Y190         FDRE (Hold_fdre_C_D)         0.008     2.511    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           4.852    
  -------------------------------------------------------------------
                         slack                                  2.340    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  SYSCLK_200MP_IN

Setup :            0  Failing Endpoints,  Worst Slack        6.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.639ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        8.073ns  (logic 8.073ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        4.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, routed)           0.000     0.000    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         1.230     1.230 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     1.230    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.843     8.073 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     8.073    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    AD12                                              0.000    10.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    12.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.284    14.343    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CLK_200M_BUFG
    ILOGIC_X0Y192        FDRE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000    14.343    
                         clock uncertainty           -0.025    14.318    
    ILOGIC_X0Y192        FDRE (Setup_fdre_C_D)        0.145    14.463    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             7.890ns  (required time - arrival time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        6.352ns  (logic 1.259ns (19.823%)  route 5.093ns (80.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         1.259     1.259 r  GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           5.093     6.352    SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X5Y185         FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    AD12                                              0.000    10.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    12.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.216    14.275    SiTCP/SiTCP/CLK
    SLICE_X5Y185         FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000    14.275    
                         clock uncertainty           -0.025    14.250    
    SLICE_X5Y185         FDRE (Setup_fdre_C_D)       -0.008    14.242    SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                  7.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        5.417ns  (logic 1.146ns (21.158%)  route 4.271ns (78.842%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         1.146     1.146 r  GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           4.271     5.417    SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X5Y185         FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.348     4.646    SiTCP/SiTCP/CLK
    SLICE_X5Y185         FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000     4.646    
                         clock uncertainty            0.025     4.671    
    SLICE_X5Y185         FDRE (Hold_fdre_C_D)         0.108     4.779    SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         -4.779    
                         arrival time                           5.417    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        3.380ns  (logic 3.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        2.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, routed)           0.000     0.000    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         0.620     0.620 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     0.620    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      2.760     3.380 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     3.380    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.853     2.507    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CLK_200M_BUFG
    ILOGIC_X0Y192        FDRE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000     2.507    
                         clock uncertainty            0.025     2.532    
    ILOGIC_X0Y192        FDRE (Hold_fdre_C_D)         0.154     2.686    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         -2.686    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  0.695    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  SYSCLK_200MP_IN

Setup :           12  Failing Endpoints,  Worst Slack       -0.554ns,  Total Violation       -5.246ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.554ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        1.116ns  (logic 0.259ns (23.212%)  route 0.857ns (76.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 29.450 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.527    28.844    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y148         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.259    29.103 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.857    29.960    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X7Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.391    29.450    SiTCP/SiTCP/CLK
    SLICE_X7Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000    29.450    
                         clock uncertainty           -0.035    29.415    
    SLICE_X7Y148         FDRE (Setup_fdre_C_D)       -0.009    29.406    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         29.406    
                         arrival time                         -29.960    
  -------------------------------------------------------------------
                         slack                                 -0.554    

Slack (VIOLATED) :        -0.539ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        1.030ns  (logic 0.204ns (19.815%)  route 0.826ns (80.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 29.450 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.527    28.844    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y147         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDCE (Prop_fdce_C_Q)         0.204    29.048 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.826    29.874    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X6Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.391    29.450    SiTCP/SiTCP/CLK
    SLICE_X6Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000    29.450    
                         clock uncertainty           -0.035    29.415    
    SLICE_X6Y147         FDRE (Setup_fdre_C_D)       -0.080    29.335    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         29.335    
                         arrival time                         -29.874    
  -------------------------------------------------------------------
                         slack                                 -0.539    

Slack (VIOLATED) :        -0.473ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        1.066ns  (logic 0.223ns (20.917%)  route 0.843ns (79.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 29.450 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.527    28.844    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y147         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDCE (Prop_fdce_C_Q)         0.223    29.067 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.843    29.910    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X6Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.391    29.450    SiTCP/SiTCP/CLK
    SLICE_X6Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000    29.450    
                         clock uncertainty           -0.035    29.415    
    SLICE_X6Y147         FDRE (Setup_fdre_C_D)        0.022    29.437    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         29.437    
                         arrival time                         -29.910    
  -------------------------------------------------------------------
                         slack                                 -0.473    

Slack (VIOLATED) :        -0.455ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        1.018ns  (logic 0.223ns (21.916%)  route 0.795ns (78.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 29.450 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.527    28.844    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y149         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149         FDCE (Prop_fdce_C_Q)         0.223    29.067 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.795    29.862    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X7Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.391    29.450    SiTCP/SiTCP/CLK
    SLICE_X7Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000    29.450    
                         clock uncertainty           -0.035    29.415    
    SLICE_X7Y148         FDRE (Setup_fdre_C_D)       -0.008    29.407    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         29.407    
                         arrival time                         -29.862    
  -------------------------------------------------------------------
                         slack                                 -0.455    

Slack (VIOLATED) :        -0.453ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        1.015ns  (logic 0.259ns (25.514%)  route 0.756ns (74.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 29.450 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.527    28.844    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y148         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.259    29.103 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.756    29.859    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X7Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.391    29.450    SiTCP/SiTCP/CLK
    SLICE_X7Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000    29.450    
                         clock uncertainty           -0.035    29.415    
    SLICE_X7Y148         FDRE (Setup_fdre_C_D)       -0.009    29.406    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         29.406    
                         arrival time                         -29.859    
  -------------------------------------------------------------------
                         slack                                 -0.453    

Slack (VIOLATED) :        -0.450ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        1.013ns  (logic 0.223ns (22.018%)  route 0.790ns (77.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 29.450 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.527    28.844    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y147         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDCE (Prop_fdce_C_Q)         0.223    29.067 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.790    29.857    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X4Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.391    29.450    SiTCP/SiTCP/CLK
    SLICE_X4Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000    29.450    
                         clock uncertainty           -0.035    29.415    
    SLICE_X4Y147         FDRE (Setup_fdre_C_D)       -0.008    29.407    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         29.407    
                         arrival time                         -29.857    
  -------------------------------------------------------------------
                         slack                                 -0.450    

Slack (VIOLATED) :        -0.421ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        1.013ns  (logic 0.223ns (22.006%)  route 0.790ns (77.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 29.450 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.527    28.844    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y147         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDCE (Prop_fdce_C_Q)         0.223    29.067 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.790    29.858    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X6Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.391    29.450    SiTCP/SiTCP/CLK
    SLICE_X6Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000    29.450    
                         clock uncertainty           -0.035    29.415    
    SLICE_X6Y147         FDRE (Setup_fdre_C_D)        0.021    29.436    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         29.436    
                         arrival time                         -29.858    
  -------------------------------------------------------------------
                         slack                                 -0.421    

Slack (VIOLATED) :        -0.419ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.981ns  (logic 0.223ns (22.727%)  route 0.758ns (77.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 29.450 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.527    28.844    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y147         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDCE (Prop_fdce_C_Q)         0.223    29.067 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.758    29.825    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X4Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.391    29.450    SiTCP/SiTCP/CLK
    SLICE_X4Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000    29.450    
                         clock uncertainty           -0.035    29.415    
    SLICE_X4Y147         FDRE (Setup_fdre_C_D)       -0.009    29.406    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         29.406    
                         arrival time                         -29.825    
  -------------------------------------------------------------------
                         slack                                 -0.419    

Slack (VIOLATED) :        -0.398ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.992ns  (logic 0.259ns (26.099%)  route 0.733ns (73.901%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 29.450 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.527    28.844    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y148         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.259    29.103 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/Q
                         net (fo=1, routed)           0.733    29.837    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[10]
    SLICE_X6Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.391    29.450    SiTCP/SiTCP/CLK
    SLICE_X6Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/C
                         clock pessimism              0.000    29.450    
                         clock uncertainty           -0.035    29.415    
    SLICE_X6Y147         FDRE (Setup_fdre_C_D)        0.023    29.438    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10
  -------------------------------------------------------------------
                         required time                         29.438    
                         arrival time                         -29.837    
  -------------------------------------------------------------------
                         slack                                 -0.398    

Slack (VIOLATED) :        -0.385ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.947ns  (logic 0.223ns (23.539%)  route 0.724ns (76.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 29.450 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.527    28.844    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y147         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDCE (Prop_fdce_C_Q)         0.223    29.067 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.724    29.791    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X7Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.391    29.450    SiTCP/SiTCP/CLK
    SLICE_X7Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000    29.450    
                         clock uncertainty           -0.035    29.415    
    SLICE_X7Y148         FDRE (Setup_fdre_C_D)       -0.009    29.406    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         29.406    
                         arrival time                         -29.791    
  -------------------------------------------------------------------
                         slack                                 -0.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.107ns (26.239%)  route 0.301ns (73.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.675     2.246    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y148         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.107     2.353 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.301     2.654    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X7Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.896     2.550    SiTCP/SiTCP/CLK
    SLICE_X7Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000     2.550    
                         clock uncertainty            0.035     2.585    
    SLICE_X7Y148         FDRE (Hold_fdre_C_D)         0.011     2.596    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.107ns (25.945%)  route 0.305ns (74.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.675     2.246    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y148         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.107     2.353 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.305     2.659    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X7Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.896     2.550    SiTCP/SiTCP/CLK
    SLICE_X7Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000     2.550    
                         clock uncertainty            0.035     2.585    
    SLICE_X7Y148         FDRE (Hold_fdre_C_D)         0.011     2.596    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.118ns (21.362%)  route 0.434ns (78.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.675     2.246    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y148         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.118     2.364 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/Q
                         net (fo=1, routed)           0.434     2.799    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[10]
    SLICE_X6Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.896     2.550    SiTCP/SiTCP/CLK
    SLICE_X6Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/C
                         clock pessimism              0.000     2.550    
                         clock uncertainty            0.035     2.585    
    SLICE_X6Y147         FDRE (Hold_fdre_C_D)         0.059     2.644    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10
  -------------------------------------------------------------------
                         required time                         -2.644    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.100ns (18.856%)  route 0.430ns (81.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.675     2.246    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y147         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDCE (Prop_fdce_C_Q)         0.100     2.346 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.430     2.777    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X7Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.896     2.550    SiTCP/SiTCP/CLK
    SLICE_X7Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000     2.550    
                         clock uncertainty            0.035     2.585    
    SLICE_X7Y148         FDRE (Hold_fdre_C_D)         0.033     2.618    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           2.777    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.100ns (18.650%)  route 0.436ns (81.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.675     2.246    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y147         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDCE (Prop_fdce_C_Q)         0.100     2.346 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.436     2.782    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X4Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.896     2.550    SiTCP/SiTCP/CLK
    SLICE_X4Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000     2.550    
                         clock uncertainty            0.035     2.585    
    SLICE_X4Y147         FDRE (Hold_fdre_C_D)         0.033     2.618    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.100ns (18.056%)  route 0.454ns (81.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.675     2.246    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y147         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDCE (Prop_fdce_C_Q)         0.100     2.346 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.454     2.800    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X4Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.896     2.550    SiTCP/SiTCP/CLK
    SLICE_X4Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000     2.550    
                         clock uncertainty            0.035     2.585    
    SLICE_X4Y147         FDRE (Hold_fdre_C_D)         0.047     2.632    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.100ns (17.411%)  route 0.474ns (82.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.675     2.246    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y147         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDCE (Prop_fdce_C_Q)         0.100     2.346 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.474     2.821    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X6Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.896     2.550    SiTCP/SiTCP/CLK
    SLICE_X6Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000     2.550    
                         clock uncertainty            0.035     2.585    
    SLICE_X6Y147         FDRE (Hold_fdre_C_D)         0.059     2.644    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         -2.644    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.100ns (17.120%)  route 0.484ns (82.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.675     2.246    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y147         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDCE (Prop_fdce_C_Q)         0.100     2.346 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.484     2.830    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X6Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.896     2.550    SiTCP/SiTCP/CLK
    SLICE_X6Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000     2.550    
                         clock uncertainty            0.035     2.585    
    SLICE_X6Y147         FDRE (Hold_fdre_C_D)         0.059     2.644    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         -2.644    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.100ns (17.375%)  route 0.476ns (82.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.675     2.246    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y149         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149         FDCE (Prop_fdce_C_Q)         0.100     2.346 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.476     2.822    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X7Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.896     2.550    SiTCP/SiTCP/CLK
    SLICE_X7Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000     2.550    
                         clock uncertainty            0.035     2.585    
    SLICE_X7Y148         FDRE (Hold_fdre_C_D)         0.049     2.634    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.118ns (21.066%)  route 0.442ns (78.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.675     2.246    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y148         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.118     2.364 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.442     2.806    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X7Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.896     2.550    SiTCP/SiTCP/CLK
    SLICE_X7Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000     2.550    
                         clock uncertainty            0.035     2.585    
    SLICE_X7Y148         FDRE (Hold_fdre_C_D)         0.032     2.617    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         -2.617    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_TX_CLK
  To Clock:  SYSCLK_200MP_IN

Setup :            0  Failing Endpoints,  Worst Slack        3.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.204ns (17.809%)  route 0.942ns (82.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 9.277 - 5.000 ) 
    Source Clock Delay      (SCD):    4.353ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.351     4.353    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y186         FDRE (Prop_fdre_C_Q)         0.204     4.557 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.942     5.499    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X2Y186         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.218     9.277    SiTCP/SiTCP/CLK
    SLICE_X2Y186         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     9.277    
                         clock uncertainty           -0.035     9.242    
    SLICE_X2Y186         FDCE (Setup_fdce_C_D)       -0.070     9.172    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.236ns (21.519%)  route 0.861ns (78.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 9.222 - 5.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.297     4.299    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y189         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y189         FDCE (Prop_fdce_C_Q)         0.236     4.535 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.861     5.396    SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X9Y189         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.163     9.222    SiTCP/SiTCP/CLK
    SLICE_X9Y189         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     9.222    
                         clock uncertainty           -0.035     9.187    
    SLICE_X9Y189         FDCE (Setup_fdce_C_D)       -0.091     9.096    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                  3.700    

Slack (MET) :             3.717ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.204ns (18.650%)  route 0.890ns (81.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 9.277 - 5.000 ) 
    Source Clock Delay      (SCD):    4.353ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.351     4.353    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y186         FDRE (Prop_fdre_C_Q)         0.204     4.557 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.890     5.447    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X2Y186         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.218     9.277    SiTCP/SiTCP/CLK
    SLICE_X2Y186         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     9.277    
                         clock uncertainty           -0.035     9.242    
    SLICE_X2Y186         FDCE (Setup_fdce_C_D)       -0.078     9.164    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                          9.164    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                  3.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.107ns (17.842%)  route 0.493ns (82.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.589     1.997    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y189         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y189         FDCE (Prop_fdce_C_Q)         0.107     2.104 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.493     2.597    SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X9Y189         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.790     2.444    SiTCP/SiTCP/CLK
    SLICE_X9Y189         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     2.444    
                         clock uncertainty            0.035     2.479    
    SLICE_X9Y189         FDCE (Hold_fdce_C_D)         0.011     2.490    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -2.490    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.091ns (14.849%)  route 0.522ns (85.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.620     2.028    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y186         FDRE (Prop_fdre_C_Q)         0.091     2.119 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.522     2.641    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X2Y186         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.819     2.473    SiTCP/SiTCP/CLK
    SLICE_X2Y186         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     2.473    
                         clock uncertainty            0.035     2.508    
    SLICE_X2Y186         FDCE (Hold_fdce_C_D)         0.002     2.510    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.091ns (14.185%)  route 0.551ns (85.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.620     2.028    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y186         FDRE (Prop_fdre_C_Q)         0.091     2.119 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.551     2.669    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X2Y186         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.819     2.473    SiTCP/SiTCP/CLK
    SLICE_X2Y186         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     2.473    
                         clock uncertainty            0.035     2.508    
    SLICE_X2Y186         FDCE (Hold_fdce_C_D)         0.006     2.514    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M
  To Clock:  SYSCLK_200MP_IN

Setup :            3  Failing Endpoints,  Worst Slack       -3.578ns,  Total Violation      -10.662ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.512ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.578ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        1.146ns  (logic 0.204ns (17.809%)  route 0.942ns (82.191%))
  Logic Levels:           0  
  Clock Path Skew:        -3.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 29.277 - 25.000 ) 
    Source Clock Delay      (SCD):    7.724ns = ( 31.724 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    AD12                                              0.000    24.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    24.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    27.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    27.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.442    28.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    28.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    30.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    30.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.351    31.724    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y186         FDRE (Prop_fdre_C_Q)         0.204    31.928 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.942    32.869    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X2Y186         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.218    29.277    SiTCP/SiTCP/CLK
    SLICE_X2Y186         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.238    29.516    
                         clock uncertainty           -0.154    29.362    
    SLICE_X2Y186         FDCE (Setup_fdce_C_D)       -0.070    29.292    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         29.292    
                         arrival time                         -32.869    
  -------------------------------------------------------------------
                         slack                                 -3.578    

Slack (VIOLATED) :        -3.551ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        1.097ns  (logic 0.236ns (21.519%)  route 0.861ns (78.481%))
  Logic Levels:           0  
  Clock Path Skew:        -3.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 29.222 - 25.000 ) 
    Source Clock Delay      (SCD):    7.670ns = ( 31.670 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    AD12                                              0.000    24.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    24.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    27.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    27.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.442    28.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    28.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    30.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    30.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.297    31.670    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y189         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y189         FDCE (Prop_fdce_C_Q)         0.236    31.906 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.861    32.766    SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X9Y189         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.163    29.222    SiTCP/SiTCP/CLK
    SLICE_X9Y189         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.238    29.461    
                         clock uncertainty           -0.154    29.307    
    SLICE_X9Y189         FDCE (Setup_fdce_C_D)       -0.091    29.216    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         29.216    
                         arrival time                         -32.766    
  -------------------------------------------------------------------
                         slack                                 -3.551    

Slack (VIOLATED) :        -3.534ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        1.094ns  (logic 0.204ns (18.650%)  route 0.890ns (81.350%))
  Logic Levels:           0  
  Clock Path Skew:        -3.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 29.277 - 25.000 ) 
    Source Clock Delay      (SCD):    7.724ns = ( 31.724 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    AD12                                              0.000    24.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    24.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    27.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    27.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.442    28.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    28.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    30.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    30.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.351    31.724    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y186         FDRE (Prop_fdre_C_Q)         0.204    31.928 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.890    32.817    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X2Y186         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.218    29.277    SiTCP/SiTCP/CLK
    SLICE_X2Y186         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.238    29.516    
                         clock uncertainty           -0.154    29.362    
    SLICE_X2Y186         FDCE (Setup_fdce_C_D)       -0.078    29.284    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         29.284    
                         arrival time                         -32.817    
  -------------------------------------------------------------------
                         slack                                 -3.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.512ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.107ns (17.842%)  route 0.493ns (82.158%))
  Logic Levels:           0  
  Clock Path Skew:        -1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.589     3.364    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y189         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y189         FDCE (Prop_fdce_C_Q)         0.107     3.471 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.493     3.964    SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X9Y189         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.790     2.444    SiTCP/SiTCP/CLK
    SLICE_X9Y189         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism             -0.156     2.287    
                         clock uncertainty            0.154     2.442    
    SLICE_X9Y189         FDCE (Hold_fdce_C_D)         0.011     2.453    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           3.964    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.536ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.091ns (14.849%)  route 0.522ns (85.151%))
  Logic Levels:           0  
  Clock Path Skew:        -1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.620     3.395    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y186         FDRE (Prop_fdre_C_Q)         0.091     3.486 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.522     4.008    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X2Y186         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.819     2.473    SiTCP/SiTCP/CLK
    SLICE_X2Y186         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism             -0.156     2.316    
                         clock uncertainty            0.154     2.471    
    SLICE_X2Y186         FDCE (Hold_fdce_C_D)         0.002     2.473    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -2.473    
                         arrival time                           4.008    
  -------------------------------------------------------------------
                         slack                                  1.536    

Slack (MET) :             1.560ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.091ns (14.185%)  route 0.551ns (85.815%))
  Logic Levels:           0  
  Clock Path Skew:        -1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.620     3.395    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y186         FDRE (Prop_fdre_C_Q)         0.091     3.486 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.551     4.037    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X2Y186         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.819     2.473    SiTCP/SiTCP/CLK
    SLICE_X2Y186         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism             -0.156     2.316    
                         clock uncertainty            0.154     2.471    
    SLICE_X2Y186         FDCE (Hold_fdce_C_D)         0.006     2.477    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -2.477    
                         arrival time                           4.037    
  -------------------------------------------------------------------
                         slack                                  1.560    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        3.747ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.110ns,  Total Violation       -0.110ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.551ns  (logic 0.788ns (12.029%)  route 5.763ns (87.971%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        2.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.068ns = ( 15.068 - 8.000 ) 
    Source Clock Delay      (SCD):    4.665ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.348     4.665    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDRE (Prop_fdre_C_Q)         0.259     4.924 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           5.763    10.687    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X5Y163         LUT3 (Prop_lut3_I1_O)        0.043    10.730 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000    10.730    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X5Y163         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.997 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.997    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.050 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.050    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X5Y165         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.216 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    11.216    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X5Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.215    15.068    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    15.068    
                         clock uncertainty           -0.154    14.914    
    SLICE_X5Y165         FDRE (Setup_fdre_C_D)        0.049    14.963    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -11.216    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 0.735ns (11.311%)  route 5.763ns (88.689%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        2.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.069ns = ( 15.069 - 8.000 ) 
    Source Clock Delay      (SCD):    4.665ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.348     4.665    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDRE (Prop_fdre_C_Q)         0.259     4.924 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           5.763    10.687    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X5Y163         LUT3 (Prop_lut3_I1_O)        0.043    10.730 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000    10.730    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X5Y163         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.997 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.997    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.163 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    11.163    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.216    15.069    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    15.069    
                         clock uncertainty           -0.154    14.915    
    SLICE_X5Y164         FDRE (Setup_fdre_C_D)        0.049    14.964    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -11.163    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.802ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.496ns  (logic 0.733ns (11.284%)  route 5.763ns (88.716%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        2.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.068ns = ( 15.068 - 8.000 ) 
    Source Clock Delay      (SCD):    4.665ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.348     4.665    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDRE (Prop_fdre_C_Q)         0.259     4.924 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           5.763    10.687    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X5Y163         LUT3 (Prop_lut3_I1_O)        0.043    10.730 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000    10.730    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X5Y163         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.997 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.997    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.050 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.050    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X5Y165         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.161 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    11.161    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X5Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.215    15.068    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    15.068    
                         clock uncertainty           -0.154    14.914    
    SLICE_X5Y165         FDRE (Setup_fdre_C_D)        0.049    14.963    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -11.161    
  -------------------------------------------------------------------
                         slack                                  3.802    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 0.718ns (11.079%)  route 5.763ns (88.921%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        2.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.069ns = ( 15.069 - 8.000 ) 
    Source Clock Delay      (SCD):    4.665ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.348     4.665    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDRE (Prop_fdre_C_Q)         0.259     4.924 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           5.763    10.687    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X5Y163         LUT3 (Prop_lut3_I1_O)        0.043    10.730 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000    10.730    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X5Y163         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.997 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.997    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    11.146 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    11.146    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.216    15.069    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    15.069    
                         clock uncertainty           -0.154    14.915    
    SLICE_X5Y164         FDRE (Setup_fdre_C_D)        0.049    14.964    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -11.146    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.856ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.443ns  (logic 0.680ns (10.554%)  route 5.763ns (89.446%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        2.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.069ns = ( 15.069 - 8.000 ) 
    Source Clock Delay      (SCD):    4.665ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.348     4.665    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDRE (Prop_fdre_C_Q)         0.259     4.924 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           5.763    10.687    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X5Y163         LUT3 (Prop_lut3_I1_O)        0.043    10.730 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000    10.730    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X5Y163         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.997 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.997    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.108 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    11.108    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.216    15.069    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    15.069    
                         clock uncertainty           -0.154    14.915    
    SLICE_X5Y164         FDRE (Setup_fdre_C_D)        0.049    14.964    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -11.108    
  -------------------------------------------------------------------
                         slack                                  3.856    

Slack (MET) :             3.856ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.443ns  (logic 0.680ns (10.554%)  route 5.763ns (89.446%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        2.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.069ns = ( 15.069 - 8.000 ) 
    Source Clock Delay      (SCD):    4.665ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.348     4.665    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDRE (Prop_fdre_C_Q)         0.259     4.924 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           5.763    10.687    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X5Y163         LUT3 (Prop_lut3_I1_O)        0.043    10.730 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000    10.730    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X5Y163         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.997 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.997    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X5Y164         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    11.108 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    11.108    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.216    15.069    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    15.069    
                         clock uncertainty           -0.154    14.915    
    SLICE_X5Y164         FDRE (Setup_fdre_C_D)        0.049    14.964    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -11.108    
  -------------------------------------------------------------------
                         slack                                  3.856    

Slack (MET) :             3.923ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 0.614ns (9.629%)  route 5.763ns (90.371%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        2.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.070ns = ( 15.070 - 8.000 ) 
    Source Clock Delay      (SCD):    4.665ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.348     4.665    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDRE (Prop_fdre_C_Q)         0.259     4.924 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           5.763    10.687    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X5Y163         LUT3 (Prop_lut3_I1_O)        0.043    10.730 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000    10.730    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X5Y163         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312    11.042 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    11.042    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X5Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.217    15.070    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    15.070    
                         clock uncertainty           -0.154    14.916    
    SLICE_X5Y163         FDRE (Setup_fdre_C_D)        0.049    14.965    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                  3.923    

Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.347ns  (logic 0.584ns (9.201%)  route 5.763ns (90.799%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        2.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.070ns = ( 15.070 - 8.000 ) 
    Source Clock Delay      (SCD):    4.665ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.348     4.665    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDRE (Prop_fdre_C_Q)         0.259     4.924 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           5.763    10.687    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X5Y163         LUT3 (Prop_lut3_I1_O)        0.043    10.730 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000    10.730    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X5Y163         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    11.012 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    11.012    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X5Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.217    15.070    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000    15.070    
                         clock uncertainty           -0.154    14.916    
    SLICE_X5Y163         FDRE (Setup_fdre_C_D)        0.049    14.965    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.012    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 0.411ns (6.657%)  route 5.763ns (93.343%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        2.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.070ns = ( 15.070 - 8.000 ) 
    Source Clock Delay      (SCD):    4.665ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.348     4.665    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDRE (Prop_fdre_C_Q)         0.259     4.924 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           5.763    10.687    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X5Y163         LUT3 (Prop_lut3_I1_O)        0.043    10.730 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000    10.730    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X5Y163         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109    10.839 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    10.839    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X5Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.217    15.070    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    15.070    
                         clock uncertainty           -0.154    14.916    
    SLICE_X5Y163         FDRE (Setup_fdre_C_D)        0.049    14.965    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -10.839    
  -------------------------------------------------------------------
                         slack                                  4.126    

Slack (MET) :             4.246ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.054ns  (logic 0.426ns (7.037%)  route 5.628ns (92.963%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        2.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.070ns = ( 15.070 - 8.000 ) 
    Source Clock Delay      (SCD):    4.665ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.348     4.665    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y164         FDRE (Prop_fdre_C_Q)         0.259     4.924 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           5.628    10.552    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X5Y163         LUT3 (Prop_lut3_I2_O)        0.043    10.595 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000    10.595    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X5Y163         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    10.719 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    10.719    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X5Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.217    15.070    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000    15.070    
                         clock uncertainty           -0.154    14.916    
    SLICE_X5Y163         FDRE (Setup_fdre_C_D)        0.049    14.965    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -10.719    
  -------------------------------------------------------------------
                         slack                                  4.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.110ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.296ns (8.135%)  route 3.343ns (91.865%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.721ns
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.216     4.291    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y164         FDRE (Prop_fdre_C_Q)         0.178     4.469 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           3.343     7.812    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X5Y164         LUT3 (Prop_lut3_I2_O)        0.036     7.848 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<13>/O
                         net (fo=1, routed)           0.000     7.848    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[13]
    SLICE_X5Y164         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.082     7.930 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.930    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.348     7.721    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000     7.721    
                         clock uncertainty            0.154     7.875    
    SLICE_X5Y164         FDRE (Hold_fdre_C_D)         0.165     8.040    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         -8.040    
                         arrival time                           7.930    
  -------------------------------------------------------------------
                         slack                                 -0.110    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.426ns (11.304%)  route 3.343ns (88.696%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.721ns
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.216     4.291    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y164         FDRE (Prop_fdre_C_Q)         0.178     4.469 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           3.343     7.812    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X5Y164         LUT3 (Prop_lut3_I2_O)        0.036     7.848 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<13>/O
                         net (fo=1, routed)           0.000     7.848    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[13]
    SLICE_X5Y164         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.212     8.060 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.060    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.348     7.721    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000     7.721    
                         clock uncertainty            0.154     7.875    
    SLICE_X5Y164         FDRE (Hold_fdre_C_D)         0.165     8.040    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         -8.040    
                         arrival time                           8.060    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.324ns (8.571%)  route 3.456ns (91.429%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.724ns
    Source Clock Delay      (SCD):    4.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.217     4.292    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y162         FDRE (Prop_fdre_C_Q)         0.206     4.498 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           3.456     7.955    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X5Y161         LUT3 (Prop_lut3_I1_O)        0.036     7.991 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     7.991    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X5Y161         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.082     8.073 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.073    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[1]
    SLICE_X5Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.351     7.724    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/C
                         clock pessimism              0.000     7.724    
                         clock uncertainty            0.154     7.878    
    SLICE_X5Y161         FDRE (Hold_fdre_C_D)         0.165     8.043    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1
  -------------------------------------------------------------------
                         required time                         -8.043    
                         arrival time                           8.073    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.335ns (8.838%)  route 3.455ns (91.162%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.724ns
    Source Clock Delay      (SCD):    4.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.217     4.292    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y162         FDRE (Prop_fdre_C_Q)         0.206     4.498 r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           3.455     7.954    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X5Y161         LUT2 (Prop_lut2_I1_O)        0.036     7.990 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_GND_8_o_mux_9_OUT18/O
                         net (fo=1, routed)           0.000     7.990    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_mux_9_OUT[0]
    SLICE_X5Y161         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.093     8.083 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.083    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[0]
    SLICE_X5Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.351     7.724    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/C
                         clock pessimism              0.000     7.724    
                         clock uncertainty            0.154     7.878    
    SLICE_X5Y161         FDRE (Hold_fdre_C_D)         0.165     8.043    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0
  -------------------------------------------------------------------
                         required time                         -8.043    
                         arrival time                           8.083    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.449ns (11.842%)  route 3.343ns (88.158%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.721ns
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.216     4.291    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y164         FDRE (Prop_fdre_C_Q)         0.178     4.469 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           3.343     7.812    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X5Y164         LUT3 (Prop_lut3_I2_O)        0.036     7.848 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<13>/O
                         net (fo=1, routed)           0.000     7.848    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[13]
    SLICE_X5Y164         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.235     8.083 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.083    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.348     7.721    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000     7.721    
                         clock uncertainty            0.154     7.875    
    SLICE_X5Y164         FDRE (Hold_fdre_C_D)         0.165     8.040    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         -8.040    
                         arrival time                           8.083    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.489ns (12.762%)  route 3.343ns (87.238%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        3.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.720ns
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.216     4.291    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y164         FDRE (Prop_fdre_C_Q)         0.178     4.469 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           3.343     7.812    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X5Y164         LUT3 (Prop_lut3_I2_O)        0.036     7.848 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<13>/O
                         net (fo=1, routed)           0.000     7.848    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[13]
    SLICE_X5Y164         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.201     8.049 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.049    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X5Y165         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.074     8.123 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.123    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X5Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.347     7.720    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000     7.720    
                         clock uncertainty            0.154     7.874    
    SLICE_X5Y165         FDRE (Hold_fdre_C_D)         0.165     8.039    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         -8.039    
                         arrival time                           8.123    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.377ns (9.778%)  route 3.479ns (90.222%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.724ns
    Source Clock Delay      (SCD):    4.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.217     4.292    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y162         FDRE (Prop_fdre_C_Q)         0.189     4.481 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           3.479     7.960    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X5Y162         LUT3 (Prop_lut3_I1_O)        0.101     8.061 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000     8.061    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X5Y162         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.087     8.148 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.148    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[7]
    SLICE_X5Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.351     7.724    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/C
                         clock pessimism              0.000     7.724    
                         clock uncertainty            0.154     7.878    
    SLICE_X5Y162         FDRE (Hold_fdre_C_D)         0.165     8.043    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7
  -------------------------------------------------------------------
                         required time                         -8.043    
                         arrival time                           8.148    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.378ns (9.797%)  route 3.481ns (90.203%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.724ns
    Source Clock Delay      (SCD):    4.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.217     4.292    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y162         FDRE (Prop_fdre_C_Q)         0.189     4.481 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           3.481     7.962    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X5Y162         LUT3 (Prop_lut3_I2_O)        0.101     8.063 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<6>/O
                         net (fo=1, routed)           0.000     8.063    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[6]
    SLICE_X5Y162         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.088     8.151 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.151    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[6]
    SLICE_X5Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.351     7.724    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/C
                         clock pessimism              0.000     7.724    
                         clock uncertainty            0.154     7.878    
    SLICE_X5Y162         FDRE (Hold_fdre_C_D)         0.165     8.043    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6
  -------------------------------------------------------------------
                         required time                         -8.043    
                         arrival time                           8.151    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 0.547ns (14.063%)  route 3.343ns (85.937%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        3.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.720ns
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.216     4.291    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y164         FDRE (Prop_fdre_C_Q)         0.178     4.469 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           3.343     7.812    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X5Y164         LUT3 (Prop_lut3_I2_O)        0.036     7.848 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<13>/O
                         net (fo=1, routed)           0.000     7.848    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[13]
    SLICE_X5Y164         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.201     8.049 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.049    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X5Y165         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.132     8.181 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.181    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X5Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.347     7.720    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000     7.720    
                         clock uncertainty            0.154     7.874    
    SLICE_X5Y165         FDRE (Hold_fdre_C_D)         0.165     8.039    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         -8.039    
                         arrival time                           8.181    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.442ns (11.341%)  route 3.455ns (88.659%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.724ns
    Source Clock Delay      (SCD):    4.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.217     4.292    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y162         FDRE (Prop_fdre_C_Q)         0.206     4.498 r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           3.455     7.954    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X5Y161         LUT2 (Prop_lut2_I1_O)        0.036     7.990 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_GND_8_o_mux_9_OUT18/O
                         net (fo=1, routed)           0.000     7.990    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_mux_9_OUT[0]
    SLICE_X5Y161         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.200     8.190 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.190    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[2]
    SLICE_X5Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.351     7.724    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/C
                         clock pessimism              0.000     7.724    
                         clock uncertainty            0.154     7.878    
    SLICE_X5Y161         FDRE (Hold_fdre_C_D)         0.165     8.043    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2
  -------------------------------------------------------------------
                         required time                         -8.043    
                         arrival time                           8.190    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  CLK_125M

Setup :           23  Failing Endpoints,  Worst Slack       -2.467ns,  Total Violation      -36.610ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.467ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.963ns  (logic 0.223ns (3.739%)  route 5.740ns (96.261%))
  Logic Levels:           0  
  Clock Path Skew:        2.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.074ns = ( 23.074 - 16.000 ) 
    Source Clock Delay      (SCD):    4.652ns = ( 19.652 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.354    19.652    SiTCP/SiTCP/CLK
    SLICE_X4Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y193         FDRE (Prop_fdre_C_Q)         0.223    19.875 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/Q
                         net (fo=1, routed)           5.740    25.615    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[8]
    SLICE_X3Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.221    23.074    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
                         clock pessimism              0.238    23.313    
                         clock uncertainty           -0.154    23.159    
    SLICE_X3Y193         FDRE (Setup_fdre_C_D)       -0.010    23.149    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         23.149    
                         arrival time                         -25.615    
  -------------------------------------------------------------------
                         slack                                 -2.467    

Slack (VIOLATED) :        -2.049ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.544ns  (logic 0.223ns (4.022%)  route 5.321ns (95.978%))
  Logic Levels:           0  
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.073ns = ( 23.073 - 16.000 ) 
    Source Clock Delay      (SCD):    4.653ns = ( 19.653 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.355    19.653    SiTCP/SiTCP/CLK
    SLICE_X3Y192         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y192         FDRE (Prop_fdre_C_Q)         0.223    19.876 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/Q
                         net (fo=1, routed)           5.321    25.197    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[4]
    SLICE_X3Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.220    23.073    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                         clock pessimism              0.238    23.312    
                         clock uncertainty           -0.154    23.158    
    SLICE_X3Y191         FDRE (Setup_fdre_C_D)       -0.010    23.148    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         23.148    
                         arrival time                         -25.197    
  -------------------------------------------------------------------
                         slack                                 -2.049    

Slack (VIOLATED) :        -1.859ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.356ns  (logic 0.223ns (4.163%)  route 5.133ns (95.837%))
  Logic Levels:           0  
  Clock Path Skew:        2.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.072ns = ( 23.072 - 16.000 ) 
    Source Clock Delay      (SCD):    4.650ns = ( 19.650 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.352    19.650    SiTCP/SiTCP/CLK
    SLICE_X4Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y189         FDRE (Prop_fdre_C_Q)         0.223    19.873 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/Q
                         net (fo=1, routed)           5.133    25.006    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[3]
    SLICE_X1Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.219    23.072    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
                         clock pessimism              0.238    23.311    
                         clock uncertainty           -0.154    23.157    
    SLICE_X1Y189         FDRE (Setup_fdre_C_D)       -0.010    23.147    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         23.147    
                         arrival time                         -25.006    
  -------------------------------------------------------------------
                         slack                                 -1.859    

Slack (VIOLATED) :        -1.747ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.171ns  (logic 0.204ns (3.945%)  route 4.967ns (96.055%))
  Logic Levels:           0  
  Clock Path Skew:        2.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.074ns = ( 23.074 - 16.000 ) 
    Source Clock Delay      (SCD):    4.652ns = ( 19.652 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.354    19.652    SiTCP/SiTCP/CLK
    SLICE_X4Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y193         FDRE (Prop_fdre_C_Q)         0.204    19.856 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           4.967    24.822    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X2Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.221    23.074    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.238    23.313    
                         clock uncertainty           -0.154    23.159    
    SLICE_X2Y193         FDRE (Setup_fdre_C_D)       -0.083    23.076    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         23.076    
                         arrival time                         -24.822    
  -------------------------------------------------------------------
                         slack                                 -1.747    

Slack (VIOLATED) :        -1.741ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.170ns  (logic 0.236ns (4.565%)  route 4.934ns (95.435%))
  Logic Levels:           0  
  Clock Path Skew:        2.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.074ns = ( 23.074 - 16.000 ) 
    Source Clock Delay      (SCD):    4.651ns = ( 19.651 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.353    19.651    SiTCP/SiTCP/CLK
    SLICE_X6Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y191         FDRE (Prop_fdre_C_Q)         0.236    19.887 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/Q
                         net (fo=1, routed)           4.934    24.820    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[6]
    SLICE_X2Y192         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.221    23.074    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y192         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
                         clock pessimism              0.238    23.313    
                         clock uncertainty           -0.154    23.159    
    SLICE_X2Y192         FDRE (Setup_fdre_C_D)       -0.079    23.080    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         23.080    
                         arrival time                         -24.820    
  -------------------------------------------------------------------
                         slack                                 -1.741    

Slack (VIOLATED) :        -1.724ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.147ns  (logic 0.204ns (3.964%)  route 4.943ns (96.036%))
  Logic Levels:           0  
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.074ns = ( 23.074 - 16.000 ) 
    Source Clock Delay      (SCD):    4.653ns = ( 19.653 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.355    19.653    SiTCP/SiTCP/CLK
    SLICE_X3Y192         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y192         FDRE (Prop_fdre_C_Q)         0.204    19.857 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/Q
                         net (fo=1, routed)           4.943    24.799    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[6]
    SLICE_X2Y192         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.221    23.074    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y192         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/C
                         clock pessimism              0.238    23.313    
                         clock uncertainty           -0.154    23.159    
    SLICE_X2Y192         FDRE (Setup_fdre_C_D)       -0.083    23.076    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         23.076    
                         arrival time                         -24.799    
  -------------------------------------------------------------------
                         slack                                 -1.724    

Slack (VIOLATED) :        -1.717ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.143ns  (logic 0.204ns (3.966%)  route 4.939ns (96.034%))
  Logic Levels:           0  
  Clock Path Skew:        2.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.074ns = ( 23.074 - 16.000 ) 
    Source Clock Delay      (SCD):    4.652ns = ( 19.652 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.354    19.652    SiTCP/SiTCP/CLK
    SLICE_X4Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y193         FDRE (Prop_fdre_C_Q)         0.204    19.856 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           4.939    24.795    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X2Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.221    23.074    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism              0.238    23.313    
                         clock uncertainty           -0.154    23.159    
    SLICE_X2Y193         FDRE (Setup_fdre_C_D)       -0.080    23.079    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         23.079    
                         arrival time                         -24.795    
  -------------------------------------------------------------------
                         slack                                 -1.717    

Slack (VIOLATED) :        -1.715ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.122ns  (logic 0.204ns (3.982%)  route 4.918ns (96.018%))
  Logic Levels:           0  
  Clock Path Skew:        2.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.073ns = ( 23.073 - 16.000 ) 
    Source Clock Delay      (SCD):    4.651ns = ( 19.651 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.353    19.651    SiTCP/SiTCP/CLK
    SLICE_X4Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y190         FDRE (Prop_fdre_C_Q)         0.204    19.855 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/Q
                         net (fo=1, routed)           4.918    24.773    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[1]
    SLICE_X1Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.220    23.073    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                         clock pessimism              0.238    23.312    
                         clock uncertainty           -0.154    23.158    
    SLICE_X1Y190         FDRE (Setup_fdre_C_D)       -0.099    23.059    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         23.059    
                         arrival time                         -24.773    
  -------------------------------------------------------------------
                         slack                                 -1.715    

Slack (VIOLATED) :        -1.668ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.156ns  (logic 0.223ns (4.325%)  route 4.933ns (95.675%))
  Logic Levels:           0  
  Clock Path Skew:        2.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.074ns = ( 23.074 - 16.000 ) 
    Source Clock Delay      (SCD):    4.652ns = ( 19.652 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.354    19.652    SiTCP/SiTCP/CLK
    SLICE_X4Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y193         FDRE (Prop_fdre_C_Q)         0.223    19.875 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/Q
                         net (fo=1, routed)           4.933    24.808    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[9]
    SLICE_X3Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.221    23.074    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
                         clock pessimism              0.238    23.313    
                         clock uncertainty           -0.154    23.159    
    SLICE_X3Y193         FDRE (Setup_fdre_C_D)       -0.019    23.140    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         23.140    
                         arrival time                         -24.808    
  -------------------------------------------------------------------
                         slack                                 -1.668    

Slack (VIOLATED) :        -1.663ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.180ns  (logic 0.223ns (4.305%)  route 4.957ns (95.695%))
  Logic Levels:           0  
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.074ns = ( 23.074 - 16.000 ) 
    Source Clock Delay      (SCD):    4.653ns = ( 19.653 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.355    19.653    SiTCP/SiTCP/CLK
    SLICE_X3Y192         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y192         FDRE (Prop_fdre_C_Q)         0.223    19.876 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/Q
                         net (fo=1, routed)           4.957    24.832    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[2]
    SLICE_X2Y192         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.221    23.074    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y192         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
                         clock pessimism              0.238    23.313    
                         clock uncertainty           -0.154    23.159    
    SLICE_X2Y192         FDRE (Setup_fdre_C_D)        0.011    23.170    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         23.170    
                         arrival time                         -24.832    
  -------------------------------------------------------------------
                         slack                                 -1.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.178ns (5.025%)  route 3.365ns (94.975%))
  Logic Levels:           0  
  Clock Path Skew:        3.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.727ns
    Source Clock Delay      (SCD):    4.279ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.220     4.279    SiTCP/SiTCP/CLK
    SLICE_X0Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y190         FDRE (Prop_fdre_C_Q)         0.178     4.457 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/Q
                         net (fo=1, routed)           3.365     7.822    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[0]
    SLICE_X1Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.354     7.727    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/C
                         clock pessimism             -0.238     7.488    
                         clock uncertainty            0.154     7.643    
    SLICE_X1Y190         FDRE (Hold_fdre_C_D)         0.110     7.753    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -7.753    
                         arrival time                           7.822    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.214ns (5.780%)  route 3.488ns (94.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.724ns
    Source Clock Delay      (SCD):    4.276ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.217     4.276    SiTCP/SiTCP/CLK
    SLICE_X4Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y186         FDRE (Prop_fdre_C_Q)         0.178     4.454 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/Q
                         net (fo=1, routed)           3.488     7.943    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0
    SLICE_X3Y186         LUT2 (Prop_lut2_I1_O)        0.036     7.979 r  SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000     7.979    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X3Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.351     7.724    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism             -0.238     7.485    
                         clock uncertainty            0.154     7.640    
    SLICE_X3Y186         FDRE (Hold_fdre_C_D)         0.154     7.794    SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         -7.794    
                         arrival time                           7.979    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.178ns (4.452%)  route 3.820ns (95.548%))
  Logic Levels:           0  
  Clock Path Skew:        3.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.727ns
    Source Clock Delay      (SCD):    4.279ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.220     4.279    SiTCP/SiTCP/CLK
    SLICE_X1Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y191         FDRE (Prop_fdre_C_Q)         0.178     4.457 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/Q
                         net (fo=1, routed)           3.820     8.277    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[5]
    SLICE_X3Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.354     7.727    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
                         clock pessimism             -0.238     7.488    
                         clock uncertainty            0.154     7.643    
    SLICE_X3Y191         FDRE (Hold_fdre_C_D)         0.110     7.753    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         -7.753    
                         arrival time                           8.277    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.178ns (4.392%)  route 3.875ns (95.608%))
  Logic Levels:           0  
  Clock Path Skew:        3.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.728ns
    Source Clock Delay      (SCD):    4.280ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.221     4.280    SiTCP/SiTCP/CLK
    SLICE_X3Y192         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y192         FDRE (Prop_fdre_C_Q)         0.178     4.458 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/Q
                         net (fo=1, routed)           3.875     8.334    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[2]
    SLICE_X2Y192         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.355     7.728    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y192         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/C
                         clock pessimism             -0.238     7.489    
                         clock uncertainty            0.154     7.644    
    SLICE_X2Y192         FDRE (Hold_fdre_C_D)         0.136     7.780    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         -7.780    
                         arrival time                           8.334    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 0.162ns (4.048%)  route 3.840ns (95.952%))
  Logic Levels:           0  
  Clock Path Skew:        3.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.728ns
    Source Clock Delay      (SCD):    4.279ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.220     4.279    SiTCP/SiTCP/CLK
    SLICE_X4Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y193         FDRE (Prop_fdre_C_Q)         0.162     4.441 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/Q
                         net (fo=1, routed)           3.840     8.281    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[9]
    SLICE_X3Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.355     7.728    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/C
                         clock pessimism             -0.238     7.489    
                         clock uncertainty            0.154     7.644    
    SLICE_X3Y193         FDRE (Hold_fdre_C_D)         0.045     7.689    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         -7.689    
                         arrival time                           8.281    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 0.178ns (4.341%)  route 3.922ns (95.659%))
  Logic Levels:           0  
  Clock Path Skew:        3.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.726ns
    Source Clock Delay      (SCD):    4.279ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.220     4.279    SiTCP/SiTCP/CLK
    SLICE_X0Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y190         FDRE (Prop_fdre_C_Q)         0.178     4.457 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/Q
                         net (fo=1, routed)           3.922     8.380    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[3]
    SLICE_X1Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.353     7.726    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/C
                         clock pessimism             -0.238     7.487    
                         clock uncertainty            0.154     7.642    
    SLICE_X1Y189         FDRE (Hold_fdre_C_D)         0.101     7.743    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         -7.743    
                         arrival time                           8.380    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.162ns (3.975%)  route 3.913ns (96.025%))
  Logic Levels:           0  
  Clock Path Skew:        3.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.727ns
    Source Clock Delay      (SCD):    4.278ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.219     4.278    SiTCP/SiTCP/CLK
    SLICE_X4Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y190         FDRE (Prop_fdre_C_Q)         0.162     4.440 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/Q
                         net (fo=1, routed)           3.913     8.354    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[0]
    SLICE_X1Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.354     7.727    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                         clock pessimism             -0.238     7.488    
                         clock uncertainty            0.154     7.643    
    SLICE_X1Y190         FDRE (Hold_fdre_C_D)         0.039     7.682    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -7.682    
                         arrival time                           8.354    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.107ns (4.062%)  route 2.527ns (95.938%))
  Logic Levels:           0  
  Clock Path Skew:        1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.038ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.621     2.118    SiTCP/SiTCP/CLK
    SLICE_X6Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y191         FDRE (Prop_fdre_C_Q)         0.107     2.225 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/Q
                         net (fo=1, routed)           2.527     4.753    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[5]
    SLICE_X3Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.823     4.038    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/C
                         clock pessimism             -0.156     3.881    
                         clock uncertainty            0.154     4.036    
    SLICE_X3Y191         FDRE (Hold_fdre_C_D)         0.008     4.044    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         -4.044    
                         arrival time                           4.753    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.091ns (3.405%)  route 2.582ns (96.595%))
  Logic Levels:           0  
  Clock Path Skew:        1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.039ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.622     2.119    SiTCP/SiTCP/CLK
    SLICE_X4Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y193         FDRE (Prop_fdre_C_Q)         0.091     2.210 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/Q
                         net (fo=1, routed)           2.582     4.792    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[8]
    SLICE_X3Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.824     4.039    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
                         clock pessimism             -0.156     3.882    
                         clock uncertainty            0.154     4.037    
    SLICE_X3Y193         FDRE (Hold_fdre_C_D)         0.005     4.042    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         -4.042    
                         arrival time                           4.792    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.178ns (4.189%)  route 4.071ns (95.811%))
  Logic Levels:           0  
  Clock Path Skew:        3.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.728ns
    Source Clock Delay      (SCD):    4.279ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.220     4.279    SiTCP/SiTCP/CLK
    SLICE_X4Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y193         FDRE (Prop_fdre_C_Q)         0.178     4.457 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/Q
                         net (fo=1, routed)           4.071     8.529    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[10]
    SLICE_X2Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.355     7.728    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y193         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
                         clock pessimism             -0.238     7.489    
                         clock uncertainty            0.154     7.644    
    SLICE_X2Y193         FDRE (Hold_fdre_C_D)         0.132     7.776    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -7.776    
                         arrival time                           8.529    
  -------------------------------------------------------------------
                         slack                                  0.753    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SYSCLK_200MP_IN
  To Clock:  SYSCLK_200MP_IN

Setup :            0  Failing Endpoints,  Worst Slack        0.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX22Data_5/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.236ns (6.195%)  route 3.574ns (93.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 9.208 - 5.000 ) 
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.298     4.596    SiTCP/SiTCP/CLK
    SLICE_X20Y194        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y194        FDPE (Prop_fdpe_C_Q)         0.236     4.832 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.574     8.405    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X42Y189        FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX22Data_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.149     9.208    SiTCP/SiTCP/CLK
    SLICE_X42Y189        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX22Data_5/C
                         clock pessimism              0.324     9.533    
                         clock uncertainty           -0.035     9.497    
    SLICE_X42Y189        FDCE (Recov_fdce_C_CLR)     -0.234     9.263    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX22Data_5
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX22Data_6/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.236ns (6.195%)  route 3.574ns (93.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 9.208 - 5.000 ) 
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.298     4.596    SiTCP/SiTCP/CLK
    SLICE_X20Y194        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y194        FDPE (Prop_fdpe_C_Q)         0.236     4.832 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.574     8.405    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X42Y189        FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX22Data_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.149     9.208    SiTCP/SiTCP/CLK
    SLICE_X42Y189        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX22Data_6/C
                         clock pessimism              0.324     9.533    
                         clock uncertainty           -0.035     9.497    
    SLICE_X42Y189        FDCE (Recov_fdce_C_CLR)     -0.234     9.263    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX22Data_6
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.236ns (6.318%)  route 3.500ns (93.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 9.224 - 5.000 ) 
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.298     4.596    SiTCP/SiTCP/CLK
    SLICE_X20Y194        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y194        FDPE (Prop_fdpe_C_Q)         0.236     4.832 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.500     8.331    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X11Y158        FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.165     9.224    SiTCP/SiTCP/CLK
    SLICE_X11Y158        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/C
                         clock pessimism              0.324     9.549    
                         clock uncertainty           -0.035     9.513    
    SLICE_X11Y158        FDCE (Recov_fdce_C_CLR)     -0.292     9.221    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_0/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.236ns (6.378%)  route 3.464ns (93.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 9.209 - 5.000 ) 
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.298     4.596    SiTCP/SiTCP/CLK
    SLICE_X20Y194        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y194        FDPE (Prop_fdpe_C_Q)         0.236     4.832 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.464     8.296    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X41Y188        FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.150     9.209    SiTCP/SiTCP/CLK
    SLICE_X41Y188        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_0/C
                         clock pessimism              0.324     9.534    
                         clock uncertainty           -0.035     9.498    
    SLICE_X41Y188        FDCE (Recov_fdce_C_CLR)     -0.292     9.206    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_0
  -------------------------------------------------------------------
                         required time                          9.206    
                         arrival time                          -8.296    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_1/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.236ns (6.378%)  route 3.464ns (93.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 9.209 - 5.000 ) 
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.298     4.596    SiTCP/SiTCP/CLK
    SLICE_X20Y194        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y194        FDPE (Prop_fdpe_C_Q)         0.236     4.832 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.464     8.296    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X41Y188        FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.150     9.209    SiTCP/SiTCP/CLK
    SLICE_X41Y188        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_1/C
                         clock pessimism              0.324     9.534    
                         clock uncertainty           -0.035     9.498    
    SLICE_X41Y188        FDCE (Recov_fdce_C_CLR)     -0.292     9.206    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_1
  -------------------------------------------------------------------
                         required time                          9.206    
                         arrival time                          -8.296    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_3/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.236ns (6.378%)  route 3.464ns (93.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 9.209 - 5.000 ) 
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.298     4.596    SiTCP/SiTCP/CLK
    SLICE_X20Y194        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y194        FDPE (Prop_fdpe_C_Q)         0.236     4.832 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.464     8.296    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X41Y188        FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.150     9.209    SiTCP/SiTCP/CLK
    SLICE_X41Y188        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_3/C
                         clock pessimism              0.324     9.534    
                         clock uncertainty           -0.035     9.498    
    SLICE_X41Y188        FDCE (Recov_fdce_C_CLR)     -0.292     9.206    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_3
  -------------------------------------------------------------------
                         required time                          9.206    
                         arrival time                          -8.296    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_6/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.236ns (6.378%)  route 3.464ns (93.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 9.209 - 5.000 ) 
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.298     4.596    SiTCP/SiTCP/CLK
    SLICE_X20Y194        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y194        FDPE (Prop_fdpe_C_Q)         0.236     4.832 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.464     8.296    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X41Y188        FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.150     9.209    SiTCP/SiTCP/CLK
    SLICE_X41Y188        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_6/C
                         clock pessimism              0.324     9.534    
                         clock uncertainty           -0.035     9.498    
    SLICE_X41Y188        FDCE (Recov_fdce_C_CLR)     -0.292     9.206    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_6
  -------------------------------------------------------------------
                         required time                          9.206    
                         arrival time                          -8.296    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_7/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.236ns (6.378%)  route 3.464ns (93.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 9.209 - 5.000 ) 
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.298     4.596    SiTCP/SiTCP/CLK
    SLICE_X20Y194        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y194        FDPE (Prop_fdpe_C_Q)         0.236     4.832 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.464     8.296    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X41Y188        FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.150     9.209    SiTCP/SiTCP/CLK
    SLICE_X41Y188        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_7/C
                         clock pessimism              0.324     9.534    
                         clock uncertainty           -0.035     9.498    
    SLICE_X41Y188        FDCE (Recov_fdce_C_CLR)     -0.292     9.206    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_7
  -------------------------------------------------------------------
                         required time                          9.206    
                         arrival time                          -8.296    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.236ns (6.295%)  route 3.513ns (93.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 9.224 - 5.000 ) 
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.298     4.596    SiTCP/SiTCP/CLK
    SLICE_X20Y194        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y194        FDPE (Prop_fdpe_C_Q)         0.236     4.832 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.513     8.345    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X12Y157        FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.165     9.224    SiTCP/SiTCP/CLK
    SLICE_X12Y157        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/C
                         clock pessimism              0.324     9.549    
                         clock uncertainty           -0.035     9.513    
    SLICE_X12Y157        FDCE (Recov_fdce_C_CLR)     -0.234     9.279    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7
  -------------------------------------------------------------------
                         required time                          9.279    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_2/PRE
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.236ns (6.378%)  route 3.464ns (93.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 9.209 - 5.000 ) 
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.298     4.596    SiTCP/SiTCP/CLK
    SLICE_X20Y194        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y194        FDPE (Prop_fdpe_C_Q)         0.236     4.832 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.464     8.296    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X41Y188        FDPE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        1.150     9.209    SiTCP/SiTCP/CLK
    SLICE_X41Y188        FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_2/C
                         clock pessimism              0.324     9.534    
                         clock uncertainty           -0.035     9.498    
    SLICE_X41Y188        FDPE (Recov_fdpe_C_PRE)     -0.258     9.240    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_2
  -------------------------------------------------------------------
                         required time                          9.240    
                         arrival time                          -8.296    
  -------------------------------------------------------------------
                         slack                                  0.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.118ns (51.414%)  route 0.112ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.588     2.085    fifo_generator_v11_0/clk
    SLICE_X20Y157        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y157        FDPE (Prop_fdpe_C_Q)         0.118     2.203 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=38, routed)          0.112     2.315    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X22Y157        FDCE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.788     2.442    fifo_generator_v11_0/clk
    SLICE_X22Y157        FDCE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1/C
                         clock pessimism             -0.324     2.117    
    SLICE_X22Y157        FDCE (Remov_fdce_C_CLR)     -0.050     2.067    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i/PRE
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.118ns (51.414%)  route 0.112ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.588     2.085    fifo_generator_v11_0/clk
    SLICE_X20Y157        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y157        FDPE (Prop_fdpe_C_Q)         0.118     2.203 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=38, routed)          0.112     2.315    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X22Y157        FDPE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.788     2.442    fifo_generator_v11_0/clk
    SLICE_X22Y157        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i/C
                         clock pessimism             -0.324     2.117    
    SLICE_X22Y157        FDPE (Remov_fdpe_C_PRE)     -0.052     2.065    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i/PRE
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.118ns (51.414%)  route 0.112ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.588     2.085    fifo_generator_v11_0/clk
    SLICE_X20Y157        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y157        FDPE (Prop_fdpe_C_Q)         0.118     2.203 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=38, routed)          0.112     2.315    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X22Y157        FDPE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.788     2.442    fifo_generator_v11_0/clk
    SLICE_X22Y157        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i/C
                         clock pessimism             -0.324     2.117    
    SLICE_X22Y157        FDPE (Remov_fdpe_C_PRE)     -0.052     2.065    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.555%)  route 0.159ns (61.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.591     2.088    fifo_generator_v11_0/clk
    SLICE_X15Y153        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y153        FDPE (Prop_fdpe_C_Q)         0.100     2.188 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=23, routed)          0.159     2.348    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X18Y153        FDCE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.791     2.445    fifo_generator_v11_0/clk
    SLICE_X18Y153        FDCE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4/C
                         clock pessimism             -0.324     2.120    
    SLICE_X18Y153        FDCE (Remov_fdce_C_CLR)     -0.050     2.070    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.555%)  route 0.159ns (61.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.591     2.088    fifo_generator_v11_0/clk
    SLICE_X15Y153        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y153        FDPE (Prop_fdpe_C_Q)         0.100     2.188 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=23, routed)          0.159     2.348    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X18Y153        FDCE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.791     2.445    fifo_generator_v11_0/clk
    SLICE_X18Y153        FDCE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5/C
                         clock pessimism             -0.324     2.120    
    SLICE_X18Y153        FDCE (Remov_fdce_C_CLR)     -0.050     2.070    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.555%)  route 0.159ns (61.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.591     2.088    fifo_generator_v11_0/clk
    SLICE_X15Y153        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y153        FDPE (Prop_fdpe_C_Q)         0.100     2.188 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=23, routed)          0.159     2.348    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X18Y153        FDCE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.791     2.445    fifo_generator_v11_0/clk
    SLICE_X18Y153        FDCE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6/C
                         clock pessimism             -0.324     2.120    
    SLICE_X18Y153        FDCE (Remov_fdce_C_CLR)     -0.050     2.070    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.555%)  route 0.159ns (61.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.591     2.088    fifo_generator_v11_0/clk
    SLICE_X15Y153        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y153        FDPE (Prop_fdpe_C_Q)         0.100     2.188 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=23, routed)          0.159     2.348    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X18Y153        FDCE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.791     2.445    fifo_generator_v11_0/clk
    SLICE_X18Y153        FDCE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7/C
                         clock pessimism             -0.324     2.120    
    SLICE_X18Y153        FDCE (Remov_fdce_C_CLR)     -0.050     2.070    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.555%)  route 0.159ns (61.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.591     2.088    fifo_generator_v11_0/clk
    SLICE_X15Y153        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y153        FDPE (Prop_fdpe_C_Q)         0.100     2.188 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=23, routed)          0.159     2.348    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X18Y153        FDCE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.791     2.445    fifo_generator_v11_0/clk
    SLICE_X18Y153        FDCE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4/C
                         clock pessimism             -0.324     2.120    
    SLICE_X18Y153        FDCE (Remov_fdce_C_CLR)     -0.050     2.070    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/ldPrslt_0/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.107ns (49.785%)  route 0.108ns (50.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.589     2.086    SiTCP/SiTCP/CLK
    SLICE_X20Y194        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y194        FDPE (Prop_fdpe_C_Q)         0.107     2.193 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.108     2.301    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X20Y195        FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/ldPrslt_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.790     2.444    SiTCP/SiTCP/CLK
    SLICE_X20Y195        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/ldPrslt_0/C
                         clock pessimism             -0.343     2.100    
    SLICE_X20Y195        FDCE (Remov_fdce_C_CLR)     -0.086     2.014    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/ldPrslt_0
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/ldPrslt_1/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.107ns (49.785%)  route 0.108ns (50.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.589     2.086    SiTCP/SiTCP/CLK
    SLICE_X20Y194        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y194        FDPE (Prop_fdpe_C_Q)         0.107     2.193 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.108     2.301    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X20Y195        FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/ldPrslt_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4133, routed)        0.790     2.444    SiTCP/SiTCP/CLK
    SLICE_X20Y195        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/ldPrslt_1/C
                         clock pessimism             -0.343     2.100    
    SLICE_X20Y195        FDCE (Remov_fdce_C_CLR)     -0.086     2.014    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/ldPrslt_1
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.287    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLK_125M
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.085ns  (logic 3.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         2.719     3.085 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.085    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.077ns  (logic 3.077ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         2.711     3.077 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.077    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.077    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 IOB_GTX/C
                            (rising edge-triggered cell ODDR clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_GTXCLK
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.074ns  (logic 3.074ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y181                                     0.000     0.000 r  IOB_GTX/C
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  IOB_GTX/Q
                         net (fo=1, routed)           0.000     0.366    GMII_GTXCLK_OBUF
    K30                  OBUF (Prop_obuf_I_O)         2.708     3.074 r  GMII_GTXCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.074    GMII_GTXCLK
    K30                                                               r  GMII_GTXCLK (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.071ns  (logic 3.071ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         2.705     3.071 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.071    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.061ns  (logic 3.061ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         2.695     3.061 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.061    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.059ns  (logic 3.059ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         2.693     3.059 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.059    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.058ns  (logic 3.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         2.692     3.058 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.058    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.048ns  (logic 3.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         2.682     3.048 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.048    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.048    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.041ns  (logic 3.041ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         2.675     3.041 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.041    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.030ns  (logic 3.030ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         2.664     3.030 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.030    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  GMII_TX_CLK
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       22.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.444ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.085ns  (logic 3.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.469     4.471    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y183        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.366     4.837 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     4.837    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         2.719     7.556 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.556    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                 22.444    

Slack (MET) :             22.458ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.077ns  (logic 3.077ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y179        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         2.711     7.542 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.542    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 22.458    

Slack (MET) :             22.461ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.071ns  (logic 3.071ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y182        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         2.705     7.539 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.539    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                 22.461    

Slack (MET) :             22.475ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.061ns  (logic 3.061ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.462     4.464    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y171        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.366     4.830 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     4.830    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         2.695     7.525 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.525    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                 22.475    

Slack (MET) :             22.476ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.059ns  (logic 3.059ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y180        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         2.693     7.524 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.524    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                 22.476    

Slack (MET) :             22.477ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.058ns  (logic 3.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y170        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         2.692     7.523 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.523    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                 22.477    

Slack (MET) :             22.484ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.048ns  (logic 3.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y167        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         2.682     7.516 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     7.516    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 22.484    

Slack (MET) :             22.491ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.041ns  (logic 3.041ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y168        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         2.675     7.509 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.509    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                 22.491    

Slack (MET) :             22.499ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.030ns  (logic 3.030ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.469     4.471    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y164        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.366     4.837 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     4.837    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         2.664     7.501 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.501    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                 22.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.576ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.527ns  (logic 1.527ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.641     2.049    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y164        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.192     2.241 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     2.241    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         1.335     3.576 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.576    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.576    
  -------------------------------------------------------------------
                         slack                                  3.576    

Slack (MET) :             3.585ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.538ns  (logic 1.538ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y168        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         1.346     3.585 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.585    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.592ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.545ns  (logic 1.545ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y167        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         1.353     3.592 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.592    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.600ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.555ns  (logic 1.555ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y170        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         1.363     3.600 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.600    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.600ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.556ns  (logic 1.556ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y180        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         1.364     3.600 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.600    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.601ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.557ns  (logic 1.557ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.636     2.044    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y171        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.192     2.236 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     2.236    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         1.365     3.601 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.601    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.601    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.615ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.568ns  (logic 1.568ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y182        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         1.376     3.615 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.615    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.618ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.573ns  (logic 1.573ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y179        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         1.381     3.618 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.618    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.618    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.630ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.581ns  (logic 1.581ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.641     2.049    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y183        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.192     2.241 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     2.241    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         1.389     3.630 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.630    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.630    
  -------------------------------------------------------------------
                         slack                                  3.630    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  SYSCLK_200MP_IN
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        4.763ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.763ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GMII_RSTn
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        5.237ns  (logic 3.015ns (57.577%)  route 2.222ns (42.423%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y194                                     0.000     0.000 r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
    SLICE_X20Y194        FDPE (Prop_fdpe_C_Q)         0.236     0.236 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         1.178     1.414    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X0Y187         LUT1 (Prop_lut1_I0_O)        0.123     1.537 r  SiTCP/SiTCP/GMII_RSTn1_INV_0/O
                         net (fo=1, routed)           1.044     2.581    GMII_RSTn_OBUF
    L20                  OBUF (Prop_obuf_I_O)         2.656     5.237 r  GMII_RSTn_OBUF_inst/O
                         net (fo=0)                   0.000     5.237    GMII_RSTn
    L20                                                               r  GMII_RSTn (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -5.237    
  -------------------------------------------------------------------
                         slack                                  4.763    

Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/MII_MIF/orMdc/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GMII_MDC
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.637ns  (logic 2.954ns (63.704%)  route 1.683ns (36.296%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159                                      0.000     0.000 r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/orMdc/C
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/orMdc/Q
                         net (fo=1, routed)           1.683     1.919    GMII_MDC_OBUF
    R23                  OBUF (Prop_obuf_I_O)         2.718     4.637 r  GMII_MDC_OBUF_inst/O
                         net (fo=0)                   0.000     4.637    GMII_MDC
    R23                                                               r  GMII_MDC (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                  5.363    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/MII_MIF/orMdioDir/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GMII_MDIO
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.374ns  (logic 2.707ns (61.892%)  route 1.667ns (38.108%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y183                                      0.000     0.000 r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/orMdioDir/C
    SLICE_X1Y183         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/orMdioDir/Q
                         net (fo=1, routed)           0.541     0.764    SiTCP/GMII_MDIO_OE
    SLICE_X1Y190         LUT1 (Prop_lut1_I0_O)        0.043     0.807 f  SiTCP/GMII_MDIO_IOBUF_inst_i_1/O
                         net (fo=1, routed)           1.126     1.933    GMII_MDIO_IOBUF_inst/T
    J21                  OBUFT (TriStatE_obuft_T_O)
                                                      2.441     4.374 r  GMII_MDIO_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.374    GMII_MDIO
    J21                                                               r  GMII_MDIO (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -4.374    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SCL_FD/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            I2C_SCL
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.661ns  (logic 3.661ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y191                                     0.000     0.000 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SCL_FD/C
    OLOGIC_X0Y191        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SCL_FD/Q
                         net (fo=1, routed)           0.000     0.366    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OB_SCL
    K21                  OBUF (Prop_obuf_I_O)         3.295     3.661 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SCL_OB/O
                         net (fo=0)                   0.000     3.661    I2C_SCL
    K21                                                               r  I2C_SCL (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -3.661    
  -------------------------------------------------------------------
                         slack                                  6.339    

Slack (MET) :             6.521ns  (required time - arrival time)
  Source:                 AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OF/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            I2C_SDA
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.479ns  (logic 3.479ns (100.000%)  route 0.537ns (15.435%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y192                                     0.000     0.000 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OF/C
    OLOGIC_X0Y192        FDRE (Prop_fdre_C_Q)         0.426     0.426 f  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OF/Q
                         net (fo=1, routed)           0.000     0.426    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/T
    L21                  OBUFT (TriStatE_obuft_T_O)
                                                      3.053     3.479 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/OBUFT/O
                         net (fo=2, unset)            0.537     4.016    I2C_SDA
    L21                                                               r  I2C_SDA (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                  6.521    





