// Seed: 3595229493
module module_0 (
    input supply1 id_0,
    input wire id_1,
    input wire id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wire id_5,
    input wor id_6,
    input tri1 id_7,
    input tri id_8,
    input wire id_9,
    output wand id_10,
    input tri0 id_11,
    input wor id_12,
    output supply1 id_13,
    output supply0 id_14,
    input supply0 id_15,
    input uwire id_16,
    output tri id_17,
    output tri1 id_18,
    input uwire id_19,
    input tri1 id_20
);
  assign id_18 = id_6;
endmodule
module module_1 (
    input uwire id_0,
    output supply0 id_1,
    output tri id_2,
    output wire id_3
);
  assign id_3 = 1'b0;
  module_0(
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_3,
      id_3,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0
  );
endmodule
