<stg><name>depthwise_conv2d_fix</name>


<trans_list>

<trans id="502" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="26" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.preheader5.preheader.critedge:0  call void (...)* @_ssdm_op_SpecResourceLimit(i32 29, [4 x i8]* @p_str, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.preheader5.preheader.critedge:1  call void (...)* @_ssdm_op_SpecResourceLimit(i32 29, [4 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5.preheader.critedge:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader.critedge:3  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader5:0  %out_h = phi i5 [ 0, %.preheader5.preheader.critedge ], [ %out_h_4, %.preheader5.loopexit ]

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:1  %exitcond3 = icmp eq i5 %out_h, -4

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2  %empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:3  %out_h_4 = add i5 %out_h, 1

]]></Node>
<StgValue><ssdm name="out_h_4"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:4  br i1 %exitcond3, label %0, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader:0  %p_shl5 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1  %p_shl5_cast = zext i10 %p_shl5 to i11

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader.preheader:2  %p_shl6 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %out_h, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="6">
<![CDATA[
.preheader.preheader:3  %p_shl6_cast = zext i6 %p_shl6 to i11

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:4  %tmp41 = sub i11 %p_shl5_cast, %p_shl6_cast

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="11">
<![CDATA[
.preheader.preheader:6  %tmp_42 = trunc i11 %tmp41 to i10

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader.preheader:8  %p_shl8 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="7">
<![CDATA[
.preheader.preheader:9  %p_shl8_cast = zext i7 %p_shl8 to i11

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:10  %tmp7 = sub i11 %p_shl5_cast, %p_shl8_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:5  %tmp5_0_1 = add i11 30, %tmp41

]]></Node>
<StgValue><ssdm name="tmp5_0_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:7  %tmp5_0_2_cast = add i10 60, %tmp_42

]]></Node>
<StgValue><ssdm name="tmp5_0_2_cast"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:11  br label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader.0:0  %out_w = phi i5 [ %out_w_4_3, %.preheader.1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.0:1  %exitcond2 = icmp eq i5 %out_w, -4

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:2  %empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:3  br i1 %exitcond2, label %.preheader5.loopexit, label %.preheader.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="5">
<![CDATA[
.preheader.1:1  %tmp_53_cast = zext i5 %out_w to i11

]]></Node>
<StgValue><ssdm name="tmp_53_cast"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:2  %tmp_69 = add i11 %tmp_53_cast, %tmp41

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.1:10  %tmp_111_0_0_s = or i5 %out_w, 1

]]></Node>
<StgValue><ssdm name="tmp_111_0_0_s"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="5">
<![CDATA[
.preheader.1:12  %tmp_111_0_0_cast = zext i5 %tmp_111_0_0_s to i11

]]></Node>
<StgValue><ssdm name="tmp_111_0_0_cast"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:13  %tmp_112_0_0_1 = add i11 %tmp41, %tmp_111_0_0_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_0_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.loopexit:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:3  %tmp_112_0_cast = sext i11 %tmp_69 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_0_cast"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:4  %tmp_70 = zext i32 %tmp_112_0_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:5  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_70

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:6  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:14  %tmp_112_0_0_1_cast = sext i11 %tmp_112_0_0_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_0_0_1_cast"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:15  %tmp_113_0_0_1 = zext i32 %tmp_112_0_0_1_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_0_1"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:16  %input_addr_269 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_0_1

]]></Node>
<StgValue><ssdm name="input_addr_269"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:17  %input_load_194 = load i16* %input_addr_269, align 2

]]></Node>
<StgValue><ssdm name="input_load_194"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.1:21  %tmp_111_0_0_1 = or i5 %out_w, 2

]]></Node>
<StgValue><ssdm name="tmp_111_0_0_1"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="5">
<![CDATA[
.preheader.1:23  %tmp_111_0_0_1_cast = zext i5 %tmp_111_0_0_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_111_0_0_1_cast"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:24  %tmp_112_0_0_2 = add i11 %tmp41, %tmp_111_0_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_0_2"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:34  %tmp_112_0_1 = add i11 %tmp_53_cast, %tmp5_0_1

]]></Node>
<StgValue><ssdm name="tmp_112_0_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="72" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:6  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:17  %input_load_194 = load i16* %input_addr_269, align 2

]]></Node>
<StgValue><ssdm name="input_load_194"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:25  %tmp_112_0_0_2_cast = sext i11 %tmp_112_0_0_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_0_0_2_cast"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:26  %tmp_113_0_0_2 = zext i32 %tmp_112_0_0_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_0_2"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:27  %input_addr_270 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_0_2

]]></Node>
<StgValue><ssdm name="input_addr_270"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:28  %input_load_195 = load i16* %input_addr_270, align 2

]]></Node>
<StgValue><ssdm name="input_load_195"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:35  %tmp_112_0_1_cast = sext i11 %tmp_112_0_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_0_1_cast"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:36  %tmp_113_0_1 = zext i32 %tmp_112_0_1_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_1"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:37  %input_addr_271 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_1

]]></Node>
<StgValue><ssdm name="input_addr_271"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:38  %input_load_196 = load i16* %input_addr_271, align 2

]]></Node>
<StgValue><ssdm name="input_load_196"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:42  %tmp_112_0_1_1 = add i11 %tmp5_0_1, %tmp_111_0_0_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_1_1"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:50  %tmp_112_0_1_2 = add i11 %tmp5_0_1, %tmp_111_0_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_1_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="5">
<![CDATA[
.preheader.1:0  %tmp_53_cast1 = zext i5 %out_w to i10

]]></Node>
<StgValue><ssdm name="tmp_53_cast1"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="5">
<![CDATA[
.preheader.1:11  %tmp_111_0_0_cast1 = zext i5 %tmp_111_0_0_s to i10

]]></Node>
<StgValue><ssdm name="tmp_111_0_0_cast1"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:28  %input_load_195 = load i16* %input_addr_270, align 2

]]></Node>
<StgValue><ssdm name="input_load_195"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:38  %input_load_196 = load i16* %input_addr_271, align 2

]]></Node>
<StgValue><ssdm name="input_load_196"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:43  %tmp_112_0_1_1_cast = sext i11 %tmp_112_0_1_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_0_1_1_cast"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:44  %tmp_113_0_1_1 = zext i32 %tmp_112_0_1_1_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_1_1"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:45  %input_addr_272 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_1_1

]]></Node>
<StgValue><ssdm name="input_addr_272"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:46  %input_load_197 = load i16* %input_addr_272, align 2

]]></Node>
<StgValue><ssdm name="input_load_197"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:51  %tmp_112_0_1_2_cast = sext i11 %tmp_112_0_1_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_0_1_2_cast"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:52  %tmp_113_0_1_2 = zext i32 %tmp_112_0_1_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_1_2"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:53  %input_addr_273 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_1_2

]]></Node>
<StgValue><ssdm name="input_addr_273"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:54  %input_load_198 = load i16* %input_addr_273, align 2

]]></Node>
<StgValue><ssdm name="input_load_198"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:60  %tmp_112_0_2 = add i10 %tmp_53_cast1, %tmp5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_2"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:68  %tmp_112_0_2_1 = add i10 %tmp5_0_2_cast, %tmp_111_0_0_cast1

]]></Node>
<StgValue><ssdm name="tmp_112_0_2_1"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="5">
<![CDATA[
.preheader.1:99  %tmp_104_1_cast2 = zext i5 %tmp_111_0_0_s to i6

]]></Node>
<StgValue><ssdm name="tmp_104_1_cast2"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.1:102  %tmp_111_1_0_1 = add i6 %tmp_104_1_cast2, 1

]]></Node>
<StgValue><ssdm name="tmp_111_1_0_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:7  %tmp_114_0_cast = sext i16 %input_load to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_cast"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:8  %tmp_71 = mul i30 %tmp_114_0_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:18  %tmp_114_0_0_1_cast = sext i16 %input_load_194 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_0_1_cast"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:19  %tmp_119_0_0_1 = mul i30 %tmp_114_0_0_1_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_1"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="5">
<![CDATA[
.preheader.1:22  %tmp_111_0_0_1_cast1 = zext i5 %tmp_111_0_0_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_111_0_0_1_cast1"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:30  %tmp_114_0_0_2_cast_c = sext i16 %input_load_195 to i28

]]></Node>
<StgValue><ssdm name="tmp_114_0_0_2_cast_c"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:31  %tmp_119_0_0_2 = mul i28 %tmp_114_0_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_2"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:39  %tmp_114_0_1_cast = sext i16 %input_load_196 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_1_cast"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:40  %tmp_119_0_1 = mul i30 %tmp_114_0_1_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_0_1"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:46  %input_load_197 = load i16* %input_addr_272, align 2

]]></Node>
<StgValue><ssdm name="input_load_197"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:54  %input_load_198 = load i16* %input_addr_273, align 2

]]></Node>
<StgValue><ssdm name="input_load_198"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:61  %tmp_113_0_2 = zext i10 %tmp_112_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_2"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:62  %input_addr_274 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_2

]]></Node>
<StgValue><ssdm name="input_addr_274"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:63  %input_load_199 = load i16* %input_addr_274, align 2

]]></Node>
<StgValue><ssdm name="input_load_199"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:69  %tmp_113_0_2_1 = zext i10 %tmp_112_0_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_2_1"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:70  %input_addr_275 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_2_1

]]></Node>
<StgValue><ssdm name="input_addr_275"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:71  %input_load_200 = load i16* %input_addr_275, align 2

]]></Node>
<StgValue><ssdm name="input_load_200"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:77  %tmp_112_0_2_2 = add i10 %tmp5_0_2_cast, %tmp_111_0_0_1_cast1

]]></Node>
<StgValue><ssdm name="tmp_112_0_2_2"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:100  %tmp_119_1 = mul i30 %tmp_114_0_0_1_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_1"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="6">
<![CDATA[
.preheader.1:104  %tmp_111_1_0_1_cast = zext i6 %tmp_111_1_0_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_111_1_0_1_cast"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:105  %tmp_112_1_0_1 = add i11 %tmp41, %tmp_111_1_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_1_0_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="121" st_id="9" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:8  %tmp_71 = mul i30 %tmp_114_0_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:19  %tmp_119_0_0_1 = mul i30 %tmp_114_0_0_1_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_1"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:31  %tmp_119_0_0_2 = mul i28 %tmp_114_0_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_2"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:40  %tmp_119_0_1 = mul i30 %tmp_114_0_1_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_0_1"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:63  %input_load_199 = load i16* %input_addr_274, align 2

]]></Node>
<StgValue><ssdm name="input_load_199"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:71  %input_load_200 = load i16* %input_addr_275, align 2

]]></Node>
<StgValue><ssdm name="input_load_200"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:78  %tmp_113_0_2_2 = zext i10 %tmp_112_0_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_2_2"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:79  %input_addr_276 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_2_2

]]></Node>
<StgValue><ssdm name="input_addr_276"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:80  %input_load_201 = load i16* %input_addr_276, align 2

]]></Node>
<StgValue><ssdm name="input_load_201"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:100  %tmp_119_1 = mul i30 %tmp_114_0_0_1_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_1"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:106  %tmp_112_1_0_1_cast = sext i11 %tmp_112_1_0_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_1_0_1_cast"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:107  %tmp_113_1_0_1 = zext i32 %tmp_112_1_0_1_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_0_1"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:108  %input_addr_278 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_0_1

]]></Node>
<StgValue><ssdm name="input_addr_278"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:109  %input_load_203 = load i16* %input_addr_278, align 2

]]></Node>
<StgValue><ssdm name="input_load_203"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.1:113  %tmp_111_1_0_s = or i5 %out_w, 3

]]></Node>
<StgValue><ssdm name="tmp_111_1_0_s"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="5">
<![CDATA[
.preheader.1:115  %tmp_111_1_0_cast = zext i5 %tmp_111_1_0_s to i11

]]></Node>
<StgValue><ssdm name="tmp_111_1_0_cast"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:116  %tmp_112_1_0_2 = add i11 %tmp41, %tmp_111_1_0_cast

]]></Node>
<StgValue><ssdm name="tmp_112_1_0_2"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:128  %tmp_112_1_1_1 = add i11 %tmp5_0_1, %tmp_111_1_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_1_1_1"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.1:313  %out_w_4_3 = add i5 %out_w, 4

]]></Node>
<StgValue><ssdm name="out_w_4_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="140" st_id="10" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:8  %tmp_71 = mul i30 %tmp_114_0_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:19  %tmp_119_0_0_1 = mul i30 %tmp_114_0_0_1_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_1"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:31  %tmp_119_0_0_2 = mul i28 %tmp_114_0_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_2"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:40  %tmp_119_0_1 = mul i30 %tmp_114_0_1_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_0_1"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="27" op_0_bw="16">
<![CDATA[
.preheader.1:64  %tmp_114_0_2_cast_cas = sext i16 %input_load_199 to i27

]]></Node>
<StgValue><ssdm name="tmp_114_0_2_cast_cas"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:65  %tmp_119_0_2 = mul i27 %tmp_114_0_2_cast_cas, -783

]]></Node>
<StgValue><ssdm name="tmp_119_0_2"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:80  %input_load_201 = load i16* %input_addr_276, align 2

]]></Node>
<StgValue><ssdm name="input_load_201"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:94  %tmp_s = add i11 %tmp_53_cast, %tmp7

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:100  %tmp_119_1 = mul i30 %tmp_114_0_0_1_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_1"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="6">
<![CDATA[
.preheader.1:103  %tmp_111_1_0_1_cast1 = zext i6 %tmp_111_1_0_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_111_1_0_1_cast1"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:109  %input_load_203 = load i16* %input_addr_278, align 2

]]></Node>
<StgValue><ssdm name="input_load_203"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:117  %tmp_112_1_0_2_cast = sext i11 %tmp_112_1_0_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_1_0_2_cast"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:118  %tmp_113_1_0_2 = zext i32 %tmp_112_1_0_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_0_2"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:119  %input_addr_279 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_0_2

]]></Node>
<StgValue><ssdm name="input_addr_279"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:120  %input_load_204 = load i16* %input_addr_279, align 2

]]></Node>
<StgValue><ssdm name="input_load_204"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:129  %tmp_112_1_1_1_cast = sext i11 %tmp_112_1_1_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_1_1_1_cast"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:130  %tmp_113_1_1_1 = zext i32 %tmp_112_1_1_1_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_1_1"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:131  %input_addr_281 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_1_1

]]></Node>
<StgValue><ssdm name="input_addr_281"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:132  %input_load_206 = load i16* %input_addr_281, align 2

]]></Node>
<StgValue><ssdm name="input_load_206"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:136  %tmp_112_1_1_2 = add i11 %tmp5_0_1, %tmp_111_1_0_cast

]]></Node>
<StgValue><ssdm name="tmp_112_1_1_2"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:149  %tmp_112_1_2_1 = add i10 %tmp5_0_2_cast, %tmp_111_1_0_1_cast1

]]></Node>
<StgValue><ssdm name="tmp_112_1_2_1"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:174  %tmp_105_1 = add i11 %tmp_111_0_0_cast, %tmp7

]]></Node>
<StgValue><ssdm name="tmp_105_1"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="5">
<![CDATA[
.preheader.1:179  %tmp_104_2_cast2 = zext i5 %tmp_111_0_0_1 to i6

]]></Node>
<StgValue><ssdm name="tmp_104_2_cast2"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.1:184  %tmp_111_2_0_2 = add i6 %tmp_104_2_cast2, 2

]]></Node>
<StgValue><ssdm name="tmp_111_2_0_2"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:231  %tmp_105_2 = add i11 %tmp_111_0_0_1_cast, %tmp7

]]></Node>
<StgValue><ssdm name="tmp_105_2"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:308  %tmp_105_3 = add i11 %tmp_111_1_0_cast, %tmp7

]]></Node>
<StgValue><ssdm name="tmp_105_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="166" st_id="11" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:8  %tmp_71 = mul i30 %tmp_114_0_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:9  %tmp_72 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_71, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:19  %tmp_119_0_0_1 = mul i30 %tmp_114_0_0_1_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_1"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:20  %tmp_121_0_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_0_1"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:31  %tmp_119_0_0_2 = mul i28 %tmp_114_0_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_2"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:32  %tmp_43 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %tmp_119_0_0_2, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:40  %tmp_119_0_1 = mul i30 %tmp_114_0_1_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_0_1"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:41  %tmp_121_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_1"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:65  %tmp_119_0_2 = mul i27 %tmp_114_0_2_cast_cas, -783

]]></Node>
<StgValue><ssdm name="tmp_119_0_2"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="27" op_0_bw="16">
<![CDATA[
.preheader.1:72  %tmp_114_0_2_1_cast_c = sext i16 %input_load_200 to i27

]]></Node>
<StgValue><ssdm name="tmp_114_0_2_1_cast_c"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="29" op_0_bw="16">
<![CDATA[
.preheader.1:73  %tmp_114_0_2_1_cast_c_1 = sext i16 %input_load_200 to i29

]]></Node>
<StgValue><ssdm name="tmp_114_0_2_1_cast_c_1"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:74  %tmp_119_0_2_1 = mul i29 %tmp_114_0_2_1_cast_c_1, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_1"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="27" op_0_bw="16">
<![CDATA[
.preheader.1:81  %tmp_114_0_2_2_cast_c = sext i16 %input_load_201 to i27

]]></Node>
<StgValue><ssdm name="tmp_114_0_2_2_cast_c"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="29" op_0_bw="16">
<![CDATA[
.preheader.1:82  %tmp_114_0_2_2_cast_c_1 = sext i16 %input_load_201 to i29

]]></Node>
<StgValue><ssdm name="tmp_114_0_2_2_cast_c_1"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:83  %tmp_119_0_2_2 = mul i29 %tmp_114_0_2_2_cast_c_1, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_2"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:100  %tmp_119_1 = mul i30 %tmp_114_0_0_1_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_1"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:101  %tmp_121_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:110  %tmp_114_1_0_1_cast = sext i16 %input_load_203 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_1_0_1_cast"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:111  %tmp_119_1_0_1 = mul i30 %tmp_114_1_0_1_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_1"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="5">
<![CDATA[
.preheader.1:114  %tmp_111_1_0_cast1 = zext i5 %tmp_111_1_0_s to i10

]]></Node>
<StgValue><ssdm name="tmp_111_1_0_cast1"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:120  %input_load_204 = load i16* %input_addr_279, align 2

]]></Node>
<StgValue><ssdm name="input_load_204"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:132  %input_load_206 = load i16* %input_addr_281, align 2

]]></Node>
<StgValue><ssdm name="input_load_206"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:137  %tmp_112_1_1_2_cast = sext i11 %tmp_112_1_1_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_1_1_2_cast"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:138  %tmp_113_1_1_2 = zext i32 %tmp_112_1_1_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_1_2"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:139  %input_addr_282 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_1_2

]]></Node>
<StgValue><ssdm name="input_addr_282"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:140  %input_load_207 = load i16* %input_addr_282, align 2

]]></Node>
<StgValue><ssdm name="input_load_207"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:146  %tmp_119_1_2 = mul i27 %tmp_114_0_2_1_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_1_2"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:150  %tmp_113_1_2_1 = zext i10 %tmp_112_1_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_2_1"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:151  %input_addr_284 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_2_1

]]></Node>
<StgValue><ssdm name="input_addr_284"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:152  %input_load_209 = load i16* %input_addr_284, align 2

]]></Node>
<StgValue><ssdm name="input_load_209"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:157  %tmp_112_1_2_2 = add i10 %tmp5_0_2_cast, %tmp_111_1_0_cast1

]]></Node>
<StgValue><ssdm name="tmp_112_1_2_2"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="6">
<![CDATA[
.preheader.1:186  %tmp_111_2_0_2_cast = zext i6 %tmp_111_2_0_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_111_2_0_2_cast"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:187  %tmp_112_2_0_2 = add i11 %tmp41, %tmp_111_2_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_2_0_2"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:209  %tmp_119_2_2 = mul i27 %tmp_114_0_2_2_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_2_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:33  %tmp_121_0_0_2 = sext i14 %tmp_43 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_0_0_2"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:47  %tmp_114_0_1_1_cast = sext i16 %input_load_197 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_1_1_cast"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:48  %tmp_119_0_1_1 = mul i30 %tmp_114_0_1_1_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_1"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:56  %tmp_114_0_1_2_cast_c = sext i16 %input_load_198 to i28

]]></Node>
<StgValue><ssdm name="tmp_114_0_1_2_cast_c"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:57  %tmp_119_0_1_2 = mul i28 %tmp_114_0_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_2"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:65  %tmp_119_0_2 = mul i27 %tmp_114_0_2_cast_cas, -783

]]></Node>
<StgValue><ssdm name="tmp_119_0_2"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:74  %tmp_119_0_2_1 = mul i29 %tmp_114_0_2_1_cast_c_1, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_1"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:83  %tmp_119_0_2_2 = mul i29 %tmp_114_0_2_2_cast_c_1, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_2"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:86  %tmp1 = add i16 %tmp_72, %tmp_121_0_0_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:87  %tmp2 = add i16 %tmp_121_0_1, %tmp_121_0_0_2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:111  %tmp_119_1_0_1 = mul i30 %tmp_114_1_0_1_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_1"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:122  %tmp_114_1_0_2_cast_c = sext i16 %input_load_204 to i28

]]></Node>
<StgValue><ssdm name="tmp_114_1_0_2_cast_c"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:123  %tmp_119_1_0_2 = mul i28 %tmp_114_1_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_2"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:126  %tmp_119_1_1 = mul i30 %tmp_114_0_1_1_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_1_1"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:140  %input_load_207 = load i16* %input_addr_282, align 2

]]></Node>
<StgValue><ssdm name="input_load_207"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:146  %tmp_119_1_2 = mul i27 %tmp_114_0_2_1_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_1_2"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:152  %input_load_209 = load i16* %input_addr_284, align 2

]]></Node>
<StgValue><ssdm name="input_load_209"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:158  %tmp_113_1_2_2 = zext i10 %tmp_112_1_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_2_2"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:159  %input_addr_285 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_2_2

]]></Node>
<StgValue><ssdm name="input_addr_285"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:160  %input_load_210 = load i16* %input_addr_285, align 2

]]></Node>
<StgValue><ssdm name="input_load_210"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="6">
<![CDATA[
.preheader.1:185  %tmp_111_2_0_2_cast1 = zext i6 %tmp_111_2_0_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_111_2_0_2_cast1"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:188  %tmp_112_2_0_2_cast = sext i11 %tmp_112_2_0_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_2_0_2_cast"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:189  %tmp_113_2_0_2 = zext i32 %tmp_112_2_0_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_2_0_2"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:190  %input_addr_286 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_2_0_2

]]></Node>
<StgValue><ssdm name="input_addr_286"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:191  %input_load_213 = load i16* %input_addr_286, align 2

]]></Node>
<StgValue><ssdm name="input_load_213"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:200  %tmp_112_2_1_2 = add i11 %tmp5_0_1, %tmp_111_2_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_2_1_2"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:209  %tmp_119_2_2 = mul i27 %tmp_114_0_2_2_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_2_2"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:215  %tmp_112_2_2_2 = add i10 %tmp5_0_2_cast, %tmp_111_2_0_2_cast1

]]></Node>
<StgValue><ssdm name="tmp_112_2_2_2"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="6" op_0_bw="5">
<![CDATA[
.preheader.1:236  %tmp_104_3_cast2 = zext i5 %tmp_111_1_0_s to i6

]]></Node>
<StgValue><ssdm name="tmp_104_3_cast2"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.1:239  %tmp_111_3_0_1 = add i6 %tmp_104_3_cast2, 1

]]></Node>
<StgValue><ssdm name="tmp_111_3_0_1"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.1:250  %tmp_111_3_0_2 = add i6 %tmp_104_3_cast2, 2

]]></Node>
<StgValue><ssdm name="tmp_111_3_0_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="231" st_id="13" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:48  %tmp_119_0_1_1 = mul i30 %tmp_114_0_1_1_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_1"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:57  %tmp_119_0_1_2 = mul i28 %tmp_114_0_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_2"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:65  %tmp_119_0_2 = mul i27 %tmp_114_0_2_cast_cas, -783

]]></Node>
<StgValue><ssdm name="tmp_119_0_2"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="13" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:66  %tmp_45 = call i13 @_ssdm_op_PartSelect.i13.i27.i32.i32(i27 %tmp_119_0_2, i32 14, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:74  %tmp_119_0_2_1 = mul i29 %tmp_114_0_2_1_cast_c_1, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_1"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:83  %tmp_119_0_2_2 = mul i29 %tmp_114_0_2_2_cast_c_1, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_2"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:88  %tmp = add i16 %tmp1, %tmp2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:111  %tmp_119_1_0_1 = mul i30 %tmp_114_1_0_1_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_1"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:123  %tmp_119_1_0_2 = mul i28 %tmp_114_1_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_2"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:126  %tmp_119_1_1 = mul i30 %tmp_114_0_1_1_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_1_1"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:146  %tmp_119_1_2 = mul i27 %tmp_114_0_2_1_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_1_2"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="29" op_0_bw="16">
<![CDATA[
.preheader.1:153  %tmp_114_1_2_1_cast_c = sext i16 %input_load_209 to i29

]]></Node>
<StgValue><ssdm name="tmp_114_1_2_1_cast_c"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:154  %tmp_119_1_2_1 = mul i29 %tmp_114_1_2_1_cast_c, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_1"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:160  %input_load_210 = load i16* %input_addr_285, align 2

]]></Node>
<StgValue><ssdm name="input_load_210"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:191  %input_load_213 = load i16* %input_addr_286, align 2

]]></Node>
<StgValue><ssdm name="input_load_213"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:201  %tmp_112_2_1_2_cast = sext i11 %tmp_112_2_1_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_2_1_2_cast"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:202  %tmp_113_2_1_2 = zext i32 %tmp_112_2_1_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_2_1_2"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:203  %input_addr_287 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_2_1_2

]]></Node>
<StgValue><ssdm name="input_addr_287"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:204  %input_load_216 = load i16* %input_addr_287, align 2

]]></Node>
<StgValue><ssdm name="input_load_216"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:209  %tmp_119_2_2 = mul i27 %tmp_114_0_2_2_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_2_2"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:216  %tmp_113_2_2_2 = zext i10 %tmp_112_2_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_2_2_2"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:217  %input_addr_288 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_2_2_2

]]></Node>
<StgValue><ssdm name="input_addr_288"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:218  %input_load_219 = load i16* %input_addr_288, align 2

]]></Node>
<StgValue><ssdm name="input_load_219"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="6">
<![CDATA[
.preheader.1:240  %tmp_111_3_0_1_cast1 = zext i6 %tmp_111_3_0_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_111_3_0_1_cast1"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="11" op_0_bw="6">
<![CDATA[
.preheader.1:241  %tmp_111_3_0_1_cast = zext i6 %tmp_111_3_0_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_111_3_0_1_cast"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:242  %tmp_112_3_0_1 = add i11 %tmp41, %tmp_111_3_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_3_0_1"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="6">
<![CDATA[
.preheader.1:251  %tmp_111_3_0_2_cast1 = zext i6 %tmp_111_3_0_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_111_3_0_2_cast1"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="6">
<![CDATA[
.preheader.1:252  %tmp_111_3_0_2_cast = zext i6 %tmp_111_3_0_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_111_3_0_2_cast"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:253  %tmp_112_3_0_2 = add i11 %tmp41, %tmp_111_3_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_3_0_2"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:264  %tmp_112_3_1_1 = add i11 %tmp5_0_1, %tmp_111_3_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_3_1_1"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:272  %tmp_112_3_1_2 = add i11 %tmp5_0_1, %tmp_111_3_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_3_1_2"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:284  %tmp_112_3_2_1 = add i10 %tmp5_0_2_cast, %tmp_111_3_0_1_cast1

]]></Node>
<StgValue><ssdm name="tmp_112_3_2_1"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:292  %tmp_112_3_2_2 = add i10 %tmp5_0_2_cast, %tmp_111_3_0_2_cast1

]]></Node>
<StgValue><ssdm name="tmp_112_3_2_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="264" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:29  %tmp_114_0_0_2_cast = sext i16 %input_load_195 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_0_2_cast"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:48  %tmp_119_0_1_1 = mul i30 %tmp_114_0_1_1_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_1"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:55  %tmp_114_0_1_2_cast = sext i16 %input_load_198 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_1_2_cast"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:57  %tmp_119_0_1_2 = mul i28 %tmp_114_0_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_2"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:74  %tmp_119_0_2_1 = mul i29 %tmp_114_0_2_1_cast_c_1, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_1"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:75  %tmp_46 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_119_0_2_1, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:83  %tmp_119_0_2_2 = mul i29 %tmp_114_0_2_2_cast_c_1, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_2"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:84  %tmp_47 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_119_0_2_2, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:111  %tmp_119_1_0_1 = mul i30 %tmp_114_1_0_1_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_1"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:112  %tmp_121_1_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_0_1"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:121  %tmp_114_1_0_2_cast = sext i16 %input_load_204 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_1_0_2_cast"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:123  %tmp_119_1_0_2 = mul i28 %tmp_114_1_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_2"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:126  %tmp_119_1_1 = mul i30 %tmp_114_0_1_1_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_1_1"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:146  %tmp_119_1_2 = mul i27 %tmp_114_0_2_1_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_1_2"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="13" op_0_bw="13" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:147  %tmp_50 = call i13 @_ssdm_op_PartSelect.i13.i27.i32.i32(i27 %tmp_119_1_2, i32 14, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:154  %tmp_119_1_2_1 = mul i29 %tmp_114_1_2_1_cast_c, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_1"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="27" op_0_bw="16">
<![CDATA[
.preheader.1:161  %tmp_114_1_2_2_cast_c = sext i16 %input_load_210 to i27

]]></Node>
<StgValue><ssdm name="tmp_114_1_2_2_cast_c"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="29" op_0_bw="16">
<![CDATA[
.preheader.1:162  %tmp_114_1_2_2_cast_c_1 = sext i16 %input_load_210 to i29

]]></Node>
<StgValue><ssdm name="tmp_114_1_2_2_cast_c_1"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:163  %tmp_119_1_2_2 = mul i29 %tmp_114_1_2_2_cast_c_1, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_2"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:180  %tmp_119_2 = mul i30 %tmp_114_0_0_2_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_2"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:182  %tmp_119_2_0_1 = mul i30 %tmp_114_1_0_2_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_1"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:192  %tmp_114_2_0_2_cast_c = sext i16 %input_load_213 to i28

]]></Node>
<StgValue><ssdm name="tmp_114_2_0_2_cast_c"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:193  %tmp_119_2_0_2 = mul i28 %tmp_114_2_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_2"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:196  %tmp_119_2_1 = mul i30 %tmp_114_0_1_2_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_2_1"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:204  %input_load_216 = load i16* %input_addr_287, align 2

]]></Node>
<StgValue><ssdm name="input_load_216"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:209  %tmp_119_2_2 = mul i27 %tmp_114_0_2_2_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_2_2"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="13" op_0_bw="13" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:210  %tmp_56 = call i13 @_ssdm_op_PartSelect.i13.i27.i32.i32(i27 %tmp_119_2_2, i32 14, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:212  %tmp_119_2_2_1 = mul i29 %tmp_114_1_2_2_cast_c_1, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_1"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:218  %input_load_219 = load i16* %input_addr_288, align 2

]]></Node>
<StgValue><ssdm name="input_load_219"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:237  %tmp_119_3 = mul i30 %tmp_114_1_0_2_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_3"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:243  %tmp_112_3_0_1_cast = sext i11 %tmp_112_3_0_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_3_0_1_cast"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:244  %tmp_113_3_0_1 = zext i32 %tmp_112_3_0_1_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_3_0_1"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:245  %input_addr_289 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_3_0_1

]]></Node>
<StgValue><ssdm name="input_addr_289"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:246  %input_load_221 = load i16* %input_addr_289, align 2

]]></Node>
<StgValue><ssdm name="input_load_221"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:254  %tmp_112_3_0_2_cast = sext i11 %tmp_112_3_0_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_3_0_2_cast"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:255  %tmp_113_3_0_2 = zext i32 %tmp_112_3_0_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_3_0_2"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:256  %input_addr_290 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_3_0_2

]]></Node>
<StgValue><ssdm name="input_addr_290"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:257  %input_load_222 = load i16* %input_addr_290, align 2

]]></Node>
<StgValue><ssdm name="input_load_222"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:281  %tmp_119_3_2 = mul i27 %tmp_114_1_2_2_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_3_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="303" st_id="15" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:48  %tmp_119_0_1_1 = mul i30 %tmp_114_0_1_1_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_1"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:49  %tmp_121_0_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_1_1"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:57  %tmp_119_0_1_2 = mul i28 %tmp_114_0_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_2"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:58  %tmp_44 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %tmp_119_0_1_2, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:76  %tmp_121_0_2_1 = sext i15 %tmp_46 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_0_2_1"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:85  %tmp_121_0_2_2 = sext i15 %tmp_47 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_0_2_2"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:90  %tmp8 = add i16 %tmp_121_0_2_2, %tmp_121_0_2_1

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:123  %tmp_119_1_0_2 = mul i28 %tmp_114_1_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_2"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:124  %tmp_48 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %tmp_119_1_0_2, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:126  %tmp_119_1_1 = mul i30 %tmp_114_0_1_1_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_1_1"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:127  %tmp_121_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_1"/></StgValue>
</operation>

<operation id="314" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:133  %tmp_114_1_1_1_cast = sext i16 %input_load_206 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_1_1_1_cast"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:134  %tmp_119_1_1_1 = mul i30 %tmp_114_1_1_1_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_1"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:142  %tmp_114_1_1_2_cast_c = sext i16 %input_load_207 to i28

]]></Node>
<StgValue><ssdm name="tmp_114_1_1_2_cast_c"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:143  %tmp_119_1_1_2 = mul i28 %tmp_114_1_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_2"/></StgValue>
</operation>

<operation id="318" st_id="15" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:154  %tmp_119_1_2_1 = mul i29 %tmp_114_1_2_1_cast_c, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_1"/></StgValue>
</operation>

<operation id="319" st_id="15" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:163  %tmp_119_1_2_2 = mul i29 %tmp_114_1_2_2_cast_c_1, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_2"/></StgValue>
</operation>

<operation id="320" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:166  %tmp10 = add i16 %tmp_121_1, %tmp_121_1_0_1

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="321" st_id="15" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:180  %tmp_119_2 = mul i30 %tmp_114_0_0_2_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_2"/></StgValue>
</operation>

<operation id="322" st_id="15" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:182  %tmp_119_2_0_1 = mul i30 %tmp_114_1_0_2_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_1"/></StgValue>
</operation>

<operation id="323" st_id="15" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:193  %tmp_119_2_0_2 = mul i28 %tmp_114_2_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_2"/></StgValue>
</operation>

<operation id="324" st_id="15" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:196  %tmp_119_2_1 = mul i30 %tmp_114_0_1_2_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_2_1"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:205  %tmp_114_2_1_2_cast_c = sext i16 %input_load_216 to i28

]]></Node>
<StgValue><ssdm name="tmp_114_2_1_2_cast_c"/></StgValue>
</operation>

<operation id="326" st_id="15" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:206  %tmp_119_2_1_2 = mul i28 %tmp_114_2_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_2"/></StgValue>
</operation>

<operation id="327" st_id="15" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:212  %tmp_119_2_2_1 = mul i29 %tmp_114_1_2_2_cast_c_1, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_1"/></StgValue>
</operation>

<operation id="328" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="29" op_0_bw="16">
<![CDATA[
.preheader.1:219  %tmp_114_2_2_2_cast_c = sext i16 %input_load_219 to i29

]]></Node>
<StgValue><ssdm name="tmp_114_2_2_2_cast_c"/></StgValue>
</operation>

<operation id="329" st_id="15" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:220  %tmp_119_2_2_2 = mul i29 %tmp_114_2_2_2_cast_c, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_2"/></StgValue>
</operation>

<operation id="330" st_id="15" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:237  %tmp_119_3 = mul i30 %tmp_114_1_0_2_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_3"/></StgValue>
</operation>

<operation id="331" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:246  %input_load_221 = load i16* %input_addr_289, align 2

]]></Node>
<StgValue><ssdm name="input_load_221"/></StgValue>
</operation>

<operation id="332" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:257  %input_load_222 = load i16* %input_addr_290, align 2

]]></Node>
<StgValue><ssdm name="input_load_222"/></StgValue>
</operation>

<operation id="333" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:265  %tmp_112_3_1_1_cast = sext i11 %tmp_112_3_1_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_3_1_1_cast"/></StgValue>
</operation>

<operation id="334" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:266  %tmp_113_3_1_1 = zext i32 %tmp_112_3_1_1_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_3_1_1"/></StgValue>
</operation>

<operation id="335" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:267  %input_addr_291 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_3_1_1

]]></Node>
<StgValue><ssdm name="input_addr_291"/></StgValue>
</operation>

<operation id="336" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:268  %input_load_224 = load i16* %input_addr_291, align 2

]]></Node>
<StgValue><ssdm name="input_load_224"/></StgValue>
</operation>

<operation id="337" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:273  %tmp_112_3_1_2_cast = sext i11 %tmp_112_3_1_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_112_3_1_2_cast"/></StgValue>
</operation>

<operation id="338" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:274  %tmp_113_3_1_2 = zext i32 %tmp_112_3_1_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_113_3_1_2"/></StgValue>
</operation>

<operation id="339" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:275  %input_addr_292 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_3_1_2

]]></Node>
<StgValue><ssdm name="input_addr_292"/></StgValue>
</operation>

<operation id="340" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:276  %input_load_225 = load i16* %input_addr_292, align 2

]]></Node>
<StgValue><ssdm name="input_load_225"/></StgValue>
</operation>

<operation id="341" st_id="15" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:281  %tmp_119_3_2 = mul i27 %tmp_114_1_2_2_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_3_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="342" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:59  %tmp_121_0_1_2 = sext i14 %tmp_44 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_0_1_2"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="13">
<![CDATA[
.preheader.1:67  %tmp_121_0_2 = sext i13 %tmp_45 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_0_2"/></StgValue>
</operation>

<operation id="344" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:89  %tmp4 = add i16 %tmp_121_0_1_2, %tmp_121_0_1_1

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="345" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:91  %tmp5 = add i16 %tmp_121_0_2, %tmp8

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="346" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:125  %tmp_121_1_0_2 = sext i14 %tmp_48 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_1_0_2"/></StgValue>
</operation>

<operation id="347" st_id="16" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:134  %tmp_119_1_1_1 = mul i30 %tmp_114_1_1_1_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_1"/></StgValue>
</operation>

<operation id="348" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:141  %tmp_114_1_1_2_cast = sext i16 %input_load_207 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_1_1_2_cast"/></StgValue>
</operation>

<operation id="349" st_id="16" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:143  %tmp_119_1_1_2 = mul i28 %tmp_114_1_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_2"/></StgValue>
</operation>

<operation id="350" st_id="16" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:154  %tmp_119_1_2_1 = mul i29 %tmp_114_1_2_1_cast_c, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_1"/></StgValue>
</operation>

<operation id="351" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:155  %tmp_51 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_119_1_2_1, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="352" st_id="16" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:163  %tmp_119_1_2_2 = mul i29 %tmp_114_1_2_2_cast_c_1, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_2"/></StgValue>
</operation>

<operation id="353" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:167  %tmp11 = add i16 %tmp_121_1_1, %tmp_121_1_0_2

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="354" st_id="16" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:180  %tmp_119_2 = mul i30 %tmp_114_0_0_2_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_2"/></StgValue>
</operation>

<operation id="355" st_id="16" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:182  %tmp_119_2_0_1 = mul i30 %tmp_114_1_0_2_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_1"/></StgValue>
</operation>

<operation id="356" st_id="16" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:193  %tmp_119_2_0_2 = mul i28 %tmp_114_2_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_2"/></StgValue>
</operation>

<operation id="357" st_id="16" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:196  %tmp_119_2_1 = mul i30 %tmp_114_0_1_2_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_2_1"/></StgValue>
</operation>

<operation id="358" st_id="16" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:198  %tmp_119_2_1_1 = mul i30 %tmp_114_1_1_2_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_1"/></StgValue>
</operation>

<operation id="359" st_id="16" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:206  %tmp_119_2_1_2 = mul i28 %tmp_114_2_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_2"/></StgValue>
</operation>

<operation id="360" st_id="16" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:212  %tmp_119_2_2_1 = mul i29 %tmp_114_1_2_2_cast_c_1, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_1"/></StgValue>
</operation>

<operation id="361" st_id="16" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:220  %tmp_119_2_2_2 = mul i29 %tmp_114_2_2_2_cast_c, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_2"/></StgValue>
</operation>

<operation id="362" st_id="16" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:237  %tmp_119_3 = mul i30 %tmp_114_1_0_2_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_3"/></StgValue>
</operation>

<operation id="363" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:247  %tmp_114_3_0_1_cast = sext i16 %input_load_221 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_3_0_1_cast"/></StgValue>
</operation>

<operation id="364" st_id="16" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:248  %tmp_119_3_0_1 = mul i30 %tmp_114_3_0_1_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_1"/></StgValue>
</operation>

<operation id="365" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:258  %tmp_114_3_0_2_cast_c = sext i16 %input_load_222 to i28

]]></Node>
<StgValue><ssdm name="tmp_114_3_0_2_cast_c"/></StgValue>
</operation>

<operation id="366" st_id="16" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:259  %tmp_119_3_0_2 = mul i28 %tmp_114_3_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_2"/></StgValue>
</operation>

<operation id="367" st_id="16" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:262  %tmp_119_3_1 = mul i30 %tmp_114_1_1_2_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_3_1"/></StgValue>
</operation>

<operation id="368" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:268  %input_load_224 = load i16* %input_addr_291, align 2

]]></Node>
<StgValue><ssdm name="input_load_224"/></StgValue>
</operation>

<operation id="369" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:276  %input_load_225 = load i16* %input_addr_292, align 2

]]></Node>
<StgValue><ssdm name="input_load_225"/></StgValue>
</operation>

<operation id="370" st_id="16" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:281  %tmp_119_3_2 = mul i27 %tmp_114_1_2_2_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_3_2"/></StgValue>
</operation>

<operation id="371" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:285  %tmp_113_3_2_1 = zext i10 %tmp_112_3_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_3_2_1"/></StgValue>
</operation>

<operation id="372" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:286  %input_addr_293 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_3_2_1

]]></Node>
<StgValue><ssdm name="input_addr_293"/></StgValue>
</operation>

<operation id="373" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:287  %input_load_227 = load i16* %input_addr_293, align 2

]]></Node>
<StgValue><ssdm name="input_load_227"/></StgValue>
</operation>

<operation id="374" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:293  %tmp_113_3_2_2 = zext i10 %tmp_112_3_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_3_2_2"/></StgValue>
</operation>

<operation id="375" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:294  %input_addr_294 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_3_2_2

]]></Node>
<StgValue><ssdm name="input_addr_294"/></StgValue>
</operation>

<operation id="376" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:295  %input_load_228 = load i16* %input_addr_294, align 2

]]></Node>
<StgValue><ssdm name="input_load_228"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="377" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:92  %tmp3 = add i16 %tmp4, %tmp5

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="378" st_id="17" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:134  %tmp_119_1_1_1 = mul i30 %tmp_114_1_1_1_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_1"/></StgValue>
</operation>

<operation id="379" st_id="17" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:143  %tmp_119_1_1_2 = mul i28 %tmp_114_1_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_2"/></StgValue>
</operation>

<operation id="380" st_id="17" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:163  %tmp_119_1_2_2 = mul i29 %tmp_114_1_2_2_cast_c_1, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_2"/></StgValue>
</operation>

<operation id="381" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:164  %tmp_53 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_119_1_2_2, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="382" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:168  %tmp9 = add i16 %tmp10, %tmp11

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="383" st_id="17" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:180  %tmp_119_2 = mul i30 %tmp_114_0_0_2_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_2"/></StgValue>
</operation>

<operation id="384" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:181  %tmp_121_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_2"/></StgValue>
</operation>

<operation id="385" st_id="17" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:182  %tmp_119_2_0_1 = mul i30 %tmp_114_1_0_2_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_1"/></StgValue>
</operation>

<operation id="386" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:183  %tmp_121_2_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_2_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_2_0_1"/></StgValue>
</operation>

<operation id="387" st_id="17" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:193  %tmp_119_2_0_2 = mul i28 %tmp_114_2_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_2"/></StgValue>
</operation>

<operation id="388" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:194  %tmp_54 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %tmp_119_2_0_2, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="389" st_id="17" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:196  %tmp_119_2_1 = mul i30 %tmp_114_0_1_2_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_2_1"/></StgValue>
</operation>

<operation id="390" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:197  %tmp_121_2_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_2_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_2_1"/></StgValue>
</operation>

<operation id="391" st_id="17" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:198  %tmp_119_2_1_1 = mul i30 %tmp_114_1_1_2_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_1"/></StgValue>
</operation>

<operation id="392" st_id="17" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:206  %tmp_119_2_1_2 = mul i28 %tmp_114_2_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_2"/></StgValue>
</operation>

<operation id="393" st_id="17" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:212  %tmp_119_2_2_1 = mul i29 %tmp_114_1_2_2_cast_c_1, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_1"/></StgValue>
</operation>

<operation id="394" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:213  %tmp_57 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_119_2_2_1, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="395" st_id="17" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:220  %tmp_119_2_2_2 = mul i29 %tmp_114_2_2_2_cast_c, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_2"/></StgValue>
</operation>

<operation id="396" st_id="17" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:237  %tmp_119_3 = mul i30 %tmp_114_1_0_2_cast, -12554

]]></Node>
<StgValue><ssdm name="tmp_119_3"/></StgValue>
</operation>

<operation id="397" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:238  %tmp_121_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_3, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_3"/></StgValue>
</operation>

<operation id="398" st_id="17" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:248  %tmp_119_3_0_1 = mul i30 %tmp_114_3_0_1_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_1"/></StgValue>
</operation>

<operation id="399" st_id="17" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:259  %tmp_119_3_0_2 = mul i28 %tmp_114_3_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_2"/></StgValue>
</operation>

<operation id="400" st_id="17" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:262  %tmp_119_3_1 = mul i30 %tmp_114_1_1_2_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_3_1"/></StgValue>
</operation>

<operation id="401" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:269  %tmp_114_3_1_1_cast = sext i16 %input_load_224 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_3_1_1_cast"/></StgValue>
</operation>

<operation id="402" st_id="17" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:270  %tmp_119_3_1_1 = mul i30 %tmp_114_3_1_1_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_1"/></StgValue>
</operation>

<operation id="403" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:277  %tmp_114_3_1_2_cast_c = sext i16 %input_load_225 to i28

]]></Node>
<StgValue><ssdm name="tmp_114_3_1_2_cast_c"/></StgValue>
</operation>

<operation id="404" st_id="17" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:278  %tmp_119_3_1_2 = mul i28 %tmp_114_3_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_2"/></StgValue>
</operation>

<operation id="405" st_id="17" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:281  %tmp_119_3_2 = mul i27 %tmp_114_1_2_2_cast_c, -783

]]></Node>
<StgValue><ssdm name="tmp_119_3_2"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="13" op_0_bw="13" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:282  %tmp_61 = call i13 @_ssdm_op_PartSelect.i13.i27.i32.i32(i27 %tmp_119_3_2, i32 14, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:287  %input_load_227 = load i16* %input_addr_293, align 2

]]></Node>
<StgValue><ssdm name="input_load_227"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:295  %input_load_228 = load i16* %input_addr_294, align 2

]]></Node>
<StgValue><ssdm name="input_load_228"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="409" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:93  %buffer_6_0_2_2 = add i16 %tmp, %tmp3

]]></Node>
<StgValue><ssdm name="buffer_6_0_2_2"/></StgValue>
</operation>

<operation id="410" st_id="18" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:134  %tmp_119_1_1_1 = mul i30 %tmp_114_1_1_1_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_1"/></StgValue>
</operation>

<operation id="411" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:135  %tmp_121_1_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_1_1"/></StgValue>
</operation>

<operation id="412" st_id="18" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:143  %tmp_119_1_1_2 = mul i28 %tmp_114_1_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_2"/></StgValue>
</operation>

<operation id="413" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:144  %tmp_49 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %tmp_119_1_1_2, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="414" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:156  %tmp_121_1_2_1 = sext i15 %tmp_51 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_1_2_1"/></StgValue>
</operation>

<operation id="415" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:165  %tmp_121_1_2_2 = sext i15 %tmp_53 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_1_2_2"/></StgValue>
</operation>

<operation id="416" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:170  %tmp15 = add i16 %tmp_121_1_2_2, %tmp_121_1_2_1

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="417" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:195  %tmp_121_2_0_2 = sext i14 %tmp_54 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_2_0_2"/></StgValue>
</operation>

<operation id="418" st_id="18" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:198  %tmp_119_2_1_1 = mul i30 %tmp_114_1_1_2_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_1"/></StgValue>
</operation>

<operation id="419" st_id="18" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:206  %tmp_119_2_1_2 = mul i28 %tmp_114_2_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_2"/></StgValue>
</operation>

<operation id="420" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:207  %tmp_55 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %tmp_119_2_1_2, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="421" st_id="18" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:220  %tmp_119_2_2_2 = mul i29 %tmp_114_2_2_2_cast_c, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_2"/></StgValue>
</operation>

<operation id="422" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:221  %tmp_58 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_119_2_2_2, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="423" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:223  %tmp17 = add i16 %tmp_121_2, %tmp_121_2_0_1

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="424" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:224  %tmp18 = add i16 %tmp_121_2_1, %tmp_121_2_0_2

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="425" st_id="18" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:248  %tmp_119_3_0_1 = mul i30 %tmp_114_3_0_1_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_1"/></StgValue>
</operation>

<operation id="426" st_id="18" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:259  %tmp_119_3_0_2 = mul i28 %tmp_114_3_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_2"/></StgValue>
</operation>

<operation id="427" st_id="18" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:262  %tmp_119_3_1 = mul i30 %tmp_114_1_1_2_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_3_1"/></StgValue>
</operation>

<operation id="428" st_id="18" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:270  %tmp_119_3_1_1 = mul i30 %tmp_114_3_1_1_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_1"/></StgValue>
</operation>

<operation id="429" st_id="18" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:278  %tmp_119_3_1_2 = mul i28 %tmp_114_3_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_2"/></StgValue>
</operation>

<operation id="430" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="29" op_0_bw="16">
<![CDATA[
.preheader.1:288  %tmp_114_3_2_1_cast_c = sext i16 %input_load_227 to i29

]]></Node>
<StgValue><ssdm name="tmp_114_3_2_1_cast_c"/></StgValue>
</operation>

<operation id="431" st_id="18" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:289  %tmp_119_3_2_1 = mul i29 %tmp_114_3_2_1_cast_c, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_1"/></StgValue>
</operation>

<operation id="432" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="29" op_0_bw="16">
<![CDATA[
.preheader.1:296  %tmp_114_3_2_2_cast_c = sext i16 %input_load_228 to i29

]]></Node>
<StgValue><ssdm name="tmp_114_3_2_2_cast_c"/></StgValue>
</operation>

<operation id="433" st_id="18" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:297  %tmp_119_3_2_2 = mul i29 %tmp_114_3_2_2_cast_c, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="434" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:95  %tmp_54_cast = sext i11 %tmp_s to i32

]]></Node>
<StgValue><ssdm name="tmp_54_cast"/></StgValue>
</operation>

<operation id="435" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:96  %tmp_52 = zext i32 %tmp_54_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="436" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:97  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_52

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="437" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.1:98  store i16 %buffer_6_0_2_2, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:145  %tmp_121_1_1_2 = sext i14 %tmp_49 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_1_1_2"/></StgValue>
</operation>

<operation id="439" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="13">
<![CDATA[
.preheader.1:148  %tmp_121_1_2 = sext i13 %tmp_50 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_1_2"/></StgValue>
</operation>

<operation id="440" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:169  %tmp13 = add i16 %tmp_121_1_1_2, %tmp_121_1_1_1

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="441" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:171  %tmp14 = add i16 %tmp_121_1_2, %tmp15

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="442" st_id="19" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:198  %tmp_119_2_1_1 = mul i30 %tmp_114_1_1_2_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_1"/></StgValue>
</operation>

<operation id="443" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:199  %tmp_121_2_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_2_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_2_1_1"/></StgValue>
</operation>

<operation id="444" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:214  %tmp_121_2_2_1 = sext i15 %tmp_57 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_2_2_1"/></StgValue>
</operation>

<operation id="445" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:222  %tmp_121_2_2_2 = sext i15 %tmp_58 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_2_2_2"/></StgValue>
</operation>

<operation id="446" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:225  %tmp16 = add i16 %tmp17, %tmp18

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="447" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:227  %tmp22 = add i16 %tmp_121_2_2_2, %tmp_121_2_2_1

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="448" st_id="19" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:248  %tmp_119_3_0_1 = mul i30 %tmp_114_3_0_1_cast, -12685

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_1"/></StgValue>
</operation>

<operation id="449" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:249  %tmp_121_3_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_3_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_3_0_1"/></StgValue>
</operation>

<operation id="450" st_id="19" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:259  %tmp_119_3_0_2 = mul i28 %tmp_114_3_0_2_cast_c, 1933

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_2"/></StgValue>
</operation>

<operation id="451" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:260  %tmp_59 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %tmp_119_3_0_2, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="452" st_id="19" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:262  %tmp_119_3_1 = mul i30 %tmp_114_1_1_2_cast, -5322

]]></Node>
<StgValue><ssdm name="tmp_119_3_1"/></StgValue>
</operation>

<operation id="453" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:263  %tmp_121_3_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_3_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_3_1"/></StgValue>
</operation>

<operation id="454" st_id="19" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:270  %tmp_119_3_1_1 = mul i30 %tmp_114_3_1_1_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_1"/></StgValue>
</operation>

<operation id="455" st_id="19" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:278  %tmp_119_3_1_2 = mul i28 %tmp_114_3_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_2"/></StgValue>
</operation>

<operation id="456" st_id="19" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:289  %tmp_119_3_2_1 = mul i29 %tmp_114_3_2_1_cast_c, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_1"/></StgValue>
</operation>

<operation id="457" st_id="19" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:297  %tmp_119_3_2_2 = mul i29 %tmp_114_3_2_2_cast_c, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="458" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:172  %tmp12 = add i16 %tmp13, %tmp14

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="459" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:208  %tmp_121_2_1_2 = sext i14 %tmp_55 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_2_1_2"/></StgValue>
</operation>

<operation id="460" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="13">
<![CDATA[
.preheader.1:211  %tmp_121_2_2 = sext i13 %tmp_56 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_2_2"/></StgValue>
</operation>

<operation id="461" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:226  %tmp20 = add i16 %tmp_121_2_1_2, %tmp_121_2_1_1

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="462" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:228  %tmp21 = add i16 %tmp_121_2_2, %tmp22

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="463" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:261  %tmp_121_3_0_2 = sext i14 %tmp_59 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_3_0_2"/></StgValue>
</operation>

<operation id="464" st_id="20" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:270  %tmp_119_3_1_1 = mul i30 %tmp_114_3_1_1_cast, -7602

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_1"/></StgValue>
</operation>

<operation id="465" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:271  %tmp_121_3_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_3_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_3_1_1"/></StgValue>
</operation>

<operation id="466" st_id="20" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:278  %tmp_119_3_1_2 = mul i28 %tmp_114_3_1_2_cast_c, -1037

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_2"/></StgValue>
</operation>

<operation id="467" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:279  %tmp_60 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %tmp_119_3_1_2, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="468" st_id="20" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:289  %tmp_119_3_2_1 = mul i29 %tmp_114_3_2_1_cast_c, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_1"/></StgValue>
</operation>

<operation id="469" st_id="20" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:297  %tmp_119_3_2_2 = mul i29 %tmp_114_3_2_2_cast_c, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_2"/></StgValue>
</operation>

<operation id="470" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:300  %tmp24 = add i16 %tmp_121_3, %tmp_121_3_0_1

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="471" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:301  %tmp25 = add i16 %tmp_121_3_1, %tmp_121_3_0_2

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="472" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:173  %buffer_6_1_2_2 = add i16 %tmp9, %tmp12

]]></Node>
<StgValue><ssdm name="buffer_6_1_2_2"/></StgValue>
</operation>

<operation id="473" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:229  %tmp19 = add i16 %tmp20, %tmp21

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="474" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:280  %tmp_121_3_1_2 = sext i14 %tmp_60 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_3_1_2"/></StgValue>
</operation>

<operation id="475" st_id="21" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:289  %tmp_119_3_2_1 = mul i29 %tmp_114_3_2_1_cast_c, 3015

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_1"/></StgValue>
</operation>

<operation id="476" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:290  %tmp_62 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_119_3_2_1, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="477" st_id="21" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:297  %tmp_119_3_2_2 = mul i29 %tmp_114_3_2_2_cast_c, -3653

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_2"/></StgValue>
</operation>

<operation id="478" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:298  %tmp_63 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_119_3_2_2, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="479" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:302  %tmp23 = add i16 %tmp24, %tmp25

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="480" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:303  %tmp27 = add i16 %tmp_121_3_1_2, %tmp_121_3_1_1

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="481" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:175  %tmp_105_1_cast = sext i11 %tmp_105_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_105_1_cast"/></StgValue>
</operation>

<operation id="482" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:176  %tmp_106_1 = zext i32 %tmp_105_1_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_106_1"/></StgValue>
</operation>

<operation id="483" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:177  %output_addr_182 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_106_1

]]></Node>
<StgValue><ssdm name="output_addr_182"/></StgValue>
</operation>

<operation id="484" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.1:178  store i16 %buffer_6_1_2_2, i16* %output_addr_182, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:230  %buffer_6_2_2_2 = add i16 %tmp16, %tmp19

]]></Node>
<StgValue><ssdm name="buffer_6_2_2_2"/></StgValue>
</operation>

<operation id="486" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:291  %tmp_121_3_2_1 = sext i15 %tmp_62 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_3_2_1"/></StgValue>
</operation>

<operation id="487" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:299  %tmp_121_3_2_2 = sext i15 %tmp_63 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_3_2_2"/></StgValue>
</operation>

<operation id="488" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:304  %tmp29 = add i16 %tmp_121_3_2_2, %tmp_121_3_2_1

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="489" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:232  %tmp_105_2_cast = sext i11 %tmp_105_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_105_2_cast"/></StgValue>
</operation>

<operation id="490" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:233  %tmp_106_2 = zext i32 %tmp_105_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_106_2"/></StgValue>
</operation>

<operation id="491" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:234  %output_addr_183 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_106_2

]]></Node>
<StgValue><ssdm name="output_addr_183"/></StgValue>
</operation>

<operation id="492" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.1:235  store i16 %buffer_6_2_2_2, i16* %output_addr_183, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="13">
<![CDATA[
.preheader.1:283  %tmp_121_3_2 = sext i13 %tmp_61 to i16

]]></Node>
<StgValue><ssdm name="tmp_121_3_2"/></StgValue>
</operation>

<operation id="494" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:305  %tmp28 = add i16 %tmp_121_3_2, %tmp29

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="495" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:306  %tmp26 = add i16 %tmp27, %tmp28

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="496" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:307  %buffer_6_3_2_2 = add i16 %tmp23, %tmp26

]]></Node>
<StgValue><ssdm name="buffer_6_3_2_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="497" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:309  %tmp_105_3_cast = sext i11 %tmp_105_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_105_3_cast"/></StgValue>
</operation>

<operation id="498" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:310  %tmp_106_3 = zext i32 %tmp_105_3_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_106_3"/></StgValue>
</operation>

<operation id="499" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:311  %output_addr_184 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_106_3

]]></Node>
<StgValue><ssdm name="output_addr_184"/></StgValue>
</operation>

<operation id="500" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.1:312  store i16 %buffer_6_3_2_2, i16* %output_addr_184, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="501" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
.preheader.1:314  br label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
