// Seed: 1841598046
module module_0 (
    output reg id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    input id_6
);
  assign id_0 = 1;
  logic id_7;
  always begin
    id_0 <= 1'b0 + 1;
  end
  type_13(
      (1), id_3, id_2
  );
endmodule
