// Seed: 2540823493
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input id_3
    , id_11,
    output id_4,
    output id_5,
    output logic id_6,
    input logic id_7,
    output id_8,
    input id_9,
    output logic id_10
);
  logic id_12;
  assign id_11 = 1;
  defparam id_13.id_14 = 1; type_26(
      id_13, 1 & id_12, id_3
  );
  always @(posedge 1) begin
    if (id_14) id_8 <= id_11;
    else id_4 <= 1;
  end
  logic id_15;
  logic id_16;
  logic id_17;
  defparam id_18.id_19 = 1;
endmodule
