// Seed: 4013009725
module module_0 #(
    parameter id_1 = 32'd60,
    parameter id_4 = 32'd94
);
  logic [7:0][-1] _id_1;
  ;
  wire id_2, id_3;
  wire _id_4[id_1 : 1];
  ;
  wire id_5[1 : id_4];
  ;
  wor [-1 : 1] id_6;
  assign id_6 = -1;
  assign module_1.id_1 = 0;
  genvar id_7;
  always disable id_8;
endmodule
module module_1 (
    output tri0 id_0,
    input  wor  id_1,
    input  tri0 id_2,
    output wand id_3,
    output wor  id_4
);
  module_0 modCall_1 ();
endmodule
