INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/CommonCore/CompArch/cx-204/lab1/Lab1/Lab1.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/CommonCore/CompArch/cx-204/lab1/Lab1/Lab1.srcs/sources_1/new/Instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/CommonCore/CompArch/cx-204/lab1/Lab1/Lab1.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/CommonCore/CompArch/cx-204/lab1/Lab1/Lab1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/CommonCore/CompArch/cx-204/lab1/Lab1/Lab1.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/CommonCore/CompArch/cx-204/lab1/Lab1/Lab1.srcs/sim_1/new/tb_Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
