|mips
clock => PC[0].CLK
clock => PC[1].CLK
clock => PC[2].CLK
clock => PC[3].CLK
clock => PC[4].CLK
clock => PC[5].CLK
clock => PC[6].CLK
clock => PC[7].CLK
clock => PC[8].CLK
clock => PC[9].CLK
clock => PC[10].CLK
clock => PC[11].CLK
clock => PC[12].CLK
clock => PC[13].CLK
clock => PC[14].CLK
clock => PC[15].CLK
clock => PC[16].CLK
clock => PC[17].CLK
clock => PC[18].CLK
clock => PC[19].CLK
clock => PC[20].CLK
clock => PC[21].CLK
clock => PC[22].CLK
clock => PC[23].CLK
clock => PC[24].CLK
clock => PC[25].CLK
clock => PC[26].CLK
clock => PC[27].CLK
clock => PC[28].CLK
clock => PC[29].CLK
clock => PC[30].CLK
clock => PC[31].CLK


|mips|instruction_block:instr_block
instruction[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
instruction[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
instruction[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
instruction[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
instruction[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
instruction[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
instruction[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
instruction[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
instruction[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
instruction[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
instruction[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
instruction[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
instruction[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
instruction[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
instruction[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
instruction[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
instruction[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
instruction[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
instruction[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
instruction[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
instruction[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
instruction[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
instruction[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
instruction[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
instruction[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
instruction[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
instruction[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
instruction[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
instruction[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
instruction[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
instruction[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
instruction[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
pc[0] => Add0.IN64
pc[0] => Mux8.IN2058
pc[0] => Mux9.IN2058
pc[0] => Mux10.IN2058
pc[0] => Mux11.IN2058
pc[0] => Mux12.IN2058
pc[0] => Mux13.IN2058
pc[0] => Mux14.IN2058
pc[0] => Mux15.IN2058
pc[0] => Add2.IN64
pc[0] => Mux24.IN2058
pc[0] => Mux25.IN2058
pc[0] => Mux26.IN2058
pc[0] => Mux27.IN2058
pc[0] => Mux28.IN2058
pc[0] => Mux29.IN2058
pc[0] => Mux30.IN2058
pc[0] => Mux31.IN2058
pc[1] => Add0.IN63
pc[1] => Add1.IN62
pc[1] => Add2.IN63
pc[1] => Mux24.IN2057
pc[1] => Mux25.IN2057
pc[1] => Mux26.IN2057
pc[1] => Mux27.IN2057
pc[1] => Mux28.IN2057
pc[1] => Mux29.IN2057
pc[1] => Mux30.IN2057
pc[1] => Mux31.IN2057
pc[2] => Add0.IN62
pc[2] => Add1.IN61
pc[2] => Add2.IN62
pc[2] => Mux24.IN2056
pc[2] => Mux25.IN2056
pc[2] => Mux26.IN2056
pc[2] => Mux27.IN2056
pc[2] => Mux28.IN2056
pc[2] => Mux29.IN2056
pc[2] => Mux30.IN2056
pc[2] => Mux31.IN2056
pc[3] => Add0.IN61
pc[3] => Add1.IN60
pc[3] => Add2.IN61
pc[3] => Mux24.IN2055
pc[3] => Mux25.IN2055
pc[3] => Mux26.IN2055
pc[3] => Mux27.IN2055
pc[3] => Mux28.IN2055
pc[3] => Mux29.IN2055
pc[3] => Mux30.IN2055
pc[3] => Mux31.IN2055
pc[4] => Add0.IN60
pc[4] => Add1.IN59
pc[4] => Add2.IN60
pc[4] => Mux24.IN2054
pc[4] => Mux25.IN2054
pc[4] => Mux26.IN2054
pc[4] => Mux27.IN2054
pc[4] => Mux28.IN2054
pc[4] => Mux29.IN2054
pc[4] => Mux30.IN2054
pc[4] => Mux31.IN2054
pc[5] => Add0.IN59
pc[5] => Add1.IN58
pc[5] => Add2.IN59
pc[5] => Mux24.IN2053
pc[5] => Mux25.IN2053
pc[5] => Mux26.IN2053
pc[5] => Mux27.IN2053
pc[5] => Mux28.IN2053
pc[5] => Mux29.IN2053
pc[5] => Mux30.IN2053
pc[5] => Mux31.IN2053
pc[6] => Add0.IN58
pc[6] => Add1.IN57
pc[6] => Add2.IN58
pc[6] => Mux24.IN2052
pc[6] => Mux25.IN2052
pc[6] => Mux26.IN2052
pc[6] => Mux27.IN2052
pc[6] => Mux28.IN2052
pc[6] => Mux29.IN2052
pc[6] => Mux30.IN2052
pc[6] => Mux31.IN2052
pc[7] => Add0.IN57
pc[7] => Add1.IN56
pc[7] => Add2.IN57
pc[7] => Mux24.IN2051
pc[7] => Mux25.IN2051
pc[7] => Mux26.IN2051
pc[7] => Mux27.IN2051
pc[7] => Mux28.IN2051
pc[7] => Mux29.IN2051
pc[7] => Mux30.IN2051
pc[7] => Mux31.IN2051
pc[8] => Add0.IN56
pc[8] => Add1.IN55
pc[8] => Add2.IN56
pc[8] => Mux24.IN2050
pc[8] => Mux25.IN2050
pc[8] => Mux26.IN2050
pc[8] => Mux27.IN2050
pc[8] => Mux28.IN2050
pc[8] => Mux29.IN2050
pc[8] => Mux30.IN2050
pc[8] => Mux31.IN2050
pc[9] => Add0.IN55
pc[9] => Add1.IN54
pc[9] => Add2.IN55
pc[9] => Mux24.IN2049
pc[9] => Mux25.IN2049
pc[9] => Mux26.IN2049
pc[9] => Mux27.IN2049
pc[9] => Mux28.IN2049
pc[9] => Mux29.IN2049
pc[9] => Mux30.IN2049
pc[9] => Mux31.IN2049
pc[10] => Add0.IN54
pc[10] => Add1.IN53
pc[10] => Add2.IN54
pc[10] => Mux24.IN2048
pc[10] => Mux25.IN2048
pc[10] => Mux26.IN2048
pc[10] => Mux27.IN2048
pc[10] => Mux28.IN2048
pc[10] => Mux29.IN2048
pc[10] => Mux30.IN2048
pc[10] => Mux31.IN2048
pc[11] => Add0.IN53
pc[11] => Add1.IN52
pc[11] => Add2.IN53
pc[12] => Add0.IN52
pc[12] => Add1.IN51
pc[12] => Add2.IN52
pc[13] => Add0.IN51
pc[13] => Add1.IN50
pc[13] => Add2.IN51
pc[14] => Add0.IN50
pc[14] => Add1.IN49
pc[14] => Add2.IN50
pc[15] => Add0.IN49
pc[15] => Add1.IN48
pc[15] => Add2.IN49
pc[16] => Add0.IN48
pc[16] => Add1.IN47
pc[16] => Add2.IN48
pc[17] => Add0.IN47
pc[17] => Add1.IN46
pc[17] => Add2.IN47
pc[18] => Add0.IN46
pc[18] => Add1.IN45
pc[18] => Add2.IN46
pc[19] => Add0.IN45
pc[19] => Add1.IN44
pc[19] => Add2.IN45
pc[20] => Add0.IN44
pc[20] => Add1.IN43
pc[20] => Add2.IN44
pc[21] => Add0.IN43
pc[21] => Add1.IN42
pc[21] => Add2.IN43
pc[22] => Add0.IN42
pc[22] => Add1.IN41
pc[22] => Add2.IN42
pc[23] => Add0.IN41
pc[23] => Add1.IN40
pc[23] => Add2.IN41
pc[24] => Add0.IN40
pc[24] => Add1.IN39
pc[24] => Add2.IN40
pc[25] => Add0.IN39
pc[25] => Add1.IN38
pc[25] => Add2.IN39
pc[26] => Add0.IN38
pc[26] => Add1.IN37
pc[26] => Add2.IN38
pc[27] => Add0.IN37
pc[27] => Add1.IN36
pc[27] => Add2.IN37
pc[28] => Add0.IN36
pc[28] => Add1.IN35
pc[28] => Add2.IN36
pc[29] => Add0.IN35
pc[29] => Add1.IN34
pc[29] => Add2.IN35
pc[30] => Add0.IN34
pc[30] => Add1.IN33
pc[30] => Add2.IN34
pc[31] => Add0.IN33
pc[31] => Add1.IN32
pc[31] => Add2.IN33


|mips|control_unit:cu
regDst <= or1.DB_MAX_OUTPUT_PORT_TYPE
branch <= or2.DB_MAX_OUTPUT_PORT_TYPE
memRead <= or3.DB_MAX_OUTPUT_PORT_TYPE
memWrite <= or4.DB_MAX_OUTPUT_PORT_TYPE
ALUop[0] <= or5.DB_MAX_OUTPUT_PORT_TYPE
ALUop[1] <= or6.DB_MAX_OUTPUT_PORT_TYPE
ALUop[2] <= or7.DB_MAX_OUTPUT_PORT_TYPE
ALUsrc <= or8.DB_MAX_OUTPUT_PORT_TYPE
regWrite <= or9.DB_MAX_OUTPUT_PORT_TYPE
jump <= or10.DB_MAX_OUTPUT_PORT_TYPE
byteOperations <= or11.DB_MAX_OUTPUT_PORT_TYPE
move <= or12.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => and3.IN0
opcode[0] => and5.IN0
opcode[0] => and8.IN0
opcode[0] => and9.IN0
opcode[0] => and10.IN0
opcode[0] => and11.IN0
opcode[0] => and12.IN0
opcode[0] => and14.IN0
opcode[0] => and1.IN0
opcode[0] => and2.IN0
opcode[0] => and4.IN0
opcode[0] => and6.IN0
opcode[0] => and7.IN0
opcode[0] => and13.IN0
opcode[0] => and15.IN0
opcode[1] => and2.IN1
opcode[1] => and3.IN1
opcode[1] => and10.IN1
opcode[1] => and11.IN1
opcode[1] => and12.IN1
opcode[1] => and1.IN1
opcode[1] => and4.IN1
opcode[1] => and5.IN1
opcode[1] => and6.IN1
opcode[1] => and7.IN1
opcode[1] => and8.IN1
opcode[1] => and9.IN1
opcode[1] => and13.IN1
opcode[1] => and14.IN1
opcode[1] => and15.IN1
opcode[2] => and4.IN2
opcode[2] => and5.IN2
opcode[2] => and10.IN2
opcode[2] => and12.IN2
opcode[2] => and1.IN2
opcode[2] => and2.IN2
opcode[2] => and3.IN2
opcode[2] => and6.IN2
opcode[2] => and7.IN2
opcode[2] => and8.IN2
opcode[2] => and9.IN2
opcode[2] => and11.IN2
opcode[2] => and13.IN2
opcode[2] => and14.IN2
opcode[2] => and15.IN2
opcode[3] => and6.IN3
opcode[3] => and8.IN3
opcode[3] => and13.IN3
opcode[3] => and14.IN3
opcode[3] => and1.IN3
opcode[3] => and2.IN3
opcode[3] => and3.IN3
opcode[3] => and4.IN3
opcode[3] => and5.IN3
opcode[3] => and7.IN3
opcode[3] => and9.IN3
opcode[3] => and10.IN3
opcode[3] => and11.IN3
opcode[3] => and12.IN3
opcode[3] => and15.IN3
opcode[4] => and7.IN4
opcode[4] => and9.IN4
opcode[4] => and13.IN4
opcode[4] => and14.IN4
opcode[4] => and1.IN4
opcode[4] => and2.IN4
opcode[4] => and3.IN4
opcode[4] => and4.IN4
opcode[4] => and5.IN4
opcode[4] => and6.IN4
opcode[4] => and8.IN4
opcode[4] => and10.IN4
opcode[4] => and11.IN4
opcode[4] => and12.IN4
opcode[4] => and15.IN4
opcode[5] => and11.IN5
opcode[5] => and12.IN5
opcode[5] => and13.IN5
opcode[5] => and14.IN5
opcode[5] => and15.IN5
opcode[5] => and1.IN5
opcode[5] => and2.IN5
opcode[5] => and3.IN5
opcode[5] => and4.IN5
opcode[5] => and5.IN5
opcode[5] => and6.IN5
opcode[5] => and7.IN5
opcode[5] => and8.IN5
opcode[5] => and9.IN5
opcode[5] => and10.IN5


|mips|mux2x1_5bit:mux1
in0[0] => and_out0[0].IN0
in0[1] => and_out0[1].IN0
in0[2] => and_out0[2].IN0
in0[3] => and_out0[3].IN0
in0[4] => and_out0[4].IN0
in1[0] => and_out1[0].IN0
in1[1] => and_out1[1].IN0
in1[2] => and_out1[2].IN0
in1[3] => and_out1[3].IN0
in1[4] => and_out1[4].IN0
sel => and_out1[0].IN1
sel => and_out1[1].IN1
sel => and_out1[2].IN1
sel => and_out1[3].IN1
sel => and_out1[4].IN1
sel => and_out0[0].IN1
sel => and_out0[1].IN1
sel => and_out0[2].IN1
sel => and_out0[3].IN1
sel => and_out0[4].IN1
out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE


|mips|register_block:uut
read_data1[0] <= registers.DATAOUT
read_data1[1] <= registers.DATAOUT1
read_data1[2] <= registers.DATAOUT2
read_data1[3] <= registers.DATAOUT3
read_data1[4] <= registers.DATAOUT4
read_data1[5] <= registers.DATAOUT5
read_data1[6] <= registers.DATAOUT6
read_data1[7] <= registers.DATAOUT7
read_data1[8] <= registers.DATAOUT8
read_data1[9] <= registers.DATAOUT9
read_data1[10] <= registers.DATAOUT10
read_data1[11] <= registers.DATAOUT11
read_data1[12] <= registers.DATAOUT12
read_data1[13] <= registers.DATAOUT13
read_data1[14] <= registers.DATAOUT14
read_data1[15] <= registers.DATAOUT15
read_data1[16] <= registers.DATAOUT16
read_data1[17] <= registers.DATAOUT17
read_data1[18] <= registers.DATAOUT18
read_data1[19] <= registers.DATAOUT19
read_data1[20] <= registers.DATAOUT20
read_data1[21] <= registers.DATAOUT21
read_data1[22] <= registers.DATAOUT22
read_data1[23] <= registers.DATAOUT23
read_data1[24] <= registers.DATAOUT24
read_data1[25] <= registers.DATAOUT25
read_data1[26] <= registers.DATAOUT26
read_data1[27] <= registers.DATAOUT27
read_data1[28] <= registers.DATAOUT28
read_data1[29] <= registers.DATAOUT29
read_data1[30] <= registers.DATAOUT30
read_data1[31] <= registers.DATAOUT31
read_data2[0] <= registers.PORTBDATAOUT
read_data2[1] <= registers.PORTBDATAOUT1
read_data2[2] <= registers.PORTBDATAOUT2
read_data2[3] <= registers.PORTBDATAOUT3
read_data2[4] <= registers.PORTBDATAOUT4
read_data2[5] <= registers.PORTBDATAOUT5
read_data2[6] <= registers.PORTBDATAOUT6
read_data2[7] <= registers.PORTBDATAOUT7
read_data2[8] <= registers.PORTBDATAOUT8
read_data2[9] <= registers.PORTBDATAOUT9
read_data2[10] <= registers.PORTBDATAOUT10
read_data2[11] <= registers.PORTBDATAOUT11
read_data2[12] <= registers.PORTBDATAOUT12
read_data2[13] <= registers.PORTBDATAOUT13
read_data2[14] <= registers.PORTBDATAOUT14
read_data2[15] <= registers.PORTBDATAOUT15
read_data2[16] <= registers.PORTBDATAOUT16
read_data2[17] <= registers.PORTBDATAOUT17
read_data2[18] <= registers.PORTBDATAOUT18
read_data2[19] <= registers.PORTBDATAOUT19
read_data2[20] <= registers.PORTBDATAOUT20
read_data2[21] <= registers.PORTBDATAOUT21
read_data2[22] <= registers.PORTBDATAOUT22
read_data2[23] <= registers.PORTBDATAOUT23
read_data2[24] <= registers.PORTBDATAOUT24
read_data2[25] <= registers.PORTBDATAOUT25
read_data2[26] <= registers.PORTBDATAOUT26
read_data2[27] <= registers.PORTBDATAOUT27
read_data2[28] <= registers.PORTBDATAOUT28
read_data2[29] <= registers.PORTBDATAOUT29
read_data2[30] <= registers.PORTBDATAOUT30
read_data2[31] <= registers.PORTBDATAOUT31
byteOperations => registers.we_a.DATAB
write_data[0] => registers.DATAIN
write_data[1] => registers.DATAIN1
write_data[2] => registers.DATAIN2
write_data[3] => registers.DATAIN3
write_data[4] => registers.DATAIN4
write_data[5] => registers.DATAIN5
write_data[6] => registers.DATAIN6
write_data[7] => registers.DATAIN7
write_data[8] => registers.DATAIN8
write_data[9] => registers.DATAIN9
write_data[10] => registers.DATAIN10
write_data[11] => registers.DATAIN11
write_data[12] => registers.DATAIN12
write_data[13] => registers.DATAIN13
write_data[14] => registers.DATAIN14
write_data[15] => registers.DATAIN15
write_data[16] => registers.DATAIN16
write_data[17] => registers.DATAIN17
write_data[18] => registers.DATAIN18
write_data[19] => registers.DATAIN19
write_data[20] => registers.DATAIN20
write_data[21] => registers.DATAIN21
write_data[22] => registers.DATAIN22
write_data[23] => registers.DATAIN23
write_data[24] => registers.DATAIN24
write_data[25] => registers.DATAIN25
write_data[26] => registers.DATAIN26
write_data[27] => registers.DATAIN27
write_data[28] => registers.DATAIN28
write_data[29] => registers.DATAIN29
write_data[30] => registers.DATAIN30
write_data[31] => registers.DATAIN31
read_reg1[0] => registers.RADDR
read_reg1[1] => registers.RADDR1
read_reg1[2] => registers.RADDR2
read_reg1[3] => registers.RADDR3
read_reg1[4] => registers.RADDR4
read_reg2[0] => registers.PORTBRADDR
read_reg2[1] => registers.PORTBRADDR1
read_reg2[2] => registers.PORTBRADDR2
read_reg2[3] => registers.PORTBRADDR3
read_reg2[4] => registers.PORTBRADDR4
write_reg[0] => registers.WADDR
write_reg[1] => registers.WADDR1
write_reg[2] => registers.WADDR2
write_reg[3] => registers.WADDR3
write_reg[4] => registers.WADDR4
regWrite => registers.we_a.OUTPUTSELECT


|mips|sign_extend:sgn_ext
sign_ext_imm[0] <= direct_connect[0].buf1.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[1] <= direct_connect[1].buf1.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[2] <= direct_connect[2].buf1.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[3] <= direct_connect[3].buf1.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[4] <= direct_connect[4].buf1.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[5] <= direct_connect[5].buf1.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[6] <= direct_connect[6].buf1.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[7] <= direct_connect[7].buf1.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[8] <= direct_connect[8].buf1.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[9] <= direct_connect[9].buf1.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[10] <= direct_connect[10].buf1.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[11] <= direct_connect[11].buf1.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[12] <= direct_connect[12].buf1.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[13] <= direct_connect[13].buf1.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[14] <= direct_connect[14].buf1.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[15] <= direct_connect[15].buf1.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[16] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[17] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[18] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[19] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[20] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[21] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[22] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[23] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[24] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[25] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[26] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[27] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[28] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[29] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[30] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[31] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
imm[0] => direct_connect[0].buf1.DATAIN
imm[1] => direct_connect[1].buf1.DATAIN
imm[2] => direct_connect[2].buf1.DATAIN
imm[3] => direct_connect[3].buf1.DATAIN
imm[4] => direct_connect[4].buf1.DATAIN
imm[5] => direct_connect[5].buf1.DATAIN
imm[6] => direct_connect[6].buf1.DATAIN
imm[7] => direct_connect[7].buf1.DATAIN
imm[8] => direct_connect[8].buf1.DATAIN
imm[9] => direct_connect[9].buf1.DATAIN
imm[10] => direct_connect[10].buf1.DATAIN
imm[11] => direct_connect[11].buf1.DATAIN
imm[12] => direct_connect[12].buf1.DATAIN
imm[13] => direct_connect[13].buf1.DATAIN
imm[14] => direct_connect[14].buf1.DATAIN
imm[15] => direct_connect[15].buf1.DATAIN
imm[15] => sign_ext_imm[16].DATAIN
imm[15] => sign_ext_imm[17].DATAIN
imm[15] => sign_ext_imm[18].DATAIN
imm[15] => sign_ext_imm[19].DATAIN
imm[15] => sign_ext_imm[20].DATAIN
imm[15] => sign_ext_imm[21].DATAIN
imm[15] => sign_ext_imm[22].DATAIN
imm[15] => sign_ext_imm[23].DATAIN
imm[15] => sign_ext_imm[24].DATAIN
imm[15] => sign_ext_imm[25].DATAIN
imm[15] => sign_ext_imm[26].DATAIN
imm[15] => sign_ext_imm[27].DATAIN
imm[15] => sign_ext_imm[28].DATAIN
imm[15] => sign_ext_imm[29].DATAIN
imm[15] => sign_ext_imm[30].DATAIN
imm[15] => sign_ext_imm[31].DATAIN


|mips|adder:adder1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
cin => cin.IN1
sum[0] <= adder_16bits:adder_1.port3
sum[1] <= adder_16bits:adder_1.port3
sum[2] <= adder_16bits:adder_1.port3
sum[3] <= adder_16bits:adder_1.port3
sum[4] <= adder_16bits:adder_1.port3
sum[5] <= adder_16bits:adder_1.port3
sum[6] <= adder_16bits:adder_1.port3
sum[7] <= adder_16bits:adder_1.port3
sum[8] <= adder_16bits:adder_1.port3
sum[9] <= adder_16bits:adder_1.port3
sum[10] <= adder_16bits:adder_1.port3
sum[11] <= adder_16bits:adder_1.port3
sum[12] <= adder_16bits:adder_1.port3
sum[13] <= adder_16bits:adder_1.port3
sum[14] <= adder_16bits:adder_1.port3
sum[15] <= adder_16bits:adder_1.port3
sum[16] <= adder_16bits:adder_2.port3
sum[17] <= adder_16bits:adder_2.port3
sum[18] <= adder_16bits:adder_2.port3
sum[19] <= adder_16bits:adder_2.port3
sum[20] <= adder_16bits:adder_2.port3
sum[21] <= adder_16bits:adder_2.port3
sum[22] <= adder_16bits:adder_2.port3
sum[23] <= adder_16bits:adder_2.port3
sum[24] <= adder_16bits:adder_2.port3
sum[25] <= adder_16bits:adder_2.port3
sum[26] <= adder_16bits:adder_2.port3
sum[27] <= adder_16bits:adder_2.port3
sum[28] <= adder_16bits:adder_2.port3
sum[29] <= adder_16bits:adder_2.port3
sum[30] <= adder_16bits:adder_2.port3
sum[31] <= adder_16bits:adder_2.port3
cout <= adder_16bits:adder_2.port4


|mips|adder:adder1|adder_16bits:adder_1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= adder_4bits:adder1.sum
sum[1] <= adder_4bits:adder1.sum
sum[2] <= adder_4bits:adder1.sum
sum[3] <= adder_4bits:adder1.sum
sum[4] <= adder_4bits:adder2.sum
sum[5] <= adder_4bits:adder2.sum
sum[6] <= adder_4bits:adder2.sum
sum[7] <= adder_4bits:adder2.sum
sum[8] <= adder_4bits:adder3.sum
sum[9] <= adder_4bits:adder3.sum
sum[10] <= adder_4bits:adder3.sum
sum[11] <= adder_4bits:adder3.sum
sum[12] <= adder_4bits:adder4.sum
sum[13] <= adder_4bits:adder4.sum
sum[14] <= adder_4bits:adder4.sum
sum[15] <= adder_4bits:adder4.sum
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= adder_4bits:adder1.sum
sum[1] <= adder_4bits:adder1.sum
sum[2] <= adder_4bits:adder1.sum
sum[3] <= adder_4bits:adder1.sum
sum[4] <= adder_4bits:adder2.sum
sum[5] <= adder_4bits:adder2.sum
sum[6] <= adder_4bits:adder2.sum
sum[7] <= adder_4bits:adder2.sum
sum[8] <= adder_4bits:adder3.sum
sum[9] <= adder_4bits:adder3.sum
sum[10] <= adder_4bits:adder3.sum
sum[11] <= adder_4bits:adder3.sum
sum[12] <= adder_4bits:adder4.sum
sum[13] <= adder_4bits:adder4.sum
sum[14] <= adder_4bits:adder4.sum
sum[15] <= adder_4bits:adder4.sum
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|shift_left_2:shft_lft
shifted_address[0] <= <GND>
shifted_address[1] <= <GND>
shifted_address[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shifted_address[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shifted_address[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shifted_address[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shifted_address[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shifted_address[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shifted_address[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shifted_address[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shifted_address[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shifted_address[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shifted_address[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shifted_address[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shifted_address[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shifted_address[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shifted_address[16] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shifted_address[17] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shifted_address[18] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shifted_address[19] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shifted_address[20] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shifted_address[21] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shifted_address[22] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shifted_address[23] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shifted_address[24] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shifted_address[25] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shifted_address[26] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shifted_address[27] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shifted_address[28] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shifted_address[29] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shifted_address[30] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shifted_address[31] <= comb.DB_MAX_OUTPUT_PORT_TYPE
address[0] => comb.DATAIN
address[1] => comb.DATAIN
address[2] => comb.DATAIN
address[3] => comb.DATAIN
address[4] => comb.DATAIN
address[5] => comb.DATAIN
address[6] => comb.DATAIN
address[7] => comb.DATAIN
address[8] => comb.DATAIN
address[9] => comb.DATAIN
address[10] => comb.DATAIN
address[11] => comb.DATAIN
address[12] => comb.DATAIN
address[13] => comb.DATAIN
address[14] => comb.DATAIN
address[15] => comb.DATAIN
address[16] => comb.DATAIN
address[17] => comb.DATAIN
address[18] => comb.DATAIN
address[19] => comb.DATAIN
address[20] => comb.DATAIN
address[21] => comb.DATAIN
address[22] => comb.DATAIN
address[23] => comb.DATAIN
address[24] => comb.DATAIN
address[25] => comb.DATAIN
address[26] => comb.DATAIN
address[27] => comb.DATAIN
address[28] => comb.DATAIN
address[29] => comb.DATAIN
address[30] => ~NO_FANOUT~
address[31] => ~NO_FANOUT~


|mips|adder:adder_shft_left_pc
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
cin => cin.IN1
sum[0] <= adder_16bits:adder_1.port3
sum[1] <= adder_16bits:adder_1.port3
sum[2] <= adder_16bits:adder_1.port3
sum[3] <= adder_16bits:adder_1.port3
sum[4] <= adder_16bits:adder_1.port3
sum[5] <= adder_16bits:adder_1.port3
sum[6] <= adder_16bits:adder_1.port3
sum[7] <= adder_16bits:adder_1.port3
sum[8] <= adder_16bits:adder_1.port3
sum[9] <= adder_16bits:adder_1.port3
sum[10] <= adder_16bits:adder_1.port3
sum[11] <= adder_16bits:adder_1.port3
sum[12] <= adder_16bits:adder_1.port3
sum[13] <= adder_16bits:adder_1.port3
sum[14] <= adder_16bits:adder_1.port3
sum[15] <= adder_16bits:adder_1.port3
sum[16] <= adder_16bits:adder_2.port3
sum[17] <= adder_16bits:adder_2.port3
sum[18] <= adder_16bits:adder_2.port3
sum[19] <= adder_16bits:adder_2.port3
sum[20] <= adder_16bits:adder_2.port3
sum[21] <= adder_16bits:adder_2.port3
sum[22] <= adder_16bits:adder_2.port3
sum[23] <= adder_16bits:adder_2.port3
sum[24] <= adder_16bits:adder_2.port3
sum[25] <= adder_16bits:adder_2.port3
sum[26] <= adder_16bits:adder_2.port3
sum[27] <= adder_16bits:adder_2.port3
sum[28] <= adder_16bits:adder_2.port3
sum[29] <= adder_16bits:adder_2.port3
sum[30] <= adder_16bits:adder_2.port3
sum[31] <= adder_16bits:adder_2.port3
cout <= adder_16bits:adder_2.port4


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= adder_4bits:adder1.sum
sum[1] <= adder_4bits:adder1.sum
sum[2] <= adder_4bits:adder1.sum
sum[3] <= adder_4bits:adder1.sum
sum[4] <= adder_4bits:adder2.sum
sum[5] <= adder_4bits:adder2.sum
sum[6] <= adder_4bits:adder2.sum
sum[7] <= adder_4bits:adder2.sum
sum[8] <= adder_4bits:adder3.sum
sum[9] <= adder_4bits:adder3.sum
sum[10] <= adder_4bits:adder3.sum
sum[11] <= adder_4bits:adder3.sum
sum[12] <= adder_4bits:adder4.sum
sum[13] <= adder_4bits:adder4.sum
sum[14] <= adder_4bits:adder4.sum
sum[15] <= adder_4bits:adder4.sum
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder1|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder1|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder2|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder2|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder2|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder2|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder2|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder2|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder3|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder3|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder3|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder3|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder3|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder3|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder4|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder4|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder4|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder4|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder4|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_1|adder_4bits:adder4|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= adder_4bits:adder1.sum
sum[1] <= adder_4bits:adder1.sum
sum[2] <= adder_4bits:adder1.sum
sum[3] <= adder_4bits:adder1.sum
sum[4] <= adder_4bits:adder2.sum
sum[5] <= adder_4bits:adder2.sum
sum[6] <= adder_4bits:adder2.sum
sum[7] <= adder_4bits:adder2.sum
sum[8] <= adder_4bits:adder3.sum
sum[9] <= adder_4bits:adder3.sum
sum[10] <= adder_4bits:adder3.sum
sum[11] <= adder_4bits:adder3.sum
sum[12] <= adder_4bits:adder4.sum
sum[13] <= adder_4bits:adder4.sum
sum[14] <= adder_4bits:adder4.sum
sum[15] <= adder_4bits:adder4.sum
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder1|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder1|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder2|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder2|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder2|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder2|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder2|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder2|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder3|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder3|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder3|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder3|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder3|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder3|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder4|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder4|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder4|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder4|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder4|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|adder:adder_shft_left_pc|adder_16bits:adder_2|adder_4bits:adder4|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|mux2x1_32bit:mux4
in0[0] => mux_out0[0].IN0
in0[1] => mux_out0[1].IN0
in0[2] => mux_out0[2].IN0
in0[3] => mux_out0[3].IN0
in0[4] => mux_out0[4].IN0
in0[5] => mux_out0[5].IN0
in0[6] => mux_out0[6].IN0
in0[7] => mux_out0[7].IN0
in0[8] => mux_out0[8].IN0
in0[9] => mux_out0[9].IN0
in0[10] => mux_out0[10].IN0
in0[11] => mux_out0[11].IN0
in0[12] => mux_out0[12].IN0
in0[13] => mux_out0[13].IN0
in0[14] => mux_out0[14].IN0
in0[15] => mux_out0[15].IN0
in0[16] => mux_out0[16].IN0
in0[17] => mux_out0[17].IN0
in0[18] => mux_out0[18].IN0
in0[19] => mux_out0[19].IN0
in0[20] => mux_out0[20].IN0
in0[21] => mux_out0[21].IN0
in0[22] => mux_out0[22].IN0
in0[23] => mux_out0[23].IN0
in0[24] => mux_out0[24].IN0
in0[25] => mux_out0[25].IN0
in0[26] => mux_out0[26].IN0
in0[27] => mux_out0[27].IN0
in0[28] => mux_out0[28].IN0
in0[29] => mux_out0[29].IN0
in0[30] => mux_out0[30].IN0
in0[31] => mux_out0[31].IN0
in1[0] => mux_out1[0].IN0
in1[1] => mux_out1[1].IN0
in1[2] => mux_out1[2].IN0
in1[3] => mux_out1[3].IN0
in1[4] => mux_out1[4].IN0
in1[5] => mux_out1[5].IN0
in1[6] => mux_out1[6].IN0
in1[7] => mux_out1[7].IN0
in1[8] => mux_out1[8].IN0
in1[9] => mux_out1[9].IN0
in1[10] => mux_out1[10].IN0
in1[11] => mux_out1[11].IN0
in1[12] => mux_out1[12].IN0
in1[13] => mux_out1[13].IN0
in1[14] => mux_out1[14].IN0
in1[15] => mux_out1[15].IN0
in1[16] => mux_out1[16].IN0
in1[17] => mux_out1[17].IN0
in1[18] => mux_out1[18].IN0
in1[19] => mux_out1[19].IN0
in1[20] => mux_out1[20].IN0
in1[21] => mux_out1[21].IN0
in1[22] => mux_out1[22].IN0
in1[23] => mux_out1[23].IN0
in1[24] => mux_out1[24].IN0
in1[25] => mux_out1[25].IN0
in1[26] => mux_out1[26].IN0
in1[27] => mux_out1[27].IN0
in1[28] => mux_out1[28].IN0
in1[29] => mux_out1[29].IN0
in1[30] => mux_out1[30].IN0
in1[31] => mux_out1[31].IN0
sel => mux_out1[0].IN1
sel => mux_out1[1].IN1
sel => mux_out1[2].IN1
sel => mux_out1[3].IN1
sel => mux_out1[4].IN1
sel => mux_out1[5].IN1
sel => mux_out1[6].IN1
sel => mux_out1[7].IN1
sel => mux_out1[8].IN1
sel => mux_out1[9].IN1
sel => mux_out1[10].IN1
sel => mux_out1[11].IN1
sel => mux_out1[12].IN1
sel => mux_out1[13].IN1
sel => mux_out1[14].IN1
sel => mux_out1[15].IN1
sel => mux_out1[16].IN1
sel => mux_out1[17].IN1
sel => mux_out1[18].IN1
sel => mux_out1[19].IN1
sel => mux_out1[20].IN1
sel => mux_out1[21].IN1
sel => mux_out1[22].IN1
sel => mux_out1[23].IN1
sel => mux_out1[24].IN1
sel => mux_out1[25].IN1
sel => mux_out1[26].IN1
sel => mux_out1[27].IN1
sel => mux_out1[28].IN1
sel => mux_out1[29].IN1
sel => mux_out1[30].IN1
sel => mux_out1[31].IN1
sel => mux_out0[0].IN1
sel => mux_out0[1].IN1
sel => mux_out0[2].IN1
sel => mux_out0[3].IN1
sel => mux_out0[4].IN1
sel => mux_out0[5].IN1
sel => mux_out0[6].IN1
sel => mux_out0[7].IN1
sel => mux_out0[8].IN1
sel => mux_out0[9].IN1
sel => mux_out0[10].IN1
sel => mux_out0[11].IN1
sel => mux_out0[12].IN1
sel => mux_out0[13].IN1
sel => mux_out0[14].IN1
sel => mux_out0[15].IN1
sel => mux_out0[16].IN1
sel => mux_out0[17].IN1
sel => mux_out0[18].IN1
sel => mux_out0[19].IN1
sel => mux_out0[20].IN1
sel => mux_out0[21].IN1
sel => mux_out0[22].IN1
sel => mux_out0[23].IN1
sel => mux_out0[24].IN1
sel => mux_out0[25].IN1
sel => mux_out0[26].IN1
sel => mux_out0[27].IN1
sel => mux_out0[28].IN1
sel => mux_out0[29].IN1
sel => mux_out0[30].IN1
sel => mux_out0[31].IN1
out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= comb.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux2x1_32bit:mux2
in0[0] => mux_out0[0].IN0
in0[1] => mux_out0[1].IN0
in0[2] => mux_out0[2].IN0
in0[3] => mux_out0[3].IN0
in0[4] => mux_out0[4].IN0
in0[5] => mux_out0[5].IN0
in0[6] => mux_out0[6].IN0
in0[7] => mux_out0[7].IN0
in0[8] => mux_out0[8].IN0
in0[9] => mux_out0[9].IN0
in0[10] => mux_out0[10].IN0
in0[11] => mux_out0[11].IN0
in0[12] => mux_out0[12].IN0
in0[13] => mux_out0[13].IN0
in0[14] => mux_out0[14].IN0
in0[15] => mux_out0[15].IN0
in0[16] => mux_out0[16].IN0
in0[17] => mux_out0[17].IN0
in0[18] => mux_out0[18].IN0
in0[19] => mux_out0[19].IN0
in0[20] => mux_out0[20].IN0
in0[21] => mux_out0[21].IN0
in0[22] => mux_out0[22].IN0
in0[23] => mux_out0[23].IN0
in0[24] => mux_out0[24].IN0
in0[25] => mux_out0[25].IN0
in0[26] => mux_out0[26].IN0
in0[27] => mux_out0[27].IN0
in0[28] => mux_out0[28].IN0
in0[29] => mux_out0[29].IN0
in0[30] => mux_out0[30].IN0
in0[31] => mux_out0[31].IN0
in1[0] => mux_out1[0].IN0
in1[1] => mux_out1[1].IN0
in1[2] => mux_out1[2].IN0
in1[3] => mux_out1[3].IN0
in1[4] => mux_out1[4].IN0
in1[5] => mux_out1[5].IN0
in1[6] => mux_out1[6].IN0
in1[7] => mux_out1[7].IN0
in1[8] => mux_out1[8].IN0
in1[9] => mux_out1[9].IN0
in1[10] => mux_out1[10].IN0
in1[11] => mux_out1[11].IN0
in1[12] => mux_out1[12].IN0
in1[13] => mux_out1[13].IN0
in1[14] => mux_out1[14].IN0
in1[15] => mux_out1[15].IN0
in1[16] => mux_out1[16].IN0
in1[17] => mux_out1[17].IN0
in1[18] => mux_out1[18].IN0
in1[19] => mux_out1[19].IN0
in1[20] => mux_out1[20].IN0
in1[21] => mux_out1[21].IN0
in1[22] => mux_out1[22].IN0
in1[23] => mux_out1[23].IN0
in1[24] => mux_out1[24].IN0
in1[25] => mux_out1[25].IN0
in1[26] => mux_out1[26].IN0
in1[27] => mux_out1[27].IN0
in1[28] => mux_out1[28].IN0
in1[29] => mux_out1[29].IN0
in1[30] => mux_out1[30].IN0
in1[31] => mux_out1[31].IN0
sel => mux_out1[0].IN1
sel => mux_out1[1].IN1
sel => mux_out1[2].IN1
sel => mux_out1[3].IN1
sel => mux_out1[4].IN1
sel => mux_out1[5].IN1
sel => mux_out1[6].IN1
sel => mux_out1[7].IN1
sel => mux_out1[8].IN1
sel => mux_out1[9].IN1
sel => mux_out1[10].IN1
sel => mux_out1[11].IN1
sel => mux_out1[12].IN1
sel => mux_out1[13].IN1
sel => mux_out1[14].IN1
sel => mux_out1[15].IN1
sel => mux_out1[16].IN1
sel => mux_out1[17].IN1
sel => mux_out1[18].IN1
sel => mux_out1[19].IN1
sel => mux_out1[20].IN1
sel => mux_out1[21].IN1
sel => mux_out1[22].IN1
sel => mux_out1[23].IN1
sel => mux_out1[24].IN1
sel => mux_out1[25].IN1
sel => mux_out1[26].IN1
sel => mux_out1[27].IN1
sel => mux_out1[28].IN1
sel => mux_out1[29].IN1
sel => mux_out1[30].IN1
sel => mux_out1[31].IN1
sel => mux_out0[0].IN1
sel => mux_out0[1].IN1
sel => mux_out0[2].IN1
sel => mux_out0[3].IN1
sel => mux_out0[4].IN1
sel => mux_out0[5].IN1
sel => mux_out0[6].IN1
sel => mux_out0[7].IN1
sel => mux_out0[8].IN1
sel => mux_out0[9].IN1
sel => mux_out0[10].IN1
sel => mux_out0[11].IN1
sel => mux_out0[12].IN1
sel => mux_out0[13].IN1
sel => mux_out0[14].IN1
sel => mux_out0[15].IN1
sel => mux_out0[16].IN1
sel => mux_out0[17].IN1
sel => mux_out0[18].IN1
sel => mux_out0[19].IN1
sel => mux_out0[20].IN1
sel => mux_out0[21].IN1
sel => mux_out0[22].IN1
sel => mux_out0[23].IN1
sel => mux_out0[24].IN1
sel => mux_out0[25].IN1
sel => mux_out0[26].IN1
sel => mux_out0[27].IN1
sel => mux_out0[28].IN1
sel => mux_out0[29].IN1
sel => mux_out0[30].IN1
sel => mux_out0[31].IN1
out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= comb.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu_control:alu_cntrl
alu_ctr[0] <= or3.DB_MAX_OUTPUT_PORT_TYPE
alu_ctr[1] <= or4.DB_MAX_OUTPUT_PORT_TYPE
alu_ctr[2] <= or5.DB_MAX_OUTPUT_PORT_TYPE
function_code[0] => and1.IN0
function_code[0] => xor1.IN0
function_code[1] => xor1.IN1
function_code[1] => and8.IN1
function_code[2] => and1.IN1
function_code[3] => ~NO_FANOUT~
function_code[4] => ~NO_FANOUT~
function_code[5] => ~NO_FANOUT~
ALUop[0] => and2.IN0
ALUop[0] => and3.IN1
ALUop[1] => and2.IN1
ALUop[1] => and5.IN1
ALUop[2] => and2.IN2
ALUop[2] => and7.IN1


|mips|alu:alu1
alu_result[0] <= mux8to1:mux.result
alu_result[1] <= mux8to1:mux.result
alu_result[2] <= mux8to1:mux.result
alu_result[3] <= mux8to1:mux.result
alu_result[4] <= mux8to1:mux.result
alu_result[5] <= mux8to1:mux.result
alu_result[6] <= mux8to1:mux.result
alu_result[7] <= mux8to1:mux.result
alu_result[8] <= mux8to1:mux.result
alu_result[9] <= mux8to1:mux.result
alu_result[10] <= mux8to1:mux.result
alu_result[11] <= mux8to1:mux.result
alu_result[12] <= mux8to1:mux.result
alu_result[13] <= mux8to1:mux.result
alu_result[14] <= mux8to1:mux.result
alu_result[15] <= mux8to1:mux.result
alu_result[16] <= mux8to1:mux.result
alu_result[17] <= mux8to1:mux.result
alu_result[18] <= mux8to1:mux.result
alu_result[19] <= mux8to1:mux.result
alu_result[20] <= mux8to1:mux.result
alu_result[21] <= mux8to1:mux.result
alu_result[22] <= mux8to1:mux.result
alu_result[23] <= mux8to1:mux.result
alu_result[24] <= mux8to1:mux.result
alu_result[25] <= mux8to1:mux.result
alu_result[26] <= mux8to1:mux.result
alu_result[27] <= mux8to1:mux.result
alu_result[28] <= mux8to1:mux.result
alu_result[29] <= mux8to1:mux.result
alu_result[30] <= mux8to1:mux.result
alu_result[31] <= mux8to1:mux.result
zero_bit <= zero_gate1.DB_MAX_OUTPUT_PORT_TYPE
alu_src1[0] => alu_src1[0].IN6
alu_src1[1] => alu_src1[1].IN6
alu_src1[2] => alu_src1[2].IN6
alu_src1[3] => alu_src1[3].IN6
alu_src1[4] => alu_src1[4].IN6
alu_src1[5] => alu_src1[5].IN6
alu_src1[6] => alu_src1[6].IN6
alu_src1[7] => alu_src1[7].IN6
alu_src1[8] => alu_src1[8].IN6
alu_src1[9] => alu_src1[9].IN6
alu_src1[10] => alu_src1[10].IN6
alu_src1[11] => alu_src1[11].IN6
alu_src1[12] => alu_src1[12].IN6
alu_src1[13] => alu_src1[13].IN6
alu_src1[14] => alu_src1[14].IN6
alu_src1[15] => alu_src1[15].IN6
alu_src1[16] => alu_src1[16].IN6
alu_src1[17] => alu_src1[17].IN6
alu_src1[18] => alu_src1[18].IN6
alu_src1[19] => alu_src1[19].IN6
alu_src1[20] => alu_src1[20].IN6
alu_src1[21] => alu_src1[21].IN6
alu_src1[22] => alu_src1[22].IN6
alu_src1[23] => alu_src1[23].IN6
alu_src1[24] => alu_src1[24].IN6
alu_src1[25] => alu_src1[25].IN6
alu_src1[26] => alu_src1[26].IN6
alu_src1[27] => alu_src1[27].IN6
alu_src1[28] => alu_src1[28].IN6
alu_src1[29] => alu_src1[29].IN6
alu_src1[30] => alu_src1[30].IN6
alu_src1[31] => alu_src1[31].IN6
alu_src2[0] => alu_src2[0].IN6
alu_src2[1] => alu_src2[1].IN6
alu_src2[2] => alu_src2[2].IN6
alu_src2[3] => alu_src2[3].IN6
alu_src2[4] => alu_src2[4].IN6
alu_src2[5] => alu_src2[5].IN6
alu_src2[6] => alu_src2[6].IN6
alu_src2[7] => alu_src2[7].IN6
alu_src2[8] => alu_src2[8].IN6
alu_src2[9] => alu_src2[9].IN6
alu_src2[10] => alu_src2[10].IN6
alu_src2[11] => alu_src2[11].IN6
alu_src2[12] => alu_src2[12].IN6
alu_src2[13] => alu_src2[13].IN6
alu_src2[14] => alu_src2[14].IN6
alu_src2[15] => alu_src2[15].IN6
alu_src2[16] => alu_src2[16].IN6
alu_src2[17] => alu_src2[17].IN6
alu_src2[18] => alu_src2[18].IN6
alu_src2[19] => alu_src2[19].IN6
alu_src2[20] => alu_src2[20].IN6
alu_src2[21] => alu_src2[21].IN6
alu_src2[22] => alu_src2[22].IN6
alu_src2[23] => alu_src2[23].IN6
alu_src2[24] => alu_src2[24].IN6
alu_src2[25] => alu_src2[25].IN6
alu_src2[26] => alu_src2[26].IN6
alu_src2[27] => alu_src2[27].IN6
alu_src2[28] => alu_src2[28].IN6
alu_src2[29] => alu_src2[29].IN6
alu_src2[30] => alu_src2[30].IN6
alu_src2[31] => alu_src2[31].IN6
alu_ctr[0] => alu_ctr[0].IN1
alu_ctr[1] => alu_ctr[1].IN1
alu_ctr[2] => alu_ctr[2].IN1


|mips|alu:alu1|and_32bits:alu_and
result[0] <= and_4bits:and4_8.port0
result[1] <= and_4bits:and4_8.port0
result[2] <= and_4bits:and4_8.port0
result[3] <= and_4bits:and4_8.port0
result[4] <= and_4bits:and4_7.port0
result[5] <= and_4bits:and4_7.port0
result[6] <= and_4bits:and4_7.port0
result[7] <= and_4bits:and4_7.port0
result[8] <= and_4bits:and4_6.port0
result[9] <= and_4bits:and4_6.port0
result[10] <= and_4bits:and4_6.port0
result[11] <= and_4bits:and4_6.port0
result[12] <= and_4bits:and4_5.port0
result[13] <= and_4bits:and4_5.port0
result[14] <= and_4bits:and4_5.port0
result[15] <= and_4bits:and4_5.port0
result[16] <= and_4bits:and4_4.port0
result[17] <= and_4bits:and4_4.port0
result[18] <= and_4bits:and4_4.port0
result[19] <= and_4bits:and4_4.port0
result[20] <= and_4bits:and4_3.port0
result[21] <= and_4bits:and4_3.port0
result[22] <= and_4bits:and4_3.port0
result[23] <= and_4bits:and4_3.port0
result[24] <= and_4bits:and4_2.port0
result[25] <= and_4bits:and4_2.port0
result[26] <= and_4bits:and4_2.port0
result[27] <= and_4bits:and4_2.port0
result[28] <= and_4bits:and4_1.port0
result[29] <= and_4bits:and4_1.port0
result[30] <= and_4bits:and4_1.port0
result[31] <= and_4bits:and4_1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|alu:alu1|and_32bits:alu_and|and_4bits:and4_1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|and_32bits:alu_and|and_4bits:and4_2
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|and_32bits:alu_and|and_4bits:and4_3
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|and_32bits:alu_and|and_4bits:and4_4
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|and_32bits:alu_and|and_4bits:and4_5
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|and_32bits:alu_and|and_4bits:and4_6
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|and_32bits:alu_and|and_4bits:and4_7
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|and_32bits:alu_and|and_4bits:and4_8
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|or_32bits:alu_or
result[0] <= or_4bits:or4_8.port0
result[1] <= or_4bits:or4_8.port0
result[2] <= or_4bits:or4_8.port0
result[3] <= or_4bits:or4_8.port0
result[4] <= or_4bits:or4_7.port0
result[5] <= or_4bits:or4_7.port0
result[6] <= or_4bits:or4_7.port0
result[7] <= or_4bits:or4_7.port0
result[8] <= or_4bits:or4_6.port0
result[9] <= or_4bits:or4_6.port0
result[10] <= or_4bits:or4_6.port0
result[11] <= or_4bits:or4_6.port0
result[12] <= or_4bits:or4_5.port0
result[13] <= or_4bits:or4_5.port0
result[14] <= or_4bits:or4_5.port0
result[15] <= or_4bits:or4_5.port0
result[16] <= or_4bits:or4_4.port0
result[17] <= or_4bits:or4_4.port0
result[18] <= or_4bits:or4_4.port0
result[19] <= or_4bits:or4_4.port0
result[20] <= or_4bits:or4_3.port0
result[21] <= or_4bits:or4_3.port0
result[22] <= or_4bits:or4_3.port0
result[23] <= or_4bits:or4_3.port0
result[24] <= or_4bits:or4_2.port0
result[25] <= or_4bits:or4_2.port0
result[26] <= or_4bits:or4_2.port0
result[27] <= or_4bits:or4_2.port0
result[28] <= or_4bits:or4_1.port0
result[29] <= or_4bits:or4_1.port0
result[30] <= or_4bits:or4_1.port0
result[31] <= or_4bits:or4_1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|alu:alu1|or_32bits:alu_or|or_4bits:or4_1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|or_32bits:alu_or|or_4bits:or4_2
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|or_32bits:alu_or|or_4bits:or4_3
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|or_32bits:alu_or|or_4bits:or4_4
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|or_32bits:alu_or|or_4bits:or4_5
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|or_32bits:alu_or|or_4bits:or4_6
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|or_32bits:alu_or|or_4bits:or4_7
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|or_32bits:alu_or|or_4bits:or4_8
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|xor_32bits:alu_xor
result[0] <= xor_4bits:xor4_8.port0
result[1] <= xor_4bits:xor4_8.port0
result[2] <= xor_4bits:xor4_8.port0
result[3] <= xor_4bits:xor4_8.port0
result[4] <= xor_4bits:xor4_7.port0
result[5] <= xor_4bits:xor4_7.port0
result[6] <= xor_4bits:xor4_7.port0
result[7] <= xor_4bits:xor4_7.port0
result[8] <= xor_4bits:xor4_6.port0
result[9] <= xor_4bits:xor4_6.port0
result[10] <= xor_4bits:xor4_6.port0
result[11] <= xor_4bits:xor4_6.port0
result[12] <= xor_4bits:xor4_5.port0
result[13] <= xor_4bits:xor4_5.port0
result[14] <= xor_4bits:xor4_5.port0
result[15] <= xor_4bits:xor4_5.port0
result[16] <= xor_4bits:xor4_4.port0
result[17] <= xor_4bits:xor4_4.port0
result[18] <= xor_4bits:xor4_4.port0
result[19] <= xor_4bits:xor4_4.port0
result[20] <= xor_4bits:xor4_3.port0
result[21] <= xor_4bits:xor4_3.port0
result[22] <= xor_4bits:xor4_3.port0
result[23] <= xor_4bits:xor4_3.port0
result[24] <= xor_4bits:xor4_2.port0
result[25] <= xor_4bits:xor4_2.port0
result[26] <= xor_4bits:xor4_2.port0
result[27] <= xor_4bits:xor4_2.port0
result[28] <= xor_4bits:xor4_1.port0
result[29] <= xor_4bits:xor4_1.port0
result[30] <= xor_4bits:xor4_1.port0
result[31] <= xor_4bits:xor4_1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_2
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_2|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_2|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_2|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_2|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_3
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_3|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_3|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_3|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_3|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_4
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_4|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_4|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_4|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_4|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_5
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_5|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_5|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_5|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_5|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_6
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_6|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_6|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_6|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_6|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_7
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_7|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_7|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_7|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_7|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_8
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_8|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_8|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_8|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|xor_32bits:alu_xor|xor_4bits:xor4_8|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|nor_32bits:alu_nor
result[0] <= nor_4bits:nor4_8.port0
result[1] <= nor_4bits:nor4_8.port0
result[2] <= nor_4bits:nor4_8.port0
result[3] <= nor_4bits:nor4_8.port0
result[4] <= nor_4bits:nor4_7.port0
result[5] <= nor_4bits:nor4_7.port0
result[6] <= nor_4bits:nor4_7.port0
result[7] <= nor_4bits:nor4_7.port0
result[8] <= nor_4bits:nor4_6.port0
result[9] <= nor_4bits:nor4_6.port0
result[10] <= nor_4bits:nor4_6.port0
result[11] <= nor_4bits:nor4_6.port0
result[12] <= nor_4bits:nor4_5.port0
result[13] <= nor_4bits:nor4_5.port0
result[14] <= nor_4bits:nor4_5.port0
result[15] <= nor_4bits:nor4_5.port0
result[16] <= nor_4bits:nor4_4.port0
result[17] <= nor_4bits:nor4_4.port0
result[18] <= nor_4bits:nor4_4.port0
result[19] <= nor_4bits:nor4_4.port0
result[20] <= nor_4bits:nor4_3.port0
result[21] <= nor_4bits:nor4_3.port0
result[22] <= nor_4bits:nor4_3.port0
result[23] <= nor_4bits:nor4_3.port0
result[24] <= nor_4bits:nor4_2.port0
result[25] <= nor_4bits:nor4_2.port0
result[26] <= nor_4bits:nor4_2.port0
result[27] <= nor_4bits:nor4_2.port0
result[28] <= nor_4bits:nor4_1.port0
result[29] <= nor_4bits:nor4_1.port0
result[30] <= nor_4bits:nor4_1.port0
result[31] <= nor_4bits:nor4_1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|mips|alu:alu1|nor_32bits:alu_nor|nor_4bits:nor4_1
result[0] <= nor4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= nor3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= nor2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= nor1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => nor4.IN0
in1[1] => nor3.IN0
in1[2] => nor2.IN0
in1[3] => nor1.IN0
in2[0] => nor4.IN1
in2[1] => nor3.IN1
in2[2] => nor2.IN1
in2[3] => nor1.IN1


|mips|alu:alu1|nor_32bits:alu_nor|nor_4bits:nor4_2
result[0] <= nor4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= nor3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= nor2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= nor1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => nor4.IN0
in1[1] => nor3.IN0
in1[2] => nor2.IN0
in1[3] => nor1.IN0
in2[0] => nor4.IN1
in2[1] => nor3.IN1
in2[2] => nor2.IN1
in2[3] => nor1.IN1


|mips|alu:alu1|nor_32bits:alu_nor|nor_4bits:nor4_3
result[0] <= nor4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= nor3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= nor2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= nor1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => nor4.IN0
in1[1] => nor3.IN0
in1[2] => nor2.IN0
in1[3] => nor1.IN0
in2[0] => nor4.IN1
in2[1] => nor3.IN1
in2[2] => nor2.IN1
in2[3] => nor1.IN1


|mips|alu:alu1|nor_32bits:alu_nor|nor_4bits:nor4_4
result[0] <= nor4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= nor3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= nor2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= nor1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => nor4.IN0
in1[1] => nor3.IN0
in1[2] => nor2.IN0
in1[3] => nor1.IN0
in2[0] => nor4.IN1
in2[1] => nor3.IN1
in2[2] => nor2.IN1
in2[3] => nor1.IN1


|mips|alu:alu1|nor_32bits:alu_nor|nor_4bits:nor4_5
result[0] <= nor4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= nor3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= nor2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= nor1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => nor4.IN0
in1[1] => nor3.IN0
in1[2] => nor2.IN0
in1[3] => nor1.IN0
in2[0] => nor4.IN1
in2[1] => nor3.IN1
in2[2] => nor2.IN1
in2[3] => nor1.IN1


|mips|alu:alu1|nor_32bits:alu_nor|nor_4bits:nor4_6
result[0] <= nor4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= nor3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= nor2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= nor1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => nor4.IN0
in1[1] => nor3.IN0
in1[2] => nor2.IN0
in1[3] => nor1.IN0
in2[0] => nor4.IN1
in2[1] => nor3.IN1
in2[2] => nor2.IN1
in2[3] => nor1.IN1


|mips|alu:alu1|nor_32bits:alu_nor|nor_4bits:nor4_7
result[0] <= nor4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= nor3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= nor2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= nor1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => nor4.IN0
in1[1] => nor3.IN0
in1[2] => nor2.IN0
in1[3] => nor1.IN0
in2[0] => nor4.IN1
in2[1] => nor3.IN1
in2[2] => nor2.IN1
in2[3] => nor1.IN1


|mips|alu:alu1|nor_32bits:alu_nor|nor_4bits:nor4_8
result[0] <= nor4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= nor3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= nor2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= nor1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => nor4.IN0
in1[1] => nor3.IN0
in1[2] => nor2.IN0
in1[3] => nor1.IN0
in2[0] => nor4.IN1
in2[1] => nor3.IN1
in2[2] => nor2.IN1
in2[3] => nor1.IN1


|mips|alu:alu1|less_than:alu_lt
res <= sub:sub1.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
out[0] <= adder:adder1.port3
out[1] <= adder:adder1.port3
out[2] <= adder:adder1.port3
out[3] <= adder:adder1.port3
out[4] <= adder:adder1.port3
out[5] <= adder:adder1.port3
out[6] <= adder:adder1.port3
out[7] <= adder:adder1.port3
out[8] <= adder:adder1.port3
out[9] <= adder:adder1.port3
out[10] <= adder:adder1.port3
out[11] <= adder:adder1.port3
out[12] <= adder:adder1.port3
out[13] <= adder:adder1.port3
out[14] <= adder:adder1.port3
out[15] <= adder:adder1.port3
out[16] <= adder:adder1.port3
out[17] <= adder:adder1.port3
out[18] <= adder:adder1.port3
out[19] <= adder:adder1.port3
out[20] <= adder:adder1.port3
out[21] <= adder:adder1.port3
out[22] <= adder:adder1.port3
out[23] <= adder:adder1.port3
out[24] <= adder:adder1.port3
out[25] <= adder:adder1.port3
out[26] <= adder:adder1.port3
out[27] <= adder:adder1.port3
out[28] <= adder:adder1.port3
out[29] <= adder:adder1.port3
out[30] <= adder:adder1.port3
out[31] <= adder:adder1.port3
cout <= adder:adder1.port4


|mips|alu:alu1|less_than:alu_lt|sub:sub1|not_32bits:not1
out[0] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= a[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= a[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= a[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= a[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= a[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= a[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= a[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= a[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= a[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= a[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= a[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= a[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= a[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= a[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= a[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= a[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= a[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= a[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
a[0] => out[0].DATAIN
a[1] => out[1].DATAIN
a[2] => out[2].DATAIN
a[3] => out[3].DATAIN
a[4] => out[4].DATAIN
a[5] => out[5].DATAIN
a[6] => out[6].DATAIN
a[7] => out[7].DATAIN
a[8] => out[8].DATAIN
a[9] => out[9].DATAIN
a[10] => out[10].DATAIN
a[11] => out[11].DATAIN
a[12] => out[12].DATAIN
a[13] => out[13].DATAIN
a[14] => out[14].DATAIN
a[15] => out[15].DATAIN
a[16] => out[16].DATAIN
a[17] => out[17].DATAIN
a[18] => out[18].DATAIN
a[19] => out[19].DATAIN
a[20] => out[20].DATAIN
a[21] => out[21].DATAIN
a[22] => out[22].DATAIN
a[23] => out[23].DATAIN
a[24] => out[24].DATAIN
a[25] => out[25].DATAIN
a[26] => out[26].DATAIN
a[27] => out[27].DATAIN
a[28] => out[28].DATAIN
a[29] => out[29].DATAIN
a[30] => out[30].DATAIN
a[31] => out[31].DATAIN


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
cin => cin.IN1
sum[0] <= adder_16bits:adder_1.port3
sum[1] <= adder_16bits:adder_1.port3
sum[2] <= adder_16bits:adder_1.port3
sum[3] <= adder_16bits:adder_1.port3
sum[4] <= adder_16bits:adder_1.port3
sum[5] <= adder_16bits:adder_1.port3
sum[6] <= adder_16bits:adder_1.port3
sum[7] <= adder_16bits:adder_1.port3
sum[8] <= adder_16bits:adder_1.port3
sum[9] <= adder_16bits:adder_1.port3
sum[10] <= adder_16bits:adder_1.port3
sum[11] <= adder_16bits:adder_1.port3
sum[12] <= adder_16bits:adder_1.port3
sum[13] <= adder_16bits:adder_1.port3
sum[14] <= adder_16bits:adder_1.port3
sum[15] <= adder_16bits:adder_1.port3
sum[16] <= adder_16bits:adder_2.port3
sum[17] <= adder_16bits:adder_2.port3
sum[18] <= adder_16bits:adder_2.port3
sum[19] <= adder_16bits:adder_2.port3
sum[20] <= adder_16bits:adder_2.port3
sum[21] <= adder_16bits:adder_2.port3
sum[22] <= adder_16bits:adder_2.port3
sum[23] <= adder_16bits:adder_2.port3
sum[24] <= adder_16bits:adder_2.port3
sum[25] <= adder_16bits:adder_2.port3
sum[26] <= adder_16bits:adder_2.port3
sum[27] <= adder_16bits:adder_2.port3
sum[28] <= adder_16bits:adder_2.port3
sum[29] <= adder_16bits:adder_2.port3
sum[30] <= adder_16bits:adder_2.port3
sum[31] <= adder_16bits:adder_2.port3
cout <= adder_16bits:adder_2.port4


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= adder_4bits:adder1.sum
sum[1] <= adder_4bits:adder1.sum
sum[2] <= adder_4bits:adder1.sum
sum[3] <= adder_4bits:adder1.sum
sum[4] <= adder_4bits:adder2.sum
sum[5] <= adder_4bits:adder2.sum
sum[6] <= adder_4bits:adder2.sum
sum[7] <= adder_4bits:adder2.sum
sum[8] <= adder_4bits:adder3.sum
sum[9] <= adder_4bits:adder3.sum
sum[10] <= adder_4bits:adder3.sum
sum[11] <= adder_4bits:adder3.sum
sum[12] <= adder_4bits:adder4.sum
sum[13] <= adder_4bits:adder4.sum
sum[14] <= adder_4bits:adder4.sum
sum[15] <= adder_4bits:adder4.sum
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= adder_4bits:adder1.sum
sum[1] <= adder_4bits:adder1.sum
sum[2] <= adder_4bits:adder1.sum
sum[3] <= adder_4bits:adder1.sum
sum[4] <= adder_4bits:adder2.sum
sum[5] <= adder_4bits:adder2.sum
sum[6] <= adder_4bits:adder2.sum
sum[7] <= adder_4bits:adder2.sum
sum[8] <= adder_4bits:adder3.sum
sum[9] <= adder_4bits:adder3.sum
sum[10] <= adder_4bits:adder3.sum
sum[11] <= adder_4bits:adder3.sum
sum[12] <= adder_4bits:adder4.sum
sum[13] <= adder_4bits:adder4.sum
sum[14] <= adder_4bits:adder4.sum
sum[15] <= adder_4bits:adder4.sum
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|less_than:alu_lt|sub:sub1|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
cin => cin.IN1
sum[0] <= adder_16bits:adder_1.port3
sum[1] <= adder_16bits:adder_1.port3
sum[2] <= adder_16bits:adder_1.port3
sum[3] <= adder_16bits:adder_1.port3
sum[4] <= adder_16bits:adder_1.port3
sum[5] <= adder_16bits:adder_1.port3
sum[6] <= adder_16bits:adder_1.port3
sum[7] <= adder_16bits:adder_1.port3
sum[8] <= adder_16bits:adder_1.port3
sum[9] <= adder_16bits:adder_1.port3
sum[10] <= adder_16bits:adder_1.port3
sum[11] <= adder_16bits:adder_1.port3
sum[12] <= adder_16bits:adder_1.port3
sum[13] <= adder_16bits:adder_1.port3
sum[14] <= adder_16bits:adder_1.port3
sum[15] <= adder_16bits:adder_1.port3
sum[16] <= adder_16bits:adder_2.port3
sum[17] <= adder_16bits:adder_2.port3
sum[18] <= adder_16bits:adder_2.port3
sum[19] <= adder_16bits:adder_2.port3
sum[20] <= adder_16bits:adder_2.port3
sum[21] <= adder_16bits:adder_2.port3
sum[22] <= adder_16bits:adder_2.port3
sum[23] <= adder_16bits:adder_2.port3
sum[24] <= adder_16bits:adder_2.port3
sum[25] <= adder_16bits:adder_2.port3
sum[26] <= adder_16bits:adder_2.port3
sum[27] <= adder_16bits:adder_2.port3
sum[28] <= adder_16bits:adder_2.port3
sum[29] <= adder_16bits:adder_2.port3
sum[30] <= adder_16bits:adder_2.port3
sum[31] <= adder_16bits:adder_2.port3
cout <= adder_16bits:adder_2.port4


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= adder_4bits:adder1.sum
sum[1] <= adder_4bits:adder1.sum
sum[2] <= adder_4bits:adder1.sum
sum[3] <= adder_4bits:adder1.sum
sum[4] <= adder_4bits:adder2.sum
sum[5] <= adder_4bits:adder2.sum
sum[6] <= adder_4bits:adder2.sum
sum[7] <= adder_4bits:adder2.sum
sum[8] <= adder_4bits:adder3.sum
sum[9] <= adder_4bits:adder3.sum
sum[10] <= adder_4bits:adder3.sum
sum[11] <= adder_4bits:adder3.sum
sum[12] <= adder_4bits:adder4.sum
sum[13] <= adder_4bits:adder4.sum
sum[14] <= adder_4bits:adder4.sum
sum[15] <= adder_4bits:adder4.sum
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder1|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder1|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder2|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder2|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder2|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder2|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder2|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder2|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder3|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder3|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder3|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder3|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder3|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder3|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder4|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder4|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder4|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder4|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder4|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_1|adder_4bits:adder4|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= adder_4bits:adder1.sum
sum[1] <= adder_4bits:adder1.sum
sum[2] <= adder_4bits:adder1.sum
sum[3] <= adder_4bits:adder1.sum
sum[4] <= adder_4bits:adder2.sum
sum[5] <= adder_4bits:adder2.sum
sum[6] <= adder_4bits:adder2.sum
sum[7] <= adder_4bits:adder2.sum
sum[8] <= adder_4bits:adder3.sum
sum[9] <= adder_4bits:adder3.sum
sum[10] <= adder_4bits:adder3.sum
sum[11] <= adder_4bits:adder3.sum
sum[12] <= adder_4bits:adder4.sum
sum[13] <= adder_4bits:adder4.sum
sum[14] <= adder_4bits:adder4.sum
sum[15] <= adder_4bits:adder4.sum
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder1|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder1|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder2|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder2|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder2|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder2|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder2|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder2|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder3|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder3|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder3|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder3|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder3|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder3|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder4|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder4|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder4|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder4|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder4|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|adder:alu_adder|adder_16bits:adder_2|adder_4bits:adder4|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
out[0] <= adder:adder1.port3
out[1] <= adder:adder1.port3
out[2] <= adder:adder1.port3
out[3] <= adder:adder1.port3
out[4] <= adder:adder1.port3
out[5] <= adder:adder1.port3
out[6] <= adder:adder1.port3
out[7] <= adder:adder1.port3
out[8] <= adder:adder1.port3
out[9] <= adder:adder1.port3
out[10] <= adder:adder1.port3
out[11] <= adder:adder1.port3
out[12] <= adder:adder1.port3
out[13] <= adder:adder1.port3
out[14] <= adder:adder1.port3
out[15] <= adder:adder1.port3
out[16] <= adder:adder1.port3
out[17] <= adder:adder1.port3
out[18] <= adder:adder1.port3
out[19] <= adder:adder1.port3
out[20] <= adder:adder1.port3
out[21] <= adder:adder1.port3
out[22] <= adder:adder1.port3
out[23] <= adder:adder1.port3
out[24] <= adder:adder1.port3
out[25] <= adder:adder1.port3
out[26] <= adder:adder1.port3
out[27] <= adder:adder1.port3
out[28] <= adder:adder1.port3
out[29] <= adder:adder1.port3
out[30] <= adder:adder1.port3
out[31] <= adder:adder1.port3
cout <= adder:adder1.port4


|mips|alu:alu1|sub:alu_sub|not_32bits:not1
out[0] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= a[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= a[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= a[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= a[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= a[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= a[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= a[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= a[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= a[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= a[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= a[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= a[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= a[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= a[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= a[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= a[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= a[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= a[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
a[0] => out[0].DATAIN
a[1] => out[1].DATAIN
a[2] => out[2].DATAIN
a[3] => out[3].DATAIN
a[4] => out[4].DATAIN
a[5] => out[5].DATAIN
a[6] => out[6].DATAIN
a[7] => out[7].DATAIN
a[8] => out[8].DATAIN
a[9] => out[9].DATAIN
a[10] => out[10].DATAIN
a[11] => out[11].DATAIN
a[12] => out[12].DATAIN
a[13] => out[13].DATAIN
a[14] => out[14].DATAIN
a[15] => out[15].DATAIN
a[16] => out[16].DATAIN
a[17] => out[17].DATAIN
a[18] => out[18].DATAIN
a[19] => out[19].DATAIN
a[20] => out[20].DATAIN
a[21] => out[21].DATAIN
a[22] => out[22].DATAIN
a[23] => out[23].DATAIN
a[24] => out[24].DATAIN
a[25] => out[25].DATAIN
a[26] => out[26].DATAIN
a[27] => out[27].DATAIN
a[28] => out[28].DATAIN
a[29] => out[29].DATAIN
a[30] => out[30].DATAIN
a[31] => out[31].DATAIN


|mips|alu:alu1|sub:alu_sub|adder:adder1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
cin => cin.IN1
sum[0] <= adder_16bits:adder_1.port3
sum[1] <= adder_16bits:adder_1.port3
sum[2] <= adder_16bits:adder_1.port3
sum[3] <= adder_16bits:adder_1.port3
sum[4] <= adder_16bits:adder_1.port3
sum[5] <= adder_16bits:adder_1.port3
sum[6] <= adder_16bits:adder_1.port3
sum[7] <= adder_16bits:adder_1.port3
sum[8] <= adder_16bits:adder_1.port3
sum[9] <= adder_16bits:adder_1.port3
sum[10] <= adder_16bits:adder_1.port3
sum[11] <= adder_16bits:adder_1.port3
sum[12] <= adder_16bits:adder_1.port3
sum[13] <= adder_16bits:adder_1.port3
sum[14] <= adder_16bits:adder_1.port3
sum[15] <= adder_16bits:adder_1.port3
sum[16] <= adder_16bits:adder_2.port3
sum[17] <= adder_16bits:adder_2.port3
sum[18] <= adder_16bits:adder_2.port3
sum[19] <= adder_16bits:adder_2.port3
sum[20] <= adder_16bits:adder_2.port3
sum[21] <= adder_16bits:adder_2.port3
sum[22] <= adder_16bits:adder_2.port3
sum[23] <= adder_16bits:adder_2.port3
sum[24] <= adder_16bits:adder_2.port3
sum[25] <= adder_16bits:adder_2.port3
sum[26] <= adder_16bits:adder_2.port3
sum[27] <= adder_16bits:adder_2.port3
sum[28] <= adder_16bits:adder_2.port3
sum[29] <= adder_16bits:adder_2.port3
sum[30] <= adder_16bits:adder_2.port3
sum[31] <= adder_16bits:adder_2.port3
cout <= adder_16bits:adder_2.port4


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= adder_4bits:adder1.sum
sum[1] <= adder_4bits:adder1.sum
sum[2] <= adder_4bits:adder1.sum
sum[3] <= adder_4bits:adder1.sum
sum[4] <= adder_4bits:adder2.sum
sum[5] <= adder_4bits:adder2.sum
sum[6] <= adder_4bits:adder2.sum
sum[7] <= adder_4bits:adder2.sum
sum[8] <= adder_4bits:adder3.sum
sum[9] <= adder_4bits:adder3.sum
sum[10] <= adder_4bits:adder3.sum
sum[11] <= adder_4bits:adder3.sum
sum[12] <= adder_4bits:adder4.sum
sum[13] <= adder_4bits:adder4.sum
sum[14] <= adder_4bits:adder4.sum
sum[15] <= adder_4bits:adder4.sum
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder2|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder3|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_1|adder_4bits:adder4|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
cin => cin.IN1
sum[0] <= adder_4bits:adder1.sum
sum[1] <= adder_4bits:adder1.sum
sum[2] <= adder_4bits:adder1.sum
sum[3] <= adder_4bits:adder1.sum
sum[4] <= adder_4bits:adder2.sum
sum[5] <= adder_4bits:adder2.sum
sum[6] <= adder_4bits:adder2.sum
sum[7] <= adder_4bits:adder2.sum
sum[8] <= adder_4bits:adder3.sum
sum[9] <= adder_4bits:adder3.sum
sum[10] <= adder_4bits:adder3.sum
sum[11] <= adder_4bits:adder3.sum
sum[12] <= adder_4bits:adder4.sum
sum[13] <= adder_4bits:adder4.sum
sum[14] <= adder_4bits:adder4.sum
sum[15] <= adder_4bits:adder4.sum
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder2|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder3|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
cin => cin.IN1
sum[0] <= my_xor:xor1.port0
sum[1] <= my_xor:xor2.port0
sum[2] <= my_xor:xor3.port0
sum[3] <= my_xor:xor4.port0
cout <= and4.DB_MAX_OUTPUT_PORT_TYPE
P <= and5.DB_MAX_OUTPUT_PORT_TYPE
G <= or11.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4|xor_4bits:xor_4bits1
result[0] <= my_xor:xor4.port0
result[1] <= my_xor:xor3.port0
result[2] <= my_xor:xor2.port0
result[3] <= my_xor:xor1.port0
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4|xor_4bits:xor_4bits1|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4|and_4bits:and_4bits1
result[0] <= and4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => and4.IN0
in1[1] => and3.IN0
in1[2] => and2.IN0
in1[3] => and1.IN0
in2[0] => and4.IN1
in2[1] => and3.IN1
in2[2] => and2.IN1
in2[3] => and1.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4|my_xor:xor1
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4|my_xor:xor2
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4|my_xor:xor3
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|sub:alu_sub|adder:adder1|adder_16bits:adder_2|adder_4bits:adder4|my_xor:xor4
result <= a4.DB_MAX_OUTPUT_PORT_TYPE
a => a1.IN0
a => a2.IN1
b => a1.IN1
b => a3.IN1


|mips|alu:alu1|mux8to1:mux
result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
in0[0] => Mux31.IN0
in0[1] => Mux30.IN0
in0[2] => Mux29.IN0
in0[3] => Mux28.IN0
in0[4] => Mux27.IN0
in0[5] => Mux26.IN0
in0[6] => Mux25.IN0
in0[7] => Mux24.IN0
in0[8] => Mux23.IN0
in0[9] => Mux22.IN0
in0[10] => Mux21.IN0
in0[11] => Mux20.IN0
in0[12] => Mux19.IN0
in0[13] => Mux18.IN0
in0[14] => Mux17.IN0
in0[15] => Mux16.IN0
in0[16] => Mux15.IN0
in0[17] => Mux14.IN0
in0[18] => Mux13.IN0
in0[19] => Mux12.IN0
in0[20] => Mux11.IN0
in0[21] => Mux10.IN0
in0[22] => Mux9.IN0
in0[23] => Mux8.IN0
in0[24] => Mux7.IN0
in0[25] => Mux6.IN0
in0[26] => Mux5.IN0
in0[27] => Mux4.IN0
in0[28] => Mux3.IN0
in0[29] => Mux2.IN0
in0[30] => Mux1.IN0
in0[31] => Mux0.IN0
in1[0] => Mux31.IN1
in1[1] => Mux30.IN1
in1[2] => Mux29.IN1
in1[3] => Mux28.IN1
in1[4] => Mux27.IN1
in1[5] => Mux26.IN1
in1[6] => Mux25.IN1
in1[7] => Mux24.IN1
in1[8] => Mux23.IN1
in1[9] => Mux22.IN1
in1[10] => Mux21.IN1
in1[11] => Mux20.IN1
in1[12] => Mux19.IN1
in1[13] => Mux18.IN1
in1[14] => Mux17.IN1
in1[15] => Mux16.IN1
in1[16] => Mux15.IN1
in1[17] => Mux14.IN1
in1[18] => Mux13.IN1
in1[19] => Mux12.IN1
in1[20] => Mux11.IN1
in1[21] => Mux10.IN1
in1[22] => Mux9.IN1
in1[23] => Mux8.IN1
in1[24] => Mux7.IN1
in1[25] => Mux6.IN1
in1[26] => Mux5.IN1
in1[27] => Mux4.IN1
in1[28] => Mux3.IN1
in1[29] => Mux2.IN1
in1[30] => Mux1.IN1
in1[31] => Mux0.IN1
in2[0] => Mux31.IN2
in2[1] => Mux30.IN2
in2[2] => Mux29.IN2
in2[3] => Mux28.IN2
in2[4] => Mux27.IN2
in2[5] => Mux26.IN2
in2[6] => Mux25.IN2
in2[7] => Mux24.IN2
in2[8] => Mux23.IN2
in2[9] => Mux22.IN2
in2[10] => Mux21.IN2
in2[11] => Mux20.IN2
in2[12] => Mux19.IN2
in2[13] => Mux18.IN2
in2[14] => Mux17.IN2
in2[15] => Mux16.IN2
in2[16] => Mux15.IN2
in2[17] => Mux14.IN2
in2[18] => Mux13.IN2
in2[19] => Mux12.IN2
in2[20] => Mux11.IN2
in2[21] => Mux10.IN2
in2[22] => Mux9.IN2
in2[23] => Mux8.IN2
in2[24] => Mux7.IN2
in2[25] => Mux6.IN2
in2[26] => Mux5.IN2
in2[27] => Mux4.IN2
in2[28] => Mux3.IN2
in2[29] => Mux2.IN2
in2[30] => Mux1.IN2
in2[31] => Mux0.IN2
in3[0] => Mux31.IN3
in3[1] => Mux30.IN3
in3[2] => Mux29.IN3
in3[3] => Mux28.IN3
in3[4] => Mux27.IN3
in3[5] => Mux26.IN3
in3[6] => Mux25.IN3
in3[7] => Mux24.IN3
in3[8] => Mux23.IN3
in3[9] => Mux22.IN3
in3[10] => Mux21.IN3
in3[11] => Mux20.IN3
in3[12] => Mux19.IN3
in3[13] => Mux18.IN3
in3[14] => Mux17.IN3
in3[15] => Mux16.IN3
in3[16] => Mux15.IN3
in3[17] => Mux14.IN3
in3[18] => Mux13.IN3
in3[19] => Mux12.IN3
in3[20] => Mux11.IN3
in3[21] => Mux10.IN3
in3[22] => Mux9.IN3
in3[23] => Mux8.IN3
in3[24] => Mux7.IN3
in3[25] => Mux6.IN3
in3[26] => Mux5.IN3
in3[27] => Mux4.IN3
in3[28] => Mux3.IN3
in3[29] => Mux2.IN3
in3[30] => Mux1.IN3
in3[31] => Mux0.IN3
in4[0] => Mux31.IN4
in4[1] => Mux30.IN4
in4[2] => Mux29.IN4
in4[3] => Mux28.IN4
in4[4] => Mux27.IN4
in4[5] => Mux26.IN4
in4[6] => Mux25.IN4
in4[7] => Mux24.IN4
in4[8] => Mux23.IN4
in4[9] => Mux22.IN4
in4[10] => Mux21.IN4
in4[11] => Mux20.IN4
in4[12] => Mux19.IN4
in4[13] => Mux18.IN4
in4[14] => Mux17.IN4
in4[15] => Mux16.IN4
in4[16] => Mux15.IN4
in4[17] => Mux14.IN4
in4[18] => Mux13.IN4
in4[19] => Mux12.IN4
in4[20] => Mux11.IN4
in4[21] => Mux10.IN4
in4[22] => Mux9.IN4
in4[23] => Mux8.IN4
in4[24] => Mux7.IN4
in4[25] => Mux6.IN4
in4[26] => Mux5.IN4
in4[27] => Mux4.IN4
in4[28] => Mux3.IN4
in4[29] => Mux2.IN4
in4[30] => Mux1.IN4
in4[31] => Mux0.IN4
in5[0] => Mux31.IN5
in5[1] => Mux30.IN5
in5[2] => Mux29.IN5
in5[3] => Mux28.IN5
in5[4] => Mux27.IN5
in5[5] => Mux26.IN5
in5[6] => Mux25.IN5
in5[7] => Mux24.IN5
in5[8] => Mux23.IN5
in5[9] => Mux22.IN5
in5[10] => Mux21.IN5
in5[11] => Mux20.IN5
in5[12] => Mux19.IN5
in5[13] => Mux18.IN5
in5[14] => Mux17.IN5
in5[15] => Mux16.IN5
in5[16] => Mux15.IN5
in5[17] => Mux14.IN5
in5[18] => Mux13.IN5
in5[19] => Mux12.IN5
in5[20] => Mux11.IN5
in5[21] => Mux10.IN5
in5[22] => Mux9.IN5
in5[23] => Mux8.IN5
in5[24] => Mux7.IN5
in5[25] => Mux6.IN5
in5[26] => Mux5.IN5
in5[27] => Mux4.IN5
in5[28] => Mux3.IN5
in5[29] => Mux2.IN5
in5[30] => Mux1.IN5
in5[31] => Mux0.IN5
in6[0] => Mux31.IN6
in6[1] => Mux30.IN6
in6[2] => Mux29.IN6
in6[3] => Mux28.IN6
in6[4] => Mux27.IN6
in6[5] => Mux26.IN6
in6[6] => Mux25.IN6
in6[7] => Mux24.IN6
in6[8] => Mux23.IN6
in6[9] => Mux22.IN6
in6[10] => Mux21.IN6
in6[11] => Mux20.IN6
in6[12] => Mux19.IN6
in6[13] => Mux18.IN6
in6[14] => Mux17.IN6
in6[15] => Mux16.IN6
in6[16] => Mux15.IN6
in6[17] => Mux14.IN6
in6[18] => Mux13.IN6
in6[19] => Mux12.IN6
in6[20] => Mux11.IN6
in6[21] => Mux10.IN6
in6[22] => Mux9.IN6
in6[23] => Mux8.IN6
in6[24] => Mux7.IN6
in6[25] => Mux6.IN6
in6[26] => Mux5.IN6
in6[27] => Mux4.IN6
in6[28] => Mux3.IN6
in6[29] => Mux2.IN6
in6[30] => Mux1.IN6
in6[31] => Mux0.IN6
in7[0] => Mux31.IN7
in7[1] => Mux30.IN7
in7[2] => Mux29.IN7
in7[3] => Mux28.IN7
in7[4] => Mux27.IN7
in7[5] => Mux26.IN7
in7[6] => Mux25.IN7
in7[7] => Mux24.IN7
in7[8] => Mux23.IN7
in7[9] => Mux22.IN7
in7[10] => Mux21.IN7
in7[11] => Mux20.IN7
in7[12] => Mux19.IN7
in7[13] => Mux18.IN7
in7[14] => Mux17.IN7
in7[15] => Mux16.IN7
in7[16] => Mux15.IN7
in7[17] => Mux14.IN7
in7[18] => Mux13.IN7
in7[19] => Mux12.IN7
in7[20] => Mux11.IN7
in7[21] => Mux10.IN7
in7[22] => Mux9.IN7
in7[23] => Mux8.IN7
in7[24] => Mux7.IN7
in7[25] => Mux6.IN7
in7[26] => Mux5.IN7
in7[27] => Mux4.IN7
in7[28] => Mux3.IN7
in7[29] => Mux2.IN7
in7[30] => Mux1.IN7
in7[31] => Mux0.IN7
sel[0] => Mux0.IN10
sel[0] => Mux1.IN10
sel[0] => Mux2.IN10
sel[0] => Mux3.IN10
sel[0] => Mux4.IN10
sel[0] => Mux5.IN10
sel[0] => Mux6.IN10
sel[0] => Mux7.IN10
sel[0] => Mux8.IN10
sel[0] => Mux9.IN10
sel[0] => Mux10.IN10
sel[0] => Mux11.IN10
sel[0] => Mux12.IN10
sel[0] => Mux13.IN10
sel[0] => Mux14.IN10
sel[0] => Mux15.IN10
sel[0] => Mux16.IN10
sel[0] => Mux17.IN10
sel[0] => Mux18.IN10
sel[0] => Mux19.IN10
sel[0] => Mux20.IN10
sel[0] => Mux21.IN10
sel[0] => Mux22.IN10
sel[0] => Mux23.IN10
sel[0] => Mux24.IN10
sel[0] => Mux25.IN10
sel[0] => Mux26.IN10
sel[0] => Mux27.IN10
sel[0] => Mux28.IN10
sel[0] => Mux29.IN10
sel[0] => Mux30.IN10
sel[0] => Mux31.IN10
sel[1] => Mux0.IN9
sel[1] => Mux1.IN9
sel[1] => Mux2.IN9
sel[1] => Mux3.IN9
sel[1] => Mux4.IN9
sel[1] => Mux5.IN9
sel[1] => Mux6.IN9
sel[1] => Mux7.IN9
sel[1] => Mux8.IN9
sel[1] => Mux9.IN9
sel[1] => Mux10.IN9
sel[1] => Mux11.IN9
sel[1] => Mux12.IN9
sel[1] => Mux13.IN9
sel[1] => Mux14.IN9
sel[1] => Mux15.IN9
sel[1] => Mux16.IN9
sel[1] => Mux17.IN9
sel[1] => Mux18.IN9
sel[1] => Mux19.IN9
sel[1] => Mux20.IN9
sel[1] => Mux21.IN9
sel[1] => Mux22.IN9
sel[1] => Mux23.IN9
sel[1] => Mux24.IN9
sel[1] => Mux25.IN9
sel[1] => Mux26.IN9
sel[1] => Mux27.IN9
sel[1] => Mux28.IN9
sel[1] => Mux29.IN9
sel[1] => Mux30.IN9
sel[1] => Mux31.IN9
sel[2] => Mux0.IN8
sel[2] => Mux1.IN8
sel[2] => Mux2.IN8
sel[2] => Mux3.IN8
sel[2] => Mux4.IN8
sel[2] => Mux5.IN8
sel[2] => Mux6.IN8
sel[2] => Mux7.IN8
sel[2] => Mux8.IN8
sel[2] => Mux9.IN8
sel[2] => Mux10.IN8
sel[2] => Mux11.IN8
sel[2] => Mux12.IN8
sel[2] => Mux13.IN8
sel[2] => Mux14.IN8
sel[2] => Mux15.IN8
sel[2] => Mux16.IN8
sel[2] => Mux17.IN8
sel[2] => Mux18.IN8
sel[2] => Mux19.IN8
sel[2] => Mux20.IN8
sel[2] => Mux21.IN8
sel[2] => Mux22.IN8
sel[2] => Mux23.IN8
sel[2] => Mux24.IN8
sel[2] => Mux25.IN8
sel[2] => Mux26.IN8
sel[2] => Mux27.IN8
sel[2] => Mux28.IN8
sel[2] => Mux29.IN8
sel[2] => Mux30.IN8
sel[2] => Mux31.IN8


|mips|memory_block:mem_block
read_data[0] <= read_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= read_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= read_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= read_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= read_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= read_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= read_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= read_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= read_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= read_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= read_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= read_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= read_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= read_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= read_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= read_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[16] <= read_data[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[17] <= read_data[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[18] <= read_data[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[19] <= read_data[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[20] <= read_data[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[21] <= read_data[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[22] <= read_data[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[23] <= read_data[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[24] <= read_data[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[25] <= read_data[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[26] <= read_data[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[27] <= read_data[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[28] <= read_data[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[29] <= read_data[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[30] <= read_data[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[31] <= read_data[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
byteOperations => memory.raddr_a[9].OUTPUTSELECT
byteOperations => memory.raddr_a[8].OUTPUTSELECT
byteOperations => memory.raddr_a[7].OUTPUTSELECT
byteOperations => memory.raddr_a[6].OUTPUTSELECT
byteOperations => memory.raddr_a[5].OUTPUTSELECT
byteOperations => memory.raddr_a[4].OUTPUTSELECT
byteOperations => memory.raddr_a[3].OUTPUTSELECT
byteOperations => memory.raddr_a[2].OUTPUTSELECT
byteOperations => memory.raddr_a[1].OUTPUTSELECT
byteOperations => memory.raddr_a[0].OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => memory.waddr_a[9].OUTPUTSELECT
byteOperations => memory.waddr_a[8].OUTPUTSELECT
byteOperations => memory.waddr_a[7].OUTPUTSELECT
byteOperations => memory.waddr_a[6].OUTPUTSELECT
byteOperations => memory.waddr_a[5].OUTPUTSELECT
byteOperations => memory.waddr_a[4].OUTPUTSELECT
byteOperations => memory.waddr_a[3].OUTPUTSELECT
byteOperations => memory.waddr_a[2].OUTPUTSELECT
byteOperations => memory.waddr_a[1].OUTPUTSELECT
byteOperations => memory.waddr_a[0].OUTPUTSELECT
byteOperations => memory.data_a[31].OUTPUTSELECT
byteOperations => memory.data_a[30].OUTPUTSELECT
byteOperations => memory.data_a[29].OUTPUTSELECT
byteOperations => memory.data_a[28].OUTPUTSELECT
byteOperations => memory.data_a[27].OUTPUTSELECT
byteOperations => memory.data_a[26].OUTPUTSELECT
byteOperations => memory.data_a[25].OUTPUTSELECT
byteOperations => memory.data_a[24].OUTPUTSELECT
byteOperations => memory.data_a[23].OUTPUTSELECT
byteOperations => memory.data_a[22].OUTPUTSELECT
byteOperations => memory.data_a[21].OUTPUTSELECT
byteOperations => memory.data_a[20].OUTPUTSELECT
byteOperations => memory.data_a[19].OUTPUTSELECT
byteOperations => memory.data_a[18].OUTPUTSELECT
byteOperations => memory.data_a[17].OUTPUTSELECT
byteOperations => memory.data_a[16].OUTPUTSELECT
byteOperations => memory.data_a[15].OUTPUTSELECT
byteOperations => memory.data_a[14].OUTPUTSELECT
byteOperations => memory.data_a[13].OUTPUTSELECT
byteOperations => memory.data_a[12].OUTPUTSELECT
byteOperations => memory.data_a[11].OUTPUTSELECT
byteOperations => memory.data_a[10].OUTPUTSELECT
byteOperations => memory.data_a[9].OUTPUTSELECT
byteOperations => memory.data_a[8].OUTPUTSELECT
address[0] => Mux0.IN1
address[0] => Mux1.IN1
address[0] => Mux2.IN1
address[0] => Mux3.IN1
address[0] => Mux4.IN1
address[0] => Mux5.IN1
address[0] => Mux6.IN1
address[0] => Mux7.IN1
address[0] => memory.raddr_a[0].DATAA
address[0] => memory.waddr_a[0].DATAA
address[1] => Mux0.IN0
address[1] => Mux1.IN0
address[1] => Mux2.IN0
address[1] => Mux3.IN0
address[1] => Mux4.IN0
address[1] => Mux5.IN0
address[1] => Mux6.IN0
address[1] => Mux7.IN0
address[1] => memory.raddr_a[1].DATAA
address[1] => memory.waddr_a[1].DATAA
address[2] => memory.raddr_a[2].DATAA
address[2] => memory.raddr_a[0].DATAB
address[2] => memory.waddr_a[2].DATAA
address[2] => memory.waddr_a[0].DATAB
address[3] => memory.raddr_a[3].DATAA
address[3] => memory.raddr_a[1].DATAB
address[3] => memory.waddr_a[3].DATAA
address[3] => memory.waddr_a[1].DATAB
address[4] => memory.raddr_a[4].DATAA
address[4] => memory.raddr_a[2].DATAB
address[4] => memory.waddr_a[4].DATAA
address[4] => memory.waddr_a[2].DATAB
address[5] => memory.raddr_a[5].DATAA
address[5] => memory.raddr_a[3].DATAB
address[5] => memory.waddr_a[5].DATAA
address[5] => memory.waddr_a[3].DATAB
address[6] => memory.raddr_a[6].DATAA
address[6] => memory.raddr_a[4].DATAB
address[6] => memory.waddr_a[6].DATAA
address[6] => memory.waddr_a[4].DATAB
address[7] => memory.raddr_a[7].DATAA
address[7] => memory.raddr_a[5].DATAB
address[7] => memory.waddr_a[7].DATAA
address[7] => memory.waddr_a[5].DATAB
address[8] => memory.raddr_a[8].DATAA
address[8] => memory.raddr_a[6].DATAB
address[8] => memory.waddr_a[8].DATAA
address[8] => memory.waddr_a[6].DATAB
address[9] => memory.raddr_a[9].DATAA
address[9] => memory.raddr_a[7].DATAB
address[9] => memory.waddr_a[9].DATAA
address[9] => memory.waddr_a[7].DATAB
address[10] => memory.raddr_a[8].DATAB
address[10] => memory.waddr_a[8].DATAB
address[11] => memory.raddr_a[9].DATAB
address[11] => memory.waddr_a[9].DATAB
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
address[16] => ~NO_FANOUT~
address[17] => ~NO_FANOUT~
write_data[0] => memory.DATAIN
write_data[1] => memory.DATAIN1
write_data[2] => memory.DATAIN2
write_data[3] => memory.DATAIN3
write_data[4] => memory.DATAIN4
write_data[5] => memory.DATAIN5
write_data[6] => memory.DATAIN6
write_data[7] => memory.DATAIN7
write_data[8] => memory.data_a[8].DATAA
write_data[9] => memory.data_a[9].DATAA
write_data[10] => memory.data_a[10].DATAA
write_data[11] => memory.data_a[11].DATAA
write_data[12] => memory.data_a[12].DATAA
write_data[13] => memory.data_a[13].DATAA
write_data[14] => memory.data_a[14].DATAA
write_data[15] => memory.data_a[15].DATAA
write_data[16] => memory.data_a[16].DATAA
write_data[17] => memory.data_a[17].DATAA
write_data[18] => memory.data_a[18].DATAA
write_data[19] => memory.data_a[19].DATAA
write_data[20] => memory.data_a[20].DATAA
write_data[21] => memory.data_a[21].DATAA
write_data[22] => memory.data_a[22].DATAA
write_data[23] => memory.data_a[23].DATAA
write_data[24] => memory.data_a[24].DATAA
write_data[25] => memory.data_a[25].DATAA
write_data[26] => memory.data_a[26].DATAA
write_data[27] => memory.data_a[27].DATAA
write_data[28] => memory.data_a[28].DATAA
write_data[29] => memory.data_a[29].DATAA
write_data[30] => memory.data_a[30].DATAA
write_data[31] => memory.data_a[31].DATAA
memRead => read_data[5]$latch.LATCH_ENABLE
memRead => read_data[4]$latch.LATCH_ENABLE
memRead => read_data[3]$latch.LATCH_ENABLE
memRead => read_data[2]$latch.LATCH_ENABLE
memRead => read_data[1]$latch.LATCH_ENABLE
memRead => read_data[0]$latch.LATCH_ENABLE
memRead => read_data[6]$latch.LATCH_ENABLE
memRead => read_data[7]$latch.LATCH_ENABLE
memRead => read_data[8]$latch.LATCH_ENABLE
memRead => read_data[9]$latch.LATCH_ENABLE
memRead => read_data[10]$latch.LATCH_ENABLE
memRead => read_data[11]$latch.LATCH_ENABLE
memRead => read_data[12]$latch.LATCH_ENABLE
memRead => read_data[13]$latch.LATCH_ENABLE
memRead => read_data[14]$latch.LATCH_ENABLE
memRead => read_data[15]$latch.LATCH_ENABLE
memRead => read_data[16]$latch.LATCH_ENABLE
memRead => read_data[17]$latch.LATCH_ENABLE
memRead => read_data[18]$latch.LATCH_ENABLE
memRead => read_data[19]$latch.LATCH_ENABLE
memRead => read_data[20]$latch.LATCH_ENABLE
memRead => read_data[21]$latch.LATCH_ENABLE
memRead => read_data[22]$latch.LATCH_ENABLE
memRead => read_data[23]$latch.LATCH_ENABLE
memRead => read_data[24]$latch.LATCH_ENABLE
memRead => read_data[25]$latch.LATCH_ENABLE
memRead => read_data[26]$latch.LATCH_ENABLE
memRead => read_data[27]$latch.LATCH_ENABLE
memRead => read_data[28]$latch.LATCH_ENABLE
memRead => read_data[29]$latch.LATCH_ENABLE
memRead => read_data[30]$latch.LATCH_ENABLE
memRead => read_data[31]$latch.LATCH_ENABLE
memWrite => memory.WE


|mips|mux2x1_32bit:mux3
in0[0] => mux_out0[0].IN0
in0[1] => mux_out0[1].IN0
in0[2] => mux_out0[2].IN0
in0[3] => mux_out0[3].IN0
in0[4] => mux_out0[4].IN0
in0[5] => mux_out0[5].IN0
in0[6] => mux_out0[6].IN0
in0[7] => mux_out0[7].IN0
in0[8] => mux_out0[8].IN0
in0[9] => mux_out0[9].IN0
in0[10] => mux_out0[10].IN0
in0[11] => mux_out0[11].IN0
in0[12] => mux_out0[12].IN0
in0[13] => mux_out0[13].IN0
in0[14] => mux_out0[14].IN0
in0[15] => mux_out0[15].IN0
in0[16] => mux_out0[16].IN0
in0[17] => mux_out0[17].IN0
in0[18] => mux_out0[18].IN0
in0[19] => mux_out0[19].IN0
in0[20] => mux_out0[20].IN0
in0[21] => mux_out0[21].IN0
in0[22] => mux_out0[22].IN0
in0[23] => mux_out0[23].IN0
in0[24] => mux_out0[24].IN0
in0[25] => mux_out0[25].IN0
in0[26] => mux_out0[26].IN0
in0[27] => mux_out0[27].IN0
in0[28] => mux_out0[28].IN0
in0[29] => mux_out0[29].IN0
in0[30] => mux_out0[30].IN0
in0[31] => mux_out0[31].IN0
in1[0] => mux_out1[0].IN0
in1[1] => mux_out1[1].IN0
in1[2] => mux_out1[2].IN0
in1[3] => mux_out1[3].IN0
in1[4] => mux_out1[4].IN0
in1[5] => mux_out1[5].IN0
in1[6] => mux_out1[6].IN0
in1[7] => mux_out1[7].IN0
in1[8] => mux_out1[8].IN0
in1[9] => mux_out1[9].IN0
in1[10] => mux_out1[10].IN0
in1[11] => mux_out1[11].IN0
in1[12] => mux_out1[12].IN0
in1[13] => mux_out1[13].IN0
in1[14] => mux_out1[14].IN0
in1[15] => mux_out1[15].IN0
in1[16] => mux_out1[16].IN0
in1[17] => mux_out1[17].IN0
in1[18] => mux_out1[18].IN0
in1[19] => mux_out1[19].IN0
in1[20] => mux_out1[20].IN0
in1[21] => mux_out1[21].IN0
in1[22] => mux_out1[22].IN0
in1[23] => mux_out1[23].IN0
in1[24] => mux_out1[24].IN0
in1[25] => mux_out1[25].IN0
in1[26] => mux_out1[26].IN0
in1[27] => mux_out1[27].IN0
in1[28] => mux_out1[28].IN0
in1[29] => mux_out1[29].IN0
in1[30] => mux_out1[30].IN0
in1[31] => mux_out1[31].IN0
sel => mux_out1[0].IN1
sel => mux_out1[1].IN1
sel => mux_out1[2].IN1
sel => mux_out1[3].IN1
sel => mux_out1[4].IN1
sel => mux_out1[5].IN1
sel => mux_out1[6].IN1
sel => mux_out1[7].IN1
sel => mux_out1[8].IN1
sel => mux_out1[9].IN1
sel => mux_out1[10].IN1
sel => mux_out1[11].IN1
sel => mux_out1[12].IN1
sel => mux_out1[13].IN1
sel => mux_out1[14].IN1
sel => mux_out1[15].IN1
sel => mux_out1[16].IN1
sel => mux_out1[17].IN1
sel => mux_out1[18].IN1
sel => mux_out1[19].IN1
sel => mux_out1[20].IN1
sel => mux_out1[21].IN1
sel => mux_out1[22].IN1
sel => mux_out1[23].IN1
sel => mux_out1[24].IN1
sel => mux_out1[25].IN1
sel => mux_out1[26].IN1
sel => mux_out1[27].IN1
sel => mux_out1[28].IN1
sel => mux_out1[29].IN1
sel => mux_out1[30].IN1
sel => mux_out1[31].IN1
sel => mux_out0[0].IN1
sel => mux_out0[1].IN1
sel => mux_out0[2].IN1
sel => mux_out0[3].IN1
sel => mux_out0[4].IN1
sel => mux_out0[5].IN1
sel => mux_out0[6].IN1
sel => mux_out0[7].IN1
sel => mux_out0[8].IN1
sel => mux_out0[9].IN1
sel => mux_out0[10].IN1
sel => mux_out0[11].IN1
sel => mux_out0[12].IN1
sel => mux_out0[13].IN1
sel => mux_out0[14].IN1
sel => mux_out0[15].IN1
sel => mux_out0[16].IN1
sel => mux_out0[17].IN1
sel => mux_out0[18].IN1
sel => mux_out0[19].IN1
sel => mux_out0[20].IN1
sel => mux_out0[21].IN1
sel => mux_out0[22].IN1
sel => mux_out0[23].IN1
sel => mux_out0[24].IN1
sel => mux_out0[25].IN1
sel => mux_out0[26].IN1
sel => mux_out0[27].IN1
sel => mux_out0[28].IN1
sel => mux_out0[29].IN1
sel => mux_out0[30].IN1
sel => mux_out0[31].IN1
out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= comb.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux2x1_32bit:move_mux
in0[0] => mux_out0[0].IN0
in0[1] => mux_out0[1].IN0
in0[2] => mux_out0[2].IN0
in0[3] => mux_out0[3].IN0
in0[4] => mux_out0[4].IN0
in0[5] => mux_out0[5].IN0
in0[6] => mux_out0[6].IN0
in0[7] => mux_out0[7].IN0
in0[8] => mux_out0[8].IN0
in0[9] => mux_out0[9].IN0
in0[10] => mux_out0[10].IN0
in0[11] => mux_out0[11].IN0
in0[12] => mux_out0[12].IN0
in0[13] => mux_out0[13].IN0
in0[14] => mux_out0[14].IN0
in0[15] => mux_out0[15].IN0
in0[16] => mux_out0[16].IN0
in0[17] => mux_out0[17].IN0
in0[18] => mux_out0[18].IN0
in0[19] => mux_out0[19].IN0
in0[20] => mux_out0[20].IN0
in0[21] => mux_out0[21].IN0
in0[22] => mux_out0[22].IN0
in0[23] => mux_out0[23].IN0
in0[24] => mux_out0[24].IN0
in0[25] => mux_out0[25].IN0
in0[26] => mux_out0[26].IN0
in0[27] => mux_out0[27].IN0
in0[28] => mux_out0[28].IN0
in0[29] => mux_out0[29].IN0
in0[30] => mux_out0[30].IN0
in0[31] => mux_out0[31].IN0
in1[0] => mux_out1[0].IN0
in1[1] => mux_out1[1].IN0
in1[2] => mux_out1[2].IN0
in1[3] => mux_out1[3].IN0
in1[4] => mux_out1[4].IN0
in1[5] => mux_out1[5].IN0
in1[6] => mux_out1[6].IN0
in1[7] => mux_out1[7].IN0
in1[8] => mux_out1[8].IN0
in1[9] => mux_out1[9].IN0
in1[10] => mux_out1[10].IN0
in1[11] => mux_out1[11].IN0
in1[12] => mux_out1[12].IN0
in1[13] => mux_out1[13].IN0
in1[14] => mux_out1[14].IN0
in1[15] => mux_out1[15].IN0
in1[16] => mux_out1[16].IN0
in1[17] => mux_out1[17].IN0
in1[18] => mux_out1[18].IN0
in1[19] => mux_out1[19].IN0
in1[20] => mux_out1[20].IN0
in1[21] => mux_out1[21].IN0
in1[22] => mux_out1[22].IN0
in1[23] => mux_out1[23].IN0
in1[24] => mux_out1[24].IN0
in1[25] => mux_out1[25].IN0
in1[26] => mux_out1[26].IN0
in1[27] => mux_out1[27].IN0
in1[28] => mux_out1[28].IN0
in1[29] => mux_out1[29].IN0
in1[30] => mux_out1[30].IN0
in1[31] => mux_out1[31].IN0
sel => mux_out1[0].IN1
sel => mux_out1[1].IN1
sel => mux_out1[2].IN1
sel => mux_out1[3].IN1
sel => mux_out1[4].IN1
sel => mux_out1[5].IN1
sel => mux_out1[6].IN1
sel => mux_out1[7].IN1
sel => mux_out1[8].IN1
sel => mux_out1[9].IN1
sel => mux_out1[10].IN1
sel => mux_out1[11].IN1
sel => mux_out1[12].IN1
sel => mux_out1[13].IN1
sel => mux_out1[14].IN1
sel => mux_out1[15].IN1
sel => mux_out1[16].IN1
sel => mux_out1[17].IN1
sel => mux_out1[18].IN1
sel => mux_out1[19].IN1
sel => mux_out1[20].IN1
sel => mux_out1[21].IN1
sel => mux_out1[22].IN1
sel => mux_out1[23].IN1
sel => mux_out1[24].IN1
sel => mux_out1[25].IN1
sel => mux_out1[26].IN1
sel => mux_out1[27].IN1
sel => mux_out1[28].IN1
sel => mux_out1[29].IN1
sel => mux_out1[30].IN1
sel => mux_out1[31].IN1
sel => mux_out0[0].IN1
sel => mux_out0[1].IN1
sel => mux_out0[2].IN1
sel => mux_out0[3].IN1
sel => mux_out0[4].IN1
sel => mux_out0[5].IN1
sel => mux_out0[6].IN1
sel => mux_out0[7].IN1
sel => mux_out0[8].IN1
sel => mux_out0[9].IN1
sel => mux_out0[10].IN1
sel => mux_out0[11].IN1
sel => mux_out0[12].IN1
sel => mux_out0[13].IN1
sel => mux_out0[14].IN1
sel => mux_out0[15].IN1
sel => mux_out0[16].IN1
sel => mux_out0[17].IN1
sel => mux_out0[18].IN1
sel => mux_out0[19].IN1
sel => mux_out0[20].IN1
sel => mux_out0[21].IN1
sel => mux_out0[22].IN1
sel => mux_out0[23].IN1
sel => mux_out0[24].IN1
sel => mux_out0[25].IN1
sel => mux_out0[26].IN1
sel => mux_out0[27].IN1
sel => mux_out0[28].IN1
sel => mux_out0[29].IN1
sel => mux_out0[30].IN1
sel => mux_out0[31].IN1
out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= comb.DB_MAX_OUTPUT_PORT_TYPE


