pin,slack
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[3]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[3]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[3]:CLK,95463
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[3]:D,96725
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[3]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[3]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[3]:Q,95463
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[3]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_RNO:A,3705
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_RNO:B,3640
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_RNO:C,2368
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_RNO:Y,2368
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_21_FCINST1:CC,1276
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_21_FCINST1:CO,1276
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_21_FCINST1:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_21_FCINST1:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[0]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[0]:CLK,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[0]:D,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[0]:EN,3270
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[0]:Q,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[7]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[7]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[7]:Y,11637
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[2]:D,11569
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[2]:EN,8050
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382:B,96558
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382:CC,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382:P,96558
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:A,-596
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:B,-803
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:CC,493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:P,-666
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:S,493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:UB,-803
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:CLK,3249
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:D,2415
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:EN,3210
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:Q,3249
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_9:A,8480
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_9:B,8342
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_9:C,7129
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_9:D,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_9:Y,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_1:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_1:IPCLKn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[0],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[10],-1323
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[11],-1394
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[1],483
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[2],408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[3],90
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[4],12
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[5],-48
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[6],-1160
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[7],-1267
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[8],-1338
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[9],-1224
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CI,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CO,-1437
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[0],-175
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[1],-1437
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[2],-1239
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[3],-1251
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[6],-1237
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[7],-1196
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[8],-1113
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[9],-1113
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[0],-366
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[10],-1251
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[11],-1126
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[1],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[2],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[3],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[6],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[7],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[8],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[7]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[7]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[7]:CLK,3761
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[7]:D,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[7]:EN,3270
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[7]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[7]:Q,3761
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[7]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[9]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[9]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[9]:Y,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:CLK,1346
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:Q,1346
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[1]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[1]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[1]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[1]:Y,97220
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:A,11701
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:B,7837
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:C,11574
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:D,11441
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:Y,7837
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[4]:A,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[4]:B,17424
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[4]:C,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[4]:CC,16648
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[4]:D,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[4]:P,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[4]:S,16648
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[4]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_17:B,4548
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_17:C,4736
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_17:IPB,4548
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_17:IPC,4736
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m2[0]:A,96405
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m2[0]:B,95099
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m2[0]:C,93970
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m2[0]:D,92543
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m2[0]:Y,92543
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_12:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_12:C,12531
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_12:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_12:IPC,12531
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:CLK,7058
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:D,10577
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:Q,7058
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_24:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_24:C,12756
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_24:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_24:IPC,12756
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[5]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[5]:B,2730
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[5]:C,-1237
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[5]:CC,-1160
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[5]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[5]:P,-1237
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[5]:S,-1160
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[5]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[5]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[5]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[5]:CLK,1232
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[5]:D,4738
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[5]:EN,4588
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[5]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[5]:Q,1232
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[5]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:B,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:CC,10732
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:S,10732
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:UB,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEFM9/U0_RGB1:An,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEFM9/U0_RGB1:ENn,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEFM9/U0_RGB1:YL,10349
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[0]:A,3776
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[0]:B,3678
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[0]:C,3536
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[0]:D,3406
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[0]:Y,3406
m2s010_som_sb_0/CORERESETP_0/ddr_settled_clk_base:ADn,
m2s010_som_sb_0/CORERESETP_0/ddr_settled_clk_base:ALn,10349
m2s010_som_sb_0/CORERESETP_0/ddr_settled_clk_base:CLK,10614
m2s010_som_sb_0/CORERESETP_0/ddr_settled_clk_base:D,12763
m2s010_som_sb_0/CORERESETP_0/ddr_settled_clk_base:EN,
m2s010_som_sb_0/CORERESETP_0/ddr_settled_clk_base:LAT,
m2s010_som_sb_0/CORERESETP_0/ddr_settled_clk_base:Q,10614
m2s010_som_sb_0/CORERESETP_0/ddr_settled_clk_base:SD,
m2s010_som_sb_0/CORERESETP_0/ddr_settled_clk_base:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI5HMN2[4]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI5HMN2[4]:B,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI5HMN2[4]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI5HMN2[4]:CC,2503
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI5HMN2[4]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI5HMN2[4]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI5HMN2[4]:S,2503
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI5HMN2[4]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:IPB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[1]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[1]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[1]:CLK,95609
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[1]:D,95995
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[1]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[1]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[1]:Q,95609
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[1]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_15:A,531
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_15:B,43277
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_15:C,43227
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_15:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_15:D,181
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_15:P,205
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_15:UB,181
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_2_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_2_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_2_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_2_PAD/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:A,7149
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:B,6912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:CC,8480
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:P,7033
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:S,8480
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:UB,6912
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_12_BI_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_12_BI_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_12_BI_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_12_BI_PAD/U_IOPAD:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[0]:D,11558
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[0]:EN,6892
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:B,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:CC,10607
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:S,10607
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[3]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[3]:B,95983
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[3]:C,97327
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[3]:CC,96296
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[3]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[3]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[3]:S,95983
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[3]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:CLK,6963
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:D,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:Q,6963
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:A,1346
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:B,1463
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:C,2505
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:D,1185
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:Y,1185
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_5:B,4519
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_5:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_5:IPB,4519
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_5:IPC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_6_0_x2:A,41106
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_6_0_x2:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_6_0_x2:Y,41106
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5[4]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_5:A,2238
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_5:B,3476
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_5:C,3449
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_5:CC,981
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_5:D,183
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_5:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_5:S,981
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_5:UB,183
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:B,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:CC,10672
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:S,10672
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:UB,
m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A,
m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[15]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[15]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[15]:CLK,94217
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[15]:D,95553
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[15]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[15]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[15]:Q,94217
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[15]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[15]:SLn,
CommsFPGA_top_0/ClkDivider_RNO[0]:A,97608
CommsFPGA_top_0/ClkDivider_RNO[0]:Y,97608
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[10]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[10]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[10]:CLK,94160
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[10]:D,93783
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[10]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[10]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[10]:Q,94160
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[10]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[6]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[6]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[6]:D,10181
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[6]:EN,10123
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[6]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[6]:SLn,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_1:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_1:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_1:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_1:IPA,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_1:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_11_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_11_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI21VD1[4]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI21VD1[4]:B,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI21VD1[4]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI21VD1[4]:CC,2655
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI21VD1[4]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI21VD1[4]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI21VD1[4]:S,2655
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI21VD1[4]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIHIN72[9]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIHIN72[9]:B,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIHIN72[9]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIHIN72[9]:CC,2641
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIHIN72[9]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIHIN72[9]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIHIN72[9]:S,2641
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIHIN72[9]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_TX_DataEn_7_iv:A,95273
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_TX_DataEn_7_iv:B,97533
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_TX_DataEn_7_iv:C,96188
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_TX_DataEn_7_iv:Y,95273
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[2]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[2]:CLK,181
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[2]:D,1550
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[2]:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[2]:Q,181
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr_RNO[0]:A,3668
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr_RNO[0]:B,3628
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr_RNO[0]:Y,3628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[5]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[5]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[5]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[5]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[5]:Y,
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:CC[0],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:CC[1],95977
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:CC[2],95902
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:CC[3],95584
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:CC[4],95506
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:CC[5],95446
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:CC[6],96685
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:CC[7],96578
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:CI,
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:P[0],95446
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:P[10],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:P[11],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:P[1],96578
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:P[2],96791
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:P[3],96762
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:P[4],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:P[5],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:P[6],97156
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:P[7],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:P[8],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:P[9],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:UB[0],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:UB[10],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:UB[11],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:UB[1],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:UB[2],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:UB[3],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:UB[4],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:UB[5],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:UB[6],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:UB[7],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:UB[8],
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[9]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[9]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[9]:CLK,94256
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[9]:D,93854
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[9]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[9]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[9]:Q,94256
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[9]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[9]:SLn,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0_PAD,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK1,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK1_PAD,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK2,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK2_PAD,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK3,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK3_PAD,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD0_ARST_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD1_ARST_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD2_ARST_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD3_ARST_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:LOCK,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_ARST_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_HOLD_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_SEL,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_ARST_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_HOLD_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_SEL,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_ARST_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_HOLD_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_SEL,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_ARST_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_HOLD_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_SEL,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[2],
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[3],
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[4],
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[5],
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[6],
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[7],
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PCLK,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PENABLE,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_ARST_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_BYPASS_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_POWERDOWN_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PRESET_N,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PSEL,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[0],
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[1],
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[2],
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[3],
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[4],
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[5],
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[6],
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[7],
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWRITE,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_1MHZ,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_25_50MHZ,
m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:XTLOSC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNIOQI83[5]:A,94872
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNIOQI83[5]:B,94794
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNIOQI83[5]:C,94744
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNIOQI83[5]:CC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNIOQI83[5]:D,94386
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNIOQI83[5]:P,94546
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNIOQI83[5]:UB,94386
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[7]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[7]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[7]:CLK,1445
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[7]:D,991
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[7]:EN,3505
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[7]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[7]:Q,1445
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[7]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[7]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0:A,1281
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0:B,-42
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0:C,-165
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0:D,840
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0:P,-165
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0:UB,840
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[2]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[2]:CLK,96720
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[2]:D,97043
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[2]:EN,95600
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[2]:Q,96720
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[2]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_2:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_7:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_7:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[1]:A,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[1]:B,3446
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[1]:C,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[1]:Y,828
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[4]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[4]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[4]:Y,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_10:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_10:IPENn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[4]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[4]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[4]:CLK,1432
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[4]:D,2471
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[4]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[4]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[4]:Q,1432
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[4]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un49_apb3_addr_0_a2_2_a2:A,8281
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un49_apb3_addr_0_a2_2_a2:B,8724
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un49_apb3_addr_0_a2_2_a2:Y,8281
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[5]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[5]:CLK,95294
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[5]:D,92670
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[5]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[5]:Q,95294
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[5]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNI07741[6]:A,95251
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNI07741[6]:B,95031
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNI07741[6]:C,96208
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNI07741[6]:D,96067
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNI07741[6]:Y,95031
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[4]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[4]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[4]:CLK,1532
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[4]:D,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[4]:EN,2208
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[4]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[4]:Q,1532
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[4]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[4]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_33:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_33:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_33:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_33:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_33:D,328
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_33:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_33:UB,328
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_1[2]:A,96435
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_1[2]:B,95005
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_1[2]:C,93814
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_1[2]:Y,93814
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0[2]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0[2]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_30:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_30:IPENn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_11:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_11:B,97423
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_11:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_11:CC,95311
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_11:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_11:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_11:S,95311
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_11:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[7]:A,95194
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[7]:B,96438
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[7]:C,92635
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[7]:D,93843
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[7]:Y,92635
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[7]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[7]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[7]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[7]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM[3]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM[3]:CLK,2355
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM[3]:D,3701
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM[3]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM[3]:Q,2355
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[0]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[0]:CLK,936
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[0]:D,1713
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[0]:EN,3505
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[0]:Q,936
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:CLK,11574
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:Q,11574
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_1:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_1:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_1:C,41747
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_1:D,41633
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_1:Y,41633
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_wmux_0[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_wmux_0[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_wmux_0[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_wmux_0[1]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_wmux_0[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_wmux_0[1]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_wmux_0[1]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_wmux_0[1]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:CLK,95055
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:D,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:Q,95055
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_7:A,7059
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_7:B,6932
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_7:C,6960
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_7:D,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_7:Y,6751
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_5:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_5:B,97423
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_5:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_5:CC,96587
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_5:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_5:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_5:S,96587
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_5:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_9:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_9:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:CLK,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:D,2323
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:EN,3210
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:Q,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:CLK,3314
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:D,2388
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:EN,3210
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:Q,3314
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:SLn,
ID_RES_0/U0_2/U0/U_IOPAD:PAD,
ID_RES_0/U0_2/U0/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[3]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[3]:CLK,2401
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[3]:D,4792
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[3]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[3]:Q,2401
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[3]:SLn,
CommsFPGA_top_0/long_reset_cntr[2]:ADn,
CommsFPGA_top_0/long_reset_cntr[2]:ALn,-4224
CommsFPGA_top_0/long_reset_cntr[2]:CLK,96282
CommsFPGA_top_0/long_reset_cntr[2]:D,95902
CommsFPGA_top_0/long_reset_cntr[2]:EN,
CommsFPGA_top_0/long_reset_cntr[2]:LAT,
CommsFPGA_top_0/long_reset_cntr[2]:Q,96282
CommsFPGA_top_0/long_reset_cntr[2]:SD,
CommsFPGA_top_0/long_reset_cntr[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_33:B,4566
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_33:C,4786
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_33:IPB,4566
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_33:IPC,4786
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[1]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[1]:B,96507
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[1]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[1]:CC,97118
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[1]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[1]:P,96507
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[1]:S,97118
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[1]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:CLK,10460
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:Q,10460
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_1_byte_5_reg_en_0_a2_1_a2_1_a2:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_1_byte_5_reg_en_0_a2_1_a2_1_a2:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_1_byte_5_reg_en_0_a2_1_a2_1_a2:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_1_byte_5_reg_en_0_a2_1_a2_1_a2:D,9051
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_1_byte_5_reg_en_0_a2_1_a2_1_a2:Y,9051
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_2:A,517
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_2:B,1762
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_2:C,1726
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_2:CC,1550
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_2:D,146
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_2:P,231
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_2:S,1550
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_2:UB,146
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:B,11493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:CC,10577
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:S,10577
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:UB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un3_debounce_in_0_a2_0_a2:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un3_debounce_in_0_a2_0_a2:B,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un3_debounce_in_0_a2_0_a2:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[1]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[1]:CLK,498
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[1]:D,1157
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[1]:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[1]:Q,498
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[1]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_8:A,95467
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_8:B,95417
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_8:C,94154
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_8:D,94062
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_8:Y,94062
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[5]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[1]:D,11496
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[1]:EN,7908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[1]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa:A,
m2s010_som_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa:B,
m2s010_som_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa:C,
m2s010_som_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa:D,
m2s010_som_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[1]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[1]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[1]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[1]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[1]:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:CLK,1601
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:D,2761
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:Q,1601
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:CLK,6912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:D,10802
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:Q,6912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI841D2[3]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI841D2[3]:B,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI841D2[3]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI841D2[3]:CC,2563
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI841D2[3]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI841D2[3]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI841D2[3]:S,2563
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI841D2[3]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[6]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[7]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:IPA,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[11]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[11]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[11]:CLK,94042
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[11]:D,93907
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[11]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[11]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[11]:Q,94042
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[11]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_7:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_7:C,4394
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_7:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_7:IPC,4394
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:B,3530
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:CC,2629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:S,2629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_4:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_4:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_4:CLK,9272
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_4:D,7027
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_4:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_4:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_4:Q,9272
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_4:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_4:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPC,
m2s010_som_sb_0/CORECONFIGP_0/paddr[5]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[5]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[5]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/paddr[5]:D,
m2s010_som_sb_0/CORECONFIGP_0/paddr[5]:EN,
m2s010_som_sb_0/CORECONFIGP_0/paddr[5]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/paddr[5]:Q,
m2s010_som_sb_0/CORECONFIGP_0/paddr[5]:SD,
m2s010_som_sb_0/CORECONFIGP_0/paddr[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[2]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[2]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[2]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[2]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[2]:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[7]:A,3792
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[7]:B,3655
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[7]:C,2294
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[7]:D,2162
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[7]:Y,2162
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_1:A,92878
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_1:B,92762
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_1:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_1:CC,94940
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_1:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_1:P,92762
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_1:S,94940
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_1:UB,92777
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:CLK,1373
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:D,2728
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:Q,1373
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:CLK,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:Q,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:SLn,
CoreAPB3_0/iPSELS_raw[0]:A,8816
CoreAPB3_0/iPSELS_raw[0]:B,7723
CoreAPB3_0/iPSELS_raw[0]:C,8743
CoreAPB3_0/iPSELS_raw[0]:D,8619
CoreAPB3_0/iPSELS_raw[0]:Y,7723
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[0]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[0]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[0]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[0]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[0]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[0]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[0]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[0]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:B,3545
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:C,-461
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:CC,12
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:S,-461
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:CLK,6861
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:D,10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:Q,6861
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:SLn,
MAC_MII_RX_CLK_ibuf/U0/U_IOPAD:PAD,
MAC_MII_RX_CLK_ibuf/U0/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:A,1453
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:B,-623
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:CC,390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:S,390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:UB,-623
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:A,-1424
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:IPA,-1424
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3EL31[2]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3EL31[2]:B,2758
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3EL31[2]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3EL31[2]:CC,2793
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3EL31[2]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3EL31[2]:P,2758
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3EL31[2]:S,2793
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3EL31[2]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_11:EN,10286
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_11:IPENn,10286
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[3]:D,11538
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[3]:EN,10564
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_7_i_m2[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_7_i_m2[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_7_i_m2[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_7_i_m2[0]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[6]:CLK,10526
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[6]:D,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[6]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[6]:Q,10526
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[1]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[1]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[1]:Y,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:CC[10],2629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:CC[11],2558
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:CC[1],3232
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:CC[2],3157
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:CC[3],2839
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:CC[4],2761
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:CC[5],2701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:CC[6],2792
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:CC[7],2685
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:CC[8],2614
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:CC[9],2728
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:P[0],2616
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:P[1],2558
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:P[2],2772
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:P[3],2743
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:P[6],2721
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:P[7],3299
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:P[9],3234
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:UB[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:UB[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:UB[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:UB[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:UB[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:UB[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:UB[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:UB[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:UB[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:UB[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380_CC_0:UB[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_clr:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_clr:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_clr:CLK,10400
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_clr:D,8779
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_clr:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_clr:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_clr:Q,10400
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_clr:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_clr:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:A,9297
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:B,9229
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:C,9155
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:D,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:Y,7837
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[0]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[0]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[0]:CLK,95338
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[0]:D,93970
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[0]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[0]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[0]:Q,95338
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[0]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[5]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:A,97623
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:B,95055
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:C,97489
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:Y,95055
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:B,11493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:CC,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:S,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:IPB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNI3ML21[15]:A,94154
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNI3ML21[15]:B,94217
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNI3ML21[15]:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNI3ML21[15]:Y,94154
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[4]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_1_reg_en_0_a2_1_a2_0_a2_0:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_1_reg_en_0_a2_1_a2_0_a2_0:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_1_reg_en_0_a2_1_a2_0_a2_0:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[15]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[15]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[15]:CLK,2405
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[15]:D,4754
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[15]:EN,2208
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[15]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[15]:Q,2405
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[15]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[15]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_11:A,36
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_11:B,-20
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_11:C,-106
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_11:D,-1437
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_11:Y,-1437
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[5]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[5]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[5]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[5]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[5]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[5]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_15_BI_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_15_BI_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_15_BI_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_15_BI_PAD/U_IOPAD:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en:D,10206
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en:EN,8762
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[5]:D,11493
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[5]:EN,8050
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:B,2743
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:CC,2839
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:P,2743
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:S,2839
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[2]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[2]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[2]:D,10230
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[2]:EN,10139
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[2]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[2]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[1]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[1]:CLK,94593
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[1]:D,93478
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[1]:EN,93690
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[1]:Q,94593
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[1]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:A,226
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:B,10
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:C,-86
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:CC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:D,-1437
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:P,-175
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:UB,-366
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:Y,-1437
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIDQ4JP[6]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIDQ4JP[6]:B,94153
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIDQ4JP[6]:C,96766
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIDQ4JP[6]:CC,93917
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIDQ4JP[6]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIDQ4JP[6]:P,94153
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIDQ4JP[6]:S,93917
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIDQ4JP[6]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:IPB,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[16]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[16]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[16]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[16]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[16]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[16]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[16]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[16]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[16]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_3:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_3:B,96594
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_3:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_3:CC,96725
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_3:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_3:P,96594
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_3:S,96725
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_3:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:B,11493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:CC,10664
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:S,10664
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_6:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_6:C,12334
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_6:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_6:IPC,12334
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:A,95397
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:B,95144
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:C,96383
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:D,95055
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:Y,95055
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[10],98607
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[11],98609
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[12],98634
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[13],98629
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[1],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[2],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[3],98249
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[4],98290
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[5],98446
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[6],98421
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[7],98660
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[8],98691
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[9],98671
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ARST_N,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_BLK[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_BLK[1],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_BLK[2],95799
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK,91245
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[10],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[11],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[12],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[13],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[14],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[15],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[16],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[17],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[1],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[2],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[3],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[4],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[5],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[6],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[7],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[8],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[9],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[0],92543
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[1],91349
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[2],91245
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[3],91614
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[4],91465
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[5],91505
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[6],91336
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[7],91751
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_ARST_N,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_SRST_N,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WEN[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WEN[1],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WIDTH[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WIDTH[1],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WIDTH[2],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WMODE,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[10],12633
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[11],12645
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[12],12691
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[13],12749
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[1],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[2],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[3],12350
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[4],12317
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[5],12529
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[6],12509
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[7],12699
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[8],12723
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[9],12718
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ARST_N,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_BLK[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_BLK[1],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_BLK[2],11647
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[0],11313
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[10],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[11],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[12],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[13],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[14],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[15],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[16],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[17],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[1],11268
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[2],11350
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[3],11315
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[4],11324
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[5],11306
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[6],11252
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[7],11272
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[8],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[9],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_ARST_N,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_SRST_N,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WEN[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WEN[1],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WIDTH[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WIDTH[1],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WIDTH[2],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WMODE,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIKREG[3]:A,2281
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIKREG[3]:B,2231
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIKREG[3]:C,1021
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIKREG[3]:D,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIKREG[3]:Y,962
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:A,10602
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:B,10539
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:C,10460
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:D,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:Y,7837
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[5]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[5]:CLK,95174
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[5]:D,93978
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[5]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[5]:Q,95174
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[2]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[2]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[2]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[2]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[2]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2[6]:A,3761
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2[6]:B,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2[6]:Y,3628
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[7]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[7]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[7]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[7]:Y,97220
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_3:A,93064
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_3:B,92827
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_3:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_3:CC,94395
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_3:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_3:P,92948
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_3:S,94395
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_3:UB,92827
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int_RNO:A,11654
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int_RNO:B,10377
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int_RNO:C,11566
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int_RNO:D,11501
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int_RNO:Y,10377
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[7]:D,11474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[7]:EN,9143
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[7]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_FIFO_wr_en_RNO:A,3799
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_FIFO_wr_en_RNO:B,3694
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_FIFO_wr_en_RNO:C,3636
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_FIFO_wr_en_RNO:Y,3636
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s[11]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s[11]:B,11493
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s[11]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s[11]:CC,10646
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s[11]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s[11]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s[11]:S,10646
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_s[11]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen_RNO:A,3684
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen_RNO:B,3663
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen_RNO:C,181
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen_RNO:D,2214
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen_RNO:Y,181
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:CLK,-853
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:D,1241
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:Q,-853
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3S3J1[5]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3S3J1[5]:B,2736
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3S3J1[5]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3S3J1[5]:CC,2803
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3S3J1[5]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3S3J1[5]:P,2736
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3S3J1[5]:S,2803
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3S3J1[5]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:B,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:CC,10607
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:S,10607
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:A,-1461
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:IPA,-1461
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:CLK,1274
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:Q,1274
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIL7N4[3]:A,1159
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIL7N4[3]:B,-258
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIL7N4[3]:C,1011
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIL7N4[3]:Y,-258
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[6]:D,11644
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[6]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[9]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[9]:B,97423
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[9]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[9]:CC,96621
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[9]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[9]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[9]:S,96621
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[9]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_RNO[0]:A,11701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_RNO[0]:Y,11701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[3]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[3]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[3]:Y,3674
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[2]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:A,1248
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:B,3689
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:Y,1248
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/N_1634_i_i:A,11643
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/N_1634_i_i:B,10174
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/N_1634_i_i:C,11485
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/N_1634_i_i:Y,10174
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_5_reg_en_0_a2_4_a2_0_o2:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_5_reg_en_0_a2_4_a2_0_o2:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_5_reg_en_0_a2_4_a2_0_o2:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_5_reg_en_0_a2_4_a2_0_o2:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:CLK,6956
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:D,10724
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:Q,6956
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_34:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_34:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[6]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[6]:CLK,93908
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[6]:D,93917
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[6]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[6]:Q,93908
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[6]:SLn,
PULLDOWN_R9_ibuf/U0/U_IOPAD:PAD,
PULLDOWN_R9_ibuf/U0/U_IOPAD:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_apb3_addr_0_a2:A,7280
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_apb3_addr_0_a2:B,8254
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_apb3_addr_0_a2:C,6400
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_apb3_addr_0_a2:D,6743
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_apb3_addr_0_a2:Y,6400
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[5]:D,11493
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[5]:EN,10422
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[5]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[4]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[4]:CLK,95196
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[4]:D,92692
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[4]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[4]:Q,95196
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:CLK,9202
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:D,12740
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:Q,9202
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:CLK,-613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:D,3157
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:Q,-613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_6:A,91997
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_6:B,92160
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_6:C,95401
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_6:CC,93075
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_6:D,95256
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_6:P,91997
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_6:S,93075
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_6:UB,95256
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[3]:D,11538
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[3]:EN,7034
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[3]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[1]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[1]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[1]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[1]:D,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[1]:EN,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[1]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[1]:Q,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[1]:SD,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[1]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[5]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[5]:B,95174
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[5]:C,96557
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[5]:CC,95446
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[5]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[5]:P,95174
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[5]:S,95446
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[5]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[6]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[6]:CLK,95478
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[6]:D,95149
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[6]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[6]:Q,95478
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[6]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[1]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[1]:CLK,2466
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[1]:D,4792
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[1]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[1]:Q,2466
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[1]:SLn,
GPIO_11_M2F_obuf/U0/U_IOOUTFF:A,
GPIO_11_M2F_obuf/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[14]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[14]:ALn,1339
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[14]:CLK,1467
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[14]:D,4792
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[14]:EN,3375
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[14]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[14]:Q,1467
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[14]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[14]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[1]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[1]:CLK,1795
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[1]:D,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[1]:EN,2208
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[1]:Q,1795
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:CLK,95137
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:D,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:Q,95137
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[12]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[12]:ALn,1339
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[12]:CLK,1241
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[12]:D,4792
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[12]:EN,3375
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[12]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[12]:Q,1241
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[12]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[12]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:A,1453
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:B,-623
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:CC,390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:S,390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:UB,-623
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[1]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_16:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_27:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_RNIU6PQ[0]:A,94123
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_RNIU6PQ[0]:B,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_RNIU6PQ[0]:C,93828
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_RNIU6PQ[0]:Y,93828
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_1528_i:A,10081
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_1528_i:B,11404
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_1528_i:Y,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[4]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[4]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[4]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[4]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[4]:Y,
GPIO_21_M2F_obuf/U0/U_IOPAD:D,
GPIO_21_M2F_obuf/U0/U_IOPAD:E,
GPIO_21_M2F_obuf/U0/U_IOPAD:PAD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[14]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[14]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[14]:CLK,2025
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[14]:D,4754
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[14]:EN,2208
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[14]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[14]:Q,2025
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[14]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[14]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[2]:D,11569
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[2]:EN,7960
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:CLK,-781
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:D,3232
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:Q,-781
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:SLn,
CommsFPGA_top_0/long_reset_cntr[3]:ADn,
CommsFPGA_top_0/long_reset_cntr[3]:ALn,-4224
CommsFPGA_top_0/long_reset_cntr[3]:CLK,96282
CommsFPGA_top_0/long_reset_cntr[3]:D,95584
CommsFPGA_top_0/long_reset_cntr[3]:EN,
CommsFPGA_top_0/long_reset_cntr[3]:LAT,
CommsFPGA_top_0/long_reset_cntr[3]:Q,96282
CommsFPGA_top_0/long_reset_cntr[3]:SD,
CommsFPGA_top_0/long_reset_cntr[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en:ALn,8292
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en:CLK,10316
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en:D,10535
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en:EN,8754
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en:Q,10316
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:CC[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:CC[1],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:CC[2],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:CC[3],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:CC[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:CC[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:CC[6],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:CC[7],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:CC[8],1276
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:CI,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:P[0],1469
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:P[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:P[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:P[1],1411
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:P[2],1595
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:P[3],1595
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:P[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:P[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:P[6],2000
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:P[7],2096
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:P[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:P[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:UB[0],1276
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:UB[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:UB[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:UB[1],1387
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:UB[2],1532
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:UB[3],1437
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:UB[4],1481
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:UB[5],1588
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:UB[6],1880
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:UB[7],2025
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:UB[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_25:B,4540
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_25:C,4755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_25:IPB,4540
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_25:IPC,4755
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_8:A,94035
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_8:B,93979
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_8:C,93893
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_8:D,93783
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_8:Y,93783
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[1]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[1]:CLK,3761
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[1]:D,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[1]:EN,3270
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[1]:Q,3761
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:CLK,2350
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:D,2558
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:Q,2350
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_12[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_12[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_12[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_12[3]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[5]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[5]:CLK,9416
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[5]:D,10763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[5]:EN,12574
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[5]:Q,9416
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[5]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[5]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385:B,96460
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385:CC,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385:P,96460
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_73:A,94244
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_73:B,93978
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_73:C,97506
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_73:D,96913
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_73:Y,93978
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[0]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[0]:B,10529
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[0]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[0]:CC,11250
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[0]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[0]:P,10529
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[0]:S,11250
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[0]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_2:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_2:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_2:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_2:IPC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_33:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_33:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_33:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_33:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_33:D,1588
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_33:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_33:UB,1588
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CLK_PAD/U_IOPADP:EIN_P,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CLK_PAD/U_IOPADP:OIN_P,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CLK_PAD/U_IOPADP:PAD_P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_71:A,94201
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_71:B,93978
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_71:C,97324
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_71:D,96923
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_71:Y,93978
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[3]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_10:A,93736
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_10:B,93623
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_10:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_10:CC,92666
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_10:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_10:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_10:S,92666
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_10:UB,94873
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[2]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[2]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[2]:CLK,95467
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[2]:D,97043
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[2]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[2]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[2]:Q,95467
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[2]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[2]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[8]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[8]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[8]:CLK,1050
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[8]:D,1088
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[8]:EN,3505
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[8]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[8]:Q,1050
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[8]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:Q,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIDMB2[7]:A,-168
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIDMB2[7]:B,-258
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIDMB2[7]:Y,-258
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/un1_Sync2RxClk_tx_packet_complt_1_i_a2:A,1217
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/un1_Sync2RxClk_tx_packet_complt_1_i_a2:B,1111
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/un1_Sync2RxClk_tx_packet_complt_1_i_a2:C,946
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/un1_Sync2RxClk_tx_packet_complt_1_i_a2:Y,946
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:CLK,7708
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:D,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:Q,7708
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[8]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[8]:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[8]:D,97552
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[8]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[8]:Q,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[8]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[8]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[3]:CLK,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[3]:D,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[3]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[3]:Q,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:B,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:CC,10607
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:S,10607
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[1]:D,11496
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[1]:EN,7816
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[1]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2[2]:A,3556
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2[2]:B,3709
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2[2]:C,3360
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2[2]:Y,3360
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[6]:D,11457
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[6]:EN,7034
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[6]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]:A,436
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]:B,2111
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]:C,1293
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]:D,-204
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]:P,988
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]:UB,783
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]:Y,-204
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_9:A,390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_9:B,406
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_9:C,257
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_9:D,946
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_9:Y,257
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_4:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_4:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_4:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_4:IPC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[6]:D,11457
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[6]:EN,10332
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:A,1233
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:B,3682
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:Y,1233
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_0_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_0_PAD/U_IOINFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[0]:D,11558
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[0]:EN,10234
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[0]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_31_BI_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_31_BI_PAD/U_IOINFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un89_apb3_addr_0_a2_0:A,8167
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un89_apb3_addr_0_a2_0:B,7938
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un89_apb3_addr_0_a2_0:C,7675
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un89_apb3_addr_0_a2_0:Y,7675
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[0]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[0]:CLK,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[0]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[0]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[0]:Q,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:CLK,-613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:D,3157
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:Q,-613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:CLK,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:D,10732
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:Q,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[5]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[5]:B,97572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[5]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[5]:Y,97220
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_4:EN,
m2s010_som_sb_0/CORECONFIGP_0/paddr[9]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[9]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[9]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/paddr[9]:D,
m2s010_som_sb_0/CORECONFIGP_0/paddr[9]:EN,
m2s010_som_sb_0/CORECONFIGP_0/paddr[9]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/paddr[9]:Q,
m2s010_som_sb_0/CORECONFIGP_0/paddr[9]:SD,
m2s010_som_sb_0/CORECONFIGP_0/paddr[9]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13_i_0_o2[8]:A,-142
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13_i_0_o2[8]:B,-98
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13_i_0_o2[8]:C,-144
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_13_i_0_o2[8]:Y,-144
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINOKG:A,11631
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINOKG:B,
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINOKG:Y,11631
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[6]:A,97608
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[6]:B,97552
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[6]:Y,97552
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_0:A,1242
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_0:B,1186
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_0:C,71
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_0:Y,71
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[2]:CLK,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[2]:D,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[2]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[2]:Q,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[2]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/paddr_RNI09N31[12]:A,
m2s010_som_sb_0/CORECONFIGP_0/paddr_RNI09N31[12]:B,
m2s010_som_sb_0/CORECONFIGP_0/paddr_RNI09N31[12]:C,
m2s010_som_sb_0/CORECONFIGP_0/paddr_RNI09N31[12]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:CC[10],2641
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:CC[11],2570
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:CC[1],3186
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:CC[2],3111
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:CC[3],2793
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:CC[4],2715
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:CC[5],2655
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:CC[6],2803
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:CC[7],2697
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:CC[8],2626
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:CC[9],2740
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:P[0],2570
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:P[1],2573
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:P[2],2787
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:P[3],2758
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:P[6],2736
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:P[7],3314
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:P[9],3249
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:UB[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:UB[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:UB[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:UB[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:UB[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:UB[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:UB[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:UB[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:UB[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:UB[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K_CC_0:UB[9],
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[2]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[2]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[2]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[2]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[2]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[2]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[2]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[2]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]_CC_0:UB[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_4[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_4[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_4[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_4[5]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_4[5]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[4]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[4]:CLK,93893
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[4]:D,94755
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[4]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[4]:Q,93893
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[4]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_0_sqmuxa_0_a3_i_0_o2:A,1289
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_0_sqmuxa_0_a3_i_0_o2:B,1239
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_0_sqmuxa_0_a3_i_0_o2:Y,1239
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_0_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_0_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:CLK,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:D,2655
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:EN,2026
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:Q,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:CLK,10805
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:D,11128
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:Q,10805
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:A,11701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:B,11652
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:C,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:D,11434
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:Y,7838
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[7]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[7]:B,97192
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[7]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[7]:CC,96578
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[7]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[7]:P,97192
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[7]:S,96578
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[7]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_24:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_24:C,12756
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_24:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_24:IPC,12756
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_4:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_4:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_4:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_4:IPB,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_4:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:CLK,6930
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:D,10648
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:Q,6930
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/MANCHESTER_IN_d[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/MANCHESTER_IN_d[0]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/MANCHESTER_IN_d[0]:CLK,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/MANCHESTER_IN_d[0]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/MANCHESTER_IN_d[0]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/MANCHESTER_IN_d[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/MANCHESTER_IN_d[0]:Q,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/MANCHESTER_IN_d[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/MANCHESTER_IN_d[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[1]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[1]:B,96436
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[1]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[1]:CC,97110
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[1]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[1]:P,96436
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[1]:S,97110
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[1]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[14]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[14]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[14]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[14]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[14]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[14]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[14]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[14]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[14]:SLn,
m2s010_som_sb_0/BIBUF_0/U0/U_IOPAD:D,
m2s010_som_sb_0/BIBUF_0/U0/U_IOPAD:E,
m2s010_som_sb_0/BIBUF_0/U0/U_IOPAD:PAD,
m2s010_som_sb_0/BIBUF_0/U0/U_IOPAD:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[3]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[3]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[3]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[3]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[3]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en_0:A,8114
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en_0:B,10550
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en_0:C,6850
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en_0:D,8132
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en_0:Y,6850
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_23:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_23:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_23:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_23:IPC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[5]:D,11493
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[5]:EN,9285
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[5]:SLn,
PULLDOWN_R9_ibuf/U0/U_IOINFF:A,
PULLDOWN_R9_ibuf/U0/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:CLK,95338
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:D,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:Q,95338
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux_0[8]:A,5554
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux_0[8]:B,10187
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux_0[8]:C,6755
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux_0[8]:CC,
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux_0[8]:D,6648
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux_0[8]:P,
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux_0[8]:UB,
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux_0[8]:Y,5554
Data_FAIL_obuf/U0/U_IOOUTFF:A,
Data_FAIL_obuf/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIT7J88[2]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIT7J88[2]:B,2674
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIT7J88[2]:C,2716
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIT7J88[2]:CC,1320
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIT7J88[2]:D,2370
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIT7J88[2]:P,2498
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIT7J88[2]:S,1320
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIT7J88[2]:UB,2370
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:A,2722
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:B,2639
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:C,1249
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:D,2437
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:Y,1249
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIMQR41[4]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIMQR41[4]:B,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIMQR41[4]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIMQR41[4]:CC,2674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIMQR41[4]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIMQR41[4]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIMQR41[4]:S,2674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIMQR41[4]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[6]:A,97616
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[6]:B,97513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[6]:C,92642
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[6]:D,93814
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[6]:Y,92642
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_s[15]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_s[15]:B,3545
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_s[15]:C,-461
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_s[15]:CC,-1414
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_s[15]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_s[15]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_s[15]:S,-1414
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_s[15]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[8]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[8]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[8]:CLK,2636
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[8]:D,4792
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[8]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[8]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[8]:Q,2636
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[8]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[8]:SLn,
CommsFPGA_top_0/RESET_DELAY_PROC_un2_long_reset_cntr_4:A,96490
CommsFPGA_top_0/RESET_DELAY_PROC_un2_long_reset_cntr_4:B,96392
CommsFPGA_top_0/RESET_DELAY_PROC_un2_long_reset_cntr_4:C,96342
CommsFPGA_top_0/RESET_DELAY_PROC_un2_long_reset_cntr_4:D,96262
CommsFPGA_top_0/RESET_DELAY_PROC_un2_long_reset_cntr_4:Y,96262
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:CLK,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:Q,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0:A,92936
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0:B,92666
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0:CC,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0:P,92820
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0:UB,92666
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0:Y,96559
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNINPQR1[1]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNINPQR1[1]:B,2787
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNINPQR1[1]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNINPQR1[1]:CC,2959
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNINPQR1[1]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNINPQR1[1]:P,2787
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNINPQR1[1]:S,2959
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNINPQR1[1]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[6]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[6]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[6]:Y,3674
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_8:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_8:B,95603
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_8:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_8:CC,95930
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_8:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_8:P,95603
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_8:S,95930
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_8:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:CLK,11441
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:D,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:Q,11441
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_11_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_11_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_11_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_11_PAD/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_11[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_11[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_11[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_11[1]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[7]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[7]:CLK,92845
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[7]:D,96563
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[7]:EN,95600
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[7]:Q,92845
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[7]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[7]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[3]:ALn,94836
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[3]:CLK,96438
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[3]:D,93690
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[3]:EN,97010
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[3]:Q,96438
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[0]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[0]:CLK,1265
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[0]:D,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[0]:EN,2058
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[0]:Q,1265
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[1]:D,11496
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[1]:EN,7816
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:A,97608
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:B,96235
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:C,97474
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:D,97349
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:Y,96235
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:CLK,11574
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:Q,11574
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_9:A,316
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_9:B,218
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_9:C,120
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_9:D,10
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_9:Y,10
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[7]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[7]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[7]:D,10166
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[7]:EN,10139
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[7]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:B,10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:CC,11195
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:P,10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:S,11195
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO[1]:A,3730
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO[1]:B,2499
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO[1]:C,3596
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO[1]:Y,2499
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[3]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[3]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[3]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[3]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[3]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[10],6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[11],8204
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[1],9025
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[2],8795
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[3],8480
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[4],8342
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[5],7129
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[6],7245
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[7],7059
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[8],6932
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[9],6960
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[0],6905
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[1],6847
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[2],7051
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[3],7033
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[6],6998
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[7],7698
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[9],8958
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[0],6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[10],8958
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[1],6862
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[2],7007
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[3],6912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[4],6956
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[5],7064
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[6],6861
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[7],6930
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[8],7058
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[9],7386
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[10],6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[11],8204
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[1],9025
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[2],8795
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[3],8480
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[4],8342
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[5],7129
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[6],7245
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[7],7059
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[8],6932
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[9],6960
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[0],6905
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[1],6847
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[2],7051
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[3],7033
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[6],6998
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[7],7698
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[9],8958
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[0],6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[10],8958
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[1],6862
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[2],7007
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[3],6912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[4],6956
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[5],7064
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[6],6861
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[7],6930
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[8],7058
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[9],7386
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:A,9238
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:B,6956
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:CC,8342
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:S,8342
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:UB,6956
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[7]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:CLK,95067
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:D,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:Q,95067
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:CLK,6847
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:D,11195
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:Q,6847
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[7]:D,11474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[7]:EN,7960
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[7]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte1_en:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte1_en:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte1_en:CLK,93747
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte1_en:D,98647
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte1_en:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte1_en:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte1_en:Q,93747
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte1_en:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte1_en:SLn,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_0:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_0:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_0:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_0:IPA,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_0:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:A,95111
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:B,97567
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:Y,95111
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[4]:A,97616
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[4]:B,97513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[4]:C,92692
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[4]:D,93814
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[4]:Y,92692
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[2]:D,11569
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[2]:EN,9143
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[2]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[9]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[9]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[9]:CLK,95453
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[9]:D,93830
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[9]:EN,93690
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[9]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[9]:Q,95453
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[9]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_34:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_34:IPENn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:IPA,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_6_reg_en_0_a2_0_a2_4_a2:A,10315
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_6_reg_en_0_a2_0_a2_4_a2:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_6_reg_en_0_a2_0_a2_4_a2:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_6_reg_en_0_a2_0_a2_4_a2:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_6_reg_en_0_a2_0_a2_4_a2:Y,10315
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[5]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[5]:CLK,94794
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[5]:D,92947
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[5]:EN,93690
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[5]:Q,94794
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:A,1305
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:B,1271
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:CC,257
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:S,257
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:UB,2166
CommsFPGA_CCC_0/GL1_INST/U0_RGB1:An,
CommsFPGA_CCC_0/GL1_INST/U0_RGB1:ENn,
CommsFPGA_CCC_0/GL1_INST/U0_RGB1:YL,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[7]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[7]:CLK,93694
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[7]:D,96308
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[7]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[7]:Q,93694
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[7]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_s[15]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_s[15]:B,3545
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_s[15]:C,-461
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_s[15]:CC,-1414
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_s[15]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_s[15]:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_s[15]:S,-1414
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_s[15]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_3_BI_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_3_BI_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_3_BI_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_3_BI_PAD/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:CLK,7132
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:D,8811
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:Q,7132
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr_RNO[1]:A,11384
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr_RNO[1]:B,11629
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr_RNO[1]:C,11368
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr_RNO[1]:Y,11368
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIPBH57[1]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIPBH57[1]:B,2692
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIPBH57[1]:C,2686
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIPBH57[1]:CC,1638
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIPBH57[1]:D,2466
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIPBH57[1]:P,2526
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIPBH57[1]:S,1638
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIPBH57[1]:UB,2466
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[5]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[5]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[5]:D,10209
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[5]:EN,10171
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[5]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[5]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:B,10684
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:CC,10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:P,10684
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:S,10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:CLK,10401
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:D,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:Q,10401
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:SLn,
CommsFPGA_top_0/long_reset_cntr_3[4]:A,96410
CommsFPGA_top_0/long_reset_cntr_3[4]:B,96305
CommsFPGA_top_0/long_reset_cntr_3[4]:C,95506
CommsFPGA_top_0/long_reset_cntr_3[4]:Y,95506
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:CLK,10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:D,10770
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:Q,10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:IPA,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[5]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[5]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[5]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[5]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[5]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:CC[10],10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:CC[11],10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:CC[1],11195
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:CC[2],11120
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:CC[3],10802
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:CC[4],10724
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:CC[5],10664
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:CC[6],10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:CC[7],10648
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:CC[8],10577
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:CC[9],10691
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:P[0],10579
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:P[1],10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:P[2],10735
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:P[3],10706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:P[6],10684
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:P[7],11262
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:P[9],11197
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:UB[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:UB[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:UB[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:UB[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:UB[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:UB[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:UB[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:UB[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:UB[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:UB[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372_CC_0:UB[9],
m2s010_som_sb_0/CORECONFIGP_0/int_prdata_4_sqmuxa_s:A,
m2s010_som_sb_0/CORECONFIGP_0/int_prdata_4_sqmuxa_s:B,
m2s010_som_sb_0/CORECONFIGP_0/int_prdata_4_sqmuxa_s:C,
m2s010_som_sb_0/CORECONFIGP_0/int_prdata_4_sqmuxa_s:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_29:B,4546
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_29:C,4682
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_29:IPB,4546
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_29:IPC,4682
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:CLK,8017
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:D,11418
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:Q,8017
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:CLK,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:D,2573
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:EN,2026
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:Q,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_10_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_10_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_10_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_13[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_13[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_13[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_13[6]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:CC[10],2629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:CC[11],2558
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:CC[1],3232
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:CC[2],3157
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:CC[3],2839
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:CC[4],2761
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:CC[5],2701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:CC[6],2792
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:CC[7],2685
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:CC[8],2614
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:CC[9],2728
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:P[0],2616
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:P[1],2558
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:P[2],2772
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:P[3],2743
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:P[6],2721
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:P[7],3299
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:P[9],3234
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:UB[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:UB[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:UB[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:UB[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:UB[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:UB[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:UB[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:UB[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:UB[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:UB[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[0]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[0]:CLK,1465
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[0]:D,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[0]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[0]:Q,1465
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]:B,1490
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]:P,1490
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:A,7021
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:B,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:CC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:P,6905
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:UB,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:Y,10644
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:CLK,10805
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:D,11128
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:Q,10805
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:CLK,-295
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:D,3596
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:Q,-295
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:A,95477
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:B,95397
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:Y,95397
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[11]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[11]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[11]:CLK,4800
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[11]:D,4800
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[11]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[11]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[11]:Q,4800
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[11]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[11]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[8]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[8]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[8]:CLK,781
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[8]:D,81
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[8]:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[8]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[8]:Q,781
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[8]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:B,11277
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:CC,10663
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:P,11277
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:S,10663
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:UB,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[8]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[8]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[8]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[8]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[8]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[8]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[8]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[8]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_6:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_6:IPENn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[0]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[0]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[0]:CLK,95559
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[0]:D,96587
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[0]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[0]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[0]:Q,95559
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[0]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s_0_i_i_a2:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s_0_i_i_a2:B,3686
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s_0_i_i_a2:Y,3686
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[1]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[1]:CLK,10592
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[1]:D,11203
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[1]:EN,11481
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[1]:Q,10592
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[1]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI4HSM[0]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI4HSM[0]:B,2573
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI4HSM[0]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI4HSM[0]:CC,3204
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI4HSM[0]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI4HSM[0]:P,2573
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI4HSM[0]:S,3204
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI4HSM[0]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg[0]:ALn,3574
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg[0]:CLK,3697
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg[0]:D,4761
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg[0]:EN,4619
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg[0]:Q,3697
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[7]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[7]:CLK,11277
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[7]:D,10663
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[7]:EN,11481
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[7]:Q,11277
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[7]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:A,10418
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:B,10328
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:C,10276
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:D,8811
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:Y,8811
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:CLK,97567
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:D,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:Q,97567
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_7:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_7:C,4394
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_7:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_7:IPC,4394
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_26:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_26:C,12692
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_26:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_26:IPC,12692
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:CLK,1503
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:D,2701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:Q,1503
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:SLn,
MAC_MII_RX_DV_ibuf/U0/U_IOINFF:A,
MAC_MII_RX_DV_ibuf/U0/U_IOINFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CKE_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CKE_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CKE_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO[2]:A,3730
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO[2]:B,2499
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO[2]:C,3603
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO[2]:D,3486
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO[2]:Y,2499
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[3]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[3]:CLK,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[3]:D,1080
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[3]:EN,881
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[3]:Q,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[2]:D,11569
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[2]:EN,9285
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[2]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[5]:A,94099
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[5]:B,94090
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[5]:C,91505
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[5]:D,93847
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[5]:Y,91505
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[0]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[0]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[0]:Y,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:CLK,10276
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:Q,10276
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[14]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[14]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[14]:CLK,3689
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[14]:D,4800
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[14]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[14]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[14]:Q,3689
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[14]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[14]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[2]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[2]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[2]:Y,11637
m2s010_som_sb_0/CORECONFIGP_0/pwdata[11]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[11]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[11]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[11]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[11]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[11]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[11]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[11]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNICJI22[8]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNICJI22[8]:B,3249
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNICJI22[8]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNICJI22[8]:CC,2740
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNICJI22[8]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNICJI22[8]:P,3249
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNICJI22[8]:S,2740
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNICJI22[8]:UB,
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:A,11762
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:B,11672
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:C,11614
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:Y,11614
m2s010_som_sb_0/CORERESETP_0/count_ddr[13]:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[13]:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr[13]:CLK,16386
m2s010_som_sb_0/CORERESETP_0/count_ddr[13]:D,16477
m2s010_som_sb_0/CORERESETP_0/count_ddr[13]:EN,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr[13]:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr[13]:Q,16386
m2s010_som_sb_0/CORERESETP_0/count_ddr[13]:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr[13]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7[1]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[7]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[7]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[7]:CLK,1313
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[7]:D,2162
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[7]:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[7]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[7]:Q,1313
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[7]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[7]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[1]:CLK,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[1]:D,-1864
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[1]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[1]:Q,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]:B,10639
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]:CC,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]:P,10639
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[0]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[0]:B,96436
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[0]:C,96196
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[0]:CC,96870
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[0]:D,96163
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[0]:P,96193
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[0]:S,96870
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[0]:UB,96163
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[3]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[3]:CLK,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[3]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[3]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[3]:Q,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[5]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[5]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[5]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[5]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[5]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[5]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[2]:D,11569
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[2]:EN,8050
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[3]:D,11538
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[3]:EN,10226
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[11]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[11]:CLK,10313
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[11]:D,10646
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[11]:EN,12574
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[11]:Q,10313
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[11]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[11]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[15]:A,93912
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[15]:B,91245
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[15]:C,97481
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[15]:D,97341
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[15]:Y,91245
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[4]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[4]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[4]:CLK,2522
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[4]:D,4785
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[4]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[4]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[4]:Q,2522
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[4]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[4]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[3]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[3]:CLK,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[3]:D,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[3]:EN,3270
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[3]:Q,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_3:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_10:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_10:IPENn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[8]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[8]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[8]:CLK,2636
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[8]:D,4792
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[8]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[8]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[8]:Q,2636
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[8]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux:A,10502
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux:B,10286
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux:C,10566
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux:CC,
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux:D,10421
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux:P,
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux:UB,
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux:Y,10286
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:IPB,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[4]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[4]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[4]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[4]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[4]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[4]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[4]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[4]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_28:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:CLK,3314
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:D,2700
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:EN,2026
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:Q,3314
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/iFIFO_Ptr_Err_RNO:A,-886
CommsFPGA_top_0/FIFOS_INST/iFIFO_Ptr_Err_RNO:B,-858
CommsFPGA_top_0/FIFOS_INST/iFIFO_Ptr_Err_RNO:C,3590
CommsFPGA_top_0/FIFOS_INST/iFIFO_Ptr_Err_RNO:D,3484
CommsFPGA_top_0/FIFOS_INST/iFIFO_Ptr_Err_RNO:Y,-886
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_RNILH5M:A,10761
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_RNILH5M:B,10651
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_RNILH5M:Y,10651
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[6]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[6]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[6]:CLK,640
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[6]:D,1025
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[6]:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[6]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[6]:Q,640
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[6]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_PACKET_DEPTH_STATUS_PROC_rx_packet_depth_status2_i_a2_0_5:A,-3965
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_PACKET_DEPTH_STATUS_PROC_rx_packet_depth_status2_i_a2_0_5:B,-4015
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_PACKET_DEPTH_STATUS_PROC_rx_packet_depth_status2_i_a2_0_5:C,-4111
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_PACKET_DEPTH_STATUS_PROC_rx_packet_depth_status2_i_a2_0_5:D,-4229
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_PACKET_DEPTH_STATUS_PROC_rx_packet_depth_status2_i_a2_0_5:Y,-4229
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:CLK,1453
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:D,2614
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:Q,1453
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[7]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[7]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[7]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[7]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[7]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[2]:CLK,-4229
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[2]:D,2720
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[2]:EN,3474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[2]:Q,-4229
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:CLK,95246
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:D,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:Q,95246
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[4]:D,11515
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[4]:EN,11564
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:D,11515
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:EN,-812
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[4]:SLn,
CommsFPGA_top_0/long_reset_cntr[1]:ADn,
CommsFPGA_top_0/long_reset_cntr[1]:ALn,-4224
CommsFPGA_top_0/long_reset_cntr[1]:CLK,96262
CommsFPGA_top_0/long_reset_cntr[1]:D,95977
CommsFPGA_top_0/long_reset_cntr[1]:EN,
CommsFPGA_top_0/long_reset_cntr[1]:LAT,
CommsFPGA_top_0/long_reset_cntr[1]:Q,96262
CommsFPGA_top_0/long_reset_cntr[1]:SD,
CommsFPGA_top_0/long_reset_cntr[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[2]:A,97608
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[2]:B,97552
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[2]:Y,97552
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:A,2430
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:Y,2430
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[1]:CLK,10553
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[1]:D,11496
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[1]:EN,11564
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[1]:Q,10553
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:CLK,11277
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:D,10663
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:Q,11277
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:CLK,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:D,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:Q,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIJFKLC[2]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIJFKLC[2]:B,93975
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIJFKLC[2]:C,96586
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIJFKLC[2]:CC,95207
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIJFKLC[2]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIJFKLC[2]:P,93975
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIJFKLC[2]:S,94762
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIJFKLC[2]:UB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_8:A,95467
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_8:B,95417
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_8:C,94154
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_8:D,94062
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_8:Y,94062
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_9:A,43629
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_9:B,640
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_9:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_9:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_9:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_9:P,697
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_9:UB,640
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_0_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_0_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_0_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_a2:A,3784
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_a2:B,3701
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_a2:Y,3701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:A,8097
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:B,7064
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:CC,7129
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:S,7129
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:UB,7064
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m16_i_0_a2:A,95593
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m16_i_0_a2:B,96586
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m16_i_0_a2:Y,95593
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[3]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[3]:CLK,8508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[3]:D,10784
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[3]:EN,12574
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[3]:Q,8508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[3]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[3]:SLn,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0:An,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0:ENn,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0:YWn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[9]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[9]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[9]:CLK,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[9]:D,4754
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[9]:EN,2208
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[9]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[9]:Q,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[9]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_3:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[6]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[6]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[6]:CLK,1359
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[6]:D,1061
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[6]:EN,3505
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[6]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[6]:Q,1359
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[6]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:CLK,7064
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:D,10664
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:Q,7064
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:CLK,138
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:D,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:Q,138
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:CLK,7149
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:D,8928
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:Q,7149
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[6]:D,11457
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[6]:EN,9143
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[6]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC_un19_tx_dataen:A,46243
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC_un19_tx_dataen:B,46222
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC_un19_tx_dataen:Y,46222
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr[1]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr[1]:CLK,-886
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr[1]:D,11368
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr[1]:EN,
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr[1]:Q,-886
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr[1]:SD,
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst:A,
CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst:B,
CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[0]:CLK,-4173
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[0]:D,3170
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[0]:EN,3474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[0]:Q,-4173
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[6]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_30:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_30:IPENn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_9_FCINST1:CC,181
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_9_FCINST1:CO,181
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_9_FCINST1:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_9_FCINST1:UB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_15:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_15:B,96262
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_15:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_15:CC,95553
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_15:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_15:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_15:S,95553
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_15:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_12[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_12[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_12[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_12[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_12[4]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_9_RNIRS9S:A,198
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_9_RNIRS9S:B,100
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_9_RNIRS9S:C,173
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_9_RNIRS9S:D,-1251
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_9_RNIRS9S:Y,-1251
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[10]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[10]:B,3545
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[10]:C,-461
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[10]:CC,-1394
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[10]:D,-1126
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[10]:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[10]:S,-1394
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[10]:UB,-1126
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[0]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[6]:D,11457
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[6]:EN,10226
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg_en:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg_en:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg_en:D,10206
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg_en:EN,8289
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg_en:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg_en:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIEGI5[1]:A,8227
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIEGI5[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIEGI5[1]:Y,8227
m2s010_som_sb_0/CORECONFIGP_0/un6_int_psel_1:A,
m2s010_som_sb_0/CORECONFIGP_0/un6_int_psel_1:B,
m2s010_som_sb_0/CORECONFIGP_0/un6_int_psel_1:C,
m2s010_som_sb_0/CORECONFIGP_0/un6_int_psel_1:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg_en_ret:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg_en_ret:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg_en_ret:CLK,10564
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg_en_ret:D,5467
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg_en_ret:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg_en_ret:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg_en_ret:Q,10564
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg_en_ret:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg_en_ret:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_14:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_14:C,12506
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_14:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_14:IPC,12506
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[7]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[7]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[7]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[7]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[7]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[1]_CC_0:UB[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un5_apb3_addr_0_a2_0_a2:A,6558
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un5_apb3_addr_0_a2_0_a2:B,5601
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un5_apb3_addr_0_a2_0_a2:C,5811
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un5_apb3_addr_0_a2_0_a2:D,5467
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un5_apb3_addr_0_a2_0_a2:Y,5467
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2:A,10644
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2:B,10247
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2:C,8204
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2:D,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2:Y,6751
MAC_MII_TXD_obuf[3]/U0/U_IOENFF:A,
MAC_MII_TXD_obuf[3]/U0/U_IOENFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_28:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_28:C,98609
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_28:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_28:IPC,98609
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_6:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_6:B,95447
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_6:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_6:CC,96685
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_6:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_6:P,95447
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_6:S,96262
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_6:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:CLK,-708
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:D,2298
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:Q,-708
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_11_FCINST1:CC,365
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_11_FCINST1:CO,365
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_11_FCINST1:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_11_FCINST1:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[6]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[6]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[6]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[6]:Y,97220
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[3]:A,3792
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[3]:B,3640
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[3]:C,2294
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[3]:D,2162
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[3]:Y,2162
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIFJTND[7]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIFJTND[7]:B,2936
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIFJTND[7]:C,2930
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIFJTND[7]:CC,991
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIFJTND[7]:D,2516
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIFJTND[7]:P,2770
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIFJTND[7]:S,991
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIFJTND[7]:UB,2516
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[14]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[14]:ALn,94836
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[14]:CLK,95073
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[14]:D,98670
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[14]:EN,97010
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[14]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[14]:Q,95073
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[14]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[14]:SLn,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_13:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_13:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_13:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_13:IPA,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_13:IPC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[1]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[1]:CLK,95294
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[1]:D,92639
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[1]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[1]:Q,95294
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:CLK,7924
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:Q,7924
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[13]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[13]:ALn,1339
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[13]:CLK,1528
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[13]:D,4792
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[13]:EN,3375
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[13]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[13]:Q,1528
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[13]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[13]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg_en:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg_en:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg_en:D,10206
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg_en:EN,8672
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg_en:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg_en:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[5]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[5]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[5]:Y,11637
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_27:A,1921
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_27:B,1820
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_27:C,1770
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_27:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_27:D,1437
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_27:P,1595
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_27:UB,1437
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[6]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[6]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[6]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[6]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[6]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_23:EN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:IPA,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[1]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[1]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[1]:Y,11637
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_8[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_8[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_8[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_8[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_8[6]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[7]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[7]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[7]:CLK,-258
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[7]:D,2170
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[7]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[7]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[7]:Q,-258
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[7]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[7]:SLn,
MAC_MII_CRS_ibuf/U0/U_IOINFF:A,
MAC_MII_CRS_ibuf/U0/U_IOINFF:Y,
CommsFPGA_top_0/un4_long_reset_cntr_cry_5:A,
CommsFPGA_top_0/un4_long_reset_cntr_cry_5:B,96282
CommsFPGA_top_0/un4_long_reset_cntr_cry_5:C,
CommsFPGA_top_0/un4_long_reset_cntr_cry_5:CC,95446
CommsFPGA_top_0/un4_long_reset_cntr_cry_5:D,
CommsFPGA_top_0/un4_long_reset_cntr_cry_5:P,
CommsFPGA_top_0/un4_long_reset_cntr_cry_5:S,95446
CommsFPGA_top_0/un4_long_reset_cntr_cry_5:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[8]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[8]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[8]:CLK,-20
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[8]:D,-1224
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[8]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[8]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[8]:Q,-20
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[8]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[4]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[4]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[4]:Y,11637
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[1]:Y,
CommsFPGA_top_0/long_reset_set:ADn,
CommsFPGA_top_0/long_reset_set:ALn,
CommsFPGA_top_0/long_reset_set:CLK,7932
CommsFPGA_top_0/long_reset_set:D,
CommsFPGA_top_0/long_reset_set:EN,
CommsFPGA_top_0/long_reset_set:LAT,
CommsFPGA_top_0/long_reset_set:Q,7932
CommsFPGA_top_0/long_reset_set:SD,
CommsFPGA_top_0/long_reset_set:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:CLK,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:D,11203
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:Q,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[6]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[6]:CLK,8471
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[6]:D,10656
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[6]:EN,12574
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[6]:Q,8471
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[6]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[6]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[13]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[13]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[13]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[13]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[13]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[13]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[13]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[13]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[13]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI512D4[9]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI512D4[9]:B,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI512D4[9]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI512D4[9]:CC,2323
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI512D4[9]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI512D4[9]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI512D4[9]:S,2323
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI512D4[9]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_32:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_32:IPENn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]:A,94054
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]:B,95246
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]:C,93908
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]:CC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]:D,93790
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]:P,94984
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]:UB,94818
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]:Y,93790
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:IPB,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:IPB,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:IPC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en:CLK,3476
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en:D,4754
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en:EN,900
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en:Q,3476
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:CLK,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:D,10607
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:Q,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_2:A,7245
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_2:B,7129
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_2:Y,7129
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/re_set:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/re_set:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/re_set:CLK,11622
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/re_set:D,12740
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/re_set:EN,10180
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/re_set:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/re_set:Q,11622
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/re_set:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/re_set:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RE_d1:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RE_d1:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RE_d1:CLK,93566
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RE_d1:D,96910
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RE_d1:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RE_d1:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RE_d1:Q,93566
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RE_d1:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RE_d1:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:A,11701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:B,11652
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:C,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:D,11434
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:Y,7838
MAC_MII_RX_CLK_ibuf/U0/U_IOINFF:A,
MAC_MII_RX_CLK_ibuf/U0/U_IOINFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[0]:D,11644
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[0]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:A,11701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:B,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:C,11574
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:D,11441
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:Y,7837
I_394/U0_RGB1:An,
I_394/U0_RGB1:ENn,
I_394/U0_RGB1:YL,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[6]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[6]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[6]:Y,11637
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[7]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[7]:CLK,94114
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[7]:D,93839
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[7]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[7]:Q,94114
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[7]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_pipe_d1_NE_2:A,1521
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_pipe_d1_NE_2:B,1465
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_pipe_d1_NE_2:C,1379
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_pipe_d1_NE_2:D,1265
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_pipe_d1_NE_2:Y,1265
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[2]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[2]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[2]:D,10230
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[2]:EN,10171
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[2]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[8]:A,9372
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[8]:B,9390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[8]:C,6755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[8]:D,9120
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[8]:Y,6755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a3_0_1[3]:A,2536
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a3_0_1[3]:B,2548
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a3_0_1[3]:C,1161
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a3_0_1[3]:D,1066
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a3_0_1[3]:Y,1066
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_14:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_14:C,12506
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_14:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_14:IPC,12506
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_9_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_9_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_9_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[1]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[1]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[1]:CLK,95417
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[1]:D,97118
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[1]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[1]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[1]:Q,95417
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[1]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE:A,42089
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE:B,40756
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE:C,41941
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE:D,41861
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE:Y,40756
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]_CC_0:UB[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[5]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_30:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_30:C,98634
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_30:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_30:IPC,98634
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:CLK,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:D,10706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:Q,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0[7]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:CLK,1355
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:D,2728
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:Q,1355
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:CLK,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:D,2267
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:EN,3210
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:Q,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_8:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_8:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:A,1601
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:B,1503
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:C,1466
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:D,1324
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:Y,1324
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable_1_i_0_0_a2_0:A,2556
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable_1_i_0_0_a2_0:B,2525
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable_1_i_0_0_a2_0:C,2414
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable_1_i_0_0_a2_0:Y,2414
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[9]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[9]:CLK,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[9]:D,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[9]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[9]:Q,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[9]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[9]:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[8]:A,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[8]:B,16818
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[8]:C,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[8]:CC,16508
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[8]:D,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[8]:P,16818
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[8]:S,16508
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[8]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[9]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[9]:CLK,93846
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[9]:D,97474
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[9]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[9]:Q,93846
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[9]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[9]:SLn,
DEBOUNCE_OUT_2_obuf/U0/U_IOPAD:D,
DEBOUNCE_OUT_2_obuf/U0/U_IOPAD:E,
DEBOUNCE_OUT_2_obuf/U0/U_IOPAD:PAD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[8]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[8]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[8]:Y,11637
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[7]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[7]:CLK,94018
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[7]:D,93846
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[7]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[7]:Q,94018
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[7]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[2]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[2]:CLK,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[2]:D,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[2]:EN,3270
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[2]:Q,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_35:EN,11647
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_35:IPENn,11647
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:CLK,10776
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:D,10810
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:Q,10776
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:CLK,418
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:D,2445
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:Q,418
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[4]:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[4]:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr[4]:CLK,16332
m2s010_som_sb_0/CORERESETP_0/count_ddr[4]:D,16648
m2s010_som_sb_0/CORERESETP_0/count_ddr[4]:EN,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr[4]:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr[4]:Q,16332
m2s010_som_sb_0/CORERESETP_0/count_ddr[4]:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[7]:D,11474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[7]:EN,10564
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[7]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg_en:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg_en:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg_en:D,10206
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg_en:EN,8293
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg_en:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg_en:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:CC[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:CC[10],-135
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:CC[1],1625
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:CC[2],1550
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:CC[3],1135
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:CC[4],1053
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:CC[5],981
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:CC[6],1043
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:CC[7],972
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:CC[8],917
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:CC[9],999
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:CI,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:P[0],55
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:P[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:P[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:P[1],-3
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:P[2],231
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:P[3],183
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:P[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:P[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:P[6],148
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:P[7],1813
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:P[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:P[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:UB[0],-135
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:UB[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:UB[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:UB[1],-25
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:UB[2],146
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:UB[3],19
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:UB[4],58
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:UB[5],183
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:UB[6],37
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:UB[7],195
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:UB[8],323
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0_CC_0:UB[9],651
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[5]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[5]:CLK,94012
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[5]:D,96235
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[5]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[5]:Q,94012
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[5]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[5]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[8]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[8]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[8]:CLK,93109
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[8]:D,95326
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[8]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[8]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[8]:Q,93109
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[8]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[9]:A,97608
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[9]:B,97552
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[9]:Y,97552
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:CLK,2787
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:D,3130
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:EN,2026
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:Q,2787
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:SLn,
m2s010_som_sb_0/CORERESETP_0/INIT_DONE_int:ADn,
m2s010_som_sb_0/CORERESETP_0/INIT_DONE_int:ALn,10349
m2s010_som_sb_0/CORERESETP_0/INIT_DONE_int:CLK,
m2s010_som_sb_0/CORERESETP_0/INIT_DONE_int:D,
m2s010_som_sb_0/CORERESETP_0/INIT_DONE_int:EN,12674
m2s010_som_sb_0/CORERESETP_0/INIT_DONE_int:LAT,
m2s010_som_sb_0/CORERESETP_0/INIT_DONE_int:Q,
m2s010_som_sb_0/CORERESETP_0/INIT_DONE_int:SD,
m2s010_som_sb_0/CORERESETP_0/INIT_DONE_int:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_0:A,8111
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_0:B,5467
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_0:C,9167
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_0:D,7932
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_0:Y,5467
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[7]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[7]:CLK,48539
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[7]:D,92635
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[7]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[7]:Q,48539
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_7:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_7:C,4394
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_7:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_7:IPC,4394
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:B,11493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:CC,10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:S,10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:UB,
m2s010_som_sb_0/CORERESETP_0/sm0_state[1]:ADn,
m2s010_som_sb_0/CORERESETP_0/sm0_state[1]:ALn,10349
m2s010_som_sb_0/CORERESETP_0/sm0_state[1]:CLK,11568
m2s010_som_sb_0/CORERESETP_0/sm0_state[1]:D,10523
m2s010_som_sb_0/CORERESETP_0/sm0_state[1]:EN,
m2s010_som_sb_0/CORERESETP_0/sm0_state[1]:LAT,
m2s010_som_sb_0/CORERESETP_0/sm0_state[1]:Q,11568
m2s010_som_sb_0/CORERESETP_0/sm0_state[1]:SD,
m2s010_som_sb_0/CORERESETP_0/sm0_state[1]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[4]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[4]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[4]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[4]:Y,97220
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_0:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_0:IPCLKn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[3]:D,11538
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[3]:EN,-812
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_20:EN,
m2s010_som_sb_0/CAM_SPI_1_SS0/U0_0/U0/U_IOINFF:A,
m2s010_som_sb_0/CAM_SPI_1_SS0/U0_0/U0/U_IOINFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0[5]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0[5]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[0]:A,3761
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[0]:B,3446
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[0]:C,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[0]:Y,3408
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:A,9238
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:B,6956
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:CC,8342
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:S,8342
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:UB,6956
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR_un6_tx_fifo_underrun_int_c_0:A,10382
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR_un6_tx_fifo_underrun_int_c_0:B,10293
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR_un6_tx_fifo_underrun_int_c_0:C,11462
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR_un6_tx_fifo_underrun_int_c_0:Y,10293
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_byte_clk_en_inv_2_0_0_1_RNISD6M:A,97217
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_byte_clk_en_inv_2_0_0_1_RNISD6M:B,95821
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_byte_clk_en_inv_2_0_0_1_RNISD6M:C,93942
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_byte_clk_en_inv_2_0_0_1_RNISD6M:D,93690
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_byte_clk_en_inv_2_0_0_1_RNISD6M:Y,93690
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:B,2745
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:C,-1239
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:CC,408
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:P,-1239
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:S,-461
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:UB,
CommsFPGA_top_0/long_reset:ADn,
CommsFPGA_top_0/long_reset:ALn,-4224
CommsFPGA_top_0/long_reset:CLK,
CommsFPGA_top_0/long_reset:D,96279
CommsFPGA_top_0/long_reset:EN,
CommsFPGA_top_0/long_reset:LAT,
CommsFPGA_top_0/long_reset:Q,
CommsFPGA_top_0/long_reset:SD,
CommsFPGA_top_0/long_reset:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[6]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[6]:CLK,95457
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[6]:D,93833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[6]:EN,93690
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[6]:Q,95457
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un73_apb3_addr_0_a2_0_a2_0:A,9353
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un73_apb3_addr_0_a2_0_a2_0:B,9366
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un73_apb3_addr_0_a2_0_a2_0:C,7893
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un73_apb3_addr_0_a2_0_a2_0:D,8774
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un73_apb3_addr_0_a2_0_a2_0:Y,7893
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIMPNEJ[10]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIMPNEJ[10]:B,94755
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIMPNEJ[10]:C,97334
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIMPNEJ[10]:CC,93783
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIMPNEJ[10]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIMPNEJ[10]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIMPNEJ[10]:S,93783
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIMPNEJ[10]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[2]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[2]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[2]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[2]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[2]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:CLK,368
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:D,1233
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:Q,368
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[2]:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[2]:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr[2]:CLK,16196
m2s010_som_sb_0/CORERESETP_0/count_ddr[2]:D,17044
m2s010_som_sb_0/CORERESETP_0/count_ddr[2]:EN,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr[2]:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr[2]:Q,16196
m2s010_som_sb_0/CORERESETP_0/count_ddr[2]:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr[2]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_13_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_13_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_13_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[10]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[10]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[10]:CLK,2639
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[10]:D,2251
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[10]:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[10]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[10]:Q,2639
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[10]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:CC[10],2629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:CC[11],2558
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:CC[1],3232
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:CC[2],3157
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:CC[3],2839
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:CC[4],2761
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:CC[5],2701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:CC[6],2792
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:CC[7],2685
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:CC[8],2614
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:CC[9],2728
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:P[0],2616
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:P[1],2558
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:P[2],2772
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:P[3],2743
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:P[6],2721
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:P[7],3299
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:P[9],3234
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:UB[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:UB[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:UB[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:UB[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:UB[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:UB[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:UB[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:UB[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:UB[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:UB[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377_CC_0:UB[9],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_11:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_11:B,97423
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_11:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_11:CC,95453
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_11:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_11:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_11:S,95453
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_11:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[2]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[2]:B,95196
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[2]:C,96571
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[2]:CC,96378
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[2]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[2]:P,95196
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[2]:S,95983
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[2]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:B,11197
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:CC,10691
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:P,11197
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:S,10691
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:A,1503
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:B,570
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:CC,584
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:S,584
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:UB,570
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[4]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[4]:CLK,2522
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[4]:D,4785
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[4]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[4]:Q,2522
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[4]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[2]:A,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[2]:B,3446
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[2]:C,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[2]:Y,828
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNI0CAL:A,-269
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNI0CAL:B,-417
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNI0CAL:C,-403
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNI0CAL:Y,-417
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_TX_Enable_0_i_i_a2[0]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_TX_Enable_0_i_i_a2[0]:B,413
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_TX_Enable_0_i_i_a2[0]:Y,413
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:B,2462
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:C,2350
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:CC,1378
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:S,1378
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:CLK,2505
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:Q,2505
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_4_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_4_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_4_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_19[3]:A,8293
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_19[3]:B,8296
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_19[3]:C,8338
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_19[3]:Y,8293
m2s010_som_sb_0/CORECONFIGP_0/un20_int_psel:A,
m2s010_som_sb_0/CORECONFIGP_0/un20_int_psel:B,
m2s010_som_sb_0/CORECONFIGP_0/un20_int_psel:C,
m2s010_som_sb_0/CORECONFIGP_0/un20_int_psel:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8_1[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8_1[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8_1[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8_1[2]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8_1[2]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[9]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[9]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[9]:Y,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:CLK,7132
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:D,8811
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:Q,7132
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:SLn,
m2s010_som_sb_0/CORERESETP_0/sm0_state[3]:ADn,
m2s010_som_sb_0/CORERESETP_0/sm0_state[3]:ALn,10349
m2s010_som_sb_0/CORERESETP_0/sm0_state[3]:CLK,10376
m2s010_som_sb_0/CORERESETP_0/sm0_state[3]:D,11508
m2s010_som_sb_0/CORERESETP_0/sm0_state[3]:EN,
m2s010_som_sb_0/CORERESETP_0/sm0_state[3]:LAT,
m2s010_som_sb_0/CORERESETP_0/sm0_state[3]:Q,10376
m2s010_som_sb_0/CORERESETP_0/sm0_state[3]:SD,
m2s010_som_sb_0/CORERESETP_0/sm0_state[3]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[6]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[6]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[6]:CLK,246
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[6]:D,1043
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[6]:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[6]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[6]:Q,246
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[6]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:A,9211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:B,9155
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:C,9069
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:D,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:Y,7838
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[5]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[5]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[5]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[5]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[5]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[5]:SLn,
m2s010_som_sb_0/BIBUF_0/U0/U_IOOUTFF:A,
m2s010_som_sb_0/BIBUF_0/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[9]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[9]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[9]:CLK,94267
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[9]:D,95605
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[9]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[9]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[9]:Q,94267
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[9]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[9]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[2]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[2]:B,96650
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[2]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[2]:CC,97035
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[2]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[2]:P,96650
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[2]:S,97035
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[2]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[6]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:CLK,10276
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:Q,10276
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:B,3530
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:CC,2761
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:S,2761
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_24:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_24:IPCLKn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[2]:D,11569
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[2]:EN,11564
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[2]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[4]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[4]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[4]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[4]:Y,97220
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[3]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[3]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[3]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[3]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[3]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[3]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[3]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[3]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[3]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[5]:A,1241
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[5]:B,1185
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[5]:C,1052
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[5]:D,920
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[5]:Y,920
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[2]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[2]:CLK,1387
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[2]:D,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[2]:EN,2208
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[2]:Q,1387
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:A,1601
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:B,462
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:CC,741
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:S,741
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:UB,462
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:A,7021
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:B,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:CC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:P,6905
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:UB,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:Y,10644
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[3]:D,11538
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[3]:EN,8050
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_4:EN,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[9]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[9]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[9]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[9]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[9]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIC0CR[6]:A,97499
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIC0CR[6]:B,97441
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIC0CR[6]:C,96937
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIC0CR[6]:Y,96937
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_28:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_28:C,12694
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_28:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_28:IPC,12694
DEBOUNCE_IN_ibuf[1]/U0/U_IOPAD:PAD,
DEBOUNCE_IN_ibuf[1]/U0/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[4]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[4]:CLK,1335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[4]:D,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[4]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[4]:Q,1335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[4]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/START_BIT_COUNTER_PROC_un2_sample_5:A,2600
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/START_BIT_COUNTER_PROC_un2_sample_5:B,2502
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/START_BIT_COUNTER_PROC_un2_sample_5:C,2404
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/START_BIT_COUNTER_PROC_un2_sample_5:D,2294
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/START_BIT_COUNTER_PROC_un2_sample_5:Y,2294
m2s010_som_sb_0/CORECONFIGP_0/paddr[10]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[10]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[10]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/paddr[10]:D,
m2s010_som_sb_0/CORECONFIGP_0/paddr[10]:EN,
m2s010_som_sb_0/CORECONFIGP_0/paddr[10]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/paddr[10]:Q,
m2s010_som_sb_0/CORECONFIGP_0/paddr[10]:SD,
m2s010_som_sb_0/CORECONFIGP_0/paddr[10]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:IPB,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:IPA,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:IPC,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[7]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[7]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[7]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[7]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[7]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[7]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[7]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[7]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_20:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[2]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[2]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[2]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[2]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[2]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:CLK,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:D,11203
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:Q,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:B,3299
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:CC,2685
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:P,3299
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:S,2685
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:CLK,-623
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:D,3448
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:Q,-623
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_5:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_5:IPENn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[5]:D,11493
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[5]:EN,9051
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[5]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[7]:A,94135
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[7]:B,93826
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[7]:C,97529
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[7]:D,97205
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[7]:Y,93826
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/re_pulse_d1:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/re_pulse_d1:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/re_pulse_d1:CLK,9372
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/re_pulse_d1:D,10264
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/re_pulse_d1:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/re_pulse_d1:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/re_pulse_d1:Q,9372
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/re_pulse_d1:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/re_pulse_d1:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:A,3738
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:C,3596
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:Y,3596
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_25[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_25[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_25[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_25[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_25[3]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIH597[3]:A,94366
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIH597[3]:B,94276
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIH597[3]:Y,94276
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_9:A,16342
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_9:B,16292
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_9:C,16196
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_9:D,16078
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_9:Y,16078
CommsFPGA_top_0/byte_clk_en:ADn,
CommsFPGA_top_0/byte_clk_en:ALn,
CommsFPGA_top_0/byte_clk_en:CLK,95581
CommsFPGA_top_0/byte_clk_en:D,97466
CommsFPGA_top_0/byte_clk_en:EN,
CommsFPGA_top_0/byte_clk_en:LAT,
CommsFPGA_top_0/byte_clk_en:Q,95581
CommsFPGA_top_0/byte_clk_en:SD,
CommsFPGA_top_0/byte_clk_en:SLn,
MAC_MII_TXD_obuf[0]/U0/U_IOOUTFF:A,
MAC_MII_TXD_obuf[0]/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[0]:D,11558
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[0]:EN,8050
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5[3]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:A,7132
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:B,7007
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:CC,8795
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:P,7051
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:S,8795
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:UB,7007
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[6]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[6]:CLK,166
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[6]:D,-1267
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[6]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[6]:Q,166
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[5]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[5]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[5]:Y,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_26:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_26:C,12692
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_26:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_26:IPC,12692
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:A,9238
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:B,6956
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:CC,8342
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:S,8342
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:UB,6956
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[2]:ALn,3574
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[2]:CLK,3807
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[2]:D,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[2]:EN,4619
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[2]:Q,3807
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[2]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[7]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[7]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[7]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[7]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[7]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[7]:SLn,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_6:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_6:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_6:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_6:IPA,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_6:IPC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask_1:A,3626
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask_1:B,2294
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask_1:C,2198
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask_1:D,2080
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask_1:Y,2080
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[7]:D,11474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[7]:EN,7034
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[7]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_RNO[0]:A,3722
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_RNO[0]:B,3605
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_RNO[0]:C,2475
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_RNO[0]:Y,2475
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_0:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_0:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_0:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_0:IPC,
m2s010_som_sb_0/CORECONFIGP_0/state_ns_0[1]:A,
m2s010_som_sb_0/CORECONFIGP_0/state_ns_0[1]:B,
m2s010_som_sb_0/CORECONFIGP_0/state_ns_0[1]:C,
m2s010_som_sb_0/CORECONFIGP_0/state_ns_0[1]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373:B,10643
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373:CC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373:P,10643
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373:UB,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[6]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[6]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[6]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[6]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[6]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16[1]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:CLK,11441
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:Q,11441
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:CLK,9238
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:D,9022
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:Q,9238
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[5]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[5]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[5]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[5]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[5]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_34:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_34:IPENn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[7]:CLK,10610
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[7]:D,12748
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[7]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[7]:Q,10610
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[7]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un8_rx_crc_error_int_c_0:A,10374
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un8_rx_crc_error_int_c_0:B,9021
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un8_rx_crc_error_int_c_0:C,11516
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un8_rx_crc_error_int_c_0:D,11416
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un8_rx_crc_error_int_c_0:Y,9021
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIRTDU4[9]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIRTDU4[9]:B,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIRTDU4[9]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIRTDU4[9]:CC,2323
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIRTDU4[9]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIRTDU4[9]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIRTDU4[9]:S,2323
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIRTDU4[9]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:A,7779
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:B,6930
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:CC,7059
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:P,7698
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:S,7059
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:UB,6930
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[0]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[0]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[0]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[0]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[0]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[0]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[0]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[0]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[7]:D,11474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[7]:EN,8050
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:CLK,11277
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:D,10663
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:Q,11277
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[3]:CLK,10651
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[3]:D,11538
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[3]:EN,11564
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[3]:Q,10651
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNO[10]:A,91887
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNO[10]:Y,91887
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_3_reg_en_0_a2_4_a2_5_a2:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_3_reg_en_0_a2_4_a2_5_a2:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_3_reg_en_0_a2_4_a2_5_a2:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_3_reg_en_0_a2_4_a2_5_a2:D,10226
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_3_reg_en_0_a2_4_a2_5_a2:Y,10226
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_12_RNO[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_12_RNO[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_12_RNO[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_12_RNO[3]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[3]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[3]:CLK,94116
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[3]:D,94755
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[3]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[3]:Q,94116
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_31_sqmuxa_1_i_1:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_31_sqmuxa_1_i_1:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_31_sqmuxa_1_i_1:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error:CLK,-1841
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error:D,1276
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error:EN,1337
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error:Q,-1841
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_14:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[6]:D,11457
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[6]:EN,6892
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:A,1233
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:B,3689
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:Y,1233
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[5]:A,430
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[5]:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[5]:C,2272
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[5]:Y,430
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:B,2772
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:CC,3157
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:P,2772
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:S,3157
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m56_i_0_0:A,94244
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m56_i_0_0:B,96370
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m56_i_0_0:Y,94244
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:CLK,110
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:D,-1160
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:Q,110
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/un8_int_psel:A,
m2s010_som_sb_0/CORECONFIGP_0/un8_int_psel:B,
m2s010_som_sb_0/CORECONFIGP_0/un8_int_psel:C,
m2s010_som_sb_0/CORECONFIGP_0/un8_int_psel:D,
m2s010_som_sb_0/CORECONFIGP_0/un8_int_psel:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:A,97616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:B,97552
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:C,97474
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:Y,97474
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[7]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[7]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[7]:Y,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:A,8230
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:IPA,8230
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIOE81I[9]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIOE81I[9]:B,94755
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIOE81I[9]:C,97334
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIOE81I[9]:CC,93854
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIOE81I[9]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIOE81I[9]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIOE81I[9]:S,93854
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIOE81I[9]:UB,
GPIO_5_M2F_obuf/U0/U_IOOUTFF:A,
GPIO_5_M2F_obuf/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_ss0_0_o2:A,94185
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_ss0_0_o2:B,94039
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_ss0_0_o2:C,93987
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_ss0_0_o2:Y,93987
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:A,8097
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:B,7064
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:CC,7129
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:S,7129
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:UB,7064
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base:ADn,
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base:ALn,10349
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base:CLK,11508
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base:D,12763
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base:EN,
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base:LAT,
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base:Q,11508
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base:SD,
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[1]:D,11496
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[1]:EN,8050
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[1]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_1:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_1:B,96408
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_1:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_1:CC,97118
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_1:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_1:P,96408
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_1:S,97118
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_1:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:A,7021
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:B,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:CC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:P,6905
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:UB,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:Y,10644
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[5]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[5]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[5]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[5]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[5]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[5]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[5]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[5]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[5]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/psel_RNI30HQ1:A,
m2s010_som_sb_0/CORECONFIGP_0/psel_RNI30HQ1:B,
m2s010_som_sb_0/CORECONFIGP_0/psel_RNI30HQ1:C,
m2s010_som_sb_0/CORECONFIGP_0/psel_RNI30HQ1:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:CLK,7924
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:Q,7924
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:B,3545
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:C,-461
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:CC,-48
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:S,-461
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:CLK,-86
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:D,-461
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:Q,-86
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[10]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[10]:CLK,93736
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[10]:D,97545
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[10]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[10]:Q,93736
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[10]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_control_reg_en_0:A,10583
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_control_reg_en_0:B,7951
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_control_reg_en_0:C,6400
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_control_reg_en_0:D,5467
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_control_reg_en_0:Y,5467
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:B,3530
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:CC,2701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:S,2701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_32:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_32:C,12714
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_32:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_32:IPC,12714
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_RNO:A,10510
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_RNO:B,11598
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_RNO:Y,10510
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a3_0[3]:A,3761
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a3_0[3]:B,3697
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a3_0[3]:C,1066
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a3_0[3]:D,3393
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a3_0[3]:Y,1066
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:CLK,2462
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:D,4785
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:Q,2462
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[1]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[1]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[1]:D,10193
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[1]:EN,10123
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[1]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[1]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_5:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_5:B,97423
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_5:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_5:CC,96587
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_5:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_5:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_5:S,96587
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_5:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:CC[0],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:CC[10],996
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:CC[11],936
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:CC[1],1713
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:CC[2],1638
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:CC[3],1320
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:CC[4],1242
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:CC[5],1182
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:CC[6],1132
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:CC[7],1061
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:CC[8],991
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:CC[9],1088
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:CI,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:CO,1025
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:P[0],1097
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:P[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:P[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:P[1],2313
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:P[2],2526
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:P[3],2498
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:P[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:P[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:P[6],2476
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:P[7],2675
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:P[8],2770
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:P[9],2754
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:UB[0],936
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:UB[10],2652
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:UB[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:UB[1],2320
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:UB[2],2466
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:UB[3],2370
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:UB[4],2401
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:UB[5],2522
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:UB[6],2348
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:UB[7],2410
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:UB[8],2516
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_0:UB[9],2636
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[3]:A,94135
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[3]:B,93891
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[3]:C,97529
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[3]:D,97205
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[3]:Y,93891
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:CLK,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:D,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:Q,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_9_RNIU2E51:A,198
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_9_RNIU2E51:B,100
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_9_RNIU2E51:C,173
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_9_RNIU2E51:D,-1251
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_9_RNIU2E51:Y,-1251
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[4]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[4]:CLK,11508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[4]:D,10732
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[4]:EN,11481
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[4]:Q,11508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[4]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[13]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[13]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[13]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[13]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[13]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[1]:D,11496
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[1]:EN,9143
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:CLK,2462
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:D,4785
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:Q,2462
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:SLn,
GPIO_22_M2F_obuf/U0/U_IOPAD:D,
GPIO_22_M2F_obuf/U0/U_IOPAD:E,
GPIO_22_M2F_obuf/U0/U_IOPAD:PAD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_5:A,94940
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_5:B,94119
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_5:C,94710
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_5:Y,94119
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_9:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_9:B,95571
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_9:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_9:CC,95605
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_9:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_9:P,95571
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_9:S,95605
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_9:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[0]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[0]:CLK,1276
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[0]:D,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[0]:EN,2208
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[0]:Q,1276
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_7:A,7059
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_7:B,6932
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_7:C,6960
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_7:D,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_7:Y,6751
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_24[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_24[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_24[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_24[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_24[3]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI5MOBM[5]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI5MOBM[5]:B,93953
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI5MOBM[5]:C,96564
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI5MOBM[5]:CC,94024
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI5MOBM[5]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI5MOBM[5]:P,93953
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI5MOBM[5]:S,94024
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI5MOBM[5]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]_CC_0:UB[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[3]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[3]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[3]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[3]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:A,10418
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:B,10328
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:C,10276
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:D,8811
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:Y,8811
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[9]:A,92857
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[9]:B,97567
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[9]:Y,92857
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_DI_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_DI_PAD/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_9:A,8480
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_9:B,8342
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_9:C,7129
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_9:D,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_9:Y,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:CLK,9231
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:D,10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:Q,9231
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0[4]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[0]:A,11693
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[0]:B,11645
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[0]:Y,11645
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_6_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_6_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_6_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_0[3]:A,95294
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_0[3]:B,95126
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_0[3]:C,93814
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_0[3]:Y,93814
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[0]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[0]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[0]:Y,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:A,226
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:B,10
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:C,-86
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:D,-1437
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:P,-175
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:UB,-366
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]:Y,-1437
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]:A,94735
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]:B,94650
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]:C,94577
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]:CC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]:D,94201
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]:P,94394
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]:UB,94201
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0_1:A,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0_1:B,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0_1:C,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0_1:D,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0_1:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_11:A,36
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_11:B,-20
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_11:C,-106
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_11:D,-1437
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_11:Y,-1437
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[7]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[7]:B,11277
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[7]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[7]:CC,10663
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[7]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[7]:P,11277
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[7]:S,10663
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[7]:UB,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:CLK,7149
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:D,8928
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:Q,7149
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[3]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[3]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[3]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[3]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[3]:Y,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[0]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[0]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[0]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[0]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[0]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:A,9211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:B,9155
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:C,9069
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:D,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:Y,7838
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:IPA,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en:CLK,6996
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en:D,10206
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en:EN,8789
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en:Q,6996
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[13]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[13]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[13]:CLK,95519
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[13]:D,95515
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[13]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[13]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[13]:Q,95519
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[13]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[13]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_tx_collision_detect2:A,3502
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_tx_collision_detect2:B,3709
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_tx_collision_detect2:C,1135
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_tx_collision_detect2:D,3328
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_tx_collision_detect2:Y,1135
m2s010_som_sb_0/CORERESETP_0/count_ddr[1]:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[1]:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr[1]:CLK,16078
m2s010_som_sb_0/CORERESETP_0/count_ddr[1]:D,17119
m2s010_som_sb_0/CORERESETP_0/count_ddr[1]:EN,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr[1]:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr[1]:Q,16078
m2s010_som_sb_0/CORERESETP_0/count_ddr[1]:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_set:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_set:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_set:CLK,97685
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_set:D,98655
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_set:EN,95783
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_set:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_set:Q,97685
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_set:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_set:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:CLK,2573
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:D,3204
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:EN,2026
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:Q,2573
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:A,1225
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:B,470
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:CC,381
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:P,1188
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:S,381
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:UB,470
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:CLK,9155
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:Q,9155
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:CLK,84
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:D,2629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:Q,84
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[0]:CLK,11576
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[0]:D,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[0]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[0]:Q,11576
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[0]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[1]:A,97616
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[1]:B,97513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[1]:C,92639
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[1]:D,93959
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[1]:Y,92639
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[4]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[4]:CLK,97423
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[4]:D,96647
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[4]:EN,95600
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[4]:Q,97423
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[4]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[4]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_a3:A,
m2s010_som_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_a3:B,
m2s010_som_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_a3:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:A,8097
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:B,7064
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:CC,7129
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:S,7129
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:UB,7064
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_RNO[0]:A,11701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_RNO[0]:Y,11701
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[2]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[2]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[2]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[2]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[2]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:CLK,570
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:D,1233
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:Q,570
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/N_89_i:A,11581
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/N_89_i:B,10171
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/N_89_i:C,11423
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/N_89_i:Y,10171
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_20_OUT_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_20_OUT_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_20_OUT_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[5]:D,11493
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[5]:EN,7816
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[5]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[13]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[13]:ALn,94836
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[13]:CLK,95125
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[13]:D,98670
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[13]:EN,97010
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[13]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[13]:Q,95125
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[13]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[13]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[15]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[15]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[15]:CLK,-1185
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[15]:D,-1414
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[15]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[15]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[15]:Q,-1185
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[15]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[15]:SLn,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:IPB,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:IPC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNI5C1AE[10]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNI5C1AE[10]:B,961
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNI5C1AE[10]:C,3456
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNI5C1AE[10]:CC,936
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNI5C1AE[10]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNI5C1AE[10]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNI5C1AE[10]:S,936
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNI5C1AE[10]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0:A,91908
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0:B,92067
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0:C,95308
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0:CC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0:D,95139
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0:P,91908
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0:UB,95139
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0:Y,93948
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[1]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[1]:CLK,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[1]:D,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[1]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[1]:Q,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[1]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:CC[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:CC[1],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:CC[2],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:CC[3],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:CC[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:CC[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:CC[6],181
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:CI,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:P[0],480
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:P[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:P[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:P[1],205
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:P[2],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:P[3],406
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:P[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:P[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:P[6],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:P[7],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:P[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:P[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:UB[0],430
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:UB[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:UB[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:UB[1],181
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:UB[2],328
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:UB[3],246
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:UB[4],293
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:UB[5],401
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:UB[6],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:UB[7],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:UB[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_32:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_32:C,12714
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_32:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_32:IPC,12714
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_0:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_0:IPCLKn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[5]:CLK,10476
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[5]:D,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[5]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[5]:Q,10476
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[5]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[4]:CLK,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[4]:D,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[4]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[4]:Q,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:B,11493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:CC,10577
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:S,10577
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en_RNI81M61:A,2208
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en_RNI81M61:B,3490
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en_RNI81M61:C,3476
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_LowByte_en_RNI81M61:Y,2208
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIRLBM1[9]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIRLBM1[9]:B,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIRLBM1[9]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIRLBM1[9]:CC,2644
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIRLBM1[9]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIRLBM1[9]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIRLBM1[9]:S,2644
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIRLBM1[9]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[2]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[2]:B,97572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[2]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[2]:Y,97220
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_1:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_1:IPCLKn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:A,10602
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:B,10539
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:C,10460
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:D,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:Y,7837
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[1]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[1]:B,10735
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[1]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[1]:CC,11180
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[1]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[1]:P,10735
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[1]:S,11180
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[1]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[4]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[4]:CLK,94276
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[4]:D,94796
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[4]:EN,96937
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[4]:Q,94276
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[4]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:IPA,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_3:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_3:B,96594
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_3:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_3:CC,96725
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_3:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_3:P,96594
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_3:S,96725
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_3:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[9]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[9]:CLK,11508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[9]:D,10706
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[9]:EN,11481
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[9]:Q,11508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[9]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[9]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_11_i_m2[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_11_i_m2[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_11_i_m2[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_11_i_m2[1]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[2]_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_4:A,9336
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_4:B,8345
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_4:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_4:CC,8476
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_4:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_4:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_4:S,8476
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_4:UB,8345
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[2]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[2]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[2]:Y,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_23:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI76P6A[8]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI76P6A[8]:B,2930
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI76P6A[8]:C,2972
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI76P6A[8]:CC,1088
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI76P6A[8]:D,2636
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI76P6A[8]:P,2754
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI76P6A[8]:S,1088
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI76P6A[8]:UB,2636
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_16_BI_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_16_BI_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_16_BI_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_16_BI_PAD/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_0:A,998
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_0:B,2323
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_0:Y,998
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:CLK,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:D,2734
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:EN,2026
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:Q,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:SLn,
MANCH_OUT_P_obuf/U0/U_IOOUTFF:A,
MANCH_OUT_P_obuf/U0/U_IOOUTFF:Y,
m2s010_som_sb_0/GPIO_1/U0_0/U0/U_IOINFF:A,
m2s010_som_sb_0/GPIO_1/U0_0/U0/U_IOINFF:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIDSGLE[7]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIDSGLE[7]:B,94244
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIDSGLE[7]:C,96861
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIDSGLE[7]:CC,93839
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIDSGLE[7]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIDSGLE[7]:P,94244
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIDSGLE[7]:S,93839
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIDSGLE[7]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[11]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[11]:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[11]:D,98655
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[11]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[11]:Q,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[11]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[11]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[4]:D,11515
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[4]:EN,7816
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[7]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[8]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[8]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[8]:CLK,2957
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[8]:D,-34
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[8]:EN,516
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[8]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[8]:Q,2957
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[8]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[8]:SLn,
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[3]:A,11755
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[3]:B,11645
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[3]:C,11614
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[3]:D,11508
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[3]:Y,11508
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_14:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_14:B,96262
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_14:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_14:CC,95447
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_14:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_14:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_14:S,95447
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_14:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un85_apb3_addr_0_a2_1_a2:A,10031
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un85_apb3_addr_0_a2_1_a2:B,8191
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un85_apb3_addr_0_a2_1_a2:C,10246
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un85_apb3_addr_0_a2_1_a2:D,10008
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un85_apb3_addr_0_a2_1_a2:Y,8191
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:A,7821
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:B,7708
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:CC,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:S,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:UB,8958
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[7]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[7]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[7]:D,10166
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[7]:EN,10123
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[7]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2[3]:A,3556
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2[3]:B,3709
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2[3]:C,3360
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2[3]:Y,3360
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNI69TM1[4]:A,1501
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNI69TM1[4]:B,1445
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNI69TM1[4]:C,1359
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNI69TM1[4]:D,1249
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNI69TM1[4]:Y,1249
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[8]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[8]:CLK,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[8]:D,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[8]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[8]:Q,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[8]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:A,10418
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:B,10328
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:C,10276
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:D,8811
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:Y,8811
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un41_apb3_addr_0_a2_1_a2_0:A,5959
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un41_apb3_addr_0_a2_1_a2_0:B,5811
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un41_apb3_addr_0_a2_1_a2_0:C,5827
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un41_apb3_addr_0_a2_1_a2_0:Y,5811
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:CLK,9155
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:D,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:Q,9155
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[4]:D,11515
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[4]:EN,7908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[4]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[6]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[6]:CLK,2410
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[6]:D,4792
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[6]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[6]:Q,2410
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[6]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[7]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[7]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[7]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[7]:Y,97220
GPIO_24_M2F_obuf/U0/U_IOPAD:D,
GPIO_24_M2F_obuf/U0/U_IOPAD:E,
GPIO_24_M2F_obuf/U0/U_IOPAD:PAD,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core:ADn,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core:ALn,16265
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core:CLK,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core:D,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core:EN,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core:LAT,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core:Q,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core:SD,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[1]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[1]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[1]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[1]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[1]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[7]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[7]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[7]:CLK,2516
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[7]:D,4792
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[7]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[7]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[7]:Q,2516
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[7]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[7]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un9_tx_byte_cntr_0_a2_0_a2_0_6_1:A,92059
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un9_tx_byte_cntr_0_a2_0_a2_0_6_1:B,92009
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un9_tx_byte_cntr_0_a2_0_a2_0_6_1:Y,92009
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:CC[10],10607
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:CC[1],11203
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:CC[2],11128
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:CC[3],10810
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:CC[4],10732
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:CC[5],10672
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:CC[6],10770
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:CC[7],10663
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:CC[8],10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:CC[9],10706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:P[0],10643
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:P[1],10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:P[2],10805
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:P[3],10776
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:P[6],10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:P[7],11277
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:P[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:UB[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:UB[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:UB[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:UB[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:UB[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:UB[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:UB[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:UB[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:UB[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:UB[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[0]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[0]:CLK,95196
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[0]:D,92543
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[0]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[0]:Q,95196
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_16:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_16:C,12745
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_16:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_16:IPC,12745
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[3]:A,95194
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[3]:B,96438
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[3]:C,92700
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[3]:D,93826
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[3]:Y,92700
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[9]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[9]:ALn,1339
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[9]:CLK,1467
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[9]:D,2632
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[9]:EN,3375
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[9]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[9]:Q,1467
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[9]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:A,152
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:B,-651
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:CC,-767
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:S,-767
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:UB,-651
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_6:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_6:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:CLK,1453
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:D,2614
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:Q,1453
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[3]:D,11538
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[3]:EN,7960
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[3]:SLn,
m2s010_som_sb_0/OTH_SPI_1_SS0/U0_0/U0/U_IOPAD:D,
m2s010_som_sb_0/OTH_SPI_1_SS0/U0_0/U0/U_IOPAD:E,
m2s010_som_sb_0/OTH_SPI_1_SS0/U0_0/U0/U_IOPAD:PAD,
m2s010_som_sb_0/OTH_SPI_1_SS0/U0_0/U0/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RE_d1:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RE_d1:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RE_d1:CLK,7919
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RE_d1:D,11338
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RE_d1:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RE_d1:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RE_d1:Q,7919
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RE_d1:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RE_d1:SLn,
m2s010_som_sb_0/CORECONFIGP_0/int_sel_1_sqmuxa_1:A,
m2s010_som_sb_0/CORECONFIGP_0/int_sel_1_sqmuxa_1:B,
m2s010_som_sb_0/CORECONFIGP_0/int_sel_1_sqmuxa_1:C,
m2s010_som_sb_0/CORECONFIGP_0/int_sel_1_sqmuxa_1:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_25:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_25:IPCLKn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[0]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[0]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[0]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[0]:Y,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[10]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[10]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[10]:CLK,93986
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[10]:D,93790
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[10]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[10]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[10]:Q,93986
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[10]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[10]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:B,3530
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:CC,2629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:S,2629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3VB23[5]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3VB23[5]:B,2736
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3VB23[5]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3VB23[5]:CC,2459
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3VB23[5]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3VB23[5]:P,2736
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3VB23[5]:S,2459
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3VB23[5]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9[5]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:SLn,
MAC_MII_RXD_ibuf[2]/U0/U_IOINFF:A,
MAC_MII_RXD_ibuf[2]/U0/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:CLK,1516
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:Q,1516
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[7]:D,11474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[7]:EN,7960
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[7]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM[4]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM[4]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM[4]:CLK,3701
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM[4]:D,2547
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM[4]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM[4]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM[4]:Q,3701
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM[4]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM[4]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr:A,95338
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr:B,95255
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr:C,94062
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr:D,93970
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr:Y,93970
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:CLK,11404
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:D,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:Q,11404
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[2]:ALn,94836
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[2]:CLK,96438
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[2]:D,93661
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[2]:EN,97010
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[2]:Q,96438
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[2]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_2:A,43474
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_2:B,577
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_2:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_2:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_2:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_2:P,577
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_2:UB,586
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[1]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[1]:CLK,8251
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[1]:D,7838
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[1]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[1]:Q,8251
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[1]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[1]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[2]:D,11569
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[2]:EN,7034
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[2]:SLn,
GPIO_11_M2F_obuf/U0/U_IOPAD:D,
GPIO_11_M2F_obuf/U0/U_IOPAD:E,
GPIO_11_M2F_obuf/U0/U_IOPAD:PAD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[10],12692
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[11],12694
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[12],12719
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[13],12714
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[3],12334
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[4],12375
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[5],12531
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[6],12506
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[7],12745
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[8],12776
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[9],12756
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_BLK[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_BLK[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_BLK[2],10286
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK,6755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[12],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[13],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[14],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[15],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[16],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[17],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[0],10177
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[1],10193
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[2],10230
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[3],10239
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[4],10231
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[5],10209
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[6],10181
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[7],10166
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[8],6755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_SRST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WEN[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WEN[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WIDTH[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WIDTH[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WIDTH[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WMODE,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[10],4670
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[11],4682
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[12],4728
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[13],4786
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[3],4394
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[4],4354
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[5],4566
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[6],4546
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[7],4736
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[8],4760
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[9],4755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_BLK[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_BLK[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_BLK[2],2276
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[0],4510
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[12],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[13],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[14],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[15],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[16],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[17],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[1],4519
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[2],4534
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[3],4524
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[4],4548
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[5],4560
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[6],4540
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[7],4546
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[8],4566
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_SRST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WEN[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WEN[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WIDTH[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WIDTH[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WIDTH[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WMODE,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[11]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[11]:B,2776
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[11]:C,-1191
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[11]:CC,-1277
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[11]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[11]:P,-1191
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[11]:S,-1277
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[11]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:CLK,6956
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:D,10724
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:Q,6956
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:A,54
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:B,-759
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:CC,-806
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:S,-806
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:UB,-759
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_4:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_4:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_4:CLK,8204
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_4:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_4:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_4:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_4:Q,8204
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_4:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_4:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:B,3530
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:CC,2701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:S,2701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[7]:D,11474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[7]:EN,10226
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_33:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_33:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:CLK,10643
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:D,11701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:Q,10643
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iINT:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iINT:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iINT:CLK,11188
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iINT:D,9352
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iINT:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iINT:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iINT:Q,11188
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iINT:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iINT:SLn,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[3]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[3]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[3]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[3]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[3]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:CLK,7386
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:D,10691
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:Q,7386
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_10:A,95519
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_10:B,95469
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_10:C,95373
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_10:D,95255
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_10:Y,95255
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[7]:D,11474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[7]:EN,7960
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[7]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[11]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[11]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[11]:CLK,95373
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[11]:D,95311
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[11]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[11]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[11]:Q,95373
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[11]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[11]:SLn,
m2s010_som_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base:A,11658
m2s010_som_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base:B,11576
m2s010_som_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base:Y,11576
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_ret_0:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_ret_0:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_ret_0:CLK,10234
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_ret_0:D,5623
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_ret_0:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_ret_0:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_ret_0:Q,10234
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_ret_0:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_ret_0:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_16:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_16:C,12745
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_16:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_16:IPC,12745
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[7]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[7]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[7]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[7]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[7]:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:IPB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_10:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_10:B,97423
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_10:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_10:CC,95367
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_10:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_10:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_10:S,95367
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_10:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[6]:D,11457
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[6]:EN,10234
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[2]:D,11569
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[2]:EN,9051
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:A,7132
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:B,7007
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:CC,8795
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:P,7051
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:S,8795
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:UB,7007
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[9]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[9]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[9]:Y,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:A,7931
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:B,7386
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:CC,6960
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:P,8958
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:S,6960
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:UB,7386
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1:CLK,46222
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1:D,98609
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1:Q,46222
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_DataEn_d1:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m56_i_0_a2_1:A,93200
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m56_i_0_a2_1:B,93160
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m56_i_0_a2_1:C,93064
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m56_i_0_a2_1:Y,93064
m2s010_som_sb_0/CORERESETP_0/mss_ready_state:ADn,
m2s010_som_sb_0/CORERESETP_0/mss_ready_state:ALn,12632
m2s010_som_sb_0/CORERESETP_0/mss_ready_state:CLK,11576
m2s010_som_sb_0/CORERESETP_0/mss_ready_state:D,
m2s010_som_sb_0/CORERESETP_0/mss_ready_state:EN,12666
m2s010_som_sb_0/CORERESETP_0/mss_ready_state:LAT,
m2s010_som_sb_0/CORERESETP_0/mss_ready_state:Q,11576
m2s010_som_sb_0/CORERESETP_0/mss_ready_state:SD,
m2s010_som_sb_0/CORERESETP_0/mss_ready_state:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[0]:ALn,94836
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[0]:CLK,94151
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[0]:D,91245
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[0]:EN,97010
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[0]:Q,94151
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[0]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_RNI94BE:A,10613
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_RNI94BE:B,10503
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_RNI94BE:Y,10503
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:CLK,11441
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:Q,11441
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:CLK,9202
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:D,12740
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:Q,9202
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:SLn,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_16:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_16:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_16:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_16:IPB,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_16:IPC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2[7]:A,3556
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2[7]:B,3709
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2[7]:C,3360
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2[7]:Y,3360
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[7]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[7]:CLK,3709
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[7]:D,3360
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[7]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[7]:Q,3709
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[7]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/paddr_109:A,
m2s010_som_sb_0/CORECONFIGP_0/paddr_109:B,
m2s010_som_sb_0/CORECONFIGP_0/paddr_109:C,
m2s010_som_sb_0/CORECONFIGP_0/paddr_109:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:A,152
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:B,-651
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:CC,-767
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:S,-767
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:UB,-651
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[0]:A,97608
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[0]:B,97552
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[0]:Y,97552
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[9]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[9]:B,11508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[9]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[9]:CC,10706
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[9]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[9]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[9]:S,10706
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[9]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RE_d1:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RE_d1:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RE_d1:CLK,8101
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RE_d1:D,11322
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RE_d1:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RE_d1:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RE_d1:Q,8101
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RE_d1:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RE_d1:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:B,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:CC,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:S,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:B,3530
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:CC,2614
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:S,2614
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:UB,
MANCH_OUT_P_obuf/U0/U_IOPAD:D,
MANCH_OUT_P_obuf/U0/U_IOPAD:E,
MANCH_OUT_P_obuf/U0/U_IOPAD:PAD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_3:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_3:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_3:CLK,9362
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_3:D,6689
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_3:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_3:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_3:Q,9362
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_3:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_3:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECTION_INTR_un4_col_detect_c:A,11658
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECTION_INTR_un4_col_detect_c:B,11576
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECTION_INTR_un4_col_detect_c:C,10318
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECTION_INTR_un4_col_detect_c:D,11343
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECTION_INTR_un4_col_detect_c:Y,10318
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_25:B,4540
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_25:C,4755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_25:IPB,4540
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_25:IPC,4755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[4]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[4]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[4]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[4]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[4]:Y,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[9]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[9]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[9]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[9]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[9]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[11]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[11]:CLK,10425
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[11]:D,12740
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[11]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[11]:Q,10425
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[11]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_2:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_2:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_2:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_2:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_17:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_5_reg_en_0_a2_1_a2_0_a2:A,8050
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_5_reg_en_0_a2_1_a2_0_a2:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_5_reg_en_0_a2_1_a2_0_a2:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_5_reg_en_0_a2_1_a2_0_a2:Y,8050
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:B,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:CC,2570
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:S,2570
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:A,7912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:B,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:Y,7838
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_1:CC[0],1025
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_1:CI,1025
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_1:P[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_1:P[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_1:P[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_1:P[1],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_1:P[2],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_1:P[3],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_1:P[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_1:P[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_1:P[6],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_1:P[7],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_1:P[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_1:P[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_1:UB[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_1:UB[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_1:UB[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_1:UB[1],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_1:UB[2],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_1:UB[3],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_1:UB[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_1:UB[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_1:UB[6],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_1:UB[7],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_1:UB[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_1:UB[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM[3]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM[3]:CLK,2355
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM[3]:D,3701
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM[3]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM[3]:Q,2355
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM[3]:SLn,
MANCH_OUT_N_obuf/U0/U_IOENFF:A,
MANCH_OUT_N_obuf/U0/U_IOENFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[6]:D,11457
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[6]:EN,7908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[6]:SLn,
DEBOUNCE_IN_ibuf[0]/U0/U_IOINFF:A,
DEBOUNCE_IN_ibuf[0]/U0/U_IOINFF:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[3]:A,95205
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[3]:B,95137
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[3]:C,91349
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[3]:D,91245
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[3]:Y,91245
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_5:A,9025
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_5:B,8204
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_5:C,8795
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_5:Y,8204
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[1]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[1]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[1]:CLK,94125
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[1]:D,96262
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[1]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[1]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[1]:Q,94125
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[1]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[1]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[6]:D,11457
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[6]:EN,10422
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[6]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[6]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[6]:D,10181
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[6]:EN,10139
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[6]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:A,54
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:B,-759
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:CC,-806
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:S,-806
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:UB,-759
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[2]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[2]:CLK,2701
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[2]:D,729
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[2]:EN,516
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[2]:Q,2701
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[2]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_8:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_8:B,95603
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_8:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_8:CC,95930
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_8:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_8:P,95603
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_8:S,95930
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_8:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[0]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[0]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[0]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[0]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[3]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[3]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[3]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[3]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[3]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:CLK,7007
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:D,11120
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:Q,7007
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7_RNO[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7_RNO[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7_RNO[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7_RNO[2]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNIG9IL1[1]:A,94671
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNIG9IL1[1]:B,94593
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNIG9IL1[1]:C,94543
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNIG9IL1[1]:CC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNIG9IL1[1]:D,94313
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNIG9IL1[1]:P,94337
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNIG9IL1[1]:UB,94313
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_7:A,2010
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_7:B,3239
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_7:C,3219
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_7:CC,1096
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_7:D,-144
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_7:P,1813
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_7:S,1096
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_7:UB,-144
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR_un6_tx_fifo_underrun_int_c_0_0:A,10658
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR_un6_tx_fifo_underrun_int_c_0_0:B,10610
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR_un6_tx_fifo_underrun_int_c_0_0:C,10508
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR_un6_tx_fifo_underrun_int_c_0_0:D,10382
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/TX_PACKET_COMPLETE_INTR_un6_tx_fifo_underrun_int_c_0_0:Y,10382
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:CLK,24
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:D,-461
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:Q,24
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_2:A,8491
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_2:B,8396
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_2:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_2:CC,9157
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_2:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_2:P,8456
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_2:S,9157
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_2:UB,8396
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[4]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[4]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[4]:Y,3674
m2s010_som_sb_0/CORECONFIGP_0/pwdata[8]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[8]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[8]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[8]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[8]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[8]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[8]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[8]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[8]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[9]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[9]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[9]:CLK,1501
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[9]:D,996
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[9]:EN,3505
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[9]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[9]:Q,1501
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[9]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[9]:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[12]:A,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[12]:B,17126
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[12]:C,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[12]:CC,16569
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[12]:D,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[12]:P,17126
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[12]:S,16569
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[12]:UB,
m2s010_som_sb_0/SPI_1_D0_OUT/U0/U_IOENFF:A,
m2s010_som_sb_0/SPI_1_D0_OUT/U0/U_IOENFF:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[1]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[1]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[1]:CLK,94125
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[1]:D,96262
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[1]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[1]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[1]:Q,94125
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[1]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[1]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en_ret_0:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en_ret_0:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en_ret_0:CLK,96332
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en_ret_0:D,96266
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en_ret_0:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en_ret_0:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en_ret_0:Q,96332
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en_ret_0:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en_ret_0:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[5]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[5]:CLK,2348
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[5]:D,4792
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[5]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[5]:Q,2348
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[5]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iup_EOP:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iup_EOP:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iup_EOP:CLK,408
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iup_EOP:D,5554
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iup_EOP:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iup_EOP:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iup_EOP:Q,408
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iup_EOP:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iup_EOP:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_5:B,4519
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_5:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_5:IPB,4519
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_5:IPC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[5]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[5]:CLK,3807
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[5]:D,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[5]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[5]:Q,3807
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[5]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_2_reg_en_0_a2_1_a2_0_o2:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_2_reg_en_0_a2_1_a2_0_o2:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_2_reg_en_0_a2_1_a2_0_o2:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_2_reg_en_0_a2_1_a2_0_o2:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_2_reg_en_0_a2_1_a2_0_o2:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_9:A,1737
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_9:B,1636
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_9:C,1586
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_9:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_9:D,1387
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_9:P,1411
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_9:UB,1387
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:IPA,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_30:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_30:IPENn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_3_i_0_o2[0]:A,2439
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_3_i_0_o2[0]:B,2411
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_3_i_0_o2[0]:Y,2411
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:A,7132
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:B,7007
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:CC,8795
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:P,7051
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:S,8795
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:UB,7007
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[6]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_4:A,2238
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_4:B,3491
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_4:C,3449
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_4:CC,1053
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_4:D,58
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_4:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_4:S,1053
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_4:UB,58
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un73_apb3_addr_0_a2_0_a2:A,7893
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un73_apb3_addr_0_a2_0_a2:B,9343
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un73_apb3_addr_0_a2_0_a2:Y,7893
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_11:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_11:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_maskce:A,3688
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_maskce:B,3574
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_maskce:C,2295
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_maskce:D,2384
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_maskce:Y,2295
ID_RES_0/U0_1/U0/U_IOPAD:PAD,
ID_RES_0/U0_1/U0/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:CLK,-633
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:D,2792
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:Q,-633
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:CLK,6847
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:D,11195
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:Q,6847
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[2]:ALn,3428
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[2]:CLK,3603
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[2]:D,2499
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[2]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[2]:Q,3603
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[2]:SLn,
MAC_MII_TXD_obuf[1]/U0/U_IOOUTFF:A,
MAC_MII_TXD_obuf[1]/U0/U_IOOUTFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:IPB,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[5]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[5]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[5]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[5]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[5]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[5]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[5]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[5]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[5]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[2]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[2]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[2]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[2]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[2]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:CLK,2573
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:D,3034
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:EN,3210
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:Q,2573
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:SLn,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:IPB,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:IPC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[1]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[1]:CLK,1239
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[1]:D,1066
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[1]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[1]:Q,1239
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[1]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[3]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[3]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[3]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[3]:Y,97220
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[8]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[8]:ALn,1339
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[8]:CLK,3674
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[8]:D,2576
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[8]:EN,3375
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[8]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[8]:Q,3674
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[8]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:CC[10],2644
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:CC[11],2573
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:CC[1],3204
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:CC[2],3130
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:CC[3],2812
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:CC[4],2734
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:CC[5],2674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:CC[6],2807
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:CC[7],2700
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:CC[8],2629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:CC[9],2743
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:P[0],2589
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:P[1],2573
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:P[2],2787
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:P[3],2758
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:P[6],2736
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:P[7],3314
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:P[9],3249
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:UB[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:UB[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:UB[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:UB[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:UB[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:UB[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:UB[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:UB[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:UB[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:UB[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ_CC_0:UB[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[0]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[0]:CLK,94650
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[0]:D,93948
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[0]:EN,93690
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[0]:Q,94650
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_34:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_34:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377:B,2616
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377:CC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377:P,2616
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_377:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[6]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[6]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[6]:Y,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:CLK,9155
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:Q,9155
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1:An,
CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1:ENn,
CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1:YL,-5390
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_8[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_8[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_8[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_8[5]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_8[5]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[1]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[1]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[1]:D,10193
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[1]:EN,10123
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[1]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:A,440
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:B,368
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:CC,893
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:P,370
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:S,893
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:UB,368
m2s010_som_sb_0/CORECONFIGP_0/paddr[3]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[3]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[3]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/paddr[3]:D,
m2s010_som_sb_0/CORECONFIGP_0/paddr[3]:EN,
m2s010_som_sb_0/CORECONFIGP_0/paddr[3]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/paddr[3]:Q,
m2s010_som_sb_0/CORECONFIGP_0/paddr[3]:SD,
m2s010_som_sb_0/CORECONFIGP_0/paddr[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[5]:CLK,-4015
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[5]:D,2728
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[5]:EN,3474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[5]:Q,-4015
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[5]:SLn,
CommsFPGA_top_0/long_reset_cntr[5]:ADn,
CommsFPGA_top_0/long_reset_cntr[5]:ALn,-4224
CommsFPGA_top_0/long_reset_cntr[5]:CLK,96282
CommsFPGA_top_0/long_reset_cntr[5]:D,95446
CommsFPGA_top_0/long_reset_cntr[5]:EN,
CommsFPGA_top_0/long_reset_cntr[5]:LAT,
CommsFPGA_top_0/long_reset_cntr[5]:Q,96282
CommsFPGA_top_0/long_reset_cntr[5]:SD,
CommsFPGA_top_0/long_reset_cntr[5]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[8]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[8]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[8]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[8]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[8]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[8]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[8]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[8]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNILNB81[5]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNILNB81[5]:B,2736
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNILNB81[5]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNILNB81[5]:CC,2807
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNILNB81[5]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNILNB81[5]:P,2736
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNILNB81[5]:S,2807
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNILNB81[5]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNO[11]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNO[11]:B,739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNO[11]:C,3449
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNO[11]:CC,-87
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNO[11]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNO[11]:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNO[11]:S,-87
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNO[11]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[4]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[4]:B,2287
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[4]:C,3456
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[4]:CC,1519
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[4]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[4]:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[4]:S,1519
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[4]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[1]:ALn,3428
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[1]:CLK,3486
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[1]:D,2499
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[1]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[1]:Q,3486
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_1_0_x2[8]:A,1336
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_1_0_x2[8]:B,1325
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_1_0_x2[8]:Y,1325
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line:CLK,-2439
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line:D,4777
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line:EN,2368
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line:Q,-2439
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[1]:A,3792
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[1]:B,3617
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[1]:C,2294
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[1]:D,2162
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[1]:Y,2162
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:A,7723
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:IPA,7723
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_2:EN,
CommsFPGA_top_0/un4_long_reset_cntr_cry_6:A,
CommsFPGA_top_0/un4_long_reset_cntr_cry_6:B,97156
CommsFPGA_top_0/un4_long_reset_cntr_cry_6:C,
CommsFPGA_top_0/un4_long_reset_cntr_cry_6:CC,96685
CommsFPGA_top_0/un4_long_reset_cntr_cry_6:D,
CommsFPGA_top_0/un4_long_reset_cntr_cry_6:P,97156
CommsFPGA_top_0/un4_long_reset_cntr_cry_6:S,96685
CommsFPGA_top_0/un4_long_reset_cntr_cry_6:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_18[3]:A,5601
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_18[3]:B,5684
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_18[3]:Y,5601
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[5]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[5]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[5]:CLK,1011
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[5]:D,430
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[5]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[5]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[5]:Q,1011
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[5]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:CLK,7007
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:D,11120
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:Q,7007
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_30:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_30:IPENn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_0[1]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_0[1]:B,3586
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_0[1]:C,2509
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_0[1]:D,2050
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_0[1]:Y,2050
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[5]:ALn,94836
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[5]:CLK,96438
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[5]:D,93706
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[5]:EN,97010
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[5]:Q,96438
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[5]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:IPB,
SPI_1_DI_OTH_ibuf/U0/U_IOINFF:A,
SPI_1_DI_OTH_ibuf/U0/U_IOINFF:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO[6]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO[6]:B,94796
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO[6]:C,97327
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO[6]:CC,93951
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO[6]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO[6]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO[6]:S,93951
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNO[6]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[3]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:CC[0],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:CC[10],93861
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:CC[11],93790
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:CC[1],95600
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:CC[2],95525
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:CC[3],95207
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:CC[4],95129
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:CC[5],95069
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:CC[6],94024
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:CC[7],93917
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:CC[8],93846
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:CC[9],93960
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:CI,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:CO,93907
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:P[0],94984
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:P[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:P[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:P[1],93790
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:P[2],94004
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:P[3],93975
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:P[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:P[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:P[6],93953
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:P[7],94153
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:P[8],94248
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:P[9],94231
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:UB[0],94818
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:UB[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:UB[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:UB[1],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:UB[2],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:UB[3],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:UB[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:UB[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:UB[6],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:UB[7],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:UB[8],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_ns_a3_0_a2[0]:A,2547
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_ns_a3_0_a2[0]:B,3674
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_ns_a3_0_a2[0]:Y,2547
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[0]:A,3807
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[0]:B,3446
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[0]:C,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[0]:Y,3408
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[1]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[1]:CLK,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[1]:D,4708
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[1]:EN,3270
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[1]:Q,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:CLK,1249
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:Q,1249
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:SLn,
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q2:ADn,
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q2:ALn,10349
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q2:CLK,10474
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q2:D,12763
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q2:EN,
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q2:LAT,
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q2:Q,10474
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q2:SD,
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q2:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:A,84
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:B,50
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:CC,-964
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:S,-964
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:UB,2166
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[1]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[1]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[1]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[1]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[1]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:CLK,462
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:D,1091
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:Q,462
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen:CLK,3446
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen:D,181
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen:EN,900
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen:Q,3446
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[10]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[10]:CLK,9154
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[10]:D,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[10]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[10]:Q,9154
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[10]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_9:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_9:IPENn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[7]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[7]:CLK,9040
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[7]:D,10585
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[7]:EN,12574
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[7]:Q,9040
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[7]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:B,10706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:CC,10802
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:P,10706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:S,10802
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:UB,
DEBOUNCE_OUT_1_obuf/U0/U_IOOUTFF:A,
DEBOUNCE_OUT_1_obuf/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_6:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_6:IPENn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[4]:D,11515
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[4]:EN,7960
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[4]:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[8]:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[8]:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr[8]:CLK,16424
m2s010_som_sb_0/CORERESETP_0/count_ddr[8]:D,16508
m2s010_som_sb_0/CORERESETP_0/count_ddr[8]:EN,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr[8]:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr[8]:Q,16424
m2s010_som_sb_0/CORERESETP_0/count_ddr[8]:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:B,2743
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:CC,2839
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:P,2743
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:S,2839
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_4_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_4_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_4_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_4_PAD/U_IOPAD:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7[6]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:A,3738
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:C,2288
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:Y,2288
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:CC[10],10607
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:CC[1],11203
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:CC[2],11128
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:CC[3],10810
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:CC[4],10732
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:CC[5],10672
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:CC[6],10770
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:CC[7],10663
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:CC[8],10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:CC[9],10706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:P[0],10643
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:P[1],10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:P[2],10805
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:P[3],10776
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:P[6],10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:P[7],11277
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:P[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:UB[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:UB[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:UB[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:UB[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:UB[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:UB[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:UB[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:UB[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:UB[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:UB[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376_CC_0:UB[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un89_apb3_addr_0_a2_1:A,7893
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un89_apb3_addr_0_a2_1:B,7942
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un89_apb3_addr_0_a2_1:Y,7893
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:CLK,-820
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:D,2290
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:Q,-820
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:B,2721
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:CC,2792
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:P,2721
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:S,2792
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:UB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_10:A,95519
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_10:B,95469
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_10:C,95373
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_10:D,95255
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_10:Y,95255
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:SLn,
CFG0_GND_INST:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_9:A,9188
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_9:B,8809
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_9:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_9:CC,8239
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_9:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_9:P,10129
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_9:S,8239
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_9:UB,8809
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_11:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_11:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:B,3299
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:CC,2685
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:P,3299
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:S,2685
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[3]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[3]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[3]:Y,3674
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/Debug2_un3_rx_packet_depth_d2:A,11676
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/Debug2_un3_rx_packet_depth_d2:B,11576
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/Debug2_un3_rx_packet_depth_d2:C,10262
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/Debug2_un3_rx_packet_depth_d2:D,10288
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/Debug2_un3_rx_packet_depth_d2:Y,10262
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[7]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[7]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[7]:CLK,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[7]:D,972
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[7]:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[7]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[7]:Q,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[7]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_23:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_23:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_23:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_23:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_29:B,4546
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_29:C,4682
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_29:IPB,4546
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_29:IPC,4682
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:A,2572
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:Y,2572
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:IPA,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_1:CC[0],365
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_1:CI,365
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_1:P[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_1:P[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_1:P[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_1:P[1],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_1:P[2],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_1:P[3],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_1:P[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_1:P[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_1:P[6],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_1:P[7],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_1:P[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_1:P[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_1:UB[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_1:UB[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_1:UB[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_1:UB[1],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_1:UB[2],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_1:UB[3],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_1:UB[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_1:UB[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_1:UB[6],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_1:UB[7],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_1:UB[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_1:UB[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg_en_0:A,9213
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg_en_0:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg_en_0:C,7896
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg_en_0:D,9231
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg_en_0:Y,7896
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_s_11:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_s_11:B,95146
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_s_11:C,95117
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_s_11:CC,94119
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_s_11:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_s_11:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_s_11:S,94119
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_s_11:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:CLK,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:D,2674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:EN,2026
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:Q,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[7]:D,11474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[7]:EN,10315
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[0]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[0]:CLK,97513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[0]:D,98222
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[0]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[0]:Q,97513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:IPB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNI5JJV[15]:A,94307
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNI5JJV[15]:B,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNI5JJV[15]:C,94012
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNI5JJV[15]:Y,94012
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_14_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_14_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_14_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[0]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[0]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[0]:CLK,94123
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[0]:D,96120
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[0]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[0]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[0]:Q,94123
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[0]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNI7UJB2[0]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNI7UJB2[0]:B,93951
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNI7UJB2[0]:C,96528
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNI7UJB2[0]:CC,95582
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNI7UJB2[0]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNI7UJB2[0]:P,93951
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNI7UJB2[0]:S,94796
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNI7UJB2[0]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[4]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[4]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[4]:Y,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[10],12692
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[11],12694
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[12],12719
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[13],12714
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[3],12334
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[4],12375
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[5],12531
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[6],12506
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[7],12745
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[8],12776
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[9],12756
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_BLK[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_BLK[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_BLK[2],10280
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK,5554
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[12],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[13],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[14],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[15],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[16],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[17],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[0],10177
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[1],10193
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[2],10230
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[3],10239
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[4],10231
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[5],10209
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[6],10181
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[7],10166
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[8],5554
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_SRST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WEN[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WEN[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WIDTH[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WIDTH[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WIDTH[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WMODE,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[10],4670
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[11],4682
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[12],4728
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[13],4786
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[3],4394
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[4],4354
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[5],4566
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[6],4546
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[7],4736
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[8],4760
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[9],4755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_BLK[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_BLK[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_BLK[2],2276
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[0],4510
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[12],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[13],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[14],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[15],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[16],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[17],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[1],4519
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[2],4534
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[3],4524
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[4],4548
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[5],4560
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[6],4540
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[7],4546
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[8],4566
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_SRST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WEN[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WEN[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WIDTH[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WIDTH[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WIDTH[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WMODE,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:CLK,120
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:D,-461
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:Q,120
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[2]:D,11569
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[2]:EN,10226
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[0]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[0]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[0]:Y,11637
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[4]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[4]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[4]:CLK,1341
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[4]:D,2162
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[4]:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[4]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[4]:Q,1341
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[4]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[2]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[2]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[2]:Y,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:CLK,3249
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:D,2740
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:EN,2026
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:Q,3249
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_35:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_35:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:A,1346
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:B,1463
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:C,2505
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:D,1185
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:Y,1185
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[7]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[7]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[7]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[7]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_4[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_4[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_4[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_4[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_4[7]:Y,
CommsFPGA_top_0/long_reset_cntr[4]:ADn,
CommsFPGA_top_0/long_reset_cntr[4]:ALn,-4224
CommsFPGA_top_0/long_reset_cntr[4]:CLK,96282
CommsFPGA_top_0/long_reset_cntr[4]:D,95506
CommsFPGA_top_0/long_reset_cntr[4]:EN,
CommsFPGA_top_0/long_reset_cntr[4]:LAT,
CommsFPGA_top_0/long_reset_cntr[4]:Q,96282
CommsFPGA_top_0/long_reset_cntr[4]:SD,
CommsFPGA_top_0/long_reset_cntr[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_3:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_3:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_3:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_3:IPC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un13_apb3_addr_0_a2_2_a2_0:A,5499
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un13_apb3_addr_0_a2_2_a2_0:B,5467
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un13_apb3_addr_0_a2_2_a2_0:Y,5467
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:B,3530
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:CC,2629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:S,2629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:CLK,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:D,2503
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:EN,3210
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:Q,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378:B,10579
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378:CC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378:P,10579
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:CLK,8944
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:Q,8944
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[6]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[6]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[6]:Y,11637
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9[4]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[5]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[5]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[5]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[5]:Y,97220
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end:CLK,3362
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end:D,2666
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end:EN,900
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end:Q,3362
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end:SLn,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[3]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[3]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[3]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[3]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[3]:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_6:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_6:B,95447
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_6:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_6:CC,96685
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_6:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_6:P,95447
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_6:S,96262
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_6:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[4]:D,11515
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[4]:EN,8050
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en:D,10206
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en:EN,8616
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc:CLK,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc:D,18679
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc:EN,
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc:Q,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[2]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[2]:B,10706
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[2]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[2]:CC,10862
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[2]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[2]:P,10706
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[2]:S,10862
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[2]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_1[4]:A,96435
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_1[4]:B,95005
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_1[4]:C,93814
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_1[4]:Y,93814
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_mac_2_byte_1_reg_en_16_RNIAB3P3:A,7917
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_mac_2_byte_1_reg_en_16_RNIAB3P3:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_mac_2_byte_1_reg_en_16_RNIAB3P3:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_mac_2_byte_1_reg_en_16_RNIAB3P3:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_mac_2_byte_1_reg_en_16_RNIAB3P3:Y,7917
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_RNO_0[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_RNO_0[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_RNO_0[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_RNO_0[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_RNO_0[1]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[7]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[7]:B,97177
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[7]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[7]:CC,96563
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[7]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[7]:P,97177
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[7]:S,96563
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[7]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:B,2721
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:CC,2792
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:P,2721
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:S,2792
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_Transition:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_Transition:ALn,3574
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_Transition:CLK,3709
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_Transition:D,3697
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_Transition:EN,4619
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_Transition:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_Transition:Q,3709
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_Transition:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_Transition:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC_un5_apb3_rst_rs:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC_un5_apb3_rst_rs:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC_un5_apb3_rst_rs:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC_un5_apb3_rst_rs:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC_un5_apb3_rst_rs:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC_un5_apb3_rst_rs:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC_un5_apb3_rst_rs:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC_un5_apb3_rst_rs:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC_un5_apb3_rst_rs:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[10]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[10]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[10]:Y,3674
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[5]:A,95132
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[5]:B,95125
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[5]:C,93747
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[5]:D,93839
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[5]:Y,93747
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[6]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[6]:CLK,93963
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[6]:D,96096
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[6]:EN,95769
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[6]:Q,93963
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[6]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[4]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[4]:B,11508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[4]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[4]:CC,10732
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[4]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[4]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[4]:S,10732
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[4]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/REN_d1:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/REN_d1:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/REN_d1:CLK,11581
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/REN_d1:D,10194
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/REN_d1:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/REN_d1:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/REN_d1:Q,11581
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/REN_d1:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/REN_d1:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_14[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_14[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_14[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_14[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_14[0]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/N_1632_i_i:A,11643
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/N_1632_i_i:B,10180
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/N_1632_i_i:C,11485
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/N_1632_i_i:Y,10180
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[5]_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[0]:A,93912
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[0]:B,91245
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[0]:C,97466
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[0]:Y,91245
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:CLK,7114
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:D,10260
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:Q,7114
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:B,3530
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:CC,2761
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:S,2761
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:UB,
m2s010_som_sb_0/CORECONFIGP_0/paddr[8]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[8]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[8]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/paddr[8]:D,
m2s010_som_sb_0/CORECONFIGP_0/paddr[8]:EN,
m2s010_som_sb_0/CORECONFIGP_0/paddr[8]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/paddr[8]:Q,
m2s010_som_sb_0/CORECONFIGP_0/paddr[8]:SD,
m2s010_som_sb_0/CORECONFIGP_0/paddr[8]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out:CLK,-1166
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out:D,95074
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out:Q,-1166
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[1]:ALn,1339
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[1]:CLK,1644
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[1]:D,2109
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[1]:EN,3375
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[1]:Q,1644
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[1]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[12]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[12]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[12]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[12]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[12]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[12]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[12]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[12]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[12]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_pipe_d1_NE_1:A,1471
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_pipe_d1_NE_1:B,1415
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_pipe_d1_NE_1:C,1329
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_pipe_d1_NE_1:D,1215
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_pipe_d1_NE_1:Y,1215
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:CC[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:CC[10],996
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:CC[11],936
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:CC[1],1713
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:CC[2],1638
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:CC[3],1320
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:CC[4],1242
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:CC[5],1182
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:CC[6],1132
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:CC[7],1061
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:CC[8],991
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:CC[9],1088
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:CI,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:CO,1025
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:P[0],1097
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:P[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:P[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:P[1],2313
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:P[2],2526
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:P[3],2498
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:P[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:P[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:P[6],2476
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:P[7],2675
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:P[8],2770
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:P[9],2754
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:UB[0],936
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:UB[10],2652
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:UB[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:UB[1],2320
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:UB[2],2466
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:UB[3],2370
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:UB[4],2401
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:UB[5],2522
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:UB[6],2348
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:UB[7],2410
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:UB[8],2516
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]_CC_0:UB[9],2636
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwe_0_a2:A,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwe_0_a2:B,3452
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwe_0_a2:C,2317
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwe_0_a2:Y,2110
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[1]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[1]:CLK,564
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[1]:D,2381
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[1]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[1]:Q,564
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_18:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:CLK,11434
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:D,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:Q,11434
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[0]:D,11558
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[0]:EN,10332
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[3]:CLK,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[3]:D,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[3]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[3]:Q,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[1]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[1]:CLK,1379
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[1]:D,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[1]:EN,2058
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[1]:Q,1379
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[1]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_68:A,96525
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_68:B,97119
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_68:C,97529
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_68:D,97416
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_68:Y,96525
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[1]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[1]:CLK,531
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[1]:D,1625
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[1]:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[1]:Q,531
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[1]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[3]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[3]:CLK,92059
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[3]:D,95983
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[3]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[3]:Q,92059
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:CLK,3611
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:Q,3611
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un101_apb3_addr_0_a2_3_a2:A,8293
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un101_apb3_addr_0_a2_3_a2:B,8762
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un101_apb3_addr_0_a2_3_a2:Y,8293
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:A,7912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:B,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:Y,7838
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:A,7931
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:B,7386
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:CC,6960
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:P,8958
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:S,6960
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:UB,7386
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:CLK,3249
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:D,2743
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:EN,2026
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:Q,3249
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:CLK,-751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:D,2489
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:Q,-751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:B,3545
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:C,-461
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:CC,12
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:S,-461
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[3]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:CLK,7064
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:D,10664
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:Q,7064
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_10:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_10:IPB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/N_875_i:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/N_875_i:B,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/N_875_i:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:CLK,3689
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:Q,3689
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[0]:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[0]:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr[0]:CLK,16479
m2s010_som_sb_0/CORERESETP_0/count_ddr[0]:D,17617
m2s010_som_sb_0/CORERESETP_0/count_ddr[0]:EN,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr[0]:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr[0]:Q,16479
m2s010_som_sb_0/CORERESETP_0/count_ddr[0]:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr[0]:SLn,
m2s010_som_sb_0/BIBUF_0/U0/U_IOENFF:A,
m2s010_som_sb_0/BIBUF_0/U0/U_IOENFF:Y,
CommsFPGA_top_0/long_reset_cntr[0]:ADn,
CommsFPGA_top_0/long_reset_cntr[0]:ALn,-4224
CommsFPGA_top_0/long_reset_cntr[0]:CLK,95446
CommsFPGA_top_0/long_reset_cntr[0]:D,96262
CommsFPGA_top_0/long_reset_cntr[0]:EN,
CommsFPGA_top_0/long_reset_cntr[0]:LAT,
CommsFPGA_top_0/long_reset_cntr[0]:Q,95446
CommsFPGA_top_0/long_reset_cntr[0]:SD,
CommsFPGA_top_0/long_reset_cntr[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:B,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:CC,10706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:S,10706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_5:A,2238
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_5:B,3476
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_5:C,3449
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_5:CC,1003
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_5:D,-231
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_5:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_5:S,1003
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_5:UB,-231
MAC_MII_RXD_ibuf[1]/U0/U_IOINFF:A,
MAC_MII_RXD_ibuf[1]/U0/U_IOINFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_2015_i:A,10544
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_2015_i:B,8292
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_2015_i:C,10448
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_2015_i:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_2015_i:Y,8292
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg0:A,3753
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg0:B,3689
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg0:C,3603
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg0:D,3471
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg0:Y,3471
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:A,7987
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:B,7924
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:C,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:Y,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:CLK,7779
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:D,10320
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:Q,7779
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_d[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_d[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_d[1]:CLK,11658
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_d[1]:D,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_d[1]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_d[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_d[1]:Q,11658
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_d[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_d[1]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNILDS25[9]_FCINST1:CC,94201
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNILDS25[9]_FCINST1:CO,94201
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNILDS25[9]_FCINST1:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNILDS25[9]_FCINST1:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_2:A,7245
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_2:B,7129
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_2:Y,7129
SPI_1_DO_CAM_obuf/U0/U_IOENFF:A,
SPI_1_DO_CAM_obuf/U0/U_IOENFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[0]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[0]:CLK,93790
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[0]:D,94762
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[0]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[0]:Q,93790
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[0]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/psel:ADn,
m2s010_som_sb_0/CORECONFIGP_0/psel:ALn,
m2s010_som_sb_0/CORECONFIGP_0/psel:CLK,
m2s010_som_sb_0/CORECONFIGP_0/psel:D,
m2s010_som_sb_0/CORECONFIGP_0/psel:EN,
m2s010_som_sb_0/CORECONFIGP_0/psel:LAT,
m2s010_som_sb_0/CORECONFIGP_0/psel:Q,
m2s010_som_sb_0/CORECONFIGP_0/psel:SD,
m2s010_som_sb_0/CORECONFIGP_0/psel:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPC,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_18:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_18:C,98691
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_18:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_18:IPC,98691
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_31:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_31:C,4728
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_31:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_31:IPC,4728
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg_en:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg_en:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg_en:D,10206
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg_en:EN,8281
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg_en:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg_en:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:CC[0],95314
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:CI,95314
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:P[0],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:P[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:P[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:P[1],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:P[2],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:P[3],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:P[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:P[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:P[6],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:P[7],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:P[8],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:P[9],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:UB[0],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:UB[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:UB[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:UB[1],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:UB[2],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:UB[3],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:UB[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:UB[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:UB[6],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:UB[7],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:UB[8],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_1:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[5]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[5]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[5]:Y,11637
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_tx_packet_complt[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_tx_packet_complt[1]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_tx_packet_complt[1]:CLK,3256
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_tx_packet_complt[1]:D,3709
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_tx_packet_complt[1]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_tx_packet_complt[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_tx_packet_complt[1]:Q,3256
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_tx_packet_complt[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_tx_packet_complt[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_21:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_RNO[0]:A,11701
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_RNO[0]:Y,11701
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[7]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[7]:CLK,2516
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[7]:D,4792
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[7]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[7]:Q,2516
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[5]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[5]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[5]:CLK,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[5]:D,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[5]:EN,3270
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[5]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[5]:Q,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[5]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_33:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_33:IPENn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[1]:D,11496
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[1]:EN,10332
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_25:B,4540
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_25:C,4755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_25:IPB,4540
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_25:IPC,4755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:CLK,1305
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:D,2629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:Q,1305
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:CLK,7058
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:D,10577
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:Q,7058
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a3_0_a2_0_a2[1]:A,3768
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a3_0_a2_0_a2[1]:B,3686
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a3_0_a2_0_a2[1]:C,3572
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a3_0_a2_0_a2[1]:Y,3572
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[1]:A,97608
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[1]:B,97552
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[1]:Y,97552
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_2:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_2:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_2:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_2:IPC,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_q1:ADn,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_q1:ALn,10349
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_q1:CLK,12763
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_q1:D,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_q1:EN,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_q1:LAT,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_q1:Q,12763
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_q1:SD,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_q1:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:CLK,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:Q,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/N_89_i:A,11581
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/N_89_i:B,10123
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/N_89_i:C,11423
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/N_89_i:Y,10123
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[6]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[6]:CLK,94004
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[6]:D,93910
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[6]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[6]:Q,94004
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[2]:D,11569
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[2]:EN,-812
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[2]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIH62UF[9]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIH62UF[9]:B,3461
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIH62UF[9]:C,3456
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIH62UF[9]:CC,996
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIH62UF[9]:D,2652
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIH62UF[9]:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIH62UF[9]:S,996
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIH62UF[9]:UB,2652
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[2]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[2]:CLK,10805
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[2]:D,11128
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[2]:EN,11481
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[2]:Q,10805
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[2]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:CLK,368
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:D,1241
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:Q,368
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0:An,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0:ENn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0:YWn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[4]:D,11515
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[4]:EN,7960
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[4]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[8]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[8]:ALn,94836
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[8]:CLK,95181
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[8]:D,92715
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[8]:EN,97010
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[8]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[8]:Q,95181
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[8]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[8]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_9[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_9[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_9[0]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:CLK,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:D,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:Q,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:A,8235
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:IPA,8235
CommsFPGA_top_0/long_reset_cntr_3[2]:A,96410
CommsFPGA_top_0/long_reset_cntr_3[2]:B,96305
CommsFPGA_top_0/long_reset_cntr_3[2]:C,95902
CommsFPGA_top_0/long_reset_cntr_3[2]:Y,95902
m2s010_som_sb_0/CORECONFIGP_0/un1_fic_2_apb_m_psel:A,
m2s010_som_sb_0/CORECONFIGP_0/un1_fic_2_apb_m_psel:B,
m2s010_som_sb_0/CORECONFIGP_0/un1_fic_2_apb_m_psel:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_13:EN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_4:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_3_reg_en_0_a2_1_a2_0_a2:A,7034
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_3_reg_en_0_a2_1_a2_0_a2:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_3_reg_en_0_a2_1_a2_0_a2:Y,7034
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_31_sqmuxa_1_i:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_31_sqmuxa_1_i:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_31_sqmuxa_1_i:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_31_sqmuxa_1_i:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_31_sqmuxa_1_i:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[4]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[4]:CLK,93155
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[4]:D,95983
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[4]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[4]:Q,93155
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[4]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[9]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[9]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[9]:CLK,218
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[9]:D,-1323
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[9]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[9]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[9]:Q,218
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[9]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_21:B,11306
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_21:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_21:IPB,11306
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_21:IPC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_2:A,102
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_2:B,1347
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_2:C,1311
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_2:CC,1649
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_2:D,-268
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_2:P,-184
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_2:S,1649
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_2:UB,-268
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_2:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:A,7931
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:B,7386
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:CC,6960
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:P,8958
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:S,6960
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:UB,7386
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[5]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[5]:B,97408
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[5]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[5]:CC,96579
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[5]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[5]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[5]:S,96579
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[5]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_34:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_34:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNIV0ML[0]:A,8088
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNIV0ML[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNIV0ML[0]:C,7932
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNIV0ML[0]:Y,7932
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[1]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[1]:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[1]:D,97552
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[1]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[1]:Q,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[1]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst_0_sqmuxa_i_o3_0_0_a2:A,2457
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst_0_sqmuxa_i_o3_0_0_a2:B,2407
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst_0_sqmuxa_i_o3_0_0_a2:Y,2407
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[5]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[5]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[5]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[5]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[5]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[5]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[5]:CLK,95332
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[5]:D,93861
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[5]:EN,93690
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[5]:Q,95332
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[5]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM[2]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM[2]:CLK,2368
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM[2]:D,1269
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM[2]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM[2]:Q,2368
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM[2]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:IPA,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[7]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[7]:CLK,3807
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[7]:D,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[7]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[7]:Q,3807
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[7]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2[3]:A,3761
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2[3]:B,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2[3]:Y,3628
CommsFPGA_top_0/FIFOS_INST/iFIFO_Ptr_Err:ADn,
CommsFPGA_top_0/FIFOS_INST/iFIFO_Ptr_Err:ALn,1251
CommsFPGA_top_0/FIFOS_INST/iFIFO_Ptr_Err:CLK,
CommsFPGA_top_0/FIFOS_INST/iFIFO_Ptr_Err:D,-886
CommsFPGA_top_0/FIFOS_INST/iFIFO_Ptr_Err:EN,
CommsFPGA_top_0/FIFOS_INST/iFIFO_Ptr_Err:LAT,
CommsFPGA_top_0/FIFOS_INST/iFIFO_Ptr_Err:Q,
CommsFPGA_top_0/FIFOS_INST/iFIFO_Ptr_Err:SD,
CommsFPGA_top_0/FIFOS_INST/iFIFO_Ptr_Err:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_2_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_2_PAD/U_IOINFF:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[0]:A,3792
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[0]:B,3624
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[0]:C,2294
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[0]:D,2162
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[0]:Y,2162
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[4]:A,3792
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[4]:B,3647
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[4]:C,2294
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[4]:D,2162
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[4]:Y,2162
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[2]:A,3730
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[2]:B,3682
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[2]:C,3519
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[2]:D,3401
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[2]:Y,3401
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[2]:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:A,8227
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:IPA,8227
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_35:EN,2276
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_35:IPENn,2276
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_7:A,43517
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_7:B,568
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_7:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_7:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_7:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_7:P,620
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_7:UB,568
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:B,2462
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:C,2350
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:CC,1378
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:S,1378
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_10:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_10:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:CLK,11434
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:Q,11434
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[1]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[1]:CLK,94061
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[1]:D,94796
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[1]:EN,96937
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[1]:Q,94061
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[1]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_FIFO_UNDERRUN_INTR_un6_rx_fifo_underrun_c:A,11604
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_FIFO_UNDERRUN_INTR_un6_rx_fifo_underrun_c:B,10358
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_FIFO_UNDERRUN_INTR_un6_rx_fifo_underrun_c:C,11524
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_FIFO_UNDERRUN_INTR_un6_rx_fifo_underrun_c:D,11397
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_FIFO_UNDERRUN_INTR_un6_rx_fifo_underrun_c:Y,10358
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[6]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[6]:CLK,93013
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[6]:D,95322
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[6]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[6]:Q,93013
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:CLK,1355
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:D,2728
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:Q,1355
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg_en:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg_en:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg_en:D,10206
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg_en:EN,8281
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg_en:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg_en:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:A,6963
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:B,6847
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:CC,9025
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:P,6847
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:S,9025
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:UB,6862
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[9]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[9]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[9]:CLK,94160
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[9]:D,93861
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[9]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[9]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[9]:Q,94160
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[9]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:CLK,1373
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:D,2728
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:Q,1373
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[9]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[3]:A,97616
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[3]:B,97513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[3]:C,92700
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[3]:D,93814
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[3]:Y,92700
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_9:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_9:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_21:EN,
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_CC_0:CC[1],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_CC_0:P[0],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_CC_0:P[1],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_CC_0:P[2],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_CC_0:P[3],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_CC_0:P[6],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_CC_0:P[7],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_CC_0:P[9],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_CC_0:UB[0],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_CC_0:UB[10],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_CC_0:UB[1],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_CC_0:UB[2],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_CC_0:UB[3],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_CC_0:UB[4],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_CC_0:UB[5],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_CC_0:UB[6],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_CC_0:UB[7],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_CC_0:UB[8],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_CC_0:UB[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg_en:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg_en:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg_en:D,10206
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg_en:EN,8281
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg_en:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg_en:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:CLK,1266
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:Q,1266
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:A,-781
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:B,-853
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:CC,-328
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:P,-851
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:S,-328
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:UB,-853
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPA,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPB,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:CLK,9069
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:Q,9069
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[13]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[13]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[13]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[13]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[13]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[13]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[13]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[13]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[13]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_2[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_2[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_2[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_2[2]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[5]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[5]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC_MANCHESTER_OUT_4_iv_0_0_1_1:A,47407
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC_MANCHESTER_OUT_4_iv_0_0_1_1:B,47321
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC_MANCHESTER_OUT_4_iv_0_0_1_1:C,46222
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC_MANCHESTER_OUT_4_iv_0_0_1_1:Y,46222
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[0]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[0]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[0]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[0]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[0]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNIAH4K:A,-24
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNIAH4K:B,-204
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNIAH4K:Y,-204
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:CLK,95144
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:D,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:Q,95144
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:B,2462
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:C,2350
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:CC,1378
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:S,1378
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:UB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[3]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[3]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[3]:CLK,95463
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[3]:D,96725
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[3]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[3]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[3]:Q,95463
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[3]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[1]:A,91751
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[1]:B,91465
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[1]:C,91336
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[1]:D,91245
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2[1]:Y,91245
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[7]:D,11474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[7]:EN,-812
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[7]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[4]:D,11515
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[4]:EN,10315
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[7]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[7]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[7]:Y,11637
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/HOLD_COL_PROC_un1_tx_collision_detect:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/HOLD_COL_PROC_un1_tx_collision_detect:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/HOLD_COL_PROC_un1_tx_collision_detect:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_6:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_6:C,12334
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_6:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_6:IPC,12334
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[5]:D,11493
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[5]:EN,9143
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[5]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[3]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[3]:CLK,2401
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[3]:D,4792
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[3]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[3]:Q,2401
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[3]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0:ADn,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0:ALn,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0:CLK,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0:D,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0:EN,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0:LAT,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0:Q,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0:SD,
m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[0]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[0]:CLK,936
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[0]:D,1713
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[0]:EN,3505
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[0]:Q,936
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[0]:SLn,
MAC_MII_TX_CLK_ibuf/U0/U_IOPAD:PAD,
MAC_MII_TX_CLK_ibuf/U0/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[7]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[7]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[7]:CLK,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[7]:D,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[7]:EN,3270
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[7]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[7]:Q,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[7]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/REN_d1:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/REN_d1:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/REN_d1:CLK,97362
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/REN_d1:D,95734
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/REN_d1:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/REN_d1:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/REN_d1:Q,97362
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/REN_d1:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/REN_d1:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:IPA,
GPIO_24_M2F_obuf/U0/U_IOOUTFF:A,
GPIO_24_M2F_obuf/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[3]:D,11538
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[3]:EN,8050
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[10]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[10]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[10]:CLK,4800
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[10]:D,4792
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[10]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[10]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[10]:Q,4800
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[10]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:A,3745
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:B,1185
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:C,3611
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:Y,1185
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_1:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_1:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_1:C,41975
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_1:D,41861
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_1:Y,41861
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_1_reg_en_0_a2_2_a2_1_a2_1:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_1_reg_en_0_a2_2_a2_1_a2_1:B,6892
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_1_reg_en_0_a2_2_a2_1_a2_1:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_1_reg_en_0_a2_2_a2_1_a2_1:Y,6892
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_4:A,1540
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_4:B,1463
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_4:C,1391
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_4:D,1258
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_4:Y,1258
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_5:A,94012
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_5:B,92979
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_5:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_5:CC,93044
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_5:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_5:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_5:S,93044
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_5:UB,92979
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:B,11277
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:CC,10663
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:P,11277
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:S,10663
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[1]:CLK,10434
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[1]:D,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[1]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[1]:Q,10434
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[1]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[2]:A,94135
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[2]:B,93867
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[2]:C,97529
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[2]:D,97205
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[2]:Y,93867
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[2]:A,11693
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[2]:B,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[2]:Y,11637
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data_RNO:A,3714
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data_RNO:B,3666
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data_RNO:Y,3666
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[5]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[5]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[5]:CLK,1904
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[5]:D,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[5]:EN,2208
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[5]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[5]:Q,1904
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[5]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_33:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_33:C,12749
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_33:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_33:IPC,12749
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[5]:A,3761
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[5]:B,3446
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[5]:C,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[5]:Y,3408
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIV9CQ[1]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIV9CQ[1]:B,2787
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIV9CQ[1]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIV9CQ[1]:CC,3130
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIV9CQ[1]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIV9CQ[1]:P,2787
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIV9CQ[1]:S,3130
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIV9CQ[1]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_34:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_34:IPB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_4:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_4:B,96262
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_4:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_4:CC,96647
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_4:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_4:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_4:S,96262
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_4:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_8:A,-1185
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_8:B,-1241
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_8:C,-1327
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_8:D,-1437
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_8:Y,-1437
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:B,3299
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:CC,2685
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:P,3299
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:S,2685
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:CLK,1091
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:Q,1091
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_18[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_18[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_18[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_18[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_18[1]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2:A,10644
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2:B,10231
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2:C,8204
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2:D,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2:Y,6751
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:CC[10],96522
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:CC[1],97118
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:CC[2],97043
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:CC[3],96725
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:CC[4],96647
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:CC[5],96587
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:CC[6],96685
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:CC[7],96578
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:CC[8],96507
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:CC[9],96621
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:P[0],96558
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:P[1],96507
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:P[2],96720
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:P[3],96691
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:P[6],96670
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:P[7],97192
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:P[9],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:UB[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:UB[10],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:UB[1],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:UB[2],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:UB[3],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:UB[4],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:UB[5],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:UB[6],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:UB[7],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:UB[8],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s_382_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIU58J3[1]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIU58J3[1]:B,94166
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIU58J3[1]:C,96743
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIU58J3[1]:CC,95507
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIU58J3[1]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIU58J3[1]:P,94166
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIU58J3[1]:S,94796
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIU58J3[1]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIK89E9[7]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIK89E9[7]:B,2936
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIK89E9[7]:C,2930
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIK89E9[7]:CC,991
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIK89E9[7]:D,2516
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIK89E9[7]:P,2770
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIK89E9[7]:S,991
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIK89E9[7]:UB,2516
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7_1[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7_1[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7_1[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7_1[5]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7_1[5]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[4]:D,11515
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[4]:EN,9143
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[4]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[4]:A,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[4]:B,3446
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[4]:C,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[4]:Y,828
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:CLK,7386
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:D,10691
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:Q,7386
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/N_499_i:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/N_499_i:B,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/N_499_i:Y,
CommsFPGA_top_0/long_reset_cntr_3[1]:A,96410
CommsFPGA_top_0/long_reset_cntr_3[1]:B,96305
CommsFPGA_top_0/long_reset_cntr_3[1]:C,95977
CommsFPGA_top_0/long_reset_cntr_3[1]:Y,95977
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_10:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_10:IPENn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_0:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_0:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_0:C,42105
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_0:D,41991
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_0:Y,41991
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:CLK,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:D,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:Q,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:B,3299
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:CC,2685
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:P,3299
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:S,2685
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[7]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[2]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[2]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[2]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[2]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[2]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[4]:D,11515
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[4]:EN,9285
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_27:EN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI2NNB[1]:A,1021
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI2NNB[1]:B,1073
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI2NNB[1]:Y,1021
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_24:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_24:IPCLKn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_23:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[1]:A,2381
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[1]:B,3670
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[1]:C,2457
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[1]:Y,2381
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[6]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[6]:B,10755
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[6]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[6]:CC,10770
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[6]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[6]:P,10755
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[6]:S,10770
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[6]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_10_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_10_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_10_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_10_PAD/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[11]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[11]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[11]:CLK,1192
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[11]:D,961
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[11]:EN,3505
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[11]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[11]:Q,1192
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[11]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:B,10706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:CC,10802
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:P,10706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:S,10802
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[1]:D,11496
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[1]:EN,7960
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[11]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[11]:ALn,1339
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[11]:CLK,1185
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[11]:D,4792
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[11]:EN,3375
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[11]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[11]:Q,1185
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[11]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[11]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNIKP5P[9]:A,94204
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNIKP5P[9]:B,94267
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNIKP5P[9]:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNIKP5P[9]:Y,94204
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[7]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIJ6P51[2]:A,3605
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIJ6P51[2]:B,2390
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIJ6P51[2]:C,2051
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIJ6P51[2]:D,881
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIJ6P51[2]:Y,881
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369:B,10579
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369:CC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369:P,10579
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_28:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:CLK,-723
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:D,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:Q,-723
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un17_apb3_addr_0_a2_0_a2:A,10575
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un17_apb3_addr_0_a2_0_a2:B,9454
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un17_apb3_addr_0_a2_0_a2:C,8616
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un17_apb3_addr_0_a2_0_a2:D,8905
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un17_apb3_addr_0_a2_0_a2:Y,8616
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_a2:A,3784
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_a2:B,3701
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_a2:Y,3701
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_8:A,93932
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_8:B,92973
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_8:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_8:CC,92847
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_8:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_8:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_8:S,92847
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_8:UB,92973
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[2]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[2]:B,10805
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[2]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[2]:CC,11128
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[2]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[2]:P,10805
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[2]:S,11128
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[2]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_28:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_28:C,12694
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_28:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_28:IPC,12694
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_1[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_1[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_1[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_1[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_1[3]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[3]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[3]:CLK,3709
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[3]:D,3360
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[3]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[3]:Q,3709
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:A,-781
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:B,-853
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:CC,-328
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:P,-851
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:S,-328
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:UB,-853
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_29:B,4546
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_29:C,4682
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_29:IPB,4546
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_29:IPC,4682
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:CLK,8097
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:D,10125
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:Q,8097
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_4[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_4[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_4[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_4[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_4[7]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_535_i:A,11581
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_535_i:B,10139
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_535_i:C,11423
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_535_i:Y,10139
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_31_sqmuxa_1_i_o2:A,6784
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_31_sqmuxa_1_i_o2:B,6743
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_31_sqmuxa_1_i_o2:Y,6743
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_0:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_0:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_0:CLK,577
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_0:D,1819
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_0:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_0:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_0:Q,577
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_0:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_0:SLn,
CommsFPGA_top_0/long_reset_cntr_3[3]:A,96410
CommsFPGA_top_0/long_reset_cntr_3[3]:B,96305
CommsFPGA_top_0/long_reset_cntr_3[3]:C,95584
CommsFPGA_top_0/long_reset_cntr_3[3]:Y,95584
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_14:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_4:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_4:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_4:C,41957
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_4:D,41843
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_4:Y,41843
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:CLK,8944
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:Q,8944
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[8]:A,3792
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[8]:B,3624
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[8]:C,2294
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[8]:D,2251
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[8]:Y,2251
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[6]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[6]:ALn,1339
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[6]:CLK,1820
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[6]:D,3424
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[6]:EN,3375
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[6]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[6]:Q,1820
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[6]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[6]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[1]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[1]:B,97572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[1]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[1]:Y,97220
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[1]:D,11644
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[1]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[1]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[1]:CLK,840
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[1]:D,2162
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[1]:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[1]:Q,840
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[2]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[2]:CLK,8396
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[2]:D,8811
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[2]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[2]:Q,8396
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[2]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[2]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:B,3545
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:C,-461
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:CC,-48
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:S,-461
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[4]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_Enable_RNO:A,97662
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_Enable_RNO:B,97533
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_Enable_RNO:C,96188
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_Enable_RNO:Y,96188
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[1]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[1]:CLK,1101
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[1]:D,1638
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[1]:EN,3505
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[1]:Q,1101
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIAHR61[4]:A,1501
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIAHR61[4]:B,1445
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIAHR61[4]:C,1359
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIAHR61[4]:D,1249
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIAHR61[4]:Y,1249
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_30:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_30:C,12719
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_30:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_30:IPC,12719
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[2]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[2]:CLK,3807
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[2]:D,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[2]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[2]:Q,3807
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_10:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_10:IPENn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[15]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[15]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[15]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/paddr[15]:D,
m2s010_som_sb_0/CORECONFIGP_0/paddr[15]:EN,
m2s010_som_sb_0/CORECONFIGP_0/paddr[15]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/paddr[15]:Q,
m2s010_som_sb_0/CORECONFIGP_0/paddr[15]:SD,
m2s010_som_sb_0/CORECONFIGP_0/paddr[15]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[2]:D,11569
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[2]:EN,7908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[2]:D,11569
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[2]:EN,8050
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[2]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[4]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[4]:CLK,1249
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[4]:D,1182
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[4]:EN,3505
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[4]:Q,1249
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:CLK,1518
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:Q,1518
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[15]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[15]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[15]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[15]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[15]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:CLK,11622
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:D,10329
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:Q,11622
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_29:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_29:IPENn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[7]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[7]:CLK,-106
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[7]:D,-1338
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[7]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[7]:Q,-106
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[7]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[10]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[10]:B,95983
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[10]:C,97327
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[10]:CC,95174
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[10]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[10]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[10]:S,95174
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[10]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO_0[5]:A,430
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO_0[5]:B,1263
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO_0[5]:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO_0[5]:D,2488
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO_0[5]:Y,430
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:IPB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_9:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_9:B,95571
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_9:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_9:CC,95605
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_9:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_9:P,95571
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_9:S,95605
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_9:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:CLK,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:D,10706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:Q,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_15:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_15:C,4546
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_15:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_15:IPC,4546
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[16]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[16]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[16]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[16]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[16]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_21:B,4560
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_21:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_21:IPB,4560
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_21:IPC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[3]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[3]:B,97572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[3]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[3]:Y,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[12]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[12]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[12]:CLK,-1437
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[12]:D,-1369
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[12]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[12]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[12]:Q,-1437
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[12]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[12]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_1:B,4510
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_1:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_1:IPB,4510
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_1:IPC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:CC[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:CC[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:CC[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:CC[1],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:CC[2],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:CC[3],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:CC[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:CC[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:CC[6],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:CC[7],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:CC[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:CC[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:CI,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:CO,365
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:P[0],510
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:P[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:P[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:P[1],365
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:P[2],577
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:P[3],559
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:P[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:P[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:P[6],573
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:P[7],620
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:P[8],703
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:P[9],697
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:UB[0],43144
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:UB[10],656
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:UB[11],781
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:UB[1],408
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:UB[2],586
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:UB[3],460
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:UB[4],498
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:UB[5],624
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:UB[6],506
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:UB[7],568
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:UB[8],674
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0_CC_0:UB[9],640
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9[7]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[3]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[8]:A,11693
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[8]:B,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[8]:Y,11637
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_12_BI_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_12_BI_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:CLK,1503
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:D,2701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:Q,1503
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[1]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[1]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[1]:Y,11637
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[3]_CC_0:UB[9],
I_397/U0:An,
I_397/U0:ENn,
I_397/U0:YWn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_11[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_11[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_11[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_11[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_11[7]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_29:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_29:IPENn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[0]:D,11558
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[0]:EN,7816
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[0]:SLn,
ID_RES_0/U0_0/U0/U_IOINFF:A,
ID_RES_0/U0_0/U0/U_IOINFF:Y,
m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2:A,
m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2:B,
m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:B,10805
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:CC,11128
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:P,10805
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:S,11128
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[7]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[7]:CLK,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[7]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[7]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[7]:Q,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:SLn,
MMUART_0_TXD_M2F_obuf/U0/U_IOENFF:A,
MMUART_0_TXD_M2F_obuf/U0/U_IOENFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_3:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[0]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[0]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[0]:CLK,95338
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[0]:D,93828
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[0]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[0]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[0]:Q,95338
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[0]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[0]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_TMATCH_0_IN_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_TMATCH_0_IN_PAD/U_IOPAD:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_2[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_2[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_2[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_2[3]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_70:A,95149
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_70:B,95181
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_70:C,97483
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_70:D,96923
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_70:Y,95149
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:IPA,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[0]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[0]:B,1432
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[0]:C,2579
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[0]:CC,2036
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[0]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[0]:P,1432
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[0]:S,2036
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[0]:UB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_4[0]:A,93828
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_4[0]:B,97560
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_4[0]:Y,93828
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[6]:D,11457
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[6]:EN,7960
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[6]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_preamble_pat_en:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_preamble_pat_en:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_preamble_pat_en:CLK,47321
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_preamble_pat_en:D,95273
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_preamble_pat_en:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_preamble_pat_en:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_preamble_pat_en:Q,47321
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_preamble_pat_en:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_preamble_pat_en:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_4:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[6]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[6]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[6]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[6]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[6]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371:B,2616
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371:CC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371:P,2616
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un1_apb3_addr_0_a2:A,9433
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un1_apb3_addr_0_a2:B,8762
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un1_apb3_addr_0_a2:C,9133
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un1_apb3_addr_0_a2:Y,8762
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_d[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_d[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_d[1]:CLK,11416
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_d[1]:D,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_d[1]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_d[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_d[1]:Q,11416
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_d[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_d[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[3]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[3]:CLK,10776
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[3]:D,10810
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[3]:EN,11481
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[3]:Q,10776
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[3]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[3]:SLn,
m2s010_som_sb_0/GPIO_6/U0_0/U0/U_IOOUTFF:A,
m2s010_som_sb_0/GPIO_6/U0_0/U0/U_IOOUTFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[4]:D,11515
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[4]:EN,10564
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[4]:SLn,
ID_RES_0/U0_3/U0/U_IOPAD:PAD,
ID_RES_0/U0_3/U0/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:CLK,2736
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:D,2803
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:EN,2026
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:Q,2736
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[6]:D,11457
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[6]:EN,9285
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_15:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_15:C,4546
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_15:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_15:IPC,4546
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_1:B,4510
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_1:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_1:IPB,4510
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_1:IPC,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[0]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[0]:CLK,93064
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[0]:D,96870
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[0]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[0]:Q,93064
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[0]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[0]:CLK,3761
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[0]:D,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[0]:EN,3270
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[0]:Q,3761
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[8]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[8]:B,97408
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[8]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[8]:CC,96492
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[8]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[8]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[8]:S,96492
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[8]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[15]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[15]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[15]:CLK,-1185
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[15]:D,-1414
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[15]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[15]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[15]:Q,-1185
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[15]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[15]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/CLOCK_ADJUST_PROC_un16_clk1x_enable:A,3807
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/CLOCK_ADJUST_PROC_un16_clk1x_enable:B,3709
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/CLOCK_ADJUST_PROC_un16_clk1x_enable:Y,3709
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/irx_packet_avail_int:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/irx_packet_avail_int:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/irx_packet_avail_int:CLK,9250
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/irx_packet_avail_int:D,11558
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/irx_packet_avail_int:EN,9021
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/irx_packet_avail_int:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/irx_packet_avail_int:Q,9250
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/irx_packet_avail_int:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/irx_packet_avail_int:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_1_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_1_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_1_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_1_PAD/U_IOPAD:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[5]:D,11493
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[5]:EN,8050
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[5]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[11]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[11]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[11]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[11]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[11]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[11]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[11]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[11]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[11]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2[2]:A,3761
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2[2]:B,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2[2]:Y,3628
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[3]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[3]:CLK,94164
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[3]:D,94762
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[3]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[3]:Q,94164
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:CLK,-723
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:D,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:Q,-723
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_wmux_0[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_wmux_0[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_wmux_0[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_wmux_0[2]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_wmux_0[2]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_wmux_0[2]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_wmux_0[2]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_wmux_0[2]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:CLK,11434
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:Q,11434
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out_RNI6LOQ:A,-1284
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out_RNI6LOQ:B,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out_RNI6LOQ:C,-1579
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out_RNI6LOQ:Y,-1579
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[10]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[10]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[10]:CLK,401
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[10]:D,-135
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[10]:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[10]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[10]:Q,401
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[10]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[10]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[1]:D,11496
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[1]:EN,9143
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[6]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[6]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[6]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[6]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[6]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_0:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_0:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_0:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_0:IPC,
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368:A,
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368:B,16503
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368:C,
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368:CC,
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368:D,
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368:P,16503
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[6]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[6]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[6]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[6]:Y,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[6]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[6]:CLK,95146
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[6]:D,92642
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[6]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[6]:Q,95146
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[6]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:IPB,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[9]:A,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[9]:B,16801
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[9]:C,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[9]:CC,16622
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[9]:D,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[9]:P,16801
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[9]:S,16622
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[9]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:Q,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:CLK,608
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:D,3157
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:Q,608
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:SLn,
m2s010_som_sb_0/CAM_SPI_1_SS0/U0_0/U0/U_IOPAD:D,
m2s010_som_sb_0/CAM_SPI_1_SS0/U0_0/U0/U_IOPAD:E,
m2s010_som_sb_0/CAM_SPI_1_SS0/U0_0/U0/U_IOPAD:PAD,
m2s010_som_sb_0/CAM_SPI_1_SS0/U0_0/U0/U_IOPAD:Y,
m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1:ADn,
m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1:ALn,
m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1:CLK,18679
m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1:D,
m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1:EN,
m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1:LAT,
m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1:Q,18679
m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1:SD,
m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un93_apb3_addr_0_a2_0_a2:A,8293
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un93_apb3_addr_0_a2_0_a2:B,9987
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un93_apb3_addr_0_a2_0_a2:C,9025
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un93_apb3_addr_0_a2_0_a2:Y,8293
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_tx_packet_complt[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_tx_packet_complt[0]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_tx_packet_complt[0]:CLK,3709
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_tx_packet_complt[0]:D,405
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_tx_packet_complt[0]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_tx_packet_complt[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_tx_packet_complt[0]:Q,3709
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_tx_packet_complt[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_tx_packet_complt[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[3]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[3]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[3]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[3]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[3]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[8]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[8]:B,95452
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[8]:C,96835
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[8]:CC,95326
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[8]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[8]:P,95452
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[8]:S,95326
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[8]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:Q,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[11]:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[11]:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr[11]:CLK,16292
m2s010_som_sb_0/CORERESETP_0/count_ddr[11]:D,16452
m2s010_som_sb_0/CORERESETP_0/count_ddr[11]:EN,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr[11]:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr[11]:Q,16292
m2s010_som_sb_0/CORERESETP_0/count_ddr[11]:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr[11]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[3]:D,11538
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[3]:EN,6892
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_0:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_0:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_0:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_0:IPC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_7[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_7[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_7[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_7[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_7[0]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:A,625
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:B,418
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:CC,591
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:P,555
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:S,591
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:UB,418
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un3_debounce_in_rs:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un3_debounce_in_rs:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un3_debounce_in_rs:CLK,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un3_debounce_in_rs:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un3_debounce_in_rs:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un3_debounce_in_rs:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un3_debounce_in_rs:Q,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un3_debounce_in_rs:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un3_debounce_in_rs:SLn,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_5:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_5:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_5:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_5:IPB,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_5:IPC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_21:A,732
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_21:B,43478
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_21:C,43428
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_21:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_21:D,246
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_21:P,406
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_21:UB,246
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_6_i_m2[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_6_i_m2[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_6_i_m2[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_6_i_m2[1]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:A,1249
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:B,3689
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:Y,1249
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int:CLK,10613
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int:D,10510
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int:EN,10318
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int:Q,10613
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:CLK,1266
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:Q,1266
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[1]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[1]:B,10592
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[1]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[1]:CC,11203
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[1]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[1]:P,10592
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[1]:S,11203
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[1]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_29:B,11272
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_29:C,12645
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_29:IPB,11272
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_29:IPC,12645
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[1]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[1]:CLK,92878
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[1]:D,95111
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[1]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[1]:Q,92878
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[1]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[1]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:CLK,9069
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:Q,9069
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_8:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_8:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:B,2558
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:CC,3232
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:P,2558
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:S,3232
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:CLK,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:Q,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_8:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_8:IPENn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:IPB,
m2s010_som_sb_0/CORECONFIGP_0/paddr_112:A,
m2s010_som_sb_0/CORECONFIGP_0/paddr_112:B,
m2s010_som_sb_0/CORECONFIGP_0/paddr_112:C,
m2s010_som_sb_0/CORECONFIGP_0/paddr_112:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[2]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[2]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[2]:CLK,95467
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[2]:D,97043
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[2]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[2]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[2]:Q,95467
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[2]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[2]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[3]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[3]:CLK,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[3]:D,4731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[3]:EN,3270
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[3]:Q,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[3]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[10]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[10]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[10]:CLK,1136
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[10]:D,936
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[10]:EN,3505
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[10]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[10]:Q,1136
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[10]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[10]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_4_reg_en_0_a2_0_a2_0_a2:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_4_reg_en_0_a2_0_a2_0_a2:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_4_reg_en_0_a2_0_a2_0_a2:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_4_reg_en_0_a2_0_a2_0_a2:D,10234
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_4_reg_en_0_a2_0_a2_0_a2:Y,10234
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[4]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[4]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[4]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[4]:Y,97220
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_15[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_15[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_15[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_15[0]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un17_apb3_addr_0_a2_0_a2_0:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un17_apb3_addr_0_a2_0_a2_0:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un17_apb3_addr_0_a2_0_a2_0:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un17_apb3_addr_0_a2_0_a2_0:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un17_apb3_addr_0_a2_0_a2_0:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:CLK,2260
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:D,71
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:Q,2260
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_pipe_d1_NE_0:A,1391
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_pipe_d1_NE_0:B,1335
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_pipe_d1_NE_0:C,1249
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_pipe_d1_NE_0:D,1135
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_pipe_d1_NE_0:Y,1135
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_19:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_19:C,4760
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_19:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_19:IPC,4760
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[2]:A,3807
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[2]:B,3446
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[2]:C,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[2]:Y,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO[2]:A,3715
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO[2]:B,1269
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO[2]:C,3651
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO[2]:Y,1269
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61:A,95344
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61:B,94004
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61:C,93986
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61:CC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61:D,93783
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61:P,94975
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61:UB,94814
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61:Y,93783
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:A,1305
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:B,1271
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:CC,257
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:S,257
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:UB,2166
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_14_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_14_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/fulli_0_a2_7:A,9157
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/fulli_0_a2_7:B,8684
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/fulli_0_a2_7:C,8497
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/fulli_0_a2_7:D,8476
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/fulli_0_a2_7:Y,8476
m2s010_som_sb_0/m2s010_som_sb_MSS_0/I2C_1_SCL_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/I2C_1_SCL_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[3]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[3]:B,10776
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[3]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[3]:CC,10810
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[3]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[3]:P,10776
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[3]:S,10810
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[3]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[2]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[2]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[2]:D,10230
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[2]:EN,10123
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[2]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:CLK,-708
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:D,2305
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:Q,-708
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un13_apb3_addr_0_a2_2_a2:A,7824
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un13_apb3_addr_0_a2_2_a2:B,6870
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un13_apb3_addr_0_a2_2_a2:C,7084
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un13_apb3_addr_0_a2_2_a2:D,6706
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un13_apb3_addr_0_a2_2_a2:Y,6706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_13:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:CLK,1185
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:Q,1185
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[13]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[13]:B,3545
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[13]:C,-461
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[13]:CC,-1437
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[13]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[13]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[13]:S,-1437
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[13]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[8]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[8]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[8]:CLK,94104
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[8]:D,93960
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[8]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[8]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[8]:Q,94104
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[8]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[8]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_3_reg_en_0_a2_4_a2_5_a2_1:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_3_reg_en_0_a2_4_a2_5_a2_1:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_3_reg_en_0_a2_4_a2_5_a2_1:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_3_reg_en_0_a2_4_a2_5_a2_1:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_3_reg_en_0_a2_4_a2_5_a2_1:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:CLK,1324
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:Q,1324
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_27:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:CLK,1614
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:Q,1614
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:CLK,10566
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:D,10329
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:Q,10566
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[0]:A,2707
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[0]:B,2550
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[0]:CC,3170
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[0]:P,2552
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[0]:S,3170
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[0]:UB,2550
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[14]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[14]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[14]:CLK,94215
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[14]:D,95305
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[14]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[14]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[14]:Q,94215
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[14]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[14]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/re_set:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/re_set:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/re_set:CLK,11622
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/re_set:D,12740
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/re_set:EN,10174
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/re_set:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/re_set:Q,11622
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/re_set:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/re_set:SLn,
m2s010_som_sb_0/CORERESETP_0/sm0_state[2]:ADn,
m2s010_som_sb_0/CORERESETP_0/sm0_state[2]:ALn,10349
m2s010_som_sb_0/CORERESETP_0/sm0_state[2]:CLK,11390
m2s010_som_sb_0/CORERESETP_0/sm0_state[2]:D,10376
m2s010_som_sb_0/CORERESETP_0/sm0_state[2]:EN,
m2s010_som_sb_0/CORERESETP_0/sm0_state[2]:LAT,
m2s010_som_sb_0/CORERESETP_0/sm0_state[2]:Q,11390
m2s010_som_sb_0/CORERESETP_0/sm0_state[2]:SD,
m2s010_som_sb_0/CORERESETP_0/sm0_state[2]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_i_a2[2]:A,1299
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_i_a2[2]:B,1194
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_i_a2[2]:C,2376
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_i_a2[2]:D,2269
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_i_a2[2]:Y,1194
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_13:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_13:B,97423
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_13:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_13:CC,95515
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_13:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_13:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_13:S,95515
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_13:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[5]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[5]:CLK,3709
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[5]:D,3360
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[5]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[5]:Q,3709
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[5]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[10]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[10]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[10]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[10]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[10]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[10]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[10]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[10]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:B,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:CC,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:S,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[1]:D,11496
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[1]:EN,10564
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_7:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_7:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:CLK,598
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:D,3448
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:Q,598
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DM_RDQS_0_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DM_RDQS_0_PAD/U_IOINFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_underrun_d[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_underrun_d[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_underrun_d[0]:CLK,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_underrun_d[0]:D,10286
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_underrun_d[0]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_underrun_d[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_underrun_d[0]:Q,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_underrun_d[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_underrun_d[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_25:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_25:IPCLKn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[8]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[8]:CLK,9202
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[8]:D,10178
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[8]:EN,10171
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[8]:Q,9202
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[8]:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_1:CC[0],16569
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_1:CC[1],16477
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_1:CI,16477
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_1:P[0],17126
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_1:P[10],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_1:P[11],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_1:P[1],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_1:P[2],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_1:P[3],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_1:P[4],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_1:P[5],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_1:P[6],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_1:P[7],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_1:P[8],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_1:P[9],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_1:UB[0],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_1:UB[10],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_1:UB[11],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_1:UB[1],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_1:UB[2],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_1:UB[3],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_1:UB[4],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_1:UB[5],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_1:UB[6],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_1:UB[7],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_1:UB[8],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_1:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:D,4777
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:CLK,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:D,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:Q,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ:B,2352
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ:C,2317
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ:CC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ:P,2589
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIAPCJ:Y,2317
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_14:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_14:B,96262
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_14:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_14:CC,95447
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_14:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_14:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_14:S,95447
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_14:UB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[10]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[10]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[10]:CLK,95255
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[10]:D,95509
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[10]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[10]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[10]:Q,95255
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[10]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[10]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[3]:A,3761
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[3]:B,3446
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[3]:C,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[3]:Y,3408
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[3]:D,11538
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[3]:EN,7908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:CC[0],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:CC[10],93854
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:CC[11],93783
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:CC[1],95591
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:CC[2],95516
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:CC[3],95198
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:CC[4],95120
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:CC[5],95060
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:CC[6],94017
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:CC[7],93910
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:CC[8],93839
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:CC[9],93953
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:CI,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:CO,93900
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:P[0],94975
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:P[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:P[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:P[1],93783
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:P[2],94000
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:P[3],93968
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:P[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:P[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:P[6],93946
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:P[7],94149
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:P[8],94244
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:P[9],94224
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:UB[0],94814
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:UB[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:UB[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:UB[1],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:UB[2],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:UB[3],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:UB[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:UB[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:UB[6],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:UB[7],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:UB[8],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_0:UB[9],
GPIO_8_M2F_obuf/U0/U_IOOUTFF:A,
GPIO_8_M2F_obuf/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_o2:A,2382
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_o2:B,2368
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_o2:Y,2368
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_20:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_20:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_20:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_20:IPC,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_RNO[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_RNO[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_RNO[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_RNO[7]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_9:A,966
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_9:B,493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_9:C,-964
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_9:D,-806
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_9:Y,-964
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_10[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_10[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_10[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_10[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_10[4]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[3]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[3]:CLK,1297
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[3]:D,1242
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[3]:EN,3505
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[3]:Q,1297
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[5]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[5]:CLK,94090
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[5]:D,96124
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[5]:EN,95769
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[5]:Q,94090
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[5]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:CLK,7779
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:D,10320
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:Q,7779
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[2]:A,93818
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[2]:B,93809
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[2]:C,91245
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[2]:D,93566
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[2]:Y,91245
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:B,3234
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:CC,2728
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:P,3234
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:S,2728
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:CLK,10805
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:D,11128
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:Q,10805
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_34:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_34:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:Q,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[10]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[10]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[10]:Y,11637
GPIO_24_M2F_obuf/U0/U_IOENFF:A,
GPIO_24_M2F_obuf/U0/U_IOENFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:A,10543
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:B,10453
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:C,10401
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:D,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:Y,7838
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[4]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[4]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[4]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[4]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[4]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[0]:A,94135
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[0]:B,93814
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[0]:C,97529
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[0]:D,97205
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[0]:Y,93814
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_19:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_19:C,4760
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_19:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_19:IPC,4760
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_15:EN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[10]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[10]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[10]:CLK,316
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[10]:D,-1394
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[10]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[10]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[10]:Q,316
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[10]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[10]:SLn,
CoreAPB3_0/iPSELS_raw_1[0]:A,7774
CoreAPB3_0/iPSELS_raw_1[0]:B,7723
CoreAPB3_0/iPSELS_raw_1[0]:Y,7723
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[2]:D,11569
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[2]:EN,7816
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[6]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[6]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[6]:Y,3674
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[3]:A,95145
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[3]:B,93826
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[3]:C,95073
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[3]:D,94876
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[3]:Y,93826
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:CLK,8097
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:D,10125
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:Q,8097
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_11[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_11[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_11[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_11[1]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_0[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_0[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_0[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_0[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_0[0]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:A,8017
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:B,7058
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:CC,6932
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:S,6932
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:UB,7058
CommsFPGA_top_0/long_reset_cntr_3[0]:A,96403
CommsFPGA_top_0/long_reset_cntr_3[0]:B,97560
CommsFPGA_top_0/long_reset_cntr_3[0]:C,96262
CommsFPGA_top_0/long_reset_cntr_3[0]:Y,96262
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[4]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[4]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[4]:CLK,328
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[4]:D,1053
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[4]:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[4]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[4]:Q,328
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[4]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:B,11277
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:CC,10663
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:P,11277
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:S,10663
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_28:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_28:C,12694
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_28:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_28:IPC,12694
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[5]:D,11493
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[5]:EN,7034
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[5]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[4]:CLK,-4111
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[4]:D,2583
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[4]:EN,3474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[4]:Q,-4111
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:B,10776
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:CC,10810
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:P,10776
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:S,10810
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_5:A,9025
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_5:B,8204
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_5:C,8795
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_5:Y,8204
SPI_1_DO_CAM_obuf/U0/U_IOPAD:D,
SPI_1_DO_CAM_obuf/U0/U_IOPAD:E,
SPI_1_DO_CAM_obuf/U0/U_IOPAD:PAD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_5:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_5:IPENn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIMESQ4[2]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIMESQ4[2]:B,94135
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIMESQ4[2]:C,96712
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIMESQ4[2]:CC,95189
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIMESQ4[2]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIMESQ4[2]:P,94135
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIMESQ4[2]:S,94796
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIMESQ4[2]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_8:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_8:C,12375
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_8:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_8:IPC,12375
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[2]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[2]:CLK,2198
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[2]:D,1657
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[2]:EN,2080
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[2]:Q,2198
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[2]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_8:A,43600
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_8:B,674
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_8:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_8:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_8:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_8:P,703
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_8:UB,674
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6[0]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_3_0_0[3]:A,3722
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_3_0_0[3]:B,3674
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_3_0_0[3]:C,2436
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_3_0_0[3]:D,2411
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_3_0_0[3]:Y,2411
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[4]:D,11515
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[4]:EN,10332
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[4]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[6]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[6]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[6]:CLK,1194
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[6]:D,4738
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[6]:EN,4588
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[6]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[6]:Q,1194
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[6]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[6]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[1]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[1]:CLK,2466
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[1]:D,4792
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[1]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[1]:Q,2466
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_22:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:CLK,7058
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:D,10577
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:Q,7058
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[11]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[11]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[11]:CLK,3449
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[11]:D,-87
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[11]:EN,516
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[11]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[11]:Q,3449
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[11]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[11]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[6]:D,11457
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[6]:EN,7908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[6]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[6]:B,96599
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[6]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[6]:CC,96670
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[6]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[6]:P,96599
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[6]:S,96670
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[6]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_3:EN,
m2s010_som_sb_0/CORECONFIGP_0/un11_int_psel:A,
m2s010_som_sb_0/CORECONFIGP_0/un11_int_psel:B,
m2s010_som_sb_0/CORECONFIGP_0/un11_int_psel:C,
m2s010_som_sb_0/CORECONFIGP_0/un11_int_psel:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[10]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[10]:CLK,9188
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[10]:D,10529
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[10]:EN,12574
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[10]:Q,9188
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[10]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[7]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[7]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[7]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[7]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[7]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_6_0_x2:A,41008
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_6_0_x2:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_6_0_x2:Y,41008
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[7]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[7]:B,10979
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[7]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[7]:CC,10585
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[7]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[7]:P,10979
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[7]:S,10585
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[7]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:CLK,-803
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:D,2437
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:Q,-803
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt_RNO:A,3722
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt_RNO:B,3682
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt_RNO:C,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt_RNO:Y,3628
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[7]:A,97608
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[7]:B,97552
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[7]:Y,97552
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[3]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[3]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[3]:Y,11637
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[7]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[7]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[7]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[7]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[7]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_2:A,1342
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_2:B,1266
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_2:C,1185
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_2:Y,1185
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[9]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[9]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[9]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[9]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[9]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[9]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[9]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[9]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[9]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_5:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_5:B,97423
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_5:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_5:CC,96587
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_5:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_5:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_5:S,96587
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_5:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[0]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[0]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[0]:D,10177
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[0]:EN,10171
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[0]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[0]:D,11558
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[0]:EN,7034
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/iRX_FIFO_rd_en_0_o2[1]:A,10107
CommsFPGA_top_0/FIFOS_INST/iRX_FIFO_rd_en_0_o2[1]:B,10316
CommsFPGA_top_0/FIFOS_INST/iRX_FIFO_rd_en_0_o2[1]:C,10081
CommsFPGA_top_0/FIFOS_INST/iRX_FIFO_rd_en_0_o2[1]:Y,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_31:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_31:IPENn,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[1]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[1]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[1]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[1]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[2]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[2]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[2]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[2]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[2]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[2]:CLK,3507
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[2]:D,4792
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[2]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[2]:Q,3507
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[2]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[3]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[3]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[3]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[3]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[6]:D,11457
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[6]:EN,10564
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o2_0[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o2_0[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o2_0[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o2_0[4]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:SLn,
MAC_MII_MDC_obuf/U0/U_IOENFF:A,
MAC_MII_MDC_obuf/U0/U_IOENFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[11]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[11]:CLK,95117
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[11]:D,98655
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[11]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[11]:Q,95117
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[11]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[11]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI2LCBG[8]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI2LCBG[8]:B,94224
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI2LCBG[8]:C,96842
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI2LCBG[8]:CC,93953
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI2LCBG[8]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI2LCBG[8]:P,94224
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI2LCBG[8]:S,93953
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI2LCBG[8]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un3_i_i[1]:A,94135
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un3_i_i[1]:B,93830
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un3_i_i[1]:C,97529
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un3_i_i[1]:D,97205
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un3_i_i[1]:Y,93830
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[0]:D,11558
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[0]:EN,7908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[0]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:CLK,3689
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:Q,3689
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_2_reg_en_0_a2_3_a2_1_o2:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_2_reg_en_0_a2_3_a2_1_o2:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_2_reg_en_0_a2_3_a2_1_o2:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_2_reg_en_0_a2_3_a2_1_o2:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNICMBG1[10]:A,2580
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNICMBG1[10]:B,2379
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNICMBG1[10]:C,2490
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNICMBG1[10]:Y,2379
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:A,2580
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:B,2483
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:C,2423
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:D,1091
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:Y,1091
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIMCFS2[0]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIMCFS2[0]:B,93783
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIMCFS2[0]:C,96401
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIMCFS2[0]:CC,95591
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIMCFS2[0]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIMCFS2[0]:P,93783
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIMCFS2[0]:S,94755
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIMCFS2[0]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[3]:A,1467
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[3]:B,1377
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[3]:C,1240
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[3]:D,1113
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[3]:Y,1113
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:Q,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_10[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_10[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_10[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_10[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_10[0]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[2]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[2]:CLK,94054
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[2]:D,94762
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[2]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[2]:Q,94054
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[2]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_14_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_14_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_14_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_14_PAD/U_IOPAD:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_15_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_15_PAD/U_IOINFF:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[6]:A,95194
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[6]:B,96438
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[6]:C,92642
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[6]:D,93826
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[6]:Y,92642
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIOUB11[3]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIOUB11[3]:B,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIOUB11[3]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIOUB11[3]:CC,2734
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIOUB11[3]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIOUB11[3]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIOUB11[3]:S,2734
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIOUB11[3]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m38_i_0_a2_0:A,95377
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m38_i_0_a2_0:B,95279
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m38_i_0_a2_0:C,96521
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m38_i_0_a2_0:D,95149
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m38_i_0_a2_0:Y,95149
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_d[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_d[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_d[0]:CLK,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_d[0]:D,12755
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_d[0]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_d[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_d[0]:Q,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_d[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_d[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:B,10776
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:CC,10810
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:P,10776
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:S,10810
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:CLK,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:D,11203
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:Q,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[0]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[0]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[0]:Y,11637
CommsFPGA_top_0/FIFOS_INST/N_1914_i:A,
CommsFPGA_top_0/FIFOS_INST/N_1914_i:B,
CommsFPGA_top_0/FIFOS_INST/N_1914_i:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[2]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[2]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[2]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[2]:Y,97220
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[5]:D,11493
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[5]:EN,7960
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[2]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[2]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[2]:Y,11637
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i:ALn,3428
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i:CLK,-403
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i:D,3636
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i:EN,3513
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i:Q,-403
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_7:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_7:B,96666
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_7:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_7:CC,95995
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_7:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_7:P,96666
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_7:S,95995
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_7:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO[0]:A,2555
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO[0]:B,3674
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr_RNO[0]:Y,2555
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7_RNO[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7_RNO[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7_RNO[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7_RNO[4]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:A,7912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:B,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:Y,7838
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:IPA,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:A,11701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:B,11645
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:C,11559
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:D,8811
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:Y,8811
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:CC[0],-1277
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:CC[1],-1369
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:CC[2],-1437
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:CC[3],-1331
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:CC[4],-1414
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:CI,-1437
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:P[0],-1191
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:P[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:P[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:P[1],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:P[2],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:P[3],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:P[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:P[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:P[6],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:P[7],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:P[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:P[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:UB[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:UB[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:UB[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:UB[1],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:UB[2],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:UB[3],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:UB[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:UB[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:UB[6],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:UB[7],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:UB[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:UB[9],
m2s010_som_sb_0/CAM_SPI_1_CLK/U0_0/U0/U_IOPAD:D,
m2s010_som_sb_0/CAM_SPI_1_CLK/U0_0/U0/U_IOPAD:E,
m2s010_som_sb_0/CAM_SPI_1_CLK/U0_0/U0/U_IOPAD:PAD,
m2s010_som_sb_0/CAM_SPI_1_CLK/U0_0/U0/U_IOPAD:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[0]:D,11558
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[0]:EN,7960
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[0]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[12]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[12]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[12]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[12]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[12]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[12]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[12]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[12]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[12]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[2]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[2]:CLK,3709
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[2]:D,3360
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[2]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[2]:Q,3709
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:A,1453
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:B,598
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:CC,390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:S,390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:UB,598
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[11]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[11]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[11]:CLK,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[11]:D,4754
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[11]:EN,2208
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[11]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[11]:Q,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[11]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[11]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int_RNIBRMI:A,9388
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int_RNIBRMI:B,9352
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int_RNIBRMI:Y,9352
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:B,3234
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:CC,2728
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:P,3234
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:S,2728
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_1_byte_6_reg_en_0_a2_1_a2_1_a2:A,9285
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_1_byte_6_reg_en_0_a2_1_a2_1_a2:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_1_byte_6_reg_en_0_a2_1_a2_1_a2:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_1_byte_6_reg_en_0_a2_1_a2_1_a2:Y,9285
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_3:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_3:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_3:C,40870
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_3:D,40756
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_3:Y,40756
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[12]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[12]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[12]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[12]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[12]:Y,
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr[0]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr[0]:CLK,-858
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr[0]:D,11510
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr[0]:EN,
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr[0]:Q,-858
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr[0]:SD,
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[3]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[3]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[3]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[3]:Y,97220
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:CLK,50
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:D,3667
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:Q,50
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1:A,1795
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1:B,1694
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1:C,1644
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1:D,1276
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1:P,1469
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_1:UB,1276
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[8]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[8]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[8]:Y,3674
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[7]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[7]:CLK,95256
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[7]:D,93826
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[7]:EN,93690
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[7]:Q,95256
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[6]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[6]:CLK,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[6]:D,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[6]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[6]:Q,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[6]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[3]:D,11538
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[3]:EN,10234
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:CLK,2350
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:D,2558
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:Q,2350
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_3:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_3:B,96594
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_3:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_3:CC,96725
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_3:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_3:P,96594
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_3:S,96725
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_3:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:CLK,2787
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:D,3111
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:EN,2026
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:Q,2787
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[7]:D,11474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[7]:EN,8050
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:A,7987
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:B,7924
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:C,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:Y,7837
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_34:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_34:IPENn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[6]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[6]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[6]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/paddr[6]:D,
m2s010_som_sb_0/CORECONFIGP_0/paddr[6]:EN,
m2s010_som_sb_0/CORECONFIGP_0/paddr[6]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/paddr[6]:Q,
m2s010_som_sb_0/CORECONFIGP_0/paddr[6]:SD,
m2s010_som_sb_0/CORECONFIGP_0/paddr[6]:SLn,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_15:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_15:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_15:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_15:IPA,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_15:IPB,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_15:IPC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[0]:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_BA_1_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_BA_1_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_BA_1_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_33:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_33:IPENn,
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int:ADn,
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int:ALn,12632
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int:CLK,11631
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int:D,11614
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int:EN,
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int:LAT,
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int:Q,11631
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int:SD,
m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_2[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_2[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_2[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_2[0]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_8:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_8:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[3]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[3]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[3]:D,10239
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[3]:EN,10123
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[3]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[3]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[4]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[4]:ALn,1339
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[4]:CLK,1838
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[4]:D,3386
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[4]:EN,3375
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[4]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[4]:Q,1838
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[4]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[0]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[0]:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[0]:D,97552
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[0]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[0]:Q,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[0]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[3]:D,11538
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[3]:EN,7960
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[3]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNIOHLJ[9]:A,94357
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNIOHLJ[9]:B,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNIOHLJ[9]:C,94062
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNIOHLJ[9]:Y,94062
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un9_apb3_addr_0_a2_0_a2_0:A,7830
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un9_apb3_addr_0_a2_0_a2_0:B,6850
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un9_apb3_addr_0_a2_0_a2_0:C,8039
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un9_apb3_addr_0_a2_0_a2_0:D,7801
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un9_apb3_addr_0_a2_0_a2_0:Y,6850
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:CLK,7931
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:D,11543
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:Q,7931
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[9]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[9]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[9]:CLK,3678
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[9]:D,1030
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[9]:EN,881
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[9]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[9]:Q,3678
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[9]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[9]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[3]:A,3715
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[3]:B,1080
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[3]:C,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[3]:D,3378
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[3]:Y,1080
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg_en:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg_en:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg_en:D,10206
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg_en:EN,8379
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg_en:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg_en:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[9]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[9]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[9]:CLK,3449
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[9]:D,2251
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[9]:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[9]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[9]:Q,3449
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[9]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[9]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_mac_1_byte_1_reg_en_20:A,6940
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_mac_1_byte_1_reg_en_20:B,6706
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_mac_1_byte_1_reg_en_20:C,5467
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_mac_1_byte_1_reg_en_20:Y,5467
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_23:EN,
CommsFPGA_top_0/un4_long_reset_cntr_s_7:A,
CommsFPGA_top_0/un4_long_reset_cntr_s_7:B,97423
CommsFPGA_top_0/un4_long_reset_cntr_s_7:C,
CommsFPGA_top_0/un4_long_reset_cntr_s_7:CC,96578
CommsFPGA_top_0/un4_long_reset_cntr_s_7:D,
CommsFPGA_top_0/un4_long_reset_cntr_s_7:P,
CommsFPGA_top_0/un4_long_reset_cntr_s_7:S,96578
CommsFPGA_top_0/un4_long_reset_cntr_s_7:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:D,4777
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_3:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_3:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_3:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_3:IPC,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[5]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[5]:B,10684
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[5]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[5]:CC,10763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[5]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[5]:P,10684
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[5]:S,10763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[5]:UB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_12:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_12:B,96732
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_12:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_12:CC,95465
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_12:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_12:P,96732
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_12:S,95465
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_12:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[12]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[12]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[12]:CLK,3603
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[12]:D,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[12]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[12]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[12]:Q,3603
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[12]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[12]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:B,3530
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:CC,2558
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:S,2558
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[0]:D,11558
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[0]:EN,7960
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[2]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[2]:CLK,93809
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[2]:D,96145
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[2]:EN,95769
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[2]:Q,93809
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[2]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[2]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_s[11]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_s[11]:B,95983
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_s[11]:C,97327
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_s[11]:CC,95314
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_s[11]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_s[11]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_s[11]:S,95314
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_s[11]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:A,11701
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:B,11645
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:C,11559
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:D,8811
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:Y,8811
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:CLK,9202
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:D,12740
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:Q,9202
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m15_e_8:A,94306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m15_e_8:B,94250
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m15_e_8:C,94164
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m15_e_8:D,94054
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m15_e_8:Y,94054
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[9]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[9]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[9]:CLK,2652
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[9]:D,4792
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[9]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[9]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[9]:Q,2652
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[9]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[9]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[5]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[5]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[5]:CLK,732
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[5]:D,981
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[5]:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[5]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[5]:Q,732
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[5]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[5]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[13]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[13]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[13]:CLK,95519
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[13]:D,95373
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[13]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[13]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[13]:Q,95519
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[13]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[13]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[9]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[9]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[9]:CLK,1289
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[9]:D,1162
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[9]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[9]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[9]:Q,1289
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[9]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[9]:SLn,
m2s010_som_sb_0/CCC_0/GL0_INST/U0:An,
m2s010_som_sb_0/CCC_0/GL0_INST/U0:ENn,
m2s010_som_sb_0/CCC_0/GL0_INST/U0:YWn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_3:A,550
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_3:B,1803
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_3:C,1756
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_3:CC,1135
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_3:D,19
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_3:P,183
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_3:S,1135
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_3:UB,19
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/SAMPLE_CLK1X_EN_PROC_isampler_clk1x_en_1_0_a2_0_a2:A,3722
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/SAMPLE_CLK1X_EN_PROC_isampler_clk1x_en_1_0_a2_0_a2:B,3666
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/SAMPLE_CLK1X_EN_PROC_isampler_clk1x_en_1_0_a2_0_a2:C,3636
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/SAMPLE_CLK1X_EN_PROC_isampler_clk1x_en_1_0_a2_0_a2:D,3556
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/SAMPLE_CLK1X_EN_PROC_isampler_clk1x_en_1_0_a2_0_a2:Y,3556
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:B,10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:CC,10770
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:P,10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:S,10770
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6[3]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[5]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[5]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[5]:D,10209
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[5]:EN,10123
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[5]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[5]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:CLK,2538
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:D,-461
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:Q,2538
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:CLK,6861
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:D,10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:Q,6861
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:CLK,1391
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:Q,1391
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_1:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_1:IPCLKn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:A,9211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:B,9155
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:C,9069
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:D,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:Y,7838
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[6]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[6]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[6]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[6]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[6]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[6]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[6]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[6]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[6]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[4]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[4]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[4]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[4]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[4]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[4]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[4]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[4]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[4]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:CLK,9202
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:D,12740
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:Q,9202
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[11]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_underrun_d[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_underrun_d[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_underrun_d[1]:CLK,11397
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_underrun_d[1]:D,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_underrun_d[1]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_underrun_d[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_underrun_d[1]:Q,11397
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_underrun_d[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_underrun_d[1]:SLn,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPA,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPB,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPC,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:CLK,10276
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:D,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:Q,10276
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:CLK,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:D,2323
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:EN,3210
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:Q,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[5]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[5]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[5]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[5]:Y,97220
m2s010_som_sb_0/CORECONFIGP_0/pwrite:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwrite:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwrite:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwrite:D,
m2s010_som_sb_0/CORECONFIGP_0/pwrite:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwrite:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwrite:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwrite:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwrite:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:IPA,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:CLK,1342
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:Q,1342
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:IPA,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[5]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[5]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[5]:Y,11637
m2s010_som_sb_0/CORERESETP_0/count_ddr_s[13]:A,
m2s010_som_sb_0/CORERESETP_0/count_ddr_s[13]:B,17424
m2s010_som_sb_0/CORERESETP_0/count_ddr_s[13]:C,
m2s010_som_sb_0/CORERESETP_0/count_ddr_s[13]:CC,16477
m2s010_som_sb_0/CORERESETP_0/count_ddr_s[13]:D,
m2s010_som_sb_0/CORERESETP_0/count_ddr_s[13]:P,
m2s010_som_sb_0/CORERESETP_0/count_ddr_s[13]:S,16477
m2s010_som_sb_0/CORERESETP_0/count_ddr_s[13]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt_RNIMCDD_0/U0_RGB1:An,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt_RNIMCDD_0/U0_RGB1:ENn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt_RNIMCDD_0/U0_RGB1:YL,94836
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[3]:A,363
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[3]:B,3663
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[3]:C,2170
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[3]:Y,363
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_3:A,-767
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_3:B,-806
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_3:Y,-806
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_14:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_14:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_14:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_14:IPA,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_14:IPB,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_14:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:CLK,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:D,10732
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:Q,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_4:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_4:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_4:C,41907
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_4:D,41793
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_4:Y,41793
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[1]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[1]:CLK,1101
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[1]:D,1638
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[1]:EN,3505
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[1]:Q,1101
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_o2[2]:A,1069
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_o2[2]:B,2322
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0_o2[2]:Y,1069
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_35:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_35:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all_RNIPALP:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all_RNIPALP:B,1506
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all_RNIPALP:C,1432
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all_RNIPALP:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all_RNIPALP:Y,1432
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_6_RNO:A,40949
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_6_RNO:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_6_RNO:Y,40949
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[1]:ALn,94836
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[1]:CLK,96438
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[1]:D,92336
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[1]:EN,97010
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[1]:Q,96438
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_23:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_23:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_23:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_23:IPC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[1]:A,3807
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[1]:B,3446
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[1]:C,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[1]:Y,3408
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[3]:D,11538
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[3]:EN,9051
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[1]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[1]:CLK,1521
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[1]:D,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[1]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[1]:Q,1521
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[9]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[9]:B,97112
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[9]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[9]:CC,96606
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[9]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[9]:P,97112
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[9]:S,96606
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[9]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[6]:A,11693
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[6]:B,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[6]:Y,11637
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[7]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[7]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[7]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[7]:Y,97220
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:B,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:CC,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:S,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_wmux_0[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_wmux_0[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_wmux_0[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_wmux_0[5]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_wmux_0[5]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_wmux_0[5]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_wmux_0[5]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_wmux_0[5]:Y,
CommsFPGA_top_0/FIFOS_INST/iRX_FIFO_rd_en_0_o2[2]:A,10097
CommsFPGA_top_0/FIFOS_INST/iRX_FIFO_rd_en_0_o2[2]:B,10316
CommsFPGA_top_0/FIFOS_INST/iRX_FIFO_rd_en_0_o2[2]:C,10087
CommsFPGA_top_0/FIFOS_INST/iRX_FIFO_rd_en_0_o2[2]:Y,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:CLK,513
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:D,2290
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:Q,513
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_18:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_18:C,12776
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_18:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_18:IPC,12776
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[4]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[4]:CLK,3709
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[4]:D,3360
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[4]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[4]:Q,3709
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[4]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[6]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[6]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[6]:CLK,1437
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[6]:D,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[6]:EN,2208
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[6]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[6]:Q,1437
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[6]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[3]:CLK,-3959
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[3]:D,2642
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[3]:EN,3474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[3]:Q,-3959
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[3]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_9:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_9:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_9:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_9:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_9:D,401
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_9:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_9:UB,401
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_RNO[0]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_RNO[0]:Y,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:B,11493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:CC,10724
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:S,10724
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_9:A,2238
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_9:B,3453
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_9:C,3441
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_9:CC,999
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_9:D,651
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_9:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_9:S,999
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_9:UB,651
DEBOUNCE_OUT_1_obuf/U0/U_IOPAD:D,
DEBOUNCE_OUT_1_obuf/U0/U_IOPAD:E,
DEBOUNCE_OUT_1_obuf/U0/U_IOPAD:PAD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7[6]:Y,
MANCHESTER_IN_ibuf/U0/U_IOPAD:PAD,
MANCHESTER_IN_ibuf/U0/U_IOPAD:Y,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[13]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[13]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[13]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[13]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[13]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:A,10543
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:B,10453
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:C,10401
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:D,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:Y,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNI4U4H2[10]:A,2437
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNI4U4H2[10]:B,2504
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNI4U4H2[10]:C,2483
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNI4U4H2[10]:Y,2437
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[12]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[12]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[12]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[12]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[12]:Y,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[1]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[1]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[1]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[1]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[1]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[1]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[1]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[1]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[3]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[3]:CLK,96691
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[3]:D,96725
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[3]:EN,95600
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[3]:Q,96691
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[3]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg_en:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg_en:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg_en:D,10206
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg_en:EN,8789
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg_en:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg_en:SLn,
m2s010_som_sb_0/CORECONFIGP_0/un17_int_psel:A,
m2s010_som_sb_0/CORECONFIGP_0/un17_int_psel:B,
m2s010_som_sb_0/CORECONFIGP_0/un17_int_psel:C,
m2s010_som_sb_0/CORECONFIGP_0/un17_int_psel:D,
m2s010_som_sb_0/CORECONFIGP_0/un17_int_psel:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_1:A,43305
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_1:B,365
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_1:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_1:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_1:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_1:P,365
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_1:UB,408
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10[0]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[8]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[8]:CLK,8327
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[8]:D,10178
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[8]:EN,10123
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[8]:Q,8327
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:CLK,10401
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:Q,10401
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:B,2772
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:CC,3157
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:P,2772
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:S,3157
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:IPB,
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_q1:ADn,
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_q1:ALn,10349
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_q1:CLK,12763
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_q1:D,
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_q1:EN,
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_q1:LAT,
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_q1:Q,12763
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_q1:SD,
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_q1:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en_ret_1_RNO:A,94201
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en_ret_1_RNO:B,93079
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en_ret_1_RNO:C,97529
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en_ret_1_RNO:D,96923
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en_ret_1_RNO:Y,93079
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwe_0_a2:A,11481
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwe_0_a2:B,11526
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwe_0_a2:Y,11481
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/re_set:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/re_set:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/re_set:CLK,11622
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/re_set:D,12740
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/re_set:EN,10174
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/re_set:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/re_set:Q,11622
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/re_set:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/re_set:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[10]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[10]:ALn,1339
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[10]:CLK,1377
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[10]:D,4792
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[10]:EN,3375
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[10]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[10]:Q,1377
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[10]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[10]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_in:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_in:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_in:CLK,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_in:D,-1298
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_in:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_in:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_in:Q,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_in:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_in:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_5:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_5:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[10]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[10]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[10]:Y,3674
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[1]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[1]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[1]:CLK,95417
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[1]:D,97118
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[1]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[1]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[1]:Q,95417
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[1]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:CLK,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:D,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:Q,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[2]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[2]:CLK,92922
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[2]:D,97035
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[2]:EN,95600
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[2]:Q,92922
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[2]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:B,11262
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:CC,10648
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:P,11262
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:S,10648
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:IPA,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:IPA,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:SLn,
SPI_1_DI_CAM_ibuf/U0/U_IOPAD:PAD,
SPI_1_DI_CAM_ibuf/U0/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[4]:A,94037
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[4]:B,94030
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[4]:C,91465
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[4]:D,93785
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[4]:Y,91465
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:D,12740
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:SLn,
GPIO_21_M2F_obuf/U0/U_IOENFF:A,
GPIO_21_M2F_obuf/U0/U_IOENFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[5]:D,11493
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[5]:EN,10226
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[5]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_3:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_3:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_3:C,40642
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_3:D,40528
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_3:Y,40528
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[0]:CLK,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[0]:D,52
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[0]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[0]:Q,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_int_mask_reg_en:A,5623
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_int_mask_reg_en:B,6850
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_int_mask_reg_en:Y,5623
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:CLK,7708
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:D,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:Q,7708
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:CLK,7779
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:D,10320
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:Q,7779
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un45_apb3_addr_0_a2_0_a2:A,8281
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un45_apb3_addr_0_a2_0_a2:B,9987
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un45_apb3_addr_0_a2_0_a2:C,9025
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un45_apb3_addr_0_a2_0_a2:Y,8281
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:A,3745
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:B,1192
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:C,3611
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:Y,1192
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:CLK,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:D,11203
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:Q,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[1]:SLn,
MAC_MII_TX_EN_obuf/U0/U_IOOUTFF:A,
MAC_MII_TX_EN_obuf/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:CLK,2758
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:D,2812
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:EN,2026
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:Q,2758
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:SLn,
RCVR_EN_obuf/U0/U_IOOUTFF:A,
RCVR_EN_obuf/U0/U_IOOUTFF:Y,
MAC_MII_MDC_obuf/U0/U_IOPAD:D,
MAC_MII_MDC_obuf/U0/U_IOPAD:E,
MAC_MII_MDC_obuf/U0/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[7]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_9:B,4534
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_9:C,4354
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_9:IPB,4534
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_9:IPC,4354
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_d[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_d[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_d[2]:CLK,10658
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_d[2]:D,12755
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_d[2]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_d[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_d[2]:Q,10658
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_d[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_d[2]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[6]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[6]:CLK,1215
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[6]:D,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[6]:EN,2058
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[6]:Q,1215
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_19[0]:A,7790
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_19[0]:B,7803
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_19[0]:Y,7790
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[7]:D,11664
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[7]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[1]:A,11693
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[1]:B,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[1]:Y,11637
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_26_BI_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_26_BI_PAD/U_IOINFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:A,3745
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:B,1185
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:C,3611
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:Y,1185
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_18:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_18:C,12776
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_18:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_18:IPC,12776
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:A,8017
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:B,7058
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:CC,6932
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:S,6932
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:UB,7058
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:CLK,2505
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:Q,2505
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[13]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[13]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[13]:CLK,-1327
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[13]:D,-1437
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[13]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[13]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[13]:Q,-1327
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[13]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[13]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[7]:A,11693
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[7]:B,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[7]:Y,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:CLK,462
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:D,1249
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:Q,462
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_4[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_4[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_4[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_4[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_4[6]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[0]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[0]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[0]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[0]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[0]:Y,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0_N_3L3:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0_N_3L3:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0_N_3L3:Y,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0[5]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0[5]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0[5]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0[5]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0[5]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a3_0_a2_0_6[3]:A,1232
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a3_0_a2_0_6[3]:B,1188
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a3_0_a2_0_6[3]:C,1152
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a3_0_a2_0_6[3]:D,1066
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a3_0_a2_0_6[3]:Y,1066
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_5:B,11268
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_5:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_5:IPB,11268
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_5:IPC,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CLK_PAD/U_IOPADN:EIN_P,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CLK_PAD/U_IOPADN:OIN_P,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CLK_PAD/U_IOPADN:PAD_P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[4]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[4]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[4]:CLK,1052
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[4]:D,4731
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[4]:EN,4588
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[4]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[4]:Q,1052
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[4]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[4]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:CLK,2538
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:D,-461
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:Q,2538
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:B,3530
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:CC,2558
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:S,2558
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[0]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[0]:CLK,97416
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[0]:D,95149
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[0]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[0]:Q,97416
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/empty_r:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/empty_r:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/empty_r:CLK,96067
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/empty_r:D,92666
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/empty_r:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/empty_r:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/empty_r:Q,96067
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/empty_r:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/empty_r:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[0]:D,11558
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[0]:EN,10226
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_15[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_15[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_15[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_15[1]:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:IPB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[8]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[8]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[8]:CLK,94177
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[8]:D,95930
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[8]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[8]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[8]:Q,94177
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[8]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[8]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[2]:D,11569
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[2]:EN,10332
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:B,10735
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:CC,11120
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:P,10735
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:S,11120
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:UB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_8:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_8:B,95455
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_8:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_8:CC,95788
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_8:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_8:P,95455
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_8:S,95788
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_8:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7[7]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:CLK,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:D,2333
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:EN,3210
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:Q,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg_en:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg_en:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg_en:D,10206
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg_en:EN,8293
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg_en:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg_en:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIKUO54[7]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIKUO54[7]:B,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIKUO54[7]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIKUO54[7]:CC,2333
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIKUO54[7]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIKUO54[7]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIKUO54[7]:S,2333
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIKUO54[7]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI342U7[3]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI342U7[3]:B,94755
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI342U7[3]:C,97334
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI342U7[3]:CC,95120
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI342U7[3]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI342U7[3]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI342U7[3]:S,94755
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI342U7[3]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:CLK,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:D,2629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:EN,2026
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:Q,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:SLn,
CommsFPGA_CCC_0/GL0_INST/U0:An,
CommsFPGA_CCC_0/GL0_INST/U0:ENn,
CommsFPGA_CCC_0/GL0_INST/U0:YWn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIIKI5[5]:A,8236
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIIKI5[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIIKI5[5]:Y,8236
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[15]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[15]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[15]:CLK,3753
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[15]:D,4792
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[15]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[15]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[15]:Q,3753
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[15]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[15]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[0]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[0]:CLK,10643
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[0]:D,11701
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[0]:EN,11481
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[0]:Q,10643
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[0]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[7]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[7]:CLK,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[7]:D,92968
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[7]:EN,93690
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[7]:Q,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[7]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[13]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[13]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[13]:CLK,95519
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[13]:D,95515
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[13]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[13]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[13]:Q,95519
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[13]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[13]:SLn,
m2s010_som_sb_0/GPIO_7/U0_0/U0/U_IOINFF:A,
m2s010_som_sb_0/GPIO_7/U0_0/U0/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_6:A,8471
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_6:B,8284
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_6:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_6:CC,8530
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_6:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_6:P,8401
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_6:S,8530
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_6:UB,8284
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[0]:D,11558
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[0]:EN,7816
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/MANCHESTER_IN_d[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/MANCHESTER_IN_d[1]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/MANCHESTER_IN_d[1]:CLK,3611
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/MANCHESTER_IN_d[1]:D,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/MANCHESTER_IN_d[1]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/MANCHESTER_IN_d[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/MANCHESTER_IN_d[1]:Q,3611
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/MANCHESTER_IN_d[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/MANCHESTER_IN_d[1]:SLn,
DRVR_EN_obuf/U0/U_IOENFF:A,
DRVR_EN_obuf/U0/U_IOENFF:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_0_a2_1[0]:A,1162
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_0_a2_1[0]:B,2467
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_0_a2_1[0]:Y,1162
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2[5]:A,3761
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2[5]:B,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2[5]:Y,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]:A,1249
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]:B,2355
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]:C,1101
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]:D,936
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]:P,1097
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]:UB,936
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNINPDV4[3]:Y,961
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:CLK,625
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:D,2839
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:Q,625
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_manches_in_s[0]:A,-1298
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_manches_in_s[0]:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_manches_in_s[0]:C,3611
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_manches_in_s[0]:Y,-1298
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[1]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[1]:CLK,1113
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[1]:D,4715
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[1]:EN,4588
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[1]:Q,1113
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[1]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNIMLDU[9]:A,94204
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNIMLDU[9]:B,94267
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNIMLDU[9]:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNIMLDU[9]:Y,94204
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_0_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_0_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_0_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_0_PAD/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[0]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[0]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[0]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[0]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[0]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[0]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[0]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[0]:D,10177
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[0]:EN,10123
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[0]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIIGEP3[6]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIIGEP3[6]:B,3314
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIIGEP3[6]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIIGEP3[6]:CC,2388
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIIGEP3[6]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIIGEP3[6]:P,3314
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIIGEP3[6]:S,2388
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIIGEP3[6]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ODT_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ODT_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ODT_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[9]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[9]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[9]:CLK,94357
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[9]:D,95463
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[9]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[9]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[9]:Q,94357
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[9]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[9]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[8]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[8]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[8]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[8]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[8]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[7]:A,3761
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[7]:B,3446
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[7]:C,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[7]:Y,3408
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[5]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[5]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[5]:CLK,2679
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[5]:D,30
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[5]:EN,516
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[5]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[5]:Q,2679
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[5]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:A,3745
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:B,1177
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:C,3611
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:Y,1177
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[2]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[2]:CLK,95249
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[2]:D,93867
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[2]:EN,93690
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[2]:Q,95249
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:B,11493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:CC,10664
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:S,10664
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[0]:D,11558
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[0]:EN,9143
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[4]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[4]:CLK,3807
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[4]:D,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[4]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[4]:Q,3807
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[4]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[6]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[6]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[6]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[6]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[6]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_11:EN,95799
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_11:IPENn,95799
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[7]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[7]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[7]:CLK,2450
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[7]:D,1432
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[7]:EN,2080
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[7]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[7]:Q,2450
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[7]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[7]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en:ALn,8292
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en:CLK,11649
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en:Q,11649
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[0]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[0]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[0]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[0]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[0]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[4]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[4]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[4]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[4]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[4]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[0]:D,11558
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[0]:EN,10564
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[0]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_tx_packet_length_0_sqmuxa_0_0_o2:A,96471
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_tx_packet_length_0_sqmuxa_0_0_o2:B,94201
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_tx_packet_length_0_sqmuxa_0_0_o2:C,96497
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_tx_packet_length_0_sqmuxa_0_0_o2:Y,94201
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_DI_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_DI_PAD/U_IOINFF:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[15]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[15]:ALn,94836
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[15]:CLK,95080
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[15]:D,91245
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[15]:EN,97010
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[15]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[15]:Q,95080
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[15]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[15]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[1]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[1]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[1]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[1]:Y,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q1:ADn,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q1:ALn,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q1:CLK,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q1:D,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q1:EN,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q1:LAT,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q1:Q,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q1:SD,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q1:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNI02ML[1]:A,8101
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNI02ML[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNI02ML[1]:C,7951
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNI02ML[1]:Y,7951
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[4]:A,97616
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[4]:B,97560
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[4]:C,93817
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[4]:D,93722
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[4]:Y,93722
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:CC[10],10600
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:CC[11],10529
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:CC[1],11250
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:CC[2],11180
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:CC[3],10862
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:CC[4],10784
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:CC[5],10724
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:CC[6],10763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:CC[7],10656
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:CC[8],10585
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:CC[9],10699
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:CO,10646
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:P[0],10639
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:P[1],10529
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:P[2],10735
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:P[3],10706
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:P[6],10684
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:P[7],10884
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:P[8],10979
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:P[9],10962
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:UB[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:UB[10],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:UB[1],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:UB[2],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:UB[3],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:UB[4],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:UB[5],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:UB[6],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:UB[7],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:UB[8],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[2]:ALn,3362
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[2]:CLK,3603
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[2]:D,2499
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[2]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[2]:Q,3603
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:A,8017
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:B,7058
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:CC,6932
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:S,6932
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:UB,7058
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_25_BI_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_25_BI_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[9]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[9]:CLK,93301
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[9]:D,96606
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[9]:EN,95600
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[9]:Q,93301
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[9]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[9]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:IPA,
m2s010_som_sb_0/CORECONFIGP_0/paddr_110:A,
m2s010_som_sb_0/CORECONFIGP_0/paddr_110:B,
m2s010_som_sb_0/CORECONFIGP_0/paddr_110:C,
m2s010_som_sb_0/CORECONFIGP_0/paddr_110:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MMUART_1_TXD_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MMUART_1_TXD_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MMUART_1_TXD_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[7]:A,1528
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[7]:B,1467
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[7]:C,1324
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[7]:D,1356
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[7]:Y,1324
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[7]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[7]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[7]:D,10166
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[7]:EN,10123
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[7]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[7]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_15_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_15_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_15_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:CLK,-803
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:D,2379
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:Q,-803
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[13]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[13]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[13]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/paddr[13]:D,
m2s010_som_sb_0/CORECONFIGP_0/paddr[13]:EN,
m2s010_som_sb_0/CORECONFIGP_0/paddr[13]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/paddr[13]:Q,
m2s010_som_sb_0/CORECONFIGP_0/paddr[13]:SD,
m2s010_som_sb_0/CORECONFIGP_0/paddr[13]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_11:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_11:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[9]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[9]:B,3545
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[9]:C,-461
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[9]:CC,-1323
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[9]:D,-1251
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[9]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[9]:S,-1323
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[9]:UB,-1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_35:EN,2276
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_35:IPENn,2276
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_4:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_4:B,96262
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_4:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_4:CC,96647
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_4:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_4:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_4:S,96262
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_4:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIH34D3[5]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIH34D3[5]:B,2736
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIH34D3[5]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIH34D3[5]:CC,2459
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIH34D3[5]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIH34D3[5]:P,2736
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIH34D3[5]:S,2459
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIH34D3[5]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[14]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[14]:B,3545
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[14]:C,-461
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[14]:CC,-1331
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[14]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[14]:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[14]:S,-1331
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[14]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[3]:D,11538
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[3]:EN,10315
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_32:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_32:C,98629
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_32:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_32:IPC,98629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_33:B,4566
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_33:C,4786
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_33:IPB,4566
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_33:IPC,4786
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_RESET_N_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_RESET_N_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_RESET_N_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[5]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[5]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[5]:CLK,3761
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[5]:D,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[5]:EN,3270
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[5]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[5]:Q,3761
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[5]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[5]:SLn,
MAC_MII_TX_EN_obuf/U0/U_IOPAD:D,
MAC_MII_TX_EN_obuf/U0/U_IOPAD:E,
MAC_MII_TX_EN_obuf/U0/U_IOPAD:PAD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_25:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_25:IPCLKn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_3:A,43491
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_3:B,460
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_3:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_3:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_3:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_3:P,559
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_3:UB,460
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_RNO[0]:A,97616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_RNO[0]:Y,97616
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[5]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[5]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[5]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[5]:Y,97220
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_wmux_0[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_wmux_0[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_wmux_0[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_wmux_0[4]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_wmux_0[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_wmux_0[4]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_wmux_0[4]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_wmux_0[4]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[0]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[0]:CLK,365
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[0]:D,2152
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[0]:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[0]:Q,365
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI2E1D3[6]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI2E1D3[6]:B,3314
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI2E1D3[6]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI2E1D3[6]:CC,2388
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI2E1D3[6]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI2E1D3[6]:P,3314
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI2E1D3[6]:S,2388
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI2E1D3[6]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:CLK,11404
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:D,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:Q,11404
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_i_a2[0]:A,97623
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_i_a2[0]:B,97518
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_i_a2[0]:C,92543
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_i_a2[0]:Y,92543
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[8]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[8]:B,10962
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[8]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[8]:CC,10699
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[8]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[8]:P,10962
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[8]:S,10699
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[8]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIC2BR4[1]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIC2BR4[1]:B,2692
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIC2BR4[1]:C,2686
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIC2BR4[1]:CC,1638
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIC2BR4[1]:D,2466
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIC2BR4[1]:P,2526
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIC2BR4[1]:S,1638
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIC2BR4[1]:UB,2466
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[2]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[2]:CLK,624
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[2]:D,1075
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[2]:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[2]:Q,624
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[0]:D,11558
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[0]:EN,10315
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[3]:D,11538
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[3]:EN,7908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_1:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_1:IPCLKn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_1_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_1_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:CLK,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:D,2563
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:EN,3210
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:Q,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[0]:CLK,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[0]:D,12732
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[0]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[0]:Q,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_11[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_11[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_11[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_11[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_11[3]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[1]:D,11496
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[1]:EN,10422
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:CLK,7021
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:D,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:Q,7021
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end_RNO:A,2666
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end_RNO:B,3678
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end_RNO:Y,2666
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIKJ9T7[5]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIKJ9T7[5]:B,2652
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIKJ9T7[5]:C,2694
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIKJ9T7[5]:CC,1132
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIKJ9T7[5]:D,2348
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIKJ9T7[5]:P,2476
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIKJ9T7[5]:S,1132
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIKJ9T7[5]:UB,2348
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[5]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[5]:B,97423
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[5]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[5]:CC,96587
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[5]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[5]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[5]:S,96587
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[5]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNI935A7[4]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNI935A7[4]:B,94796
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNI935A7[4]:C,97334
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNI935A7[4]:CC,95051
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNI935A7[4]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNI935A7[4]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNI935A7[4]:S,94796
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNI935A7[4]:UB,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[3]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[3]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[3]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[3]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[3]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[3]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[3]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[3]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[4]:A,3807
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[4]:B,3446
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[4]:C,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[4]:Y,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[10]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[10]:B,3545
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[10]:C,-461
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[10]:CC,-1394
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[10]:D,-1126
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[10]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[10]:S,-1394
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[10]:UB,-1126
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:CLK,9069
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:D,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:Q,9069
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data:ALn,3552
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data:CLK,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data:D,3666
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data:EN,4696
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data:Q,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:CLK,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:D,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:Q,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[0]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[0]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[0]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[0]:Y,97220
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[4]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[4]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[4]:Y,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:B,2772
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:CC,3157
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:P,2772
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:S,3157
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_6_RNO:A,40869
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_6_RNO:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_6_RNO:Y,40869
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_11:EN,10280
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_11:IPENn,10280
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIJDCCG[10]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIJDCCG[10]:B,739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIJDCCG[10]:C,3449
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIJDCCG[10]:CC,-204
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIJDCCG[10]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIJDCCG[10]:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIJDCCG[10]:S,-204
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIJDCCG[10]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:A,1355
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:B,926
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:CC,406
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:P,2166
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:S,406
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:UB,926
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[15]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[15]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[15]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[15]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[15]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[15]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[15]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[15]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[15]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[0]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[10]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[10]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[10]:CLK,95781
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[10]:D,93867
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[10]:EN,93690
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[10]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[10]:Q,95781
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[10]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[10]:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr_RNO[0]:A,17617
m2s010_som_sb_0/CORERESETP_0/count_ddr_RNO[0]:Y,17617
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[2]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[2]:CLK,93047
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[2]:D,96168
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[2]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[2]:Q,93047
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[2]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:CC[10],10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:CC[11],10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:CC[1],11195
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:CC[2],11120
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:CC[3],10802
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:CC[4],10724
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:CC[5],10664
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:CC[6],10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:CC[7],10648
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:CC[8],10577
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:CC[9],10691
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:P[0],10579
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:P[1],10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:P[2],10735
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:P[3],10706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:P[6],10684
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:P[7],11262
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:P[9],11197
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:UB[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:UB[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:UB[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:UB[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:UB[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:UB[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:UB[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:UB[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:UB[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:UB[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_378_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_4:A,93817
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_4:B,93928
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_4:C,97129
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_4:CC,93007
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_4:D,95332
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_4:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_4:S,93007
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_4:UB,95332
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:CLK,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:D,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:Q,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[0]:ALn,8390
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[0]:CLK,8088
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[0]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[0]:Q,8088
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[3]:D,11538
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[3]:EN,8050
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_1_byte_1_reg_en_0_a2_2_a2_1_a2_0:A,7046
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_1_byte_1_reg_en_0_a2_2_a2_1_a2_0:B,6996
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_1_byte_1_reg_en_0_a2_2_a2_1_a2_0:C,6892
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_1_byte_1_reg_en_0_a2_2_a2_1_a2_0:Y,6892
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[6]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[6]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[6]:Y,11637
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:D,12740
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un69_apb3_addr_0_a2_0_a2:A,10031
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un69_apb3_addr_0_a2_0_a2:B,8289
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un69_apb3_addr_0_a2_0_a2:C,10246
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un69_apb3_addr_0_a2_0_a2:D,10008
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un69_apb3_addr_0_a2_0_a2:Y,8289
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[7]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[7]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[7]:Y,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_32:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_32:IPENn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6:A,94256
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6:B,94200
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6:C,94114
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6:D,94004
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6:Y,94004
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_7:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_7:C,12350
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_7:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_7:IPC,12350
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387:B,96460
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387:CC,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387:P,96460
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387:UB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_1:CC[0],95465
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_1:CC[1],95373
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_1:CC[2],95305
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_1:CC[3],95411
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_1:CI,95305
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_1:P[0],96732
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_1:P[10],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_1:P[11],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_1:P[1],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_1:P[2],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_1:P[3],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_1:P[4],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_1:P[5],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_1:P[6],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_1:P[7],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_1:P[8],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_1:P[9],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_1:UB[0],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_1:UB[10],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_1:UB[11],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_1:UB[1],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_1:UB[2],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_1:UB[3],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_1:UB[4],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_1:UB[5],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_1:UB[6],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_1:UB[7],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_1:UB[8],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_1:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:CLK,11277
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:D,10663
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:Q,11277
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:SLn,
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_6:A,16479
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_6:B,16386
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_6:Y,16386
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:A,138
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:B,71
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:CC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:P,428
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:UB,257
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:Y,71
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:CLK,7386
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:D,10691
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:Q,7386
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:CLK,7386
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:D,10691
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:Q,7386
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21:B,2404
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21:C,2308
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21:CC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21:D,2260
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21:P,2418
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21:UB,2267
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21:Y,2260
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:CLK,10401
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:Q,10401
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[0]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[0]:CLK,93951
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[0]:D,94796
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[0]:EN,96937
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[0]:Q,93951
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[0]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_6:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_6:B,95305
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_6:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_6:CC,96685
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_6:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_6:P,95305
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_6:S,96120
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_6:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[10],257
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[11],1378
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[1],893
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[2],868
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[3],591
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[4],741
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[5],584
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[6],567
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[7],381
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[8],390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[9],406
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[0],428
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[1],370
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[2],573
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[3],555
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[6],518
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[7],1188
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[9],2166
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[0],257
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[10],2166
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[1],368
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[2],513
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[3],418
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[4],462
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[5],570
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[6],401
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[7],470
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[8],598
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[9],926
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[5]:CLK,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[5]:D,-1864
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[5]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[5]:Q,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[5]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst:CLK,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst:D,3574
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst:EN,900
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst:Q,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_9:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_9:IPENn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DM_RDQS_1_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DM_RDQS_1_PAD/U_IOINFF:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIEGB01[9]:A,1504
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIEGB01[9]:B,1406
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIEGB01[9]:C,-24
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIEGB01[9]:Y,-24
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIS59VA[9]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIS59VA[9]:B,3461
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIS59VA[9]:C,3456
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIS59VA[9]:CC,996
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIS59VA[9]:D,2652
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIS59VA[9]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIS59VA[9]:S,996
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIS59VA[9]:UB,2652
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:IPA,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[7]:D,11474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[7]:EN,7908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[7]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[7]:A,93987
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[7]:B,93843
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[7]:C,95080
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[7]:Y,93843
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[1]:D,11496
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[1]:EN,-812
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:CLK,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:Q,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:CLK,1225
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:D,2685
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:Q,1225
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[0]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[0]:CLK,3678
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[0]:D,-24
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[0]:EN,881
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[0]:Q,3678
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_23:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_23:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_23:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_23:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:B,2721
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:CC,2792
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:P,2721
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:S,2792
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:UB,
CommsFPGA_top_0/un4_long_reset_cntr_cry_1:A,
CommsFPGA_top_0/un4_long_reset_cntr_cry_1:B,96282
CommsFPGA_top_0/un4_long_reset_cntr_cry_1:C,
CommsFPGA_top_0/un4_long_reset_cntr_cry_1:CC,95977
CommsFPGA_top_0/un4_long_reset_cntr_cry_1:D,
CommsFPGA_top_0/un4_long_reset_cntr_cry_1:P,96578
CommsFPGA_top_0/un4_long_reset_cntr_cry_1:S,95977
CommsFPGA_top_0/un4_long_reset_cntr_cry_1:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/un1_int_reg_clr_0_o2:A,10537
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/un1_int_reg_clr_0_o2:B,10400
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/un1_int_reg_clr_0_o2:C,9250
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/un1_int_reg_clr_0_o2:D,9021
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/un1_int_reg_clr_0_o2:Y,9021
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:IPA,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[7]:D,11474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[7]:EN,8050
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[7]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[4]:A,3587
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[4]:B,2751
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[4]:CC,2583
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[4]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[4]:S,2583
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[4]:UB,2751
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:A,9086
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:B,9030
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:C,8944
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:D,8811
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:Y,8811
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_17:EN,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_10:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_10:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_10:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_10:IPA,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_10:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:CC[1],3170
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:CC[2],3095
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:CC[3],2720
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:CC[4],2642
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:CC[5],2583
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:CC[6],2728
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:CC[7],2620
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:CC[8],2550
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:P[0],2610
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:P[1],2552
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:P[2],2754
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:P[3],2736
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:P[6],3136
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:P[7],3237
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:UB[1],2550
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:UB[2],2695
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:UB[3],2600
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:UB[4],2644
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:UB[5],2751
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:UB[6],3019
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:UB[7],3185
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384_CC_0:UB[9],
m2s010_som_sb_0/CORERESETP_0/mss_ready_select:ADn,
m2s010_som_sb_0/CORERESETP_0/mss_ready_select:ALn,12632
m2s010_som_sb_0/CORERESETP_0/mss_ready_select:CLK,11672
m2s010_som_sb_0/CORERESETP_0/mss_ready_select:D,
m2s010_som_sb_0/CORERESETP_0/mss_ready_select:EN,11576
m2s010_som_sb_0/CORERESETP_0/mss_ready_select:LAT,
m2s010_som_sb_0/CORERESETP_0/mss_ready_select:Q,11672
m2s010_som_sb_0/CORERESETP_0/mss_ready_select:SD,
m2s010_som_sb_0/CORERESETP_0/mss_ready_select:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_4[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_4[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_4[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_4[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_4[0]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[1]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[1]:CLK,93934
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[1]:D,96108
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[1]:EN,95769
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[1]:Q,93934
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[1]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[1]:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[5]:A,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[5]:B,17424
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[5]:C,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[5]:CC,16588
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[5]:D,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[5]:P,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[5]:S,16588
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[5]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_14:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:SLn,
MAC_MII_TXD_obuf[2]/U0/U_IOENFF:A,
MAC_MII_TXD_obuf[2]/U0/U_IOENFF:Y,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m6:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m6:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m6:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m6:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m6:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_13:EN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_WE_N_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_WE_N_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_WE_N_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_1_reg_en_0_a2_0_a2_0_a2:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_1_reg_en_0_a2_0_a2_0_a2:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_1_reg_en_0_a2_0_a2_0_a2:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_1_reg_en_0_a2_0_a2_0_a2:D,7816
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_1_reg_en_0_a2_0_a2_0_a2:Y,7816
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_0[5]:A,93959
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_0[5]:B,95196
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_0[5]:C,94004
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_0[5]:Y,93959
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_27:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:B,11493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:CC,10664
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:S,10664
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[6]:D,11457
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[6]:EN,7816
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[3]:D,11538
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[3]:EN,9285
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[3]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un3_debounce_in_0_a2_0_a2:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un3_debounce_in_0_a2_0_a2:B,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un3_debounce_in_0_a2_0_a2:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un101_apb3_addr_0_a2_3_a2_0:A,7891
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un101_apb3_addr_0_a2_3_a2_0:B,7651
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un101_apb3_addr_0_a2_3_a2_0:C,7390
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un101_apb3_addr_0_a2_3_a2_0:Y,7390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_18:EN,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[15]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[15]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[15]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[15]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[15]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en_RNIR40J4:A,-812
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en_RNIR40J4:B,11557
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en_RNIR40J4:C,11447
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en_RNIR40J4:D,7917
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en_RNIR40J4:Y,-812
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUP0C61[10]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUP0C61[10]:B,94762
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUP0C61[10]:C,97334
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUP0C61[10]:CC,93790
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUP0C61[10]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUP0C61[10]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUP0C61[10]:S,93790
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUP0C61[10]:UB,
CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1:An,
CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1:ENn,
CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1:YL,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:CC[0],-87
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:CI,-87
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:P[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:P[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:P[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:P[1],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:P[2],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:P[3],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:P[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:P[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:P[6],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:P[7],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:P[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:P[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:UB[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:UB[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:UB[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:UB[1],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:UB[2],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:UB[3],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:UB[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:UB[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:UB[6],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:UB[7],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:UB[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_1:UB[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[12]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[12]:B,3545
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[12]:C,-461
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[12]:CC,-1369
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[12]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[12]:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[12]:S,-1369
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[12]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_0:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_0:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_0:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_0:IPC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5[6]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un105_apb3_addr_0_a2_0_a2:A,8293
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un105_apb3_addr_0_a2_0_a2:B,8762
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un105_apb3_addr_0_a2_0_a2:Y,8293
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg_en:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg_en:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg_en:D,10206
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg_en:EN,8281
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg_en:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg_en:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr:A,95338
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr:B,95255
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr:C,94062
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr:D,93970
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr:Y,93970
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_3:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_3:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_3:C,40722
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_3:D,40608
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_3:Y,40608
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_3:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_3:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_3:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_3:IPA,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_3:IPB,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_3:IPC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[3]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[3]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[3]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[3]:Y,97220
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:Q,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_ns_a3_0_a2[0]:A,2547
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_ns_a3_0_a2[0]:B,3674
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_ns_a3_0_a2[0]:Y,2547
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[3]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[3]:CLK,920
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[3]:D,4700
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[3]:EN,4588
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[3]:Q,920
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[3]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI1DRKC[6]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI1DRKC[6]:B,2841
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI1DRKC[6]:C,2835
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI1DRKC[6]:CC,1061
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI1DRKC[6]:D,2410
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI1DRKC[6]:P,2675
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI1DRKC[6]:S,1061
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI1DRKC[6]:UB,2410
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[11]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[11]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[11]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[11]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[11]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:B,11493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:CC,10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:S,10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:UB,
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[2]:A,11770
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[2]:B,11664
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[2]:C,11566
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[2]:Y,11566
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_RNO[0]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_RNO[0]:Y,3730
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:A,11701
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:B,11652
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:C,7838
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:D,11434
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:Y,7838
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO_0[2]:A,1411
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO_0[2]:B,1321
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO_0[2]:C,1269
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO_0[2]:Y,1269
CommsFPGA_top_0/long_reset_RNIUA27/U0:An,
CommsFPGA_top_0/long_reset_RNIUA27/U0:ENn,
CommsFPGA_top_0/long_reset_RNIUA27/U0:YWn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:B,3530
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:CC,2629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:S,2629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[10]:UB,
MAC_MII_RX_DV_ibuf/U0/U_IOPAD:PAD,
MAC_MII_RX_DV_ibuf/U0/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0:A,8389
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0:B,8140
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0:CC,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0:P,8311
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0:UB,8140
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0:Y,9397
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:CLK,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:D,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:Q,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_2:A,1342
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_2:B,1266
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_2:C,1177
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_2:Y,1177
MMUART_0_RXD_F2M_ibuf/U0/U_IOINFF:A,
MMUART_0_RXD_F2M_ibuf/U0/U_IOINFF:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_0[2]:A,95294
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_0[2]:B,95126
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_0[2]:C,93814
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_0[2]:Y,93814
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_19:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:B,11493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:CC,10577
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:S,10577
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_RNO[0]:A,11701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_RNO[0]:Y,11701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:B,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:CC,10706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:S,10706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:UB,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_2:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_2:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_2:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_2:IPA,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_2:IPB,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_2:IPC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_4:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_4:B,498
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_4:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_4:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_4:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_4:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_4:UB,498
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o2_0[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o2_0[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o2_0[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o2_0[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o2_0[3]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_20:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_20:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_20:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_20:IPC,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[0]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[0]:CLK,92666
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[0]:D,97608
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[0]:EN,95600
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[0]:Q,92666
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[0]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[0]:SLn,
m2s010_som_sb_0/SPI_1_SS0_MX/U0:A,
m2s010_som_sb_0/SPI_1_SS0_MX/U0:B,
m2s010_som_sb_0/SPI_1_SS0_MX/U0:C,
m2s010_som_sb_0/SPI_1_SS0_MX/U0:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIBD9931[9]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIBD9931[9]:B,94762
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIBD9931[9]:C,97334
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIBD9931[9]:CC,93861
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIBD9931[9]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIBD9931[9]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIBD9931[9]:S,93861
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIBD9931[9]:UB,
m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_1:A,-66
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_1:B,1113
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_1:C,1148
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_1:CC,1819
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_1:D,-417
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_1:P,-399
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_1:S,1819
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_1:UB,-417
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[6]:D,11457
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[6]:EN,9285
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_17:B,4548
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_17:C,4736
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_17:IPB,4548
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_17:IPC,4736
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:B,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:CC,10706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:S,10706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/un1_Sync2RxClk_tx_packet_complt_1_i_0:A,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/un1_Sync2RxClk_tx_packet_complt_1_i_0:B,2058
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/un1_Sync2RxClk_tx_packet_complt_1_i_0:C,3256
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/un1_Sync2RxClk_tx_packet_complt_1_i_0:Y,2058
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[7]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[7]:CLK,1445
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[7]:D,991
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[7]:EN,3505
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[7]:Q,1445
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[7]:SLn,
DEBOUNCE_IN_ibuf[2]/U0/U_IOINFF:A,
DEBOUNCE_IN_ibuf[2]/U0/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_12:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_12:C,12531
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_12:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_12:IPC,12531
m2s010_som_sb_0/CORECONFIGP_0/state[0]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/state[0]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/state[0]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/state[0]:D,
m2s010_som_sb_0/CORECONFIGP_0/state[0]:EN,
m2s010_som_sb_0/CORECONFIGP_0/state[0]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/state[0]:Q,
m2s010_som_sb_0/CORECONFIGP_0/state[0]:SD,
m2s010_som_sb_0/CORECONFIGP_0/state[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[9]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[9]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[9]:CLK,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[9]:D,93011
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[9]:EN,93690
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[9]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[9]:Q,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[9]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[9]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[3]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[3]:CLK,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[3]:D,93085
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[3]:EN,93690
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[3]:Q,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[6]:CLK,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[6]:D,-1864
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[6]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[6]:Q,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_23:EN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_33:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_33:IPENn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[6]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[6]:B,10884
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[6]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[6]:CC,10656
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[6]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[6]:P,10884
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[6]:S,10656
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[6]:UB,
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]:A,9361
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]:B,9145
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]:C,5762
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]:CC,
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]:D,5554
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]:P,
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]:UB,
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]:Y,5554
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un25_apb3_addr_0_a2_1_a2:A,9474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un25_apb3_addr_0_a2_1_a2:B,7675
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un25_apb3_addr_0_a2_1_a2:C,8302
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un25_apb3_addr_0_a2_1_a2:D,7805
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un25_apb3_addr_0_a2_1_a2:Y,7675
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_19:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_9:A,390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_9:B,406
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_9:C,257
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_9:D,946
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_9:Y,257
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_gen:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_gen:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_gen:CLK,97376
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_gen:D,97239
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_gen:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_gen:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_gen:Q,97376
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_gen:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_gen:SLn,
DEBOUNCE_OUT_2_obuf/U0/U_IOENFF:A,
DEBOUNCE_OUT_2_obuf/U0/U_IOENFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:CLK,2350
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:D,2558
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:Q,2350
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:IPA,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIGII5[3]:A,8208
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIGII5[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIGII5[3]:Y,8208
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[1]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[1]:CLK,93900
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[1]:D,94762
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[1]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[1]:Q,93900
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[1]:SLn,
m2s010_som_sb_0/GPIO_1/U0_0/U0/U_IOPAD:D,
m2s010_som_sb_0/GPIO_1/U0_0/U0/U_IOPAD:E,
m2s010_som_sb_0/GPIO_1/U0_0/U0/U_IOPAD:PAD,
m2s010_som_sb_0/GPIO_1/U0_0/U0/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[4]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[4]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[4]:CLK,568
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[4]:D,1181
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[4]:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[4]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[4]:Q,568
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[4]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[4]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_CLK_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_CLK_PAD/U_IOINFF:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[6]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[6]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[6]:CLK,2394
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[6]:D,1503
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[6]:EN,2080
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[6]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[6]:Q,2394
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[6]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[6]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[2]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[2]:CLK,94147
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[2]:D,94796
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[2]:EN,96937
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[2]:Q,94147
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_35:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_35:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:A,9238
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:B,6956
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:CC,8342
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:S,8342
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_4:UB,6956
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_3:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_3:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_3:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_3:IPC,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[11]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[11]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[11]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[11]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[11]:Y,
Data_FAIL_obuf/U0/U_IOENFF:A,
Data_FAIL_obuf/U0/U_IOENFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:CLK,2317
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:D,-964
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:Q,2317
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:CLK,7821
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:Q,7821
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_1:A,364
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_1:B,1579
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_1:C,1570
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_1:CC,1625
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_1:D,-25
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_1:P,-3
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_1:S,1625
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_1:UB,-25
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_RNO:A,10456
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_RNO:B,11598
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_RNO:Y,10456
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[10]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[10]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[10]:CLK,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[10]:D,91887
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[10]:EN,93690
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[10]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[10]:Q,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[10]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[10]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:CLK,110
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:D,-1160
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:Q,110
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[5]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_temp:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_temp:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_temp:CLK,3640
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_temp:D,1028
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_temp:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_temp:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_temp:Q,3640
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_temp:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_temp:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384:B,2610
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384:P,2610
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s_384:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse:A,97685
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse:B,97541
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse:C,97514
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse:D,95581
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse:Y,95581
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[0]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[4]:A,218
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[4]:B,3678
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[4]:C,1187
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[4]:D,-258
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[4]:Y,-258
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:CLK,10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:D,10770
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:Q,10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:CLK,7064
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:D,10664
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:Q,7064
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/re_pulse:A,11747
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/re_pulse:B,10258
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/re_pulse:C,11622
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/re_pulse:D,11503
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/re_pulse:Y,10258
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_8:A,715
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_8:B,511
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_8:C,390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_8:D,424
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_8:Y,390
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[3]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[3]:CLK,94155
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[3]:D,96154
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[3]:EN,95769
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[3]:Q,94155
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[3]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[7]:ALn,94836
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[7]:CLK,96438
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[7]:D,93656
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[7]:EN,97010
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[7]:Q,96438
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:B,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:CC,10672
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:S,10672
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[0]:CLK,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[0]:D,-1864
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[0]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[0]:Q,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[1]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[1]:CLK,3709
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[1]:D,3360
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[1]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[1]:Q,3709
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_21:B,4560
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_21:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_21:IPB,4560
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_21:IPC,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_4_BI_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_4_BI_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:A,9297
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:B,9229
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:C,9155
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:D,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:Y,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[7]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[7]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[7]:Y,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIL8PHB[5]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIL8PHB[5]:B,2652
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIL8PHB[5]:C,2694
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIL8PHB[5]:CC,1132
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIL8PHB[5]:D,2348
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIL8PHB[5]:P,2476
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIL8PHB[5]:S,1132
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIL8PHB[5]:UB,2348
MAC_MII_TXD_obuf[3]/U0/U_IOOUTFF:A,
MAC_MII_TXD_obuf[3]/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un37_sm_advance_i:A,40756
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un37_sm_advance_i:B,40658
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un37_sm_advance_i:C,40608
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un37_sm_advance_i:D,40528
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un37_sm_advance_i:Y,40528
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:IPA,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10[3]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_4:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_4:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_4:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_4:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:B,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:CC,11203
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:P,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:S,11203
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[2]:A,3792
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[2]:B,3609
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[2]:C,2294
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[2]:D,2162
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[2]:Y,2162
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[4]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[4]:B,97423
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[4]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[4]:CC,96647
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[4]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[4]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[4]:S,96647
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[4]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:CLK,6963
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:D,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:Q,6963
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[3]:D,11538
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[3]:EN,7816
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:A,96308
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:B,97552
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:Y,96308
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[6]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[6]:CLK,3807
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[6]:D,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[6]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[6]:Q,3807
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[6]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI4UAI4[1]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI4UAI4[1]:B,94000
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI4UAI4[1]:C,96617
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI4UAI4[1]:CC,95516
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI4UAI4[1]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI4UAI4[1]:P,94000
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI4UAI4[1]:S,94755
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI4UAI4[1]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[6]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[6]:CLK,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[6]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[6]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[6]:Q,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[6]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[2]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[2]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[2]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[2]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[2]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[2]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[2]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[2]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[2]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[2]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[2]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_8:A,9268
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_8:B,8481
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_8:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_8:CC,8205
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_8:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_8:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_8:S,8205
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_8:UB,8481
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_11:A,95609
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_11:B,95559
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_11:C,95463
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_11:D,95338
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_11:Y,95338
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[3]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[3]:CLK,1477
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[3]:D,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[3]:EN,2058
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[3]:Q,1477
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_6:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_6:C,12334
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_6:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_6:IPC,12334
m2s010_som_sb_0/CORECONFIGP_0/pwdata[0]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[0]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[0]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[0]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[0]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[0]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[0]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[0]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[10],-1323
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[11],-1394
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[1],483
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[2],408
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[3],90
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[4],12
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[5],-48
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[6],-1160
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[7],-1267
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[8],-1338
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CC[9],-1224
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CI,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:CO,-1437
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[0],-175
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[1],-1437
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[2],-1239
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[3],-1251
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[6],-1237
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[7],-1196
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[8],-1113
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:P[9],-1113
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[0],-366
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[10],-1251
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[11],-1126
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[1],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[2],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[3],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[6],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[7],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_0:UB[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status_RNO:A,-4173
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status_RNO:B,-4229
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status_RNO:C,11543
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status_RNO:D,11501
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status_RNO:Y,-4229
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[6]:A,94135
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[6]:B,93833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[6]:C,97529
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[6]:D,97205
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[6]:Y,93833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[12]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[12]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[12]:CLK,3603
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[12]:D,4800
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[12]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[12]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[12]:Q,3603
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[12]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[12]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[1]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[1]:CLK,2404
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[1]:D,1969
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[1]:EN,2080
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[1]:Q,2404
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_6:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_6:B,42093
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_6:C,41008
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_6:D,40658
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_6:Y,40658
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:B,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:CC,2573
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:S,2573
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[13]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[13]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[13]:CLK,-1327
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[13]:D,-1437
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[13]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[13]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[13]:Q,-1327
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[13]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[13]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:A,7021
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:B,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:CC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:P,6905
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:UB,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0:Y,10644
MAC_MII_RXD_ibuf[3]/U0/U_IOINFF:A,
MAC_MII_RXD_ibuf[3]/U0/U_IOINFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en:CLK,6892
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en:D,10206
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en:EN,8905
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en:Q,6892
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_3[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_3[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_3[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_3[0]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:A,7114
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:B,6861
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:CC,7245
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:P,6998
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:S,7245
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:UB,6861
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:CLK,7837
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:D,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:Q,7837
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:SLn,
MMUART_0_TXD_M2F_obuf/U0/U_IOOUTFF:A,
MMUART_0_TXD_M2F_obuf/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:A,9297
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:B,9229
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:C,9155
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:D,7837
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:Y,7837
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[2]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[2]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[3]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[3]:CLK,95294
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[3]:D,92700
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[3]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[3]:Q,95294
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[3]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[5]:A,97608
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[5]:B,97552
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[5]:Y,97552
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_17:B,4548
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_17:C,4736
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_17:IPB,4548
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_17:IPC,4736
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:CLK,8097
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:D,10125
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:Q,8097
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[7]:D,11474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[7]:EN,9051
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_9:A,93846
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_9:B,93301
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_9:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_9:CC,92875
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_9:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_9:P,94873
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_9:S,92875
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_9:UB,93301
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_12:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_12:C,12531
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_12:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_12:IPC,12531
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:CLK,84
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:D,2629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:Q,84
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_35:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_35:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[6]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[6]:CLK,1359
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[6]:D,1061
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[6]:EN,3505
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[6]:Q,1359
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[6]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[8]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[8]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[8]:CLK,96586
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[8]:D,96525
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[8]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[8]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[8]:Q,96586
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[8]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[8]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[7]:CLK,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[7]:D,-1864
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[7]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[7]:Q,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_19:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_19:C,12723
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_19:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_19:IPC,12723
MAC_MII_COL_ibuf/U0/U_IOPAD:PAD,
MAC_MII_COL_ibuf/U0/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_DataEn:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_DataEn:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_DataEn:CLK,46243
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_DataEn:D,95273
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_DataEn:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_DataEn:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_DataEn:Q,46243
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_DataEn:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_DataEn:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:CLK,7924
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:D,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:Q,7924
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_3:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_3:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_3:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_3:IPC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_1_reg_en_0_a2_2_a2_1_a2:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_1_reg_en_0_a2_2_a2_1_a2:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_1_reg_en_0_a2_2_a2_1_a2:C,9143
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_1_reg_en_0_a2_2_a2_1_a2:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_1_reg_en_0_a2_2_a2_1_a2:Y,9143
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:A,3745
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:B,3682
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:C,1091
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:Y,1091
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:CLK,11574
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:Q,11574
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIFF8E9[1]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIFF8E9[1]:B,94004
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIFF8E9[1]:C,96617
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIFF8E9[1]:CC,95525
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIFF8E9[1]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIFF8E9[1]:P,94004
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIFF8E9[1]:S,94762
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIFF8E9[1]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[7]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[7]:B,2871
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[7]:C,-1113
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[7]:CC,-1338
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[7]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[7]:P,-1113
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[7]:S,-1338
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[7]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:B,10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:CC,10770
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:P,10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:S,10770
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_9_RNIHE6D:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_9_RNIHE6D:B,2662
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_9_RNIHE6D:C,363
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_9_RNIHE6D:Y,363
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[13]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[13]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[13]:CLK,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[13]:D,4792
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[13]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[13]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[13]:Q,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[13]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[13]:SLn,
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[4]:A,11708
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[4]:B,11645
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[4]:C,11607
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[4]:D,10376
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[4]:Y,10376
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:CLK,7931
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:D,11543
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:Q,7931
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:CLK,9231
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:D,10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:Q,9231
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[3]:CLK,10262
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[3]:D,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[3]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[3]:Q,10262
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[3]:SLn,
m2s010_som_sb_0/GPIO_7/U0_0/U0/U_IOENFF:A,
m2s010_som_sb_0/GPIO_7/U0_0/U0/U_IOENFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_17_1[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_17_1[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_17_1[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_17_1[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_17_1[0]:Y,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:IPA,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_13:B,4524
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_13:C,4566
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_13:IPB,4524
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_13:IPC,4566
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s[10]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s[10]:B,97423
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s[10]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s[10]:CC,96522
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s[10]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s[10]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s[10]:S,96522
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_s[10]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un9_tx_byte_cntr_0_a2_0_a2_0_6:A,93301
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un9_tx_byte_cntr_0_a2_0_a2_0_6:B,93251
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un9_tx_byte_cntr_0_a2_0_a2_0_6:C,93155
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un9_tx_byte_cntr_0_a2_0_a2_0_6:D,92009
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un9_tx_byte_cntr_0_a2_0_a2_0_6:Y,92009
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:B,10706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:CC,10802
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:P,10706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:S,10802
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:CLK,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:D,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:Q,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI6DH11[8]:A,-24
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI6DH11[8]:B,2432
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI6DH11[8]:Y,-24
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/N_89_i:A,11581
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/N_89_i:B,10123
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/N_89_i:C,11423
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/N_89_i:Y,10123
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[7]:D,11474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[7]:EN,7908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:B,3530
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:CC,2614
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:S,2614
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[2]:A,95145
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[2]:B,93826
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[2]:C,95073
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[2]:D,94900
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[2]:Y,93826
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:A,1373
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:B,-295
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:CC,424
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:P,2166
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:S,424
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:UB,-295
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[0]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[0]:CLK,1161
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[0]:D,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[0]:EN,4588
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[0]:Q,1161
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_7:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_7:C,4394
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_7:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_7:IPC,4394
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:B,10684
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:CC,10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:P,10684
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:S,10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:UB,
m2s010_som_sb_0/GPIO_6/U0_0/U0/U_IOINFF:A,
m2s010_som_sb_0/GPIO_6/U0_0/U0/U_IOINFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[3]:ALn,1339
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[3]:CLK,1586
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[3]:D,3386
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[3]:EN,3375
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[3]:Q,1586
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[2]:D,11569
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[2]:EN,7908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[4]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[4]:B,97408
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[4]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[4]:CC,96639
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[4]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[4]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[4]:S,96639
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[4]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_1_0_x2[8]:A,91751
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_1_0_x2[8]:B,95404
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_1_0_x2[8]:Y,91751
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[1]:A,3753
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[1]:B,3678
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[1]:C,-24
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[1]:D,1069
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[1]:Y,-24
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:IPA,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[2]:ALn,1339
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[2]:CLK,1636
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[2]:D,3401
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[2]:EN,3375
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[2]:Q,1636
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[2]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[1]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[1]:CLK,2436
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[1]:D,2475
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[1]:EN,4697
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[1]:Q,2436
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[8]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[8]:CLK,8189
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[8]:D,10178
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[8]:EN,10139
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[8]:Q,8189
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:CLK,10460
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:Q,10460
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[8]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[8]:CLK,8481
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[8]:D,11418
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[8]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[8]:Q,8481
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[8]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[8]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[2]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[2]:CLK,95294
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[2]:D,92676
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[2]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[2]:Q,95294
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data[2]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[2]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[2]:CLK,1363
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[2]:D,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[2]:EN,2058
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[2]:Q,1363
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[2]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess:CLK,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess:D,2313
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess:EN,900
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess:Q,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_0:A,7953
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_0:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_0:C,7027
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_0:D,7390
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_0:Y,7027
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_EarlyTerm_RNIQ9VF:A,3784
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_EarlyTerm_RNIQ9VF:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_EarlyTerm_RNIQ9VF:Y,3784
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:B,11262
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:CC,10648
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:P,11262
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:S,10648
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631:B,2404
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631:C,2302
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631:CC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631:D,2260
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631:P,2418
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631:UB,2267
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631:Y,2260
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:CLK,7007
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:D,11120
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:Q,7007
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:B,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:CC,11203
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:P,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:S,11203
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error_0_sqmuxa_0_234_a2:A,1276
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error_0_sqmuxa_0_234_a2:B,3678
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_CRC_error_0_sqmuxa_0_234_a2:Y,1276
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_26:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_26:C,98607
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_26:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_26:IPC,98607
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:B,9231
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:C,9202
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:CC,8204
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:S,8204
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNINHF26[0]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNINHF26[0]:B,2489
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNINHF26[0]:C,2531
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNINHF26[0]:CC,1713
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNINHF26[0]:D,2313
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNINHF26[0]:P,2313
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNINHF26[0]:S,1713
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNINHF26[0]:UB,2320
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/TRANISTION_DETECT_SHIFTREG_PROC_un2_rst_i_a2:A,2384
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/TRANISTION_DETECT_SHIFTREG_PROC_un2_rst_i_a2:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/TRANISTION_DETECT_SHIFTREG_PROC_un2_rst_i_a2:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/TRANISTION_DETECT_SHIFTREG_PROC_un2_rst_i_a2:Y,2384
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:CLK,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:Q,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[6]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[6]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[6]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[6]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/Pkt_Depth_TX_Err:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/Pkt_Depth_TX_Err:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/Pkt_Depth_TX_Err:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/Pkt_Depth_TX_Err:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/Pkt_Depth_TX_Err:EN,10262
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/Pkt_Depth_TX_Err:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/Pkt_Depth_TX_Err:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/Pkt_Depth_TX_Err:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/Pkt_Depth_TX_Err:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO_0[1]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO_0[1]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO_0[1]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO_0[1]:Y,
m2s010_som_sb_0/CORERESETP_0/sm0_state[4]:ADn,
m2s010_som_sb_0/CORERESETP_0/sm0_state[4]:ALn,10349
m2s010_som_sb_0/CORERESETP_0/sm0_state[4]:CLK,11614
m2s010_som_sb_0/CORERESETP_0/sm0_state[4]:D,11566
m2s010_som_sb_0/CORERESETP_0/sm0_state[4]:EN,
m2s010_som_sb_0/CORERESETP_0/sm0_state[4]:LAT,
m2s010_som_sb_0/CORERESETP_0/sm0_state[4]:Q,11614
m2s010_som_sb_0/CORERESETP_0/sm0_state[4]:SD,
m2s010_som_sb_0/CORERESETP_0/sm0_state[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:A,8097
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:B,7064
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:CC,7129
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:S,7129
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_5:UB,7064
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_3:A,92089
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_3:B,92195
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_3:C,95436
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_3:CC,93085
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_3:D,95293
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_3:P,92089
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_3:S,93085
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_3:UB,95293
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_d[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_d[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_d[2]:CLK,10650
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_d[2]:D,12755
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_d[2]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_d[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_d[2]:Q,10650
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_d[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_d[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[6]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[6]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[6]:D,10181
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[6]:EN,10171
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[6]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[6]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_5_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_5_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[10]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[10]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[10]:Y,11637
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_11:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_11:B,781
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_11:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_11:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_11:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_11:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_11:UB,781
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[8]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[8]:CLK,9390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[8]:D,10178
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[8]:EN,10123
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[8]:Q,9390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNILLRB1[6]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNILLRB1[6]:B,3314
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNILLRB1[6]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNILLRB1[6]:CC,2700
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNILLRB1[6]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNILLRB1[6]:P,3314
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNILLRB1[6]:S,2700
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNILLRB1[6]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_17:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:A,-723
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:B,-964
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:CC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:P,-793
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:UB,-964
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:Y,293
MAC_MII_TXD_obuf[1]/U0/U_IOENFF:A,
MAC_MII_TXD_obuf[1]/U0/U_IOENFF:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[6]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[6]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[6]:CLK,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[6]:D,1080
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[6]:EN,881
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[6]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[6]:Q,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[6]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[6]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2[6]:A,3556
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2[6]:B,3709
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2[6]:C,3360
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2[6]:Y,3360
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_7:A,7059
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_7:B,6932
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_7:C,6960
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_7:D,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_7:Y,6751
MANCH_OUT_P_obuf/U0/U_IOENFF:A,
MANCH_OUT_P_obuf/U0/U_IOENFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_15:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:A,588
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:B,401
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:CC,567
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:P,518
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:S,567
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:UB,401
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[14]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[14]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[14]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[14]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[14]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[14]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[14]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[14]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[14]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[7]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[7]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[7]:CLK,656
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[7]:D,-417
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[7]:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[7]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[7]:Q,656
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[7]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:B,3530
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:CC,2761
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:S,2761
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:A,11701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:B,11645
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:C,11559
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:D,8811
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:Y,8811
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIFHI5[2]:A,8201
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIFHI5[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIFHI5[2]:Y,8201
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[8]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[8]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[8]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[8]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[8]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un61_apb3_addr_0_a2_1_a2:A,8379
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un61_apb3_addr_0_a2_1_a2:B,9941
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un61_apb3_addr_0_a2_1_a2:C,9025
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un61_apb3_addr_0_a2_1_a2:Y,8379
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIFOG26[3]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIFOG26[3]:B,94796
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIFOG26[3]:C,97334
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIFOG26[3]:CC,95111
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIFOG26[3]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIFOG26[3]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIFOG26[3]:S,94796
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIFOG26[3]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[9]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[9]:B,11493
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[9]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[9]:CC,10600
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[9]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[9]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[9]:S,10600
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[9]:UB,
MAC_MII_MDC_obuf/U0/U_IOOUTFF:A,
MAC_MII_MDC_obuf/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[9]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[9]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[9]:CLK,3449
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[9]:D,-133
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[9]:EN,516
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[9]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[9]:Q,3449
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[9]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_13:B,4524
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_13:C,4566
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_13:IPB,4524
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_13:IPC,4566
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:CC[10],2629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:CC[11],2558
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:CC[1],3232
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:CC[2],3157
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:CC[3],2839
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:CC[4],2761
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:CC[5],2701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:CC[6],2792
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:CC[7],2685
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:CC[8],2614
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:CC[9],2728
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:P[0],2616
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:P[1],2558
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:P[2],2772
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:P[3],2743
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:P[6],2721
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:P[7],3299
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:P[9],3234
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:UB[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:UB[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:UB[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:UB[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:UB[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:UB[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:UB[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:UB[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:UB[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:UB[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_371_CC_0:UB[9],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_9:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_9:B,95429
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_9:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_9:CC,95463
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_9:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_9:P,95429
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_9:S,95463
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_9:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_3_BI_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_3_BI_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:SLn,
MMUART_0_RXD_F2M_ibuf/U0/U_IOPAD:PAD,
MMUART_0_RXD_F2M_ibuf/U0/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[1]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[1]:B,1573
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[1]:C,2794
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[1]:CC,1969
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[1]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[1]:P,1573
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[1]:S,1969
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[1]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte2_en:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte2_en:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte2_en:CLK,93839
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte2_en:D,98647
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte2_en:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte2_en:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte2_en:Q,93839
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte2_en:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_crc_byte2_en:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:CLK,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:D,10706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:Q,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[10],257
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[11],1378
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[1],893
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[2],868
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[3],591
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[4],741
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[5],584
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[6],567
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[7],381
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[8],390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[9],406
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[0],428
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[1],370
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[2],573
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[3],555
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[6],518
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[7],1188
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[9],2166
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[0],257
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[10],2166
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[1],368
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[2],513
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[3],418
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[4],462
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[5],570
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[6],401
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[7],470
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[8],598
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[9],926
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[4]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_3:A,-767
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_3:B,-806
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_3:Y,-806
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:B,10684
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:CC,10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:P,10684
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:S,10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:UB,
m2s010_som_sb_0/CORECONFIGP_0/paddr_RNIEI071[13]:A,
m2s010_som_sb_0/CORECONFIGP_0/paddr_RNIEI071[13]:B,
m2s010_som_sb_0/CORECONFIGP_0/paddr_RNIEI071[13]:C,
m2s010_som_sb_0/CORECONFIGP_0/paddr_RNIEI071[13]:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:CC[10],10607
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:CC[1],11203
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:CC[2],11128
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:CC[3],10810
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:CC[4],10732
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:CC[5],10672
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:CC[6],10770
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:CC[7],10663
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:CC[8],10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:CC[9],10706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:P[0],10643
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:P[1],10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:P[2],10805
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:P[3],10776
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:P[6],10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:P[7],11277
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:P[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:UB[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:UB[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:UB[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:UB[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:UB[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:UB[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:UB[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:UB[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:UB[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:UB[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379_CC_0:UB[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/N_742_i:A,3580
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/N_742_i:B,3375
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/N_742_i:C,3446
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/N_742_i:Y,3375
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:SLn,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPA,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPB,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375:B,10579
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375:CC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375:P,10579
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_10_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_10_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/re_set:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/re_set:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/re_set:CLK,11622
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/re_set:D,12740
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/re_set:EN,10180
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/re_set:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/re_set:Q,11622
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/re_set:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/re_set:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2:A,96559
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2:B,95819
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2:C,94119
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2:D,92666
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2:Y,92666
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]:Y,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[7]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[7]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[7]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[7]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[7]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[7]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[7]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[7]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_9:A,8480
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_9:B,8342
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_9:C,7129
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_9:D,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_9:Y,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:A,1373
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:B,-295
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:CC,424
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:P,2166
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:S,424
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:UB,-295
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:CLK,-820
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:D,2288
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:Q,-820
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:SLn,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPA,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPB,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPC,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:IPB,
GPIO_5_M2F_obuf/U0/U_IOENFF:A,
GPIO_5_M2F_obuf/U0/U_IOENFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:CLK,11441
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:D,10377
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:Q,11441
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:CLK,3611
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:Q,3611
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:B,11493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:CC,10724
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:S,10724
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[2]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[2]:CLK,1113
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[2]:D,4708
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[2]:EN,4588
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[2]:Q,1113
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]_CC_0:UB[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_1[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_1[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_1[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_1[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_1[1]:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_7:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_7:B,96666
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_7:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_7:CC,95995
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_7:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_7:P,96666
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_7:S,95995
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_7:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:A,11701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:B,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:C,11574
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:D,11441
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:Y,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[0]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[0]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[0]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[0]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[0]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:CLK,-633
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:D,2792
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:Q,-633
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[1]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[1]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[1]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[1]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[1]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_32:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_32:C,12714
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_32:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_32:IPC,12714
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/Debug2_un3_rx_packet_depth_d2_4:A,10434
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/Debug2_un3_rx_packet_depth_d2_4:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/Debug2_un3_rx_packet_depth_d2_4:C,10288
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/Debug2_un3_rx_packet_depth_d2_4:Y,10288
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[2]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[2]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[2]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[2]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[2]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIK2582[2]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIK2582[2]:B,2758
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIK2582[2]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIK2582[2]:CC,2641
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIK2582[2]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIK2582[2]:P,2758
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIK2582[2]:S,2641
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIK2582[2]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_6:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_6:C,12334
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_6:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_6:IPC,12334
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[3]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[3]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[3]:Y,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[1]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[1]:D,11496
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[1]:EN,7960
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_21:A,2405
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_21:B,2314
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_21:C,2249
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_21:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_21:D,2025
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_21:P,2096
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_21:UB,2025
m2s010_som_sb_0/OTH_SPI_1_SS0/U0_0/U0/U_IOINFF:A,
m2s010_som_sb_0/OTH_SPI_1_SS0/U0_0/U0/U_IOINFF:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2[7]:A,3761
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2[7]:B,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2[7]:Y,3628
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383:B,96494
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383:CC,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383:P,96494
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_4:A,95153
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_4:B,92871
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_4:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_4:CC,94257
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_4:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_4:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_4:S,94257
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_4:UB,92871
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_35:EN,2276
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_35:IPENn,2276
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[4]:CLK,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[4]:D,-1864
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[4]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[4]:Q,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[4]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[0]:A,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[0]:B,3446
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[0]:C,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[0]:Y,828
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:CLK,2505
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:Q,2505
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:A,-723
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:B,-964
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:CC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:P,-793
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:UB,-964
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:Y,293
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[6]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[6]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[6]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[6]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[6]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[1]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[1]:CLK,94066
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[1]:D,94755
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[1]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[1]:Q,94066
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_12:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7[5]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7[5]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:CLK,470
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:D,2489
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:Q,470
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_20:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_20:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_20:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_20:IPC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[7]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[7]:CLK,93251
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[7]:D,95251
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[7]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[7]:Q,93251
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[7]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_4[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_4[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_4[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_4[2]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_4[2]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_ShiftReg[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_ShiftReg[0]:ALn,3574
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_ShiftReg[0]:CLK,3697
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_ShiftReg[0]:D,4769
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_ShiftReg[0]:EN,4619
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_ShiftReg[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_ShiftReg[0]:Q,3697
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_ShiftReg[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_ShiftReg[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_8[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_8[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_8[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_8[4]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_2174_i:A,3552
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_2174_i:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_2174_i:Y,3552
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:B,3234
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:CC,2728
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:P,3234
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:S,2728
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int:CLK,10663
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int:D,10456
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int:EN,10316
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int:Q,10663
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNO[11]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNO[11]:B,961
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNO[11]:C,3456
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNO[11]:CC,1025
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNO[11]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNO[11]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNO[11]:S,961
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNO[11]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_9:B,4534
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_9:C,4354
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_9:IPB,4534
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_9:IPC,4354
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[6]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[6]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[6]:CLK,3761
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[6]:D,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[6]:EN,3270
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[6]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[6]:Q,3761
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[6]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[3]:SLn,
CommsFPGA_top_0/long_reset_cntr[7]:ADn,
CommsFPGA_top_0/long_reset_cntr[7]:ALn,-4224
CommsFPGA_top_0/long_reset_cntr[7]:CLK,96486
CommsFPGA_top_0/long_reset_cntr[7]:D,96578
CommsFPGA_top_0/long_reset_cntr[7]:EN,
CommsFPGA_top_0/long_reset_cntr[7]:LAT,
CommsFPGA_top_0/long_reset_cntr[7]:Q,96486
CommsFPGA_top_0/long_reset_cntr[7]:SD,
CommsFPGA_top_0/long_reset_cntr[7]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[3]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[3]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[3]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[3]:Y,97220
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READ_FIFO_ENABLE_PROC_un109_apb3_addr_0_a2:A,8253
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READ_FIFO_ENABLE_PROC_un109_apb3_addr_0_a2:B,7588
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READ_FIFO_ENABLE_PROC_un109_apb3_addr_0_a2:C,7940
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READ_FIFO_ENABLE_PROC_un109_apb3_addr_0_a2:Y,7588
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_21:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[10]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[10]:B,11493
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[10]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[10]:CC,10529
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[10]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[10]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[10]:S,10529
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[10]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_5_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_5_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_5_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_5_PAD/U_IOPAD:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[14]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[14]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[14]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[14]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[14]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:A,7912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:B,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:Y,7838
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8[6]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNIR6AL:A,2404
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNIR6AL:B,2256
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNIR6AL:C,2270
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNIR6AL:Y,2256
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIOLM85[2]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIOLM85[2]:B,-19
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIOLM85[2]:C,2701
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIOLM85[2]:CC,1208
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIOLM85[2]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIOLM85[2]:P,-19
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIOLM85[2]:S,729
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIOLM85[2]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:CLK,54
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:D,2761
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:Q,54
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un97_apb3_addr_0_a2_0_a2_0:A,6890
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un97_apb3_addr_0_a2_0_a2_0:B,6711
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un97_apb3_addr_0_a2_0_a2_0:C,6400
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un97_apb3_addr_0_a2_0_a2_0:Y,6400
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10[1]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:CLK,9238
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:D,9022
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:Q,9238
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[5]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[5]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[5]:CLK,2308
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[5]:D,1610
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[5]:EN,2080
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[5]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[5]:Q,2308
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[5]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:CLK,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:D,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:Q,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5[2]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5[2]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:A,84
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:B,50
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:CC,-964
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:S,-964
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_10:UB,2166
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[3]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[3]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[3]:D,10239
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[3]:EN,10171
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[3]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[3]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[8]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[8]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[8]:CLK,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[8]:D,2050
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[8]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[8]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[8]:Q,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[8]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[8]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[6]:D,11457
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[6]:EN,-812
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_1_byte_3_reg_en_0_a2_0_a2_1_a2:A,9285
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_1_byte_3_reg_en_0_a2_0_a2_1_a2:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_1_byte_3_reg_en_0_a2_0_a2_1_a2:Y,9285
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[8]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[8]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[8]:Y,3674
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[0]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[0]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[0]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[0]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[14]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[14]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[14]:CLK,-1241
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[14]:D,-1331
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[14]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[14]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[14]:Q,-1241
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[14]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[14]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[7]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[7]:B,95478
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[7]:C,96854
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[7]:CC,95251
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[7]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[7]:P,95478
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[7]:S,95251
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[7]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:A,96517
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:B,96446
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:C,95067
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:Y,95067
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:CLK,11404
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:D,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:Q,11404
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[9]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[9]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[9]:CLK,2652
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[9]:D,4792
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[9]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[9]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[9]:Q,2652
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[9]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[9]:SLn,
m2s010_som_sb_0/CAM_SPI_1_CLK/U0_0/U0/U_IOENFF:A,
m2s010_som_sb_0/CAM_SPI_1_CLK/U0_0/U0/U_IOENFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:B,10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:CC,10770
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:P,10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:S,10770
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[2]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[2]:CLK,2548
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[2]:D,1194
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[2]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[2]:Q,2548
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:A,1503
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:B,570
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:CC,584
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:S,584
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_5:UB,570
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s[10]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s[10]:B,11508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s[10]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s[10]:CC,10607
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s[10]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s[10]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s[10]:S,10607
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s[10]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset:Y,
MAC_MII_TX_EN_obuf/U0/U_IOENFF:A,
MAC_MII_TX_EN_obuf/U0/U_IOENFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[7]:D,11474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[7]:EN,7908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[7]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_18_BI_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_18_BI_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_18_BI_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_18_BI_PAD/U_IOPAD:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:IPA,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIS4IE[0]:A,94247
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIS4IE[0]:B,94147
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIS4IE[0]:C,94061
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIS4IE[0]:D,93951
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIS4IE[0]:Y,93951
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:CLK,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:Q,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[10]:SLn,
m2s010_som_sb_0/GPIO_1/U0_0/U0/U_IOOUTFF:A,
m2s010_som_sb_0/GPIO_1/U0_0/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[4]:D,11515
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[4]:EN,7908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[4]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIJJQJ5[2]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIJJQJ5[2]:B,2674
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIJJQJ5[2]:C,2716
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIJJQJ5[2]:CC,1320
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIJJQJ5[2]:D,2370
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIJJQJ5[2]:P,2498
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIJJQJ5[2]:S,1320
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIJJQJ5[2]:UB,2370
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:IPA,
CommsFPGA_top_0/long_reset_RNO:A,96328
CommsFPGA_top_0/long_reset_RNO:B,96279
CommsFPGA_top_0/long_reset_RNO:Y,96279
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:CLK,7114
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:D,10260
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:Q,7114
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:CLK,1271
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:D,3667
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:Q,1271
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_5[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_5[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_5[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_5[0]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIAC1S3[1]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIAC1S3[1]:B,-31
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIAC1S3[1]:C,2732
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIAC1S3[1]:CC,1526
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIAC1S3[1]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIAC1S3[1]:P,-31
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIAC1S3[1]:S,729
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIAC1S3[1]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:CLK,11574
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:Q,11574
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:SLn,
m2s010_som_sb_0/CORERESETP_0/sm0_state[0]:ADn,
m2s010_som_sb_0/CORERESETP_0/sm0_state[0]:ALn,10349
m2s010_som_sb_0/CORERESETP_0/sm0_state[0]:CLK,12674
m2s010_som_sb_0/CORERESETP_0/sm0_state[0]:D,
m2s010_som_sb_0/CORERESETP_0/sm0_state[0]:EN,11568
m2s010_som_sb_0/CORERESETP_0/sm0_state[0]:LAT,
m2s010_som_sb_0/CORERESETP_0/sm0_state[0]:Q,12674
m2s010_som_sb_0/CORERESETP_0/sm0_state[0]:SD,
m2s010_som_sb_0/CORERESETP_0/sm0_state[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[3]:A,3807
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[3]:B,3446
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[3]:C,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[3]:Y,3408
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI3CB2[1]:A,436
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI3CB2[1]:B,564
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI3CB2[1]:Y,436
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[11]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[11]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[11]:CLK,94035
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[11]:D,93900
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[11]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[11]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[11]:Q,94035
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[11]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:A,1601
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:B,462
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:CC,741
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:S,741
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_4:UB,462
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[7]:A,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[7]:B,16734
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[7]:C,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[7]:CC,16579
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[7]:D,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[7]:P,16734
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[7]:S,16579
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[7]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_2[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_2[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_2[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_2[5]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:A,7114
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:B,6861
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:CC,7245
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:P,6998
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:S,7245
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:UB,6861
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:SLn,
MAC_MII_TXD_obuf[3]/U0/U_IOPAD:D,
MAC_MII_TXD_obuf[3]/U0/U_IOPAD:E,
MAC_MII_TXD_obuf[3]/U0/U_IOPAD:PAD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[11]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[11]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[11]:CLK,36
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[11]:D,-1277
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[11]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[11]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[11]:Q,36
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[11]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:A,10543
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:B,10453
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:C,10401
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:D,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:Y,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_22:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[5]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[5]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[5]:CLK,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[5]:D,1080
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[5]:EN,881
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[5]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[5]:Q,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[5]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[5]:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[7]:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[7]:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr[7]:CLK,16434
m2s010_som_sb_0/CORERESETP_0/count_ddr[7]:D,16579
m2s010_som_sb_0/CORERESETP_0/count_ddr[7]:EN,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr[7]:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr[7]:Q,16434
m2s010_som_sb_0/CORERESETP_0/count_ddr[7]:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr[7]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[10]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[10]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[10]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[10]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[10]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[10]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[10]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[10]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[10]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[8]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[8]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[8]:CLK,1481
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[8]:D,4754
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[8]:EN,2208
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[8]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[8]:Q,1481
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[8]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[8]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_3[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_3[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_3[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_3[0]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:A,97616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:B,95067
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:C,97481
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:Y,95067
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376:B,10643
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376:CC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376:P,10643
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_376:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIUBH3[6]:A,2500
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIUBH3[6]:B,2429
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIUBH3[6]:C,2343
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIUBH3[6]:Y,2343
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_d[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_d[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_d[1]:CLK,11397
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_d[1]:D,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_d[1]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_d[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_d[1]:Q,11397
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_d[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_d[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[1]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[1]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[1]:Y,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_26:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[1]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_5:B,4519
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_5:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_5:IPB,4519
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_5:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_13:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:A,7132
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:B,7007
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:CC,8795
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:P,7051
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:S,8795
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_2:UB,7007
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:IPA,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_4_reg_en_0_a2_0_a2_0_a2_1:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_4_reg_en_0_a2_0_a2_0_a2_1:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_4_reg_en_0_a2_0_a2_0_a2_1:C,10234
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_4_reg_en_0_a2_0_a2_0_a2_1:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_4_reg_en_0_a2_0_a2_0_a2_1:Y,10234
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[5]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[5]:CLK,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[5]:D,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[5]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[5]:Q,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[5]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[5]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO[2]:A,3730
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO[2]:B,2499
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO[2]:C,3603
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO[2]:D,3486
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO[2]:Y,2499
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status:CLK,9379
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status:D,-4229
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status:Q,9379
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_status:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:A,9086
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:B,9030
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:C,8944
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:D,8811
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:Y,8811
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MMUART_1_RXD_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MMUART_1_RXD_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_29:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_29:IPENn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[3]:A,11693
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[3]:B,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[3]:Y,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:B,11262
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:CC,10648
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:P,11262
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:S,10648
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_72:A,97646
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_72:B,97533
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_72:C,97033
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_72:D,95031
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_72:Y,95031
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[5]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[5]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[5]:CLK,1353
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[5]:D,1132
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[5]:EN,3505
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[5]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[5]:Q,1353
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[5]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/re_pulse_d1:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/re_pulse_d1:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/re_pulse_d1:CLK,8171
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/re_pulse_d1:D,10258
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/re_pulse_d1:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/re_pulse_d1:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/re_pulse_d1:Q,8171
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/re_pulse_d1:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/re_pulse_d1:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:A,1233
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:B,3682
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:Y,1233
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_tx_packet_complt_0_i_i_a2[0]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_tx_packet_complt_0_i_i_a2[0]:B,405
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_tx_packet_complt_0_i_i_a2[0]:Y,405
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:CLK,440
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:D,3232
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:Q,440
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[6]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[6]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[6]:Y,3674
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_d[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_d[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_d[1]:CLK,10500
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_d[1]:D,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_d[1]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_d[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_d[1]:Q,10500
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_d[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_d[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[9]:A,3792
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[9]:B,3617
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[9]:C,2294
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[9]:D,2251
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[9]:Y,2251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:CLK,10460
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:Q,10460
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:CLK,8017
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:D,11418
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:Q,8017
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[4]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[4]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[4]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[4]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[4]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[4]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[8]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[8]:B,2854
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[8]:C,-1113
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[8]:CC,-1224
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[8]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[8]:P,-1113
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[8]:S,-1224
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[8]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:B,11262
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:CC,10648
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:P,11262
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:S,10648
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[7]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_12_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_12_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:CLK,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:D,2626
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:EN,2026
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:Q,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:CLK,7132
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:D,8811
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:Q,7132
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[3]:D,11538
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[3]:EN,10332
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7[0]:Y,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_9:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_9:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_9:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_9:IPA,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_9:IPB,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_9:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:CLK,2317
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:D,-964
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:Q,2317
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370:B,10643
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370:CC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370:P,10643
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_370:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:B,10805
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:CC,11128
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:P,10805
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:S,11128
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen_RNO_0:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen_RNO_0:B,2522
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen_RNO_0:C,365
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen_RNO_0:D,181
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_gen_RNO_0:Y,181
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_10:A,81
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_10:B,1148
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_10:Y,81
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg_en_RNIO9BI1:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg_en_RNIO9BI1:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg_en_RNIO9BI1:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg_en_RNIO9BI1:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg_en_RNIO9BI1:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_TX_Enable_0_i_i_a2[1]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_TX_Enable_0_i_i_a2[1]:B,3694
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_TX_Enable_0_i_i_a2[1]:Y,3694
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[1]:CLK,3641
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[1]:D,4800
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[1]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[1]:Q,3641
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2[1]:A,1324
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2[1]:B,1113
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2[1]:C,1325
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2[1]:D,920
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2[1]:Y,920
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE:A,41941
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE:B,40608
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE:C,41793
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE:D,41713
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE:Y,40608
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:CLK,1091
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:Q,1091
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[3]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[3]:CLK,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[3]:D,1135
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[3]:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[3]:Q,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[3]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:A,8236
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:IPA,8236
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:A,7114
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:B,6861
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:CC,7245
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:P,6998
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:S,7245
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:UB,6861
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:CLK,570
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:D,2280
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:Q,570
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[4]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[4]:CLK,94250
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[4]:D,94762
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[4]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[4]:Q,94250
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[4]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_31_BI_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_31_BI_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_31_BI_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_31_BI_PAD/U_IOPAD:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_10[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_10[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_10[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_10[1]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[7]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[7]:CLK,1329
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[7]:D,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[7]:EN,2058
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[7]:Q,1329
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[7]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[3]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[3]:CLK,506
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[3]:D,1003
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[3]:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[3]:Q,506
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_27:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_27:C,4670
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_27:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_27:IPC,4670
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_22:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_22:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_22:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_22:IPC,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[7]:D,11474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[7]:EN,9285
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[7]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_11:A,95609
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_11:B,95559
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_11:C,95463
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_11:D,95338
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_11:Y,95338
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:A,-633
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:B,-820
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:CC,715
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:P,-703
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:S,715
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:UB,-820
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:B,3530
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:CC,2558
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:S,2558
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:UB,
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_7:A,16566
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_7:B,16476
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_7:C,16424
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_7:D,16332
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_7:Y,16332
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_28:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:CLK,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:D,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:Q,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:CLK,1518
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:Q,1518
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_6_reg_en_0_a2_1_a2_0_a2:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_6_reg_en_0_a2_1_a2_0_a2:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_6_reg_en_0_a2_1_a2_0_a2:C,7908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_6_reg_en_0_a2_1_a2_0_a2:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_6_reg_en_0_a2_1_a2_0_a2:Y,7908
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m2s2_i_a2:A,93749
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m2s2_i_a2:B,93747
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m2s2_i_a2:Y,93747
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[7]:D,11474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[7]:EN,10332
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[7]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[9]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[9]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[9]:CLK,93159
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[9]:D,95230
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[9]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[9]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[9]:Q,93159
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[9]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[9]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[3]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[3]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[3]:D,10239
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[3]:EN,10123
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[3]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[3]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:IPB,
m2s010_som_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0:A,
m2s010_som_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0:B,
m2s010_som_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0:C,
m2s010_som_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0:D,
m2s010_som_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[1]:Y,
CommsFPGA_top_0/FIFOS_INST/iRX_FIFO_rd_en_0_o2[0]:A,10107
CommsFPGA_top_0/FIFOS_INST/iRX_FIFO_rd_en_0_o2[0]:B,10316
CommsFPGA_top_0/FIFOS_INST/iRX_FIFO_rd_en_0_o2[0]:C,10087
CommsFPGA_top_0/FIFOS_INST/iRX_FIFO_rd_en_0_o2[0]:Y,10087
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base:ADn,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base:ALn,11631
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base:CLK,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base:D,12763
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base:EN,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base:LAT,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base:Q,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base:SD,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[1]:D,11496
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[1]:EN,10315
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[2]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[2]:CLK,8491
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[2]:D,10862
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[2]:EN,12574
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[2]:Q,8491
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[2]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[6]:D,11457
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[6]:EN,9143
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_6:A,93029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_6:B,92776
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_6:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_6:CC,93160
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_6:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_6:P,92913
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_6:S,93160
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_6:UB,92776
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[4]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[4]:CLK,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[4]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[4]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[4]:Q,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_11_RNO[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_11_RNO[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_11_RNO[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_11_RNO[1]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_4_reg_en_0_a2_1_a2_0_a2:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_4_reg_en_0_a2_1_a2_0_a2:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_4_reg_en_0_a2_1_a2_0_a2:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_4_reg_en_0_a2_1_a2_0_a2:D,7816
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_4_reg_en_0_a2_1_a2_0_a2:Y,7816
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[5]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[5]:CLK,92895
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[5]:D,95446
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[5]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[5]:Q,92895
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[5]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[9]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[9]:B,3545
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[9]:C,-461
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[9]:CC,-1323
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[9]:D,-1251
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[9]:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[9]:S,-1323
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[9]:UB,-1251
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[10]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[10]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[10]:CLK,316
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[10]:D,-1394
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[10]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[10]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[10]:Q,316
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[10]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[10]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_13[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_13[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_13[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_13[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_13[4]:Y,
GPIO_11_M2F_obuf/U0/U_IOENFF:A,
GPIO_11_M2F_obuf/U0/U_IOENFF:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_4:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_4:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_4:C,41827
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_4:D,41713
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_4:Y,41713
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/REN_d1:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/REN_d1:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/REN_d1:CLK,11581
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/REN_d1:D,10146
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/REN_d1:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/REN_d1:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/REN_d1:Q,11581
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/REN_d1:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/REN_d1:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIHDMN1[1]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIHDMN1[1]:B,2787
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIHDMN1[1]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIHDMN1[1]:CC,2959
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIHDMN1[1]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIHDMN1[1]:P,2787
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIHDMN1[1]:S,2959
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIHDMN1[1]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:CLK,10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:D,10770
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:Q,10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[1]:A,95132
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[1]:B,95125
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[1]:C,93747
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[1]:D,93839
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[1]:Y,93747
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[7]:A,94388
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[7]:B,94379
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[7]:C,91751
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[7]:D,94136
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[7]:Y,91751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0:A,390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0:B,1378
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0:C,998
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0:D,-964
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0:Y,-964
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[0]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[0]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[0]:Y,11637
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_2:A,92139
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_2:B,92205
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_2:C,95406
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_2:CC,93403
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_2:D,95420
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_2:P,92139
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_2:S,93403
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_2:UB,95420
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[2]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[2]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[2]:Y,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:CLK,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:D,10607
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:Q,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[2]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[2]:CLK,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[2]:D,4700
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[2]:EN,3270
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[2]:Q,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un21_apb3_addr_0_a2_0_a2:A,10031
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un21_apb3_addr_0_a2_0_a2:B,10533
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un21_apb3_addr_0_a2_0_a2:C,8789
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un21_apb3_addr_0_a2_0_a2:D,9318
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un21_apb3_addr_0_a2_0_a2:Y,8789
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[1]:D,11496
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[1]:EN,7034
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[1]:SLn,
CommsFPGA_top_0/BIT_CLK_RNO:A,47610
CommsFPGA_top_0/BIT_CLK_RNO:Y,47610
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[4]:D,11515
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[4]:EN,7908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[4]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_0[6]:A,95294
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_0[6]:B,95126
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_0[6]:C,93814
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_0[6]:Y,93814
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[7]:A,3807
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[7]:B,3446
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[7]:C,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[7]:Y,3408
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[6]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[6]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[6]:CLK,-269
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[6]:D,1036
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[6]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[6]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[6]:Q,-269
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[6]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:A,10602
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:B,10539
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:C,10460
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:D,7837
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:Y,7837
DEBOUNCE_IN_ibuf[0]/U0/U_IOPAD:PAD,
DEBOUNCE_IN_ibuf[0]/U0/U_IOPAD:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_Enable:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_Enable:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_Enable:CLK,413
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_Enable:D,96188
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_Enable:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_Enable:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_Enable:Q,413
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_Enable:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_Enable:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_4_BI_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_4_BI_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_4_BI_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_4_BI_PAD/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:A,608
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:B,513
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:CC,868
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:P,573
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:S,868
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:UB,513
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[4]:D,11515
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[4]:EN,8050
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg_en:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg_en:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg_en:D,10206
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg_en:EN,8890
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg_en:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg_en:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un4_clk1x_enable:A,3714
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un4_clk1x_enable:B,3697
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un4_clk1x_enable:Y,3697
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CAN_RXBUS_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CAN_RXBUS_USBA_DATA1_MGPIO3A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CAN_RXBUS_USBA_DATA1_MGPIO3A_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CAN_TXBUS_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CAN_TXBUS_USBA_DATA0_MGPIO2A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CAN_TX_EBL_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_BASE,-4224
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_CONFIG_APB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CLK_MDDR_APB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:COLF,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CONFIG_PRESET_N,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:CRSF,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DM_IN[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DM_IN[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DM_IN[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DM_OE[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DM_OE[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[11],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[14],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ADDR[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_BA[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_BA[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_BA[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_CASN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_CKE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_CLK,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_CSN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DM_RDQS_OUT[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DM_RDQS_OUT[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQS_IN[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQS_IN[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQS_IN[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQS_OE[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQS_OE[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQS_OUT[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQS_OUT[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[11],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[14],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[16],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[17],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_IN[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[11],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[14],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OE[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[11],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[14],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_DQ_OUT[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_FIFO_WE_IN[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_FIFO_WE_IN[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_FIFO_WE_OUT[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_ODT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_RASN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_RSTN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:DRAM_WEN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2HCALIB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[0],11188
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[11],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[14],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2H_INTERRUPT[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2_DMAREADY[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F2_DMAREADY[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_AVALID,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_HOSTDISCON,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_IDDIG,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_LINESTATE[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_LINESTATE[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_M3_RESET_N,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_PLL_LOCK,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_RXACTIVE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_RXERROR,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_RXVALID,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_RXVALIDH,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_SESSEND,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_TXREADY,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_VBUSVALID,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_VSTATUS[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_VSTATUS[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_VSTATUS[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_VSTATUS[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_VSTATUS[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_VSTATUS[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_VSTATUS[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_VSTATUS[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_XDATAIN[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_XDATAIN[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_XDATAIN[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_XDATAIN[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_XDATAIN[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_XDATAIN[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_XDATAIN[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FAB_XDATAIN[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FPGA_MDDR_ARESET_N,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:FPGA_RESET_N,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[11],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[14],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[16],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[17],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[18],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[19],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[20],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[21],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[22],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[23],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[24],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[25],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[26],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[27],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[28],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[29],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[30],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[31],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARADDR_HADDR1[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARBURST_HTRANS1[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARBURST_HTRANS1[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARID_HSEL1[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARID_HSEL1[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARID_HSEL1[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARID_HSEL1[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARLEN_HBURST1[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARLEN_HBURST1[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARLEN_HBURST1[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARLEN_HBURST1[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARLOCK_HMASTLOCK1[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARLOCK_HMASTLOCK1[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARSIZE_HSIZE1[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARSIZE_HSIZE1[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_ARVALID_HWRITE1,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[11],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[14],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[16],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[17],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[18],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[19],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[20],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[21],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[22],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[23],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[24],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[25],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[26],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[27],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[28],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[29],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[30],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[31],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWADDR_HADDR0[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWBURST_HTRANS0[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWBURST_HTRANS0[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWID_HSEL0[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWID_HSEL0[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWID_HSEL0[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWID_HSEL0[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWLEN_HBURST0[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWLEN_HBURST0[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWLEN_HBURST0[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWLEN_HBURST0[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWLOCK_HMASTLOCK0[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWLOCK_HMASTLOCK0[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWSIZE_HSIZE0[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWSIZE_HSIZE0[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_AWVALID_HWRITE0,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_BREADY,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_DMAREADY[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_DMAREADY[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[11],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[14],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[16],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[17],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[18],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[19],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[20],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[21],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[22],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[23],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[24],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[25],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[26],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[27],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[28],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[29],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[30],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[31],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ADDR[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_ENABLE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_MASTLOCK,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_READY,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_SEL,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_SIZE[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_SIZE[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_TRANS1,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[11],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[14],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[16],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[17],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[18],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[19],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[20],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[21],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[22],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[23],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[24],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[25],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[26],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[27],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[28],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[29],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[30],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[31],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WDATA[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_FM0_WRITE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_ADDR[0],5827
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_ADDR[12],8619
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_ADDR[13],8743
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_ADDR[14],7723
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_ADDR[15],7774
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_ADDR[1],5959
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_ADDR[2],5684
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_ADDR[3],5601
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_ADDR[4],5467
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_ADDR[5],6400
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_ADDR[6],5499
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_ADDR[7],5811
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_ENABLE,10448
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[0],8235
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[11],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[14],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[16],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[17],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[18],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[19],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[1],8227
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[20],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[21],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[22],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[23],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[24],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[25],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[26],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[27],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[28],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[29],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[2],8201
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[30],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[31],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[3],8208
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[4],8230
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[5],8236
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[6],8666
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[7],8219
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RDATA[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_READY,7723
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_RESP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_SEL,8816
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_WDATA[0],10318
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_WDATA[1],10316
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_WDATA[2],11350
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_WDATA[3],10358
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_WDATA[4],11324
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_WDATA[5],10500
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_WDATA[6],9021
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_WDATA[7],10293
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_HM0_WRITE,10544
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_RMW_AXI,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_RREADY,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[11],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[14],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[16],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[17],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[18],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[19],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[20],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[21],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[22],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[23],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[24],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[25],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[26],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[27],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[28],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[29],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[30],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[31],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[32],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[33],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[34],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[35],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[36],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[37],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[38],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[39],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[40],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[41],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[42],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[43],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[44],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[45],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[46],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[47],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[48],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[49],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[50],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[51],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[52],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[53],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[54],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[55],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[56],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[57],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[58],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[59],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[60],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[61],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[62],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[63],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WDATA_HWDATA01[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WID_HREADY01[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WID_HREADY01[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WID_HREADY01[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WID_HREADY01[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WLAST,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WSTRB[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WSTRB[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WSTRB[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WSTRB[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WSTRB[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WSTRB[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WSTRB[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WSTRB[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:F_WVALID,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:GTX_CLKPF,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C0_BCLK,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C0_SCL_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C0_SCL_USBC_DATA1_MGPIO31B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C0_SDA_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C0_SDA_USBC_DATA0_MGPIO30B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C1_BCLK,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C1_SCL_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C1_SCL_MGPIO1A_H2F_A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C1_SCL_MGPIO1A_H2F_B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C1_SCL_USBA_DATA4_MGPIO1A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C1_SCL_USBA_DATA4_MGPIO1A_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C1_SCL_USBA_DATA4_MGPIO1A_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C1_SDA_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C1_SDA_USBA_DATA3_MGPIO0A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C1_SDA_USBA_DATA3_MGPIO0A_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:I2C1_SDA_USBA_DATA3_MGPIO0A_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDCF,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PADDR[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PADDR[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PADDR[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PADDR[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PADDR[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PADDR[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PADDR[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PADDR[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PADDR[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PENABLE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[11],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[14],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PRDATA[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PREADY,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PSEL,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PSLVERR,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[11],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[14],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWDATA[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDDR_FABRIC_PWRITE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDIF,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDOENF,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MDOF,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO0A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO0B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO0B_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO0B_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO10A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO10B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO11A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO11B_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO12A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO13A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO14A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO15A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO16A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO17B_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO18B_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO19B_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO1A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO1B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO20B_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO21B_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO22B_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO24B_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO25A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO25A_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO25A_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO25B_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO26A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO26A_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO26A_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO26B_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO27A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO27B_F2H_GPIN,-1579
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO28A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO28B_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO29A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO29B_F2H_GPIN,-1424
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO2A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO2B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO30A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO30B_F2H_GPIN,-1461
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO31A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO31A_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO31A_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO31B_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO3A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO3B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO4A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO4B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO5A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO5B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO6A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO6B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO7A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO7B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO8A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO8B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO9A_F2H_GPIN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MGPIO9B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_CTS_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_CTS_USBC_DATA7_MGPIO19B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_DCD_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_DCD_MGPIO22B_H2F_B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_DCD_MGPIO22B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_DSR_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_DSR_MGPIO20B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_DTR_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_DTR_USBC_DATA6_MGPIO18B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_RI_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_RI_MGPIO21B_H2F_B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_RI_MGPIO21B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_RTS_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_RTS_USBC_DATA5_MGPIO17B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_RXD_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_RXD_MGPIO28B_H2F_B,-4224
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_RXD_USBC_STP_MGPIO28B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_SCK_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_SCK_USBC_NXT_MGPIO29B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_TXD_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_TXD_MGPIO27B_H2F_A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART0_TXD_USBC_DIR_MGPIO27B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_CTS_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_CTS_MGPIO13B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_DCD_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_DCD_MGPIO16B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_DCD_MGPIO16B_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_DCD_MGPIO16B_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_DSR_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_DSR_MGPIO14B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_DSR_MGPIO14B_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_DSR_MGPIO14B_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_DTR_MGPIO12B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_DTR_MGPIO12B_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_DTR_MGPIO12B_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_RI_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_RI_MGPIO15B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_RI_MGPIO15B_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_RI_MGPIO15B_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_RTS_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_RTS_MGPIO11B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_RXD_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_RXD_USBC_DATA3_MGPIO26B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_SCK_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_SCK_USBC_DATA4_MGPIO25B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_TXD_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_TXD_MGPIO24B_H2F_B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_TXD_USBC_DATA2_MGPIO24B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_TXD_USBC_DATA2_MGPIO24B_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PADDR[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PADDR[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PADDR[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PADDR[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PADDR[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PADDR[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PADDR[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PADDR[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PADDR[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PADDR[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PADDR[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PADDR[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PENABLE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[11],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[14],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[16],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[17],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[18],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[19],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[20],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[21],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[22],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[23],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[24],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[25],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[26],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[27],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[28],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[29],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[30],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[31],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PRDATA[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PREADY,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PSEL,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PSLVERR,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[10],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[11],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[12],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[13],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[14],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[15],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[16],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWDATA[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PER2_FABRIC_PWRITE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:PRESET_N,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RCGF[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RCGF[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RCGF[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RCGF[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RCGF[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RCGF[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RCGF[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RCGF[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RCGF[8],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RCGF[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RGMII_MDC_RMII_MDC_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RGMII_RXD3_USBB_DATA4_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RGMII_RX_CLK_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RGMII_TXD0_RMII_TXD0_USBB_DIR_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RGMII_TXD1_RMII_TXD1_USBB_STP_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RGMII_TXD2_USBB_DATA5_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RGMII_TXD3_USBB_DATA6_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RGMII_TX_CLK_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RXDF[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RXDF[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RXDF[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RXDF[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RXDF[4],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RXDF[5],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RXDF[6],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RXDF[7],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RX_CLKPF,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RX_DVF,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RX_ERRF,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:RX_EV,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SLEEPHOLDREQ,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SMBALERT_NI0,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SMBALERT_NI1,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SMBSUS_NI0,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SMBSUS_NI1,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_CLK_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SCK_USBA_XCLK_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SCK_USBA_XCLK_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SCK_USBA_XCLK_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SDI_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SDI_MGPIO5A_H2F_B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SDI_USBA_DIR_MGPIO5A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SDO_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SDO_MGPIO6A_H2F_A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SDO_MGPIO6A_H2F_B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SDO_USBA_STP_MGPIO6A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SDO_USBA_STP_MGPIO6A_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SDO_USBA_STP_MGPIO6A_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS0_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS0_MGPIO7A_H2F_A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS0_MGPIO7A_H2F_B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS0_USBA_NXT_MGPIO7A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS0_USBA_NXT_MGPIO7A_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS0_USBA_NXT_MGPIO7A_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS1_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS1_MGPIO8A_H2F_B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS1_USBA_DATA5_MGPIO8A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS1_USBA_DATA5_MGPIO8A_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS1_USBA_DATA5_MGPIO8A_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS2_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS2_USBA_DATA6_MGPIO9A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS3_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS3_USBA_DATA7_MGPIO10A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS4_MGPIO19A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS5_MGPIO20A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS5_MGPIO20A_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS6_MGPIO21A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI0_SS7_MGPIO22A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_CLK_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_CLK_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SCK_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SDI_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SDI_MGPIO11A_H2F_B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SDI_MGPIO11A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SDO_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SDO_MGPIO12A_H2F_A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SDO_MGPIO12A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS0_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS0_MGPIO13A_H2F_A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS0_MGPIO13A_H2F_B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS0_MGPIO13A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS1_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS1_MGPIO14A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS2_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS2_MGPIO15A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS3_F2H_SCP,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS3_MGPIO16A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS4_MGPIO17A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS4_MGPIO17A_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS4_MGPIO17A_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS5_MGPIO18A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS5_MGPIO18A_OE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS5_MGPIO18A_OUT,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS6_MGPIO23A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:SPI1_SS7_MGPIO24A_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:TXDF[0],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:TXDF[1],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:TXDF[2],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:TXDF[3],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:TX_CLKPF,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:TX_ENF,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:USBC_XCLK_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:USBD_DATA0_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:USBD_DATA1_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:USBD_DATA2_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:USBD_DATA3_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:USBD_DATA4_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:USBD_DATA5_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:USBD_DATA6_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:USBD_DATA7_MGPIO23B_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:USBD_DIR_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:USBD_NXT_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:USBD_STP_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:USBD_XCLK_IN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:USER_MSS_GPIO_RESET_N,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:USER_MSS_RESET_N,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_060_IP:XCLK_FAB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_1_reg_en_0_a2_0_a2_0_o2_0:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_1_reg_en_0_a2_0_a2_0_o2_0:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_1_reg_en_0_a2_0_a2_0_o2_0:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:A,1526
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:B,1463
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:Y,1463
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[0]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[0]:CLK,460
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[0]:D,1649
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[0]:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[0]:Q,460
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI8VBP[0]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI8VBP[0]:B,2573
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI8VBP[0]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI8VBP[0]:CC,3186
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI8VBP[0]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI8VBP[0]:P,2573
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI8VBP[0]:S,3186
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI8VBP[0]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[6]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[6]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[6]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[6]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_39:A,2309
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_39:B,2226
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_39:C,2146
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_39:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_39:D,1880
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_39:P,2000
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_39:UB,1880
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:CLK,7931
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:D,11543
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:Q,7931
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:A,-633
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:B,-820
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:CC,715
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:P,-703
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:S,715
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:UB,-820
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_7:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_7:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:CLK,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:D,10672
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:Q,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:SLn,
MAC_MII_TXD_obuf[0]/U0/U_IOPAD:D,
MAC_MII_TXD_obuf[0]/U0/U_IOPAD:E,
MAC_MII_TXD_obuf[0]/U0/U_IOPAD:PAD,
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ADn,
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ALn,
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:CLK,12763
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:D,
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:EN,
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:LAT,
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:Q,12763
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:SD,
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_wmux_0[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_wmux_0[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_wmux_0[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_wmux_0[6]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_wmux_0[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_wmux_0[6]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_wmux_0[6]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_wmux_0[6]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[1]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[7]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[7]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[7]:CLK,1921
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[7]:D,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[7]:EN,2208
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[7]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[7]:Q,1921
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[7]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[7]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[12]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[12]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[12]:CLK,-1437
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[12]:D,-1369
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[12]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[12]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[12]:Q,-1437
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[12]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[12]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DM_RDQS_1_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DM_RDQS_1_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DM_RDQS_1_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DM_RDQS_1_PAD/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:D,4777
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_1:A,8323
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_1:B,8251
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_1:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_1:CC,8776
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_1:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_1:P,8253
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_1:S,8776
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_1:UB,8251
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_2:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_2:B,96623
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_2:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_2:CC,97043
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_2:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_2:P,96623
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_2:S,97043
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_2:UB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[0]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[0]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[0]:CLK,94033
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[0]:D,96262
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[0]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[0]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[0]:Q,94033
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[0]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[9]:A,3722
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[9]:B,3663
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[9]:C,1162
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[9]:D,2407
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[9]:Y,1162
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_EarlyTerm_RNI38GO:A,3591
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_EarlyTerm_RNI38GO:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_EarlyTerm_RNI38GO:C,3428
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_EarlyTerm_RNI38GO:Y,3428
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_1:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_1:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_1:CLK,7917
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_1:D,8719
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_1:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_1:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_1:Q,7917
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_1:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_1:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:CC[10],10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:CC[11],10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:CC[1],11195
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:CC[2],11120
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:CC[3],10802
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:CC[4],10724
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:CC[5],10664
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:CC[6],10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:CC[7],10648
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:CC[8],10577
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:CC[9],10691
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:P[0],10579
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:P[1],10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:P[2],10735
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:P[3],10706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:P[6],10684
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:P[7],11262
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:P[9],11197
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:UB[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:UB[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:UB[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:UB[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:UB[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:UB[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:UB[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:UB[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:UB[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:UB[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_369_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_14:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_14:C,12506
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_14:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_14:IPC,12506
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[6]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[6]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[6]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[6]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[6]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:CLK,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:D,2644
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:EN,2026
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:Q,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:CLK,7838
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:D,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:Q,7838
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un53_apb3_addr_0_a2_0_a2:A,8281
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un53_apb3_addr_0_a2_0_a2:B,8762
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un53_apb3_addr_0_a2_0_a2:Y,8281
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[0]:D,11558
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[0]:EN,-812
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_9:A,93823
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_9:B,93928
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_9:C,97129
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_9:CC,93011
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_9:D,95781
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_9:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_9:S,93011
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_9:UB,95781
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[1]:A,3761
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[1]:B,3446
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[1]:C,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[1]:Y,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[8]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[8]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[8]:CLK,94200
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[8]:D,93953
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[8]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[8]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[8]:Q,94200
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[8]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIMKBF1[7]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIMKBF1[7]:B,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIMKBF1[7]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIMKBF1[7]:CC,2629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIMKBF1[7]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIMKBF1[7]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIMKBF1[7]:S,2629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIMKBF1[7]:UB,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[2]:A,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[2]:B,16666
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[2]:C,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[2]:CC,17044
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[2]:D,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[2]:P,16666
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[2]:S,17044
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[2]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[3]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[3]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[3]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[3]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[7]:D,11474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[7]:EN,7816
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[7]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[2]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[2]:CLK,3636
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[2]:D,2475
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[2]:EN,4697
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[2]:Q,3636
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_16_0_0_0_o2:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_16_0_0_0_o2:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_16_0_0_0_o2:C,7998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_16_0_0_0_o2:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_16_0_0_0_o2:Y,7998
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[10]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[10]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[10]:CLK,3449
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[10]:D,-204
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[10]:EN,516
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[10]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[10]:Q,3449
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[10]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[10]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[0]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[0]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[0]:CLK,94033
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[0]:D,96262
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[0]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[0]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[0]:Q,94033
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[0]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[7]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[7]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[7]:CLK,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[7]:D,4746
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[7]:EN,3270
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[7]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[7]:Q,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[7]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:CLK,6912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:D,10802
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:Q,6912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8[5]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8[5]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:CLK,9231
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:D,10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:Q,9231
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[0]:CLK,4800
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[0]:D,408
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[0]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[0]:Q,4800
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:B,2772
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:CC,3157
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:P,2772
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:S,3157
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[2]:UB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[12]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[12]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[12]:CLK,95469
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[12]:D,95465
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[12]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[12]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[12]:Q,95469
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[12]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[12]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg_en:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg_en:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg_en:D,10206
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg_en:EN,8293
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg_en:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg_en:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[9]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[9]:CLK,9188
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[9]:D,10600
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[9]:EN,12574
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[9]:Q,9188
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[9]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[9]:SLn,
MAC_MII_RXD_ibuf[0]/U0/U_IOINFF:A,
MAC_MII_RXD_ibuf[0]/U0/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:B,11493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:CC,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:S,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un81_apb3_addr_0_a2_0_a2:A,8281
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un81_apb3_addr_0_a2_0_a2:B,8676
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un81_apb3_addr_0_a2_0_a2:Y,8281
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[3]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[3]:CLK,1159
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[3]:D,363
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[3]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[3]:Q,1159
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[5]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[5]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[5]:Y,11637
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CS_N_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CS_N_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CS_N_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[7]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[7]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[7]:CLK,2976
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[7]:D,-148
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[7]:EN,516
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[7]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[7]:Q,2976
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[7]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[7]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_RNIV7PQ[1]:A,94215
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_RNIV7PQ[1]:B,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_RNIV7PQ[1]:C,93920
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_RNIV7PQ[1]:Y,93920
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:CLK,1266
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:Q,1266
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:SLn,
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_8:A,16434
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_8:B,16384
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_8:C,16288
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_8:D,16170
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_8:Y,16170
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[8]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[8]:B,2854
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[8]:C,-1113
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[8]:CC,-1224
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[8]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[8]:P,-1113
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[8]:S,-1224
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[8]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[6]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[6]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[6]:CLK,166
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[6]:D,-1267
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[6]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[6]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[6]:Q,166
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[6]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[6]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:B,2716
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:C,-1251
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:CC,90
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:P,-1251
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:S,-461
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8[4]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:A,11701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:B,11652
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:C,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:D,11434
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:Y,7838
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_5_reg_en_0_a2_1_a2_0_a2:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_5_reg_en_0_a2_1_a2_0_a2:B,7960
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_5_reg_en_0_a2_1_a2_0_a2:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_5_reg_en_0_a2_1_a2_0_a2:Y,7960
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9[6]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[0]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[0]:CLK,94735
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[0]:D,93814
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[0]:EN,93690
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[0]:Q,94735
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:CLK,24
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:D,-461
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:Q,24
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:CLK,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:D,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:Q,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:CLK,1225
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:D,2685
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:Q,1225
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_15:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/re_pulse:A,11747
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/re_pulse:B,10264
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/re_pulse:C,11622
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/re_pulse:D,11503
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/re_pulse:Y,10264
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2[4]:A,3761
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2[4]:B,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2[4]:Y,3628
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]_CC_0:CC[1],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]_CC_0:P[0],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]_CC_0:P[1],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]_CC_0:P[2],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]_CC_0:P[3],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]_CC_0:P[6],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]_CC_0:P[7],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]_CC_0:P[9],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]_CC_0:UB[0],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]_CC_0:UB[10],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]_CC_0:UB[1],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]_CC_0:UB[2],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]_CC_0:UB[3],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]_CC_0:UB[4],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]_CC_0:UB[5],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]_CC_0:UB[6],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]_CC_0:UB[7],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]_CC_0:UB[8],
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_DOUT_3_i_m2_0_0_wmux[8]_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:SLn,
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns_a3[6]:A,11658
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns_a3[6]:B,11568
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns_a3[6]:Y,11568
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0:A,510
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0:B,43144
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0:P,510
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_0:UB,43144
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNO[11]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNO[11]:B,94762
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNO[11]:C,97334
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNO[11]:CC,93907
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNO[11]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNO[11]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNO[11]:S,93907
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNO[11]:UB,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[7]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[7]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[7]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[7]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[7]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[7]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[7]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[7]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[7]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:B,10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:CC,11195
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:P,10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:S,11195
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:CLK,2736
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:D,2807
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:EN,2026
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:Q,2736
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_SS0_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_SS0_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_SS0_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_SS0_PAD/U_IOPAD:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:IPA,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_29:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_29:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_21:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_set_RNO:A,95783
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_set_RNO:B,97445
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_set_RNO:C,97416
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_set_RNO:Y,95783
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_9:A,966
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_9:B,493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_9:C,-964
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_9:D,-806
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_9:Y,-964
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIN31D1[0]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIN31D1[0]:B,2573
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIN31D1[0]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIN31D1[0]:CC,3034
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIN31D1[0]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIN31D1[0]:P,2573
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIN31D1[0]:S,3034
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIN31D1[0]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[1]:D,11496
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[1]:EN,8050
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[1]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[12]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[12]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[12]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[12]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[12]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[12]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[12]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[12]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[12]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[2]:CLK,10288
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[2]:D,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[2]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[2]:Q,10288
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[3]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[3]:B,96621
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[3]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[3]:CC,96717
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[3]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[3]:P,96621
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[3]:S,96717
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[3]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:CLK,1185
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:Q,1185
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[1]:A,2874
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[1]:B,2695
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[1]:CC,3095
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[1]:P,2754
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[1]:S,3095
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[1]:UB,2695
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_3:A,8508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_3:B,8301
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_3:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_3:CC,8684
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_3:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_3:P,8438
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_3:S,8684
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_3:UB,8301
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:A,8201
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:IPA,8201
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:IPB,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[13]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[13]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[13]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[13]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[13]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[13]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[13]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[13]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[13]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_1_byte_1_reg_en_0_a2_2_a2_1_a2:A,10422
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_1_byte_1_reg_en_0_a2_2_a2_1_a2:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_1_byte_1_reg_en_0_a2_2_a2_1_a2:Y,10422
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg_en:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg_en:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg_en:D,10206
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg_en:EN,8852
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg_en:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg_en:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[2]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[2]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[7]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[7]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[7]:Y,3674
Data_FAIL_obuf/U0/U_IOPAD:D,
Data_FAIL_obuf/U0/U_IOPAD:E,
Data_FAIL_obuf/U0/U_IOPAD:PAD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_6[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_6[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_6[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_6[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_6[6]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:CLK,1614
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:Q,1614
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:CLK,2787
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:D,2959
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:EN,3210
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:Q,2787
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m56_i_0_a2_0:A,94269
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m56_i_0_a2_0:B,94225
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m56_i_0_a2_0:C,94175
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m56_i_0_a2_0:Y,94175
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[4]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[4]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_3:A,135
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_3:B,1388
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_3:C,1341
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_3:CC,1157
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_3:D,-395
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_3:P,-232
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_3:S,1157
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_3:UB,-395
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:IPA,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:IPB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_15:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_15:B,96120
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_15:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_15:CC,95411
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_15:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_15:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_15:S,95411
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_15:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[6]:A,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[6]:B,3446
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[6]:C,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[6]:Y,828
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_2_reg_en_0_a2_1_a2_0_a2:A,8050
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_2_reg_en_0_a2_1_a2_0_a2:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_2_reg_en_0_a2_1_a2_0_a2:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_2_reg_en_0_a2_1_a2_0_a2:Y,8050
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_2:A,7245
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_2:B,7129
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_2:Y,7129
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_0:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_0:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_0:C,41975
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_0:D,41861
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_0:Y,41861
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[4]:SLn,
CommsFPGA_top_0/ClkDivider[1]:ADn,
CommsFPGA_top_0/ClkDivider[1]:ALn,-4224
CommsFPGA_top_0/ClkDivider[1]:CLK,97560
CommsFPGA_top_0/ClkDivider[1]:D,97560
CommsFPGA_top_0/ClkDivider[1]:EN,
CommsFPGA_top_0/ClkDivider[1]:LAT,
CommsFPGA_top_0/ClkDivider[1]:Q,97560
CommsFPGA_top_0/ClkDivider[1]:SD,
CommsFPGA_top_0/ClkDivider[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[0]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[0]:CLK,430
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[0]:D,2162
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[0]:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[0]:Q,430
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9[2]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9[2]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:CC[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:CC[1],1819
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:CC[2],1649
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:CC[3],1157
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:CC[4],1075
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:CC[5],1003
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:CC[6],1181
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:CC[7],1096
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:CC[8],1025
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:CC[9],-417
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:CI,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:P[0],-165
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:P[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:P[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:P[1],-399
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:P[2],-184
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:P[3],-232
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:P[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:P[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:P[6],-260
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:P[7],1813
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:P[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:P[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:UB[0],840
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:UB[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:UB[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:UB[1],-417
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:UB[2],-268
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:UB[3],-395
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:UB[4],-357
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:UB[5],-231
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:UB[6],-372
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:UB[7],-144
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:UB[8],-86
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_0_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset_RNI34TD/U0:An,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset_RNI34TD/U0:ENn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset_RNI34TD/U0:YWn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_14:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_14:C,12506
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_14:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_14:IPC,12506
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_2[0]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_9:A,94395
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_9:B,94257
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_9:C,93044
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_9:D,92666
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_9:Y,92666
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:A,2580
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:B,2483
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:C,2423
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:D,1091
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:Y,1091
GPIO_8_M2F_obuf/U0/U_IOENFF:A,
GPIO_8_M2F_obuf/U0/U_IOENFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_4:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_4:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_4:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_4:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:CLK,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:D,10672
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:Q,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:CLK,95348
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:D,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:Q,95348
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:A,7149
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:B,6912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:CC,8480
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:P,7033
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:S,8480
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:UB,6912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:A,7931
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:B,7386
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:CC,6960
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:P,8958
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:S,6960
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_9:UB,7386
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0:A,381
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0:B,1378
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0:C,257
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0:D,71
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0:Y,71
m2s010_som_sb_0/CORERESETP_0/count_ddr[6]:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[6]:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr[6]:CLK,16384
m2s010_som_sb_0/CORERESETP_0/count_ddr[6]:D,16686
m2s010_som_sb_0/CORERESETP_0/count_ddr[6]:EN,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr[6]:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr[6]:Q,16384
m2s010_som_sb_0/CORERESETP_0/count_ddr[6]:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[7]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[7]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[7]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[7]:Y,
MAC_MII_TXD_obuf[1]/U0/U_IOPAD:D,
MAC_MII_TXD_obuf[1]/U0/U_IOPAD:E,
MAC_MII_TXD_obuf[1]/U0/U_IOPAD:PAD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_12[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_12[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_12[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_12[6]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:A,1519
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:B,1258
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:C,2505
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:D,1192
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:Y,1192
m2s010_som_sb_0/CORECONFIGP_0/pwdata[9]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[9]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[9]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[9]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[9]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[9]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[9]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[9]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[9]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[7]:D,11474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[7]:EN,9285
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[7]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:IPA,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[0]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[0]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[0]:D,10177
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[0]:EN,10123
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[0]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_10:A,166
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_10:B,110
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_10:C,24
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_10:D,-86
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_10:Y,-86
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[6]:A,3761
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[6]:B,3446
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[6]:C,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[6]:Y,3408
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_10:A,9188
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_10:B,9154
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_10:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_10:CC,8140
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_10:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_10:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_10:S,8140
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_10:UB,10129
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[3]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[3]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[3]:D,10239
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[3]:EN,10139
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[3]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[2]:D,11569
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[2]:EN,9285
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[2]:D,11569
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[2]:EN,9143
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int:CLK,9352
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int:D,10377
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int:EN,10293
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int:Q,9352
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_int:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[0]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[0]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[0]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[0]:Y,97220
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_6:A,293
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_6:B,1266
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_6:C,-964
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_6:D,-328
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_6:Y,-964
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:A,10602
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:B,10539
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:C,10460
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:D,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:Y,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:CLK,470
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:D,2430
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:Q,470
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[4]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[4]:B,11493
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[4]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[4]:CC,10724
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[4]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[4]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[4]:S,10724
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[4]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:B,3530
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:CC,2761
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:S,2761
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[4]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[11]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[11]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[11]:CLK,36
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[11]:D,-1277
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[11]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[11]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[11]:Q,36
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[11]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[11]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIHJI5[4]:A,8230
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIHJI5[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIHJI5[4]:Y,8230
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[4]:CLK,10380
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[4]:D,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[4]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[4]:Q,10380
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[4]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_8:A,-1185
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_8:B,-1241
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_8:C,-1327
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_8:D,-1437
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_8:Y,-1437
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:B,11197
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:CC,10691
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:P,11197
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:S,10691
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_CLK_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_CLK_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_CLK_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_CLK_PAD/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM[4]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM[4]:CLK,3701
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM[4]:D,2547
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM[4]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM[4]:Q,3701
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_31:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_31:IPENn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI6UU61[3]:A,3431
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI6UU61[3]:B,3381
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI6UU61[3]:C,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI6UU61[3]:D,1792
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI6UU61[3]:Y,962
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg_en_0:A,7953
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg_en_0:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg_en_0:C,6689
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg_en_0:D,7971
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg_en_0:Y,6689
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:CLK,10276
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:Q,10276
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[10]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[10]:CLK,11508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[10]:D,10607
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[10]:EN,11481
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[10]:Q,11508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[10]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:B,2558
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:CC,3232
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:P,2558
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:S,3232
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:UB,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[16]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[16]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[16]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[16]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[16]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[16]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[16]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[16]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[16]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_RNO[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_RNO[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_RNO[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_RNO[1]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:CLK,-651
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:D,2349
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:Q,-651
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNO[11]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNO[11]:B,961
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNO[11]:C,3456
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNO[11]:CC,1025
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNO[11]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNO[11]:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNO[11]:S,961
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNO[11]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_17:EN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_7_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_7_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_7_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_1_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_1_PAD/U_IOINFF:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[6]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[6]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[6]:CLK,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[6]:D,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[6]:EN,3270
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[6]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[6]:Q,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[6]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[6]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[1]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[1]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[1]:CLK,95609
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[1]:D,95853
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[1]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[1]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[1]:Q,95609
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[1]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[1]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un101_apb3_addr_0_a2_3_a2_1:A,8293
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un101_apb3_addr_0_a2_3_a2_1:B,8431
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un101_apb3_addr_0_a2_3_a2_1:Y,8293
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_clk_base:ADn,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_clk_base:ALn,10349
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_clk_base:CLK,10523
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_clk_base:D,12763
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_clk_base:EN,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_clk_base:LAT,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_clk_base:Q,10523
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_clk_base:SD,
m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_clk_base:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[0]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[0]:CLK,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[0]:D,4715
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[0]:EN,3270
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[0]:Q,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[7]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[7]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[7]:CLK,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[7]:D,1080
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[7]:EN,881
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[7]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[7]:Q,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[7]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[10],-964
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[11],1378
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[1],-328
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[2],966
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[3],493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[4],-806
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[5],-767
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[6],715
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[7],511
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[8],390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[9],424
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[0],-793
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[1],-851
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[2],-648
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[3],-666
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[6],-703
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[7],1188
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[9],2166
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[0],-964
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[10],2166
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[1],-853
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[2],-708
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[3],-803
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[4],-759
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[5],-651
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[6],-820
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[7],-751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[8],-623
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[9],-295
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[10],-964
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[11],1378
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[1],-328
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[2],966
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[3],493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[4],-806
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[5],-767
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[6],715
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[7],511
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[8],390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[9],424
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[0],-793
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[1],-851
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[2],-648
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[3],-666
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[6],-703
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[7],1188
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[9],2166
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[0],-964
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[10],2166
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[1],-853
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[2],-708
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[3],-803
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[4],-759
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[5],-651
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[6],-820
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[7],-751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[8],-623
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[9],-295
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388:B,-417
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388:P,-417
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE:A,41991
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE:B,40658
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE:C,41843
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE:D,41763
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE:Y,40658
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[10]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[10]:B,97408
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[10]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[10]:CC,96507
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[10]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[10]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[10]:S,96507
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_cry[10]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[2]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[2]:CLK,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[2]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[2]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[2]:Q,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[2]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2[0]:A,1062
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2[0]:B,3674
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2[0]:C,3526
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2[0]:Y,1062
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:A,7912
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:B,7838
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:Y,7838
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[8]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[8]:B,97423
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[8]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[8]:CC,96507
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[8]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[8]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[8]:S,96507
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[8]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:IPB,
CommsFPGA_top_0/un4_long_reset_cntr_cry_3:A,
CommsFPGA_top_0/un4_long_reset_cntr_cry_3:B,96282
CommsFPGA_top_0/un4_long_reset_cntr_cry_3:C,
CommsFPGA_top_0/un4_long_reset_cntr_cry_3:CC,95584
CommsFPGA_top_0/un4_long_reset_cntr_cry_3:D,
CommsFPGA_top_0/un4_long_reset_cntr_cry_3:P,96762
CommsFPGA_top_0/un4_long_reset_cntr_cry_3:S,95584
CommsFPGA_top_0/un4_long_reset_cntr_cry_3:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2[5]:A,3556
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2[5]:B,3709
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2[5]:C,3360
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2[5]:Y,3360
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:A,1233
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:B,1170
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:C,1091
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:Y,1091
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[1]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[1]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[1]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[1]:Y,97220
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[1]:D,11496
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[1]:EN,10226
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[1]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0_RNO:A,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0_RNO:B,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0_RNO:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_8_FCINST1:CC,-417
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_8_FCINST1:CO,-417
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_8_FCINST1:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_8_FCINST1:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[4]:D,11515
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[4]:EN,7816
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_27:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_27:C,12633
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_27:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_27:IPC,12633
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q_RNO[9]:A,2632
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q_RNO[9]:B,3689
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q_RNO[9]:Y,2632
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[10],8140
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[11],9341
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[1],8776
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[2],9157
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[3],8684
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[4],8476
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[5],8497
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[6],8530
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[7],8326
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[8],8205
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CC[9],8239
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[0],8311
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[1],8253
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[2],8456
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[3],8438
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[6],8401
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[7],9003
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:P[9],10129
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[0],8140
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[10],10129
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[1],8251
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[2],8396
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[3],8301
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[4],8345
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[5],8453
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[6],8284
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[7],8353
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[8],8481
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_0_CC_0:UB[9],8809
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIQ5CRA[6]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIQ5CRA[6]:B,118
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIQ5CRA[6]:C,2881
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIQ5CRA[6]:CC,-77
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIQ5CRA[6]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIQ5CRA[6]:P,118
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIQ5CRA[6]:S,-77
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIQ5CRA[6]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[8]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[7]:D,11474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[7]:EN,6892
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[7]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[6]:D,11457
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[6]:EN,8050
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[6]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[0]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[0]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[0]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[0]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[0]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:CLK,9238
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:D,9022
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:Q,9238
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:SLn,
CommsFPGA_top_0/RESET_DELAY_PROC_un2_long_reset_cntr_5:A,96486
CommsFPGA_top_0/RESET_DELAY_PROC_un2_long_reset_cntr_5:B,96430
CommsFPGA_top_0/RESET_DELAY_PROC_un2_long_reset_cntr_5:C,96344
CommsFPGA_top_0/RESET_DELAY_PROC_un2_long_reset_cntr_5:D,96272
CommsFPGA_top_0/RESET_DELAY_PROC_un2_long_reset_cntr_5:Y,96272
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset_RNI34TD/U0_RGB1:An,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset_RNI34TD/U0_RGB1:ENn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset_RNI34TD/U0_RGB1:YL,1339
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[1]:A,93959
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[1]:B,93934
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[1]:C,91349
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[1]:D,93707
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[1]:Y,91349
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:CLK,1170
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:Q,1170
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0:An,
CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0:ENn,
CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0:YWn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:CLK,11441
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:Q,11441
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:CLK,6930
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:D,10648
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:Q,6930
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[4]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[4]:CLK,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[4]:D,93007
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[4]:EN,93690
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[4]:Q,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[4]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_RNIS8401[0]:A,93970
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_RNIS8401[0]:B,94033
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_RNIS8401[0]:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_RNIS8401[0]:Y,93970
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_7:A,2010
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_7:B,3239
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_7:C,3219
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_7:CC,972
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_7:D,195
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_7:P,1813
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_7:S,972
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_7:UB,195
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:CLK,10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:D,10770
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:Q,10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[6]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[0]:ALn,3362
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[0]:CLK,3636
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[0]:D,2555
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[0]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[0]:Q,3636
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg0:A,3753
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg0:B,3689
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg0:C,3603
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg0:D,3471
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg0:Y,3471
CommsFPGA_top_0/RESET_i_1_i_set:ADn,
CommsFPGA_top_0/RESET_i_1_i_set:ALn,
CommsFPGA_top_0/RESET_i_1_i_set:CLK,-1579
CommsFPGA_top_0/RESET_i_1_i_set:D,
CommsFPGA_top_0/RESET_i_1_i_set:EN,
CommsFPGA_top_0/RESET_i_1_i_set:LAT,
CommsFPGA_top_0/RESET_i_1_i_set:Q,-1579
CommsFPGA_top_0/RESET_i_1_i_set:SD,
CommsFPGA_top_0/RESET_i_1_i_set:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:A,10543
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:B,10453
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:C,10401
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:D,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:Y,7838
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[0]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[0]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[0]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[0]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_d[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_d[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_d[0]:CLK,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_d[0]:D,12755
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_d[0]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_d[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_d[0]:Q,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_d[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_d[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[6]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[6]:CLK,96670
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[6]:D,96685
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[6]:EN,95600
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[6]:Q,96670
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[6]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_10:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_10:IPB,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPA,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPB,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPC,
m2s010_som_sb_0/CORERESETP_0/ddr_settled:ADn,
m2s010_som_sb_0/CORERESETP_0/ddr_settled:ALn,16265
m2s010_som_sb_0/CORERESETP_0/ddr_settled:CLK,
m2s010_som_sb_0/CORERESETP_0/ddr_settled:D,
m2s010_som_sb_0/CORERESETP_0/ddr_settled:EN,16078
m2s010_som_sb_0/CORERESETP_0/ddr_settled:LAT,
m2s010_som_sb_0/CORERESETP_0/ddr_settled:Q,
m2s010_som_sb_0/CORERESETP_0/ddr_settled:SD,
m2s010_som_sb_0/CORERESETP_0/ddr_settled:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[5]:D,11493
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[5]:EN,7908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[5]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[4]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[4]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[4]:CLK,2457
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[4]:D,-258
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[4]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[4]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[4]:Q,2457
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[4]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:D,4777
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[10],12692
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[11],12694
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[12],12719
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[13],12714
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[3],12334
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[4],12375
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[5],12531
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[6],12506
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[7],12745
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[8],12776
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[9],12756
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_BLK[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_BLK[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_BLK[2],10280
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK,6648
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[12],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[13],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[14],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[15],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[16],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[17],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[0],10177
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[1],10193
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[2],10230
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[3],10239
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[4],10231
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[5],10209
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[6],10181
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[7],10166
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[8],6648
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_SRST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WEN[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WEN[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WIDTH[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WIDTH[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WIDTH[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WMODE,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[10],4670
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[11],4682
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[12],4728
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[13],4786
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[3],4394
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[4],4354
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[5],4566
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[6],4546
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[7],4736
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[8],4760
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[9],4755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_BLK[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_BLK[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_BLK[2],2276
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[0],4510
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[12],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[13],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[14],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[15],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[16],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[17],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[1],4519
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[2],4534
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[3],4524
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[4],4548
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[5],4560
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[6],4540
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[7],4546
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[8],4566
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_SRST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WEN[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WEN[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WIDTH[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WIDTH[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WIDTH[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WMODE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_9_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_9_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:A,440
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:B,368
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:CC,893
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:P,370
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:S,893
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_1:UB,368
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[5]:D,11493
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[5]:EN,8050
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:CLK,8017
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:D,11418
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:Q,8017
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_RNO:A,3705
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_RNO:B,3640
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_RNO:C,2368
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_RNO:Y,2368
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_34:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_34:IPB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out_RNI8DIP:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out_RNI8DIP:B,-1424
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out_RNI8DIP:C,-1321
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out_RNI8DIP:Y,-1424
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[3]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[3]:CLK,8301
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[3]:D,8928
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[3]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[3]:Q,8301
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[3]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_12[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_12[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_12[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_12[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_12[6]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[7]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[7]:CLK,1471
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[7]:D,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[7]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[7]:Q,1471
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[7]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_0_BI_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_0_BI_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:A,-613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:B,-708
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:CC,966
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:P,-648
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:S,966
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:UB,-708
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNIJO5P[8]:A,94114
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNIJO5P[8]:B,94177
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNIJO5P[8]:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNIJO5P[8]:Y,94114
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_32:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_32:IPENn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[10]:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[10]:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr[10]:CLK,16566
m2s010_som_sb_0/CORERESETP_0/count_ddr[10]:D,16523
m2s010_som_sb_0/CORERESETP_0/count_ddr[10]:EN,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr[10]:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr[10]:Q,16566
m2s010_som_sb_0/CORERESETP_0/count_ddr[10]:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr[10]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg_en:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg_en:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg_en:D,10206
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg_en:EN,7893
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg_en:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg_en:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[2]:A,3722
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[2]:B,1080
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[2]:C,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[2]:D,3378
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[2]:Y,1080
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_13:EN,
CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0:An,
CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0:ENn,
CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0:YWn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:IPA,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[9]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[9]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[9]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[9]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[9]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[9]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[9]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[9]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[9]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt_RNIMCDD:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt_RNIMCDD:B,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt_RNIMCDD:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[4]:A,3761
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[4]:B,3446
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[4]:C,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[4]:Y,3408
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MMUART_1_RXD_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MMUART_1_RXD_PAD/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[0]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[0]:CLK,8389
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[0]:D,11250
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[0]:EN,12574
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[0]:Q,8389
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[0]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIB6NEA[4]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIB6NEA[4]:B,3461
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIB6NEA[4]:C,3456
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIB6NEA[4]:CC,1182
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIB6NEA[4]:D,2522
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIB6NEA[4]:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIB6NEA[4]:S,1182
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIB6NEA[4]:UB,2522
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[11]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[11]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[11]:CLK,1192
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[11]:D,961
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[11]:EN,3505
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[11]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[11]:Q,1192
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[11]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[11]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_4:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_4:B,96120
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_4:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_4:CC,96647
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_4:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_4:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_4:S,96120
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_4:UB,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_12:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_12:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_12:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_12:IPA,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_12:IPC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clock_adjust:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clock_adjust:ALn,3574
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clock_adjust:CLK,4697
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clock_adjust:D,3709
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clock_adjust:EN,4619
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clock_adjust:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clock_adjust:Q,4697
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clock_adjust:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clock_adjust:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:CLK,7924
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:Q,7924
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST_un1_write_reg_en:A,11770
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST_un1_write_reg_en:B,8779
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST_un1_write_reg_en:C,9334
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST_un1_write_reg_en:D,9022
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST_un1_write_reg_en:Y,8779
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:IPB,
MANCH_OUT_N_obuf/U0/U_IOOUTFF:A,
MANCH_OUT_N_obuf/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[3]:D,11538
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[3]:EN,7816
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[3]:SLn,
ID_RES_0/U0_1/U0/U_IOINFF:A,
ID_RES_0/U0_1/U0/U_IOINFF:Y,
MAC_MII_TXD_obuf[0]/U0/U_IOENFF:A,
MAC_MII_TXD_obuf[0]/U0/U_IOENFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_RNO[0]:A,97608
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_RNO[0]:Y,97608
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[12]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[12]:B,3545
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[12]:C,-461
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[12]:CC,-1369
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[12]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[12]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[12]:S,-1369
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[12]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_1:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_1:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_1:C,41827
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_1:D,41713
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_1:Y,41713
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_23:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_23:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_23:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_23:IPC,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:IPB,
GPIO_22_M2F_obuf/U0/U_IOENFF:A,
GPIO_22_M2F_obuf/U0/U_IOENFF:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[14]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[14]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[14]:CLK,94125
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[14]:D,95447
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[14]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[14]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[14]:Q,94125
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[14]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[14]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_control_reg_3[5]:A,10500
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_control_reg_3[5]:B,11641
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_control_reg_3[5]:Y,10500
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIOKRI1[8]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIOKRI1[8]:B,3249
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIOKRI1[8]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIOKRI1[8]:CC,2743
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIOKRI1[8]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIOKRI1[8]:P,3249
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIOKRI1[8]:S,2743
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIOKRI1[8]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0:An,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0:ENn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0:YWn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:B,11197
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:CC,10691
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:P,11197
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:S,10691
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_21:B,4560
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_21:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_21:IPB,4560
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_21:IPC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[1]:CLK,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[1]:D,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[1]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[1]:Q,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_25:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_25:IPCLKn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[4]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[4]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[4]:CLK,1249
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[4]:D,1182
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[4]:EN,3505
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[4]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[4]:Q,1249
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[4]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[8]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[8]:CLK,93932
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[8]:D,97326
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[8]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[8]:Q,93932
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[8]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[8]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[8]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[8]:Y,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:CLK,7821
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:Q,7821
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[5]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[5]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[5]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[5]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[5]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[1]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[1]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[1]:D,10193
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[1]:EN,10171
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[1]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[1]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_3_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_3_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_3_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_3_PAD/U_IOPAD:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[6]:A,3359
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[6]:B,3185
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[6]:CC,2620
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[6]:P,3237
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[6]:S,2620
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[6]:UB,3185
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[2]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[2]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[2]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[2]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[2]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[6]:D,11457
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[6]:EN,8050
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_6:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_6:C,98249
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_6:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_6:IPC,98249
m2s010_som_sb_0/m2s010_som_sb_MSS_0/I2C_1_SDA_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/I2C_1_SDA_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/I2C_1_SDA_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/I2C_1_SDA_PAD/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[11]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[11]:ALn,94836
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[11]:CLK,95073
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[11]:D,98670
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[11]:EN,97010
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[11]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[11]:Q,95073
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[11]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[4]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[4]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[4]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[4]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[4]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:D,12740
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:SLn,
m2s010_som_sb_0/CAM_SPI_1_CLK/U0_0/U0/U_IOOUTFF:A,
m2s010_som_sb_0/CAM_SPI_1_CLK/U0_0/U0/U_IOOUTFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:IPA,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_3:A,1614
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_3:B,1518
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_3:C,1479
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_3:D,1346
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_3:Y,1346
DEBOUNCE_OUT_2_obuf/U0/U_IOOUTFF:A,
DEBOUNCE_OUT_2_obuf/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:A,9211
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:B,9155
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:C,9069
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:D,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:Y,7838
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:CLK,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:D,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:Q,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s:CLK,95691
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s:Q,95691
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/start_tx_FIFO_s:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:CLK,11277
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:D,10663
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:Q,11277
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:CLK,9155
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:Q,9155
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:SLn,
MAC_MII_RX_ER_ibuf/U0/U_IOPAD:PAD,
MAC_MII_RX_ER_ibuf/U0/U_IOPAD:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_3_reg_en_0_a2_4_a2_5_a2_2:A,10357
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_3_reg_en_0_a2_4_a2_5_a2_2:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_3_reg_en_0_a2_4_a2_5_a2_2:C,10226
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_3_reg_en_0_a2_4_a2_5_a2_2:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_3_reg_en_0_a2_4_a2_5_a2_2:Y,10226
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[6]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPC,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[7]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[7]:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[7]:D,97552
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[7]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[7]:Q,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[7]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[7]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_2016_i:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_2016_i:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_2016_i:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_2016_i:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_2016_i:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:CLK,926
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:D,3580
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:Q,926
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[4]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[4]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[4]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_wmux_0[4]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[3]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[3]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[3]:Y,11637
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_5_reg_en_0_a2_1_a2_0_o2:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_5_reg_en_0_a2_1_a2_0_o2:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_5_reg_en_0_a2_1_a2_0_o2:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_5_reg_en_0_a2_1_a2_0_o2:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:A,9211
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:B,9155
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:C,9069
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:D,7838
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:Y,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:A,-613
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:B,-708
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:CC,966
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:P,-648
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:S,966
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:UB,-708
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[0]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:A,10418
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:B,10328
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:C,10276
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:D,8811
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:Y,8811
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_1_reg_en_0_a2_0_a2_0_a2_0:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_1_reg_en_0_a2_0_a2_0_a2_0:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_1_reg_en_0_a2_0_a2_0_a2_0:C,6892
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_1_reg_en_0_a2_0_a2_0_a2_0:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_1_reg_en_0_a2_0_a2_0_a2_0:Y,6892
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/REN_d1_RNIS6SK:A,95769
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/REN_d1_RNIS6SK:B,97391
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/REN_d1_RNIS6SK:C,97362
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/REN_d1_RNIS6SK:Y,95769
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:A,11701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:B,11645
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:C,11559
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:D,8811
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:Y,8811
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[2]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[10]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[10]:ALn,94836
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[10]:CLK,95073
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[10]:D,98670
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[10]:EN,97010
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[10]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[10]:Q,95073
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[10]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:CLK,7021
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:D,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:Q,7021
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[4]:D,11515
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[4]:EN,9285
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[4]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUIC4J[4]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUIC4J[4]:B,94762
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUIC4J[4]:C,97334
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUIC4J[4]:CC,95069
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUIC4J[4]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUIC4J[4]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUIC4J[4]:S,94762
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIUIC4J[4]:UB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[10]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[10]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[10]:CLK,95255
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[10]:D,95367
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[10]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[10]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[10]:Q,95255
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[10]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[10]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[3]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[3]:CLK,3666
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[3]:D,2411
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[3]:EN,4697
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[3]:Q,3666
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[3]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/N_874_i:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/N_874_i:B,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/N_874_i:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[5]:D,11493
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[5]:EN,7960
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:CLK,10643
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:D,11701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:Q,10643
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:CLK,1342
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:Q,1342
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[17]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[17]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[17]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[17]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[17]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[17]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[17]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[17]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[17]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:CC[0],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:CC[10],95509
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:CC[11],95453
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:CC[1],97118
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:CC[2],97043
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:CC[3],96725
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:CC[4],96647
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:CC[5],96587
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:CC[6],96685
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:CC[7],95995
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:CC[8],95930
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:CC[9],95605
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:CI,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:CO,95447
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:P[0],96460
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:P[10],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:P[11],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:P[1],96408
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:P[2],96623
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:P[3],96594
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:P[4],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:P[5],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:P[6],95447
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:P[7],96666
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:P[8],95603
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:P[9],95571
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:UB[0],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:UB[10],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:UB[11],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:UB[1],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:UB[2],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:UB[3],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:UB[4],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:UB[5],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:UB[6],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:UB[7],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:UB[8],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_8:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_8:C,12375
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_8:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_8:IPC,12375
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[6]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[6]:B,97572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[6]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[6]:Y,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[7]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[7]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[7]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[7]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[7]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[9]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[9]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[9]:Y,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:B,2489
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:C,3596
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:Y,2489
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_21[3]:A,8891
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_21[3]:B,7896
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_21[3]:C,9093
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_21[3]:D,8842
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_21[3]:Y,7896
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[7]:A,3745
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[7]:B,1080
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[7]:C,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[7]:D,3378
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[7]:Y,1080
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_d[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_d[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_d[0]:CLK,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_d[0]:D,12755
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_d[0]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_d[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_d[0]:Q,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_d[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_d[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable:CLK,2456
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable:D,2414
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable:Q,2456
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1:An,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1:ENn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1:YL,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_11_i_m2[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_11_i_m2[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_11_i_m2[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_11_i_m2[3]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[8]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[8]:CLK,92973
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[8]:D,96492
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[8]:EN,95600
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[8]:Q,92973
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[8]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[8]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[6]:A,97616
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[6]:B,97560
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[6]:C,93833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[6]:D,93692
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[6]:Y,93692
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[7]:A,97616
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[7]:B,97513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[7]:C,92635
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[7]:D,93864
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[7]:Y,92635
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[5]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[5]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[5]:CLK,2348
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[5]:D,4792
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[5]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[5]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[5]:Q,2348
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[5]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[5]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_RNO[1]:A,3722
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_RNO[1]:B,3674
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_RNO[1]:C,2475
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_RNO[1]:D,3409
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_RNO[1]:Y,2475
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:CLK,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:D,10607
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:Q,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[4]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[4]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[4]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[4]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[4]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[4]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[2]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[2]:CLK,96356
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[2]:D,97119
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[2]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[2]:Q,96356
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[2]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:IPA,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_17[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_17[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_17[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_17[0]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwe_0_a2:A,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwe_0_a2:B,2260
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwe_0_a2:Y,2110
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:B,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:CC,10706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:S,10706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[9]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:CLK,7149
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:D,8928
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:Q,7149
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_0_sqmuxa_i_0_0_x2:A,247
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_0_sqmuxa_i_0_0_x2:B,173
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_0_sqmuxa_i_0_0_x2:Y,173
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_FIFO_rd_en_i_o2:A,96332
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_FIFO_rd_en_i_o2:B,96234
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_FIFO_rd_en_i_o2:C,96144
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_FIFO_rd_en_i_o2:D,95581
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_FIFO_rd_en_i_o2:Y,95581
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_5:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_5:B,624
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_5:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_5:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_5:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_5:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_5:UB,624
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_16:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_16:C,98660
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_16:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_16:IPC,98660
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[5]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[5]:CLK,11508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[5]:D,10672
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[5]:EN,11481
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[5]:Q,11508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[5]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[10]:A,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[10]:B,17424
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[10]:C,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[10]:CC,16523
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[10]:D,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[10]:P,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[10]:S,16523
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[10]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_TX_STATE_7_i_a2_0_a2_0_a2:A,96452
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_TX_STATE_7_i_a2_0_a2_0_a2:B,96220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_TX_STATE_7_i_a2_0_a2_0_a2:C,96298
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_TX_STATE_7_i_a2_0_a2_0_a2:D,96188
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_TX_STATE_7_i_a2_0_a2_0_a2:Y,96188
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[6]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[6]:CLK,10755
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[6]:D,10770
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[6]:EN,11481
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[6]:Q,10755
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[6]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[2]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[2]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[2]:D,10230
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[2]:EN,10123
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[2]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[2]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_4[0]:A,93970
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_4[0]:B,97560
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_4[0]:Y,93970
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:CC[0],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:CC[1],95582
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:CC[2],95507
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:CC[3],95189
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:CC[4],95111
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:CC[5],95051
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:CC[6],94058
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:CC[7],93951
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:CI,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:P[0],95051
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:P[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:P[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:P[1],93951
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:P[2],94166
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:P[3],94135
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:P[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:P[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:P[6],94529
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:P[7],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:P[8],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:P[9],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:UB[0],94929
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:UB[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:UB[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:UB[1],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:UB[2],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:UB[3],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:UB[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:UB[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:UB[6],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:UB[7],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:UB[8],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[3]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[3]:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[3]:D,97552
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[3]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[3]:Q,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[3]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:A,7149
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:B,6912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:CC,8480
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:P,7033
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:S,8480
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:UB,6912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_9:A,8480
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_9:B,8342
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_9:C,7129
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_9:D,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_9:Y,6751
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[5]:D,11493
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[5]:EN,7908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[5]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[1]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[1]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[1]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[1]:Y,97220
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_temp:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_temp:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_temp:CLK,3640
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_temp:D,1028
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_temp:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_temp:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_temp:Q,3640
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_temp:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_temp:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:CLK,95203
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:D,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:Q,95203
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[7]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[7]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[7]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[7]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[7]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[7]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[2]:D,11569
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[2]:EN,6892
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[1]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_13[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_13[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_13[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_13[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_13[1]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[8]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[8]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[8]:Y,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI8LDT1[7]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI8LDT1[7]:B,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI8LDT1[7]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI8LDT1[7]:CC,2626
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI8LDT1[7]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI8LDT1[7]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI8LDT1[7]:S,2626
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI8LDT1[7]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/N_876_i:A,96961
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/N_876_i:B,97196
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/N_876_i:C,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/N_876_i:Y,96833
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[5]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[5]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[5]:Y,3674
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:ADn,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:ALn,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:D,18679
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:EN,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:LAT,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:Q,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:SD,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_26[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_26[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_26[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_26[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_26[3]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:CLK,8944
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:D,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:Q,8944
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:B,10735
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:CC,11120
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:P,10735
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:S,11120
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:UB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_4[0]:A,93970
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_4[0]:B,97560
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_4[0]:Y,93970
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ADn,
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ALn,
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:CLK,12763
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:D,
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:EN,
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:LAT,
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:Q,12763
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:SD,
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[3]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[3]:CLK,3761
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[3]:D,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[3]:EN,3270
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[3]:Q,3761
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_33:B,4566
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_33:C,4786
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_33:IPB,4566
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_33:IPC,4786
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_1:CC[0],95607
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_1:CC[1],95515
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_1:CC[2],95447
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_1:CC[3],95553
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_1:CI,95447
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_1:P[0],96732
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_1:P[10],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_1:P[11],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_1:P[1],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_1:P[2],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_1:P[3],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_1:P[4],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_1:P[5],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_1:P[6],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_1:P[7],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_1:P[8],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_1:P[9],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_1:UB[0],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_1:UB[10],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_1:UB[11],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_1:UB[1],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_1:UB[2],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_1:UB[3],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_1:UB[4],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_1:UB[5],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_1:UB[6],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_1:UB[7],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_1:UB[8],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386_CC_1:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:CLK,-751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:D,2430
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:Q,-751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[7]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[14]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[14]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[14]:CLK,3689
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[14]:D,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[14]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[14]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[14]:Q,3689
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[14]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[14]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_16:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_16:C,12745
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_16:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_16:IPC,12745
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_3[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_3[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_3[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_3[1]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:CLK,10276
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:Q,10276
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en:CLK,7046
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en:D,10206
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en:EN,8664
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en:Q,7046
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[5]:A,3738
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[5]:B,1080
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[5]:C,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[5]:D,3378
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[5]:Y,1080
MAC_MII_TXD_obuf[2]/U0/U_IOPAD:D,
MAC_MII_TXD_obuf[2]/U0/U_IOPAD:E,
MAC_MII_TXD_obuf[2]/U0/U_IOPAD:PAD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[4]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[4]:B,97572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[4]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[4]:Y,97220
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_3[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_3[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_3[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_3[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_3[0]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[0]:D,11558
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[0]:EN,7908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[3]:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[10]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[10]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[10]:CLK,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[10]:D,4792
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[10]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[10]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[10]:Q,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[10]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[10]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_1_byte_2_reg_en_0_a2_0_a2_1_a2:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_1_byte_2_reg_en_0_a2_0_a2_1_a2:B,10332
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_1_byte_2_reg_en_0_a2_0_a2_1_a2:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_1_byte_2_reg_en_0_a2_0_a2_1_a2:Y,10332
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[3]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[3]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[3]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[3]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[3]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:CLK,3314
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:D,2697
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:EN,2026
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:Q,3314
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:CLK,-781
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:D,3232
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:Q,-781
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[4]:A,11693
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[4]:B,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[4]:Y,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2:A,10644
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2:B,10279
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2:C,8204
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2:D,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2:Y,6751
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:IPA,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[6]_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:A,1599
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:B,1519
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:Y,1519
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[1]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[1]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[1]:CLK,95609
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[1]:D,95995
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[1]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[1]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[1]:Q,95609
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[1]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[1]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_4[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_4[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_4[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_4[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_4[4]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/re_pulse:A,11747
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/re_pulse:B,10264
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/re_pulse:C,11622
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/re_pulse:D,11503
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/re_pulse:Y,10264
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_7:A,7059
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_7:B,6932
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_7:C,6960
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_7:D,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_7:Y,6751
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_31:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_31:IPENn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[7]:D,11474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[7]:EN,10234
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[7]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7_0[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7_0[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7_0[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7_0[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_7_0[0]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:CLK,11441
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:Q,11441
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:CLK,7114
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:D,10260
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:Q,7114
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[2]:D,11569
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[2]:EN,7960
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_3[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_3[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_3[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_3[4]:Y,
CommsFPGA_CCC_0/GL0_INST/U0_RGB1:An,
CommsFPGA_CCC_0/GL0_INST/U0_RGB1:ENn,
CommsFPGA_CCC_0/GL0_INST/U0_RGB1:YL,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[0]:D,11558
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[0]:EN,9143
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_5_reg_en_0_a2_4_a2_0_a2_0:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_5_reg_en_0_a2_4_a2_0_a2_0:B,10564
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_5_reg_en_0_a2_4_a2_0_a2_0:Y,10564
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_24:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_24:C,12756
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_24:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_24:IPC,12756
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:CLK,-596
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:D,2839
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:Q,-596
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[6]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[6]:CLK,95427
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[6]:D,93951
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[6]:EN,96937
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[6]:Q,95427
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[6]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask:CLK,1152
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask:D,2208
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask:EN,2295
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask:Q,1152
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_mask:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:CLK,7021
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:D,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:Q,7021
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_31:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_31:C,4728
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_31:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_31:IPC,4728
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381:B,10643
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381:CC,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381:P,10643
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[5]:D,11493
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[5]:EN,7816
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[5]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[10]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[10]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[10]:CLK,1136
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[10]:D,936
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[10]:EN,3505
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[10]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[10]:Q,1136
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[10]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[8]:A,97608
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[8]:B,97552
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[8]:Y,97552
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:A,7149
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:B,6912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:CC,8480
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:P,7033
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:S,8480
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_3:UB,6912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[0]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[0]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[0]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[0]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/Q_i_m2[0]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_6[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_6[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_6[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_6[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_6[1]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_i_x2[8]:A,3676
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_i_x2[8]:B,2576
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_i_x2[8]:C,3603
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_i_x2[8]:D,3471
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_i_x2[8]:Y,2576
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_TX_Enable[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_TX_Enable[1]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_TX_Enable[1]:CLK,3328
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_TX_Enable[1]:D,3694
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_TX_Enable[1]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_TX_Enable[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_TX_Enable[1]:Q,3328
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_TX_Enable[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_TX_Enable[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/irx_center_sample:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/irx_center_sample:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/irx_center_sample:CLK,3626
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/irx_center_sample:D,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/irx_center_sample:EN,4697
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/irx_center_sample:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/irx_center_sample:Q,3626
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/irx_center_sample:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/irx_center_sample:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIAJB2[2]:A,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIAJB2[2]:B,996
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIAJB2[2]:Y,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[5]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[5]:B,1964
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[5]:C,3163
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[5]:CC,1610
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[5]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[5]:P,1964
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[5]:S,1610
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[5]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:B,2558
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:CC,3232
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:P,2558
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:S,3232
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[3]:D,11644
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[3]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_1[1]:A,96435
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_1[1]:B,95005
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_1[1]:C,93959
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_1[1]:Y,93959
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:CC[10],10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:CC[11],10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:CC[1],11195
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:CC[2],11120
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:CC[3],10802
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:CC[4],10724
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:CC[5],10664
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:CC[6],10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:CC[7],10648
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:CC[8],10577
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:CC[9],10691
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:P[0],10579
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:P[1],10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:P[2],10735
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:P[3],10706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:P[6],10684
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:P[7],11262
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:P[9],11197
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:UB[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:UB[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:UB[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:UB[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:UB[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:UB[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:UB[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:UB[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:UB[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:UB[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_375_CC_0:UB[9],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:CC[0],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:CC[10],95509
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:CC[11],95453
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:CC[1],97118
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:CC[2],97043
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:CC[3],96725
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:CC[4],96647
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:CC[5],96587
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:CC[6],96685
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:CC[7],95995
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:CC[8],95930
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:CC[9],95605
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:CI,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:CO,95447
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:P[0],96460
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:P[10],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:P[11],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:P[1],96408
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:P[2],96623
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:P[3],96594
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:P[4],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:P[5],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:P[6],95447
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:P[7],96666
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:P[8],95603
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:P[9],95571
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:UB[0],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:UB[10],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:UB[11],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:UB[1],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:UB[2],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:UB[3],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:UB[4],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:UB[5],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:UB[6],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:UB[7],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:UB[8],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_20:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_20:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_20:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_20:IPC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0[1]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_33:B,4566
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_33:C,4786
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_33:IPB,4566
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_33:IPC,4786
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIICFK2[3]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIICFK2[3]:B,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIICFK2[3]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIICFK2[3]:CC,2563
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIICFK2[3]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIICFK2[3]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIICFK2[3]:S,2563
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIICFK2[3]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:CLK,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:D,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:Q,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_13_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_13_PAD/U_IOINFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_4_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_4_PAD/U_IOINFF:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[8]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[8]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[8]:CLK,94177
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[8]:D,95930
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[8]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[8]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[8]:Q,94177
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[8]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[8]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[0]:D,11558
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[0]:EN,8050
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[5]:D,10500
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[5]:EN,7998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg[5]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg_en:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg_en:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg_en:D,10206
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg_en:EN,8905
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg_en:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg_en:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_d[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_d[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_d[2]:CLK,11576
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_d[2]:D,12755
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_d[2]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_d[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_d[2]:Q,11576
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_d[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_d[2]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[6]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[6]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[6]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[6]:Y,97220
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_24:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_24:IPCLKn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_8:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_8:C,12375
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_8:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_8:IPC,12375
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_i_a2_3[2]:A,1446
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_i_a2_3[2]:B,1450
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_i_a2_3[2]:C,1277
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_i_a2_3[2]:D,1194
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_i_a2_3[2]:Y,1194
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_8:A,93786
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_8:B,93928
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_8:C,97129
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_8:CC,92897
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_8:D,95453
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_8:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_8:S,92897
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_8:UB,95453
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[2]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[2]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[2]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[2]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[2]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:CLK,1225
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:D,2685
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:Q,1225
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:IPA,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[4]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[4]:CLK,1135
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[4]:D,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[4]:EN,2058
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[4]:Q,1135
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[5]:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[12]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[12]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[12]:CLK,95469
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[12]:D,95607
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[12]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[12]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[12]:Q,95469
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[12]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[12]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un9_start_tx_fifo_s:A,95691
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un9_start_tx_fifo_s:B,95593
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un9_start_tx_fifo_s:Y,95593
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[0]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[0]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[0]:Y,3674
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr_RNO[0]:A,11510
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr_RNO[0]:B,11629
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Read_Ptr_RNO[0]:Y,11510
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_0:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_0:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_0:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_0:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIR3ST[2]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIR3ST[2]:B,2758
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIR3ST[2]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIR3ST[2]:CC,2812
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIR3ST[2]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIR3ST[2]:P,2758
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIR3ST[2]:S,2812
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIR3ST[2]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[4]:D,11515
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[4]:EN,9051
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_2:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_31:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_31:IPENn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/m181_0_a2:A,10345
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/m181_0_a2:B,11633
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/m181_0_a2:Y,10345
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[5]_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_16:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_16:C,12745
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_16:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_16:IPC,12745
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNILKDU[8]:A,94114
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNILKDU[8]:B,94177
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNILKDU[8]:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNILKDU[8]:Y,94114
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_RNIRBFL[1]:A,94062
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_RNIRBFL[1]:B,94125
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_RNIRBFL[1]:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_RNIRBFL[1]:Y,94062
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:D,12740
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[11]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un57_apb3_addr_0_a2_1_a2:A,8281
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un57_apb3_addr_0_a2_1_a2:B,8762
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un57_apb3_addr_0_a2_1_a2:Y,8281
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:CLK,6861
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:D,10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:Q,6861
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_TMATCH_0_OUT_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_TMATCH_0_OUT_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_TMATCH_0_OUT_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[0]:CLK,10503
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[0]:D,11558
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[0]:EN,11564
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[0]:Q,10503
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_0_a2_0[5]:A,2462
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_0_a2_0[5]:B,2320
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_0_a2_0[5]:C,1239
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_0_a2_0[5]:D,-258
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_0_a2_0[5]:Y,-258
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[3]:D,11538
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[3]:EN,7908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[1]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[1]:CLK,95139
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[1]:D,93830
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[1]:EN,93690
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[1]:Q,95139
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_11:EN,10280
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_11:IPENn,10280
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[11]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[11]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[11]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[11]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[11]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[11]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[11]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[11]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[11]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[6]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[6]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[6]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[6]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[6]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[2]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:CLK,7924
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:Q,7924
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:CLK,7021
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:D,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:Q,7021
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_4[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_4[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_4[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_4[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_4[1]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[4]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[4]:CLK,8345
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[4]:D,9022
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[4]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[4]:Q,8345
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[4]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[7]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[7]:CLK,97192
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[7]:D,96578
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[7]:EN,95600
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[7]:Q,97192
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[7]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[7]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[1]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[1]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[1]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[1]:Y,97220
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNICGS66[0]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNICGS66[0]:B,93790
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNICGS66[0]:C,96401
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNICGS66[0]:CC,95600
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNICGS66[0]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNICGS66[0]:P,93790
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNICGS66[0]:S,94762
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNICGS66[0]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI2UMN3[7]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI2UMN3[7]:B,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI2UMN3[7]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI2UMN3[7]:CC,2333
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI2UMN3[7]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI2UMN3[7]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI2UMN3[7]:S,2333
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI2UMN3[7]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_1_reg_en_0_a2_0_a2_0_o2:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_1_reg_en_0_a2_0_a2_0_o2:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_1_reg_en_0_a2_0_a2_0_o2:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_1_reg_en_0_a2_0_a2_0_o2:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_1_reg_en_0_a2_0_a2_0_o2:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[6]:D,11457
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[6]:EN,7960
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[6]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[8]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[8]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[8]:CLK,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[8]:D,1080
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[8]:EN,881
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[8]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[8]:Q,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[8]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[8]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[2]:CLK,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[2]:D,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[2]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[2]:Q,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:CLK,1453
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:D,2614
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:Q,1453
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_0_a2_2[5]:A,2632
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_0_a2_2[5]:B,218
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_0_a2_2[5]:C,2563
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_0_a2_2[5]:D,2426
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_i_0_0_a2_2[5]:Y,218
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[2]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[2]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[2]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[2]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[2]:Y,
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q1:ADn,
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q1:ALn,10349
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q1:CLK,12763
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q1:D,
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q1:EN,
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q1:LAT,
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q1:Q,12763
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q1:SD,
m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q1:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNI1PNL[15]:A,94154
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNI1PNL[15]:B,94217
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNI1PNL[15]:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNI1PNL[15]:Y,94154
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2[6]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[0]:D,11558
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[0]:EN,7908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:B,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:CC,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:S,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[8]:UB,
MAC_MII_CRS_ibuf/U0/U_IOPAD:PAD,
MAC_MII_CRS_ibuf/U0/U_IOPAD:Y,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[2]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[2]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[2]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[2]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[2]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[2]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[2]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[2]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[2]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[1]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[1]:B,95234
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[1]:C,96602
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[1]:CC,96795
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[1]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[1]:P,95234
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[1]:S,95983
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[1]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[5]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[5]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[5]:CLK,3449
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[5]:D,2162
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[5]:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[5]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[5]:Q,3449
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[5]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5[7]:Y,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[14]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[14]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[14]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[14]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[14]:Y,
GPIO_5_M2F_obuf/U0/U_IOPAD:D,
GPIO_5_M2F_obuf/U0/U_IOPAD:E,
GPIO_5_M2F_obuf/U0/U_IOPAD:PAD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[4]_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:CLK,9155
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:Q,9155
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:CLK,2758
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:D,2641
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:EN,3210
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:Q,2758
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNI2LL21[14]:A,94062
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNI2LL21[14]:B,94125
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNI2LL21[14]:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNI2LL21[14]:Y,94062
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_9:B,4534
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_9:C,4354
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_9:IPB,4534
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_9:IPC,4354
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[6]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[6]:CLK,8284
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[6]:D,10260
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[6]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[6]:Q,8284
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[6]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[6]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_31_sqmuxa_1_i_a2_1:A,7066
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_31_sqmuxa_1_i_a2_1:B,7027
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_31_sqmuxa_1_i_a2_1:Y,7027
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_20:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_1_byte_6_reg_en_0_a2_1_a2_1_a2_0:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_1_byte_6_reg_en_0_a2_1_a2_1_a2_0:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_1_byte_6_reg_en_0_a2_1_a2_1_a2_0:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_1_byte_6_reg_en_0_a2_1_a2_1_a2_0:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[0]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[0]:B,97572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[0]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[0]:Y,97220
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[2]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[2]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[2]:Y,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:CLK,1233
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:Q,1233
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[10]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[10]:CLK,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[10]:D,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[10]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[10]:Q,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[10]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:B,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:CC,11203
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:P,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:S,11203
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[1]:ALn,3574
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[1]:CLK,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[1]:D,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[1]:EN,4619
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[1]:Q,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[1]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_RNO[2]:A,3792
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_RNO[2]:B,3694
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_RNO[2]:C,1194
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_RNO[2]:D,3406
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_RNO[2]:Y,1194
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg_en:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg_en:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg_en:D,10206
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg_en:EN,8191
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg_en:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg_en:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[2]:A,3784
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[2]:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[2]:C,2170
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[2]:D,3442
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_ns_0[2]:Y,2170
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[0]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[0]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[0]:CLK,95559
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[0]:D,96587
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[0]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[0]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[0]:Q,95559
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[0]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt:CLK,2550
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt:D,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt:EN,1337
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt:Q,2550
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_complt:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/REN_d1:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/REN_d1:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/REN_d1:CLK,11581
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/REN_d1:D,10162
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/REN_d1:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/REN_d1:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/REN_d1:Q,11581
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/REN_d1:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/REN_d1:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[6]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[6]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[6]:CLK,2881
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[6]:D,-77
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[6]:EN,516
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[6]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[6]:Q,2881
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[6]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[6]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[2]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[2]:CLK,436
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[2]:D,2170
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[2]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[2]:Q,436
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_21:B,4560
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_21:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_21:IPB,4560
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_21:IPC,
I_394/U0:An,
I_394/U0:ENn,
I_394/U0:YWn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[2]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[2]:CLK,2370
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[2]:D,4792
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[2]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[2]:Q,2370
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[2]:SLn,
m2s010_som_sb_0/GPIO_1/U0_0/U0/U_IOENFF:A,
m2s010_som_sb_0/GPIO_1/U0_0/U0/U_IOENFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[1]:ALn,8390
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[1]:CLK,8101
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[1]:D,11591
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[1]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[1]:Q,8101
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_5:A,9025
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_5:B,8204
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_5:C,8795
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_5:Y,8204
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_8:A,715
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_8:B,511
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_8:C,390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_8:D,424
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_8:Y,390
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIJG686[2]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIJG686[2]:B,93968
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIJG686[2]:C,96586
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIJG686[2]:CC,95198
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIJG686[2]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIJG686[2]:P,93968
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIJG686[2]:S,94755
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIJG686[2]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:CLK,71
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:D,1177
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:Q,71
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:SLn,
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ADn,
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ALn,
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:CLK,11614
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:D,12763
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:EN,
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:LAT,
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:Q,11614
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:SD,
m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9:A,2238
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9:B,3453
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9:C,3441
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9:CC,-417
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9:D,2010
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9:S,-417
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:CLK,6956
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:D,10724
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:Q,6956
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[5]:D,11493
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[5]:EN,10315
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[5]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO[0]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:CLK,2350
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:D,2558
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:Q,2350
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[11]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7[7]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:CLK,588
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:D,2792
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:Q,588
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_24:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_24:C,98671
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_24:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_24:IPC,98671
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2[0]:A,3761
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2[0]:B,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2[0]:Y,3628
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_28:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[2]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[2]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[2]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4_RNO[2]:Y,97220
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_RNIT9401[1]:A,94062
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_RNIT9401[1]:B,94125
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_RNIT9401[1]:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_RNIT9401[1]:Y,94062
CommsFPGA_CCC_0/GL1_INST/U0:An,
CommsFPGA_CCC_0/GL1_INST/U0:ENn,
CommsFPGA_CCC_0/GL1_INST/U0:YWn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_12_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_12_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_12_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[1]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[1]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[1]:Y,3674
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CLK_PAD/U_IOP:YIN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K:B,2302
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K:C,2317
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K:CC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K:P,2570
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIC97K:Y,2302
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:B,10735
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:CC,11120
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:P,10735
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:S,11120
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_byte_clk_en_inv_2_0_0_1:A,96356
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_byte_clk_en_inv_2_0_0_1:B,95821
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_byte_clk_en_inv_2_0_0_1:C,96200
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_byte_clk_en_inv_2_0_0_1:D,96128
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_byte_clk_en_inv_2_0_0_1:Y,95821
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[10]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[10]:CLK,93623
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[10]:D,96507
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[10]:EN,95600
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[10]:Q,93623
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[10]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[10]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[3]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[3]:CLK,94366
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[3]:D,94796
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[3]:EN,96937
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[3]:Q,94366
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2[1]:A,3556
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2[1]:B,3709
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2[1]:C,3360
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2[1]:Y,3360
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[6]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_10:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_10:B,97423
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_10:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_10:CC,95509
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_10:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_10:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_10:S,95509
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_10:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:CLK,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:D,10706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:Q,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[9]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s[7]:B,3530
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s[7]:C,3379
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s[7]:CC,2550
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s[7]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s[7]:S,2550
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_s[7]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[4]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[4]:B,95983
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[4]:C,97327
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[4]:CC,96224
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[4]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[4]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[4]:S,95983
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[4]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI7SP47[4]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI7SP47[4]:B,3461
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI7SP47[4]:C,3456
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI7SP47[4]:CC,1182
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI7SP47[4]:D,2522
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI7SP47[4]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI7SP47[4]:S,1182
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI7SP47[4]:UB,2522
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst_RNO:A,3776
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst_RNO:B,3678
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst_RNO:C,3574
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_end_rst_RNO:Y,3574
m2s010_som_sb_0/CORERESETP_0/count_ddr[9]:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[9]:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr[9]:CLK,16476
m2s010_som_sb_0/CORERESETP_0/count_ddr[9]:D,16622
m2s010_som_sb_0/CORERESETP_0/count_ddr[9]:EN,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr[9]:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr[9]:Q,16476
m2s010_som_sb_0/CORERESETP_0/count_ddr[9]:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr[9]:SLn,
DRVR_EN_obuf/U0/U_IOOUTFF:A,
DRVR_EN_obuf/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:CC[0],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:CC[1],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:CC[2],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:CC[3],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:CC[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:CC[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:CC[6],94201
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:CI,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:P[0],94394
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:P[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:P[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:P[1],94337
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:P[2],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:P[3],94546
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:P[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:P[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:P[6],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:P[7],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:P[8],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:P[9],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:UB[0],94201
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:UB[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:UB[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:UB[1],94313
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:UB[2],94468
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:UB[3],94386
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:UB[4],94433
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:UB[5],94541
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:UB[6],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:UB[7],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:UB[8],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI8D2S[0]_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_22:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[0]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[0]:CLK,96558
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[0]:D,97616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[0]:EN,95600
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[0]:Q,96558
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[0]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_12:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[4]:A,95145
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[4]:B,93826
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[4]:C,95073
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[4]:D,94900
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[4]:Y,93826
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[5]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[5]:CLK,97423
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[5]:D,96587
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[5]:EN,95600
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[5]:Q,97423
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[5]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:B,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:CC,10732
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:S,10732
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_5:A,93789
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_5:B,93928
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_5:C,97129
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_5:CC,92947
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_5:D,95457
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_5:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_5:S,92947
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_5:UB,95457
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[0]:ALn,1339
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[0]:CLK,1694
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[0]:D,1062
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[0]:EN,3375
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[0]:Q,1694
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[0]:SLn,
m2s010_som_sb_0/CAM_SPI_1_SS0/U0_0/U0/U_IOOUTFF:A,
m2s010_som_sb_0/CAM_SPI_1_SS0/U0_0/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[9]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[9]:CLK,97423
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[9]:D,96621
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[9]:EN,95600
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[9]:Q,97423
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[9]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[9]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[6]:ALn,94836
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[6]:CLK,96438
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[6]:D,93692
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[6]:EN,97010
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[6]:Q,96438
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_wmux_0:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_wmux_0:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_wmux_0:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_wmux_0:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_wmux_0:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_wmux_0:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_wmux_0:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_wmux_0:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[1]:D,11496
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[1]:EN,9051
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[1]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:CLK,-86
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:D,-461
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:Q,-86
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[3]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_16:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO[2]:A,3715
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO[2]:B,1269
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO[2]:C,3651
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO[2]:Y,1269
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:A,10418
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:B,10328
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:C,10276
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:D,8811
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:Y,8811
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_13:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_13:B,97423
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_13:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_13:CC,95373
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_13:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_13:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_13:S,95373
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_13:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[2]:D,11569
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[2]:EN,10234
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync_RNIOGPQ[2]:A,3641
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync_RNIOGPQ[2]:B,3474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync_RNIOGPQ[2]:C,3507
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/up_EOP_sync_RNIOGPQ[2]:Y,3474
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[3]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[3]:B,11493
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[3]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[3]:CC,10784
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[3]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[3]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[3]:S,10784
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry[3]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_6:A,293
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_6:B,1278
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_6:C,-964
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_6:D,-328
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_6:Y,-964
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_19:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[7]:CLK,9388
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[7]:D,11474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[7]:EN,11564
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[7]:Q,9388
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[7]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_collision_detect:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_collision_detect:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_collision_detect:CLK,-1849
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_collision_detect:D,1135
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_collision_detect:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_collision_detect:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_collision_detect:Q,-1849
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_collision_detect:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_collision_detect:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_4:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_4:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_4:C,42055
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_4:D,41941
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_4:Y,41941
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un77_apb3_addr_0_a2_0_a2:A,8281
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un77_apb3_addr_0_a2_0_a2:B,9941
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un77_apb3_addr_0_a2_0_a2:C,9025
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un77_apb3_addr_0_a2_0_a2:Y,8281
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_4[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_4[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_4[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_4[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_4[6]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un89_apb3_addr_0_a2:A,8281
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un89_apb3_addr_0_a2:B,8783
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un89_apb3_addr_0_a2:Y,8281
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:CC[0],93907
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:CI,93907
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:P[0],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:P[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:P[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:P[1],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:P[2],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:P[3],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:P[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:P[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:P[6],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:P[7],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:P[8],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:P[9],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:UB[0],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:UB[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:UB[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:UB[1],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:UB[2],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:UB[3],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:UB[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:UB[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:UB[6],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:UB[7],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:UB[8],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_RNIAIGV2[7]_CC_1:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:CLK,2758
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:D,2641
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:EN,3210
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:Q,2758
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_30:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_30:C,12719
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_30:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_30:IPC,12719
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:B,10684
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:CC,10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:P,10684
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:S,10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[6]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_25:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_25:IPCLKn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[8]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[8]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[8]:CLK,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[8]:D,92897
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[8]:EN,93690
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[8]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[8]:Q,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[8]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[8]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[11]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[11]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[11]:CLK,95373
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[11]:D,95453
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[11]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[11]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[11]:Q,95373
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[11]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[11]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_13:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_13:B,97423
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_13:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_13:CC,95515
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_13:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_13:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_13:S,95515
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_13:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:B,2743
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:CC,2839
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:P,2743
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:S,2839
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:UB,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:CLK0,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:CLK0_PAD,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:CLK1,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:CLK1_PAD,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:CLK2,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:CLK2_PAD,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:CLK3,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:CLK3_PAD,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL0,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GPD0_ARST_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GPD1_ARST_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GPD2_ARST_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GPD3_ARST_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:LOCK,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_ARST_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_HOLD_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_SEL,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_ARST_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_HOLD_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_SEL,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_ARST_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_HOLD_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_SEL,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_ARST_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_HOLD_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_SEL,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PADDR[2],
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PADDR[3],
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PADDR[4],
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PADDR[5],
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PADDR[6],
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PADDR[7],
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PCLK,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PENABLE,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PLL_ARST_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PLL_BYPASS_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PLL_POWERDOWN_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PRESET_N,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PSEL,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PWDATA[0],
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PWDATA[1],
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PWDATA[2],
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PWDATA[3],
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PWDATA[4],
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PWDATA[5],
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PWDATA[6],
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PWDATA[7],
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:PWRITE,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:RCOSC_1MHZ,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:RCOSC_25_50MHZ,
CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:XTLOSC,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_7:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_7:B,96666
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_7:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_7:CC,95853
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_7:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_7:P,96666
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_7:S,95853
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_7:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a3_0_a2_0_4[3]:A,1328
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a3_0_a2_0_4[3]:B,44130
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a3_0_a2_0_4[3]:C,1209
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a3_0_a2_0_4[3]:D,1161
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_a3_0_a2_0_4[3]:Y,1161
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[10]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[10]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[10]:CLK,93301
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[10]:D,95174
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[10]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[10]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[10]:Q,93301
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[10]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[10]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8_RNO[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8_RNO[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8_RNO[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8_RNO[5]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:Q,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[10]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[10]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[10]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[10]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[10]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[10]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[10]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[10]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[10]:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable:ALn,10349
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable:CLK,
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable:D,11649
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable:EN,11390
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable:Q,
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:CC[0],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:CC[10],95230
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:CC[11],95174
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:CC[1],96870
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:CC[2],96795
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:CC[3],96378
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:CC[4],96296
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:CC[5],96224
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:CC[6],95446
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:CC[7],95322
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:CC[8],95251
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:CC[9],95326
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:CI,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:CO,95314
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:P[0],96254
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:P[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:P[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:P[1],96193
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:P[2],95234
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:P[3],95196
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:P[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:P[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:P[6],95174
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:P[7],95383
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:P[8],95478
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:P[9],95452
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:UB[0],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:UB[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:UB[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:UB[1],96163
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:UB[2],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:UB[3],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:UB[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:UB[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:UB[6],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:UB[7],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:UB[8],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[9]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[9]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[9]:Y,3674
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_9_FCINST1:CC,-135
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_9_FCINST1:CO,-135
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_9_FCINST1:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_9_FCINST1:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[2]:D,11569
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[2]:EN,10422
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[2]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[6]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[6]:B,2058
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[6]:C,3264
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[6]:CC,1503
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[6]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[6]:P,2058
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[6]:S,1503
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[6]:UB,
m2s010_som_sb_0/CAM_SPI_1_SS0/U0_0/U0/U_IOENFF:A,
m2s010_som_sb_0/CAM_SPI_1_SS0/U0_0/U0/U_IOENFF:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIDK18C[7]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIDK18C[7]:B,213
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIDK18C[7]:C,2976
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIDK18C[7]:CC,-148
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIDK18C[7]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIDK18C[7]:P,213
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIDK18C[7]:S,-148
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIDK18C[7]:UB,
I_397/U0_RGB1:An,
I_397/U0_RGB1:ENn,
I_397/U0_RGB1:YL,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[4]:CLK,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[4]:D,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[4]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[4]:Q,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[4]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[5]:A,94135
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[5]:B,93861
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[5]:C,97529
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[5]:D,97205
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[5]:Y,93861
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_3_reg_en_0_a2_0_a2_0_a2:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_3_reg_en_0_a2_0_a2_0_a2:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_3_reg_en_0_a2_0_a2_0_a2:C,7908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_3_reg_en_0_a2_0_a2_0_a2:Y,7908
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[5]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[5]:CLK,93979
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[5]:D,94017
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[5]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[5]:Q,93979
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:CLK,8944
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:Q,8944
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[7]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[7]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[7]:D,10166
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[7]:EN,10171
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[7]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[7]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6[2]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6[2]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:CLK,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:D,2570
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:EN,2026
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:Q,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:B,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:CC,10672
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:S,10672
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:IPB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNINGLJ[8]:A,94267
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNINGLJ[8]:B,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNINGLJ[8]:C,93972
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNINGLJ[8]:Y,93972
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[2]:D,11569
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[2]:EN,10315
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:CLK,152
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:D,2701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:Q,152
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:CLK,3689
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:Q,3689
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m2_0_a3:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m2_0_a3:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m2_0_a3:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:CLK,1271
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:Q,1271
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:CLK,6847
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:D,11195
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:Q,6847
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[8]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[4]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[4]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[4]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[4]:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_14:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_14:B,96120
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_14:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_14:CC,95305
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_14:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_14:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_14:S,95305
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_14:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:B,3530
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:CC,2701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:S,2701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO_0[2]:A,1411
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO_0[2]:B,1321
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO_0[2]:C,1269
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO_0[2]:Y,1269
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un2_re_p_i_i_a2:A,10329
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un2_re_p_i_i_a2:B,11633
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un2_re_p_i_i_a2:Y,10329
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr:A,16332
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr:B,16386
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr:C,16170
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr:D,16078
m2s010_som_sb_0/CORERESETP_0/un14_count_ddr:Y,16078
RCVR_EN_obuf/U0/U_IOPAD:D,
RCVR_EN_obuf/U0/U_IOPAD:E,
RCVR_EN_obuf/U0/U_IOPAD:PAD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[0]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[0]:CLK,93986
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[0]:D,94755
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[0]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[0]:Q,93986
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[0]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_6_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_6_PAD/U_IOINFF:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[1]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[1]:CLK,95344
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[1]:D,94914
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[1]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[1]:Q,95344
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:CLK,2787
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:D,2959
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:EN,3210
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:Q,2787
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_18:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_2:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_2:B,96623
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_2:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_2:CC,97043
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_2:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_2:P,96623
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_2:S,97043
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_2:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[2]:CLK,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[2]:D,-1864
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[2]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[2]:Q,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[2]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[3]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[3]:CLK,96128
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[3]:D,93978
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[3]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[3]:Q,96128
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:CLK,50
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:Q,50
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_35:EN,2276
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_35:IPENn,2276
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:CLK,1451
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:Q,1451
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[5]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[5]:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[5]:D,97552
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[5]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[5]:Q,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[5]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:CLK,10421
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:D,10345
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:Q,10421
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/underflow_r:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[6]:A,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[6]:B,16615
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[6]:C,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[6]:CC,16686
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[6]:D,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[6]:P,16615
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[6]:S,16686
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[6]:UB,
CommsFPGA_top_0/ID_RES_DECODE_PROC_un4_id_res:A,
CommsFPGA_top_0/ID_RES_DECODE_PROC_un4_id_res:B,
CommsFPGA_top_0/ID_RES_DECODE_PROC_un4_id_res:C,
CommsFPGA_top_0/ID_RES_DECODE_PROC_un4_id_res:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[5]:D,11493
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[5]:EN,7960
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:A,1241
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:B,3689
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:Y,1241
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:A,7821
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:B,7708
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:CC,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:S,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:UB,8958
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr:A,95338
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr:B,95255
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr:C,93920
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr:D,93828
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr:Y,93828
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[5]:D,11493
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[5]:EN,11564
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[5]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_pipe_d1_NE_3:A,1619
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_pipe_d1_NE_3:B,1563
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_pipe_d1_NE_3:C,1477
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_pipe_d1_NE_3:D,1363
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_pipe_d1_NE_3:Y,1363
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[7]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[7]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[7]:Y,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:B,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:CC,10732
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:S,10732
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:UB,
ID_RES_0/U0_3/U0/U_IOINFF:A,
ID_RES_0/U0_3/U0/U_IOINFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_1_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_1_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_1_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[7]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[7]:CLK,94379
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[7]:D,96081
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[7]:EN,95769
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[7]:Q,94379
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[7]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[7]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[7]_CC_0:UB[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNID89P[1]:A,7723
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNID89P[1]:B,9719
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNID89P[1]:Y,7723
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[4]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[4]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[4]:Y,3674
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[3]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[3]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[3]:CLK,95463
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[3]:D,96725
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[3]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[3]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[3]:Q,95463
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[3]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[3]:SLn,
m2s010_som_sb_0/OTH_SPI_1_SS0/U0_0/U0/U_IOOUTFF:A,
m2s010_som_sb_0/OTH_SPI_1_SS0/U0_0/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[5]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[5]:CLK,94306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[5]:D,94024
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[5]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[5]:Q,94306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:A,9086
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:B,9030
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:C,8944
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:D,8811
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:Y,8811
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:CLK,120
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:D,-461
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:Q,120
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[2]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPC,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_2_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_2_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_2_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[6]:D,11457
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[6]:EN,9051
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:CLK,7708
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:D,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:Q,7708
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]_CC_0:UB[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[6]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[0]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[0]:CLK,3709
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[0]:D,2217
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[0]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[0]:Q,3709
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[8]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[8]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[8]:CLK,3219
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[8]:D,2251
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[8]:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[8]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[8]:Q,3219
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[8]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_27:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_27:C,4670
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_27:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_27:IPC,4670
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:B,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:CC,10607
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:S,10607
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s[10]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_TMATCH_0_IN_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQS_TMATCH_0_IN_PAD/U_IOINFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_13[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_13[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_13[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_13[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_13[1]:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_15:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_15:B,96262
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_15:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_15:CC,95553
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_15:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_15:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_15:S,95553
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_15:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_22:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_22:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_22:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_22:IPC,
GPIO_21_M2F_obuf/U0/U_IOOUTFF:A,
GPIO_21_M2F_obuf/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:IPB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_11:A,95609
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_11:B,95559
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_11:C,95463
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_11:D,95338
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_11:Y,95338
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[7]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[7]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[7]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[7]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[7]:Y,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[6]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[6]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[6]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[6]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[6]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[6]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[6]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[6]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_2:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_2:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_2:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_2:IPC,
I_391/U0:An,
I_391/U0:ENn,
I_391/U0:YWn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[1]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[1]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[1]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[1]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_20:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_20:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_20:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_20:IPC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess_d1:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess_d1:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess_d1:CLK,1217
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess_d1:D,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess_d1:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess_d1:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess_d1:Q,1217
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess_d1:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_InProcess_d1:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[0]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[0]:CLK,8140
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[0]:D,7837
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[0]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[0]:Q,8140
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[0]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[5]:D,11493
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[5]:EN,10332
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg[5]:SLn,
CommsFPGA_top_0/ClkDivider_RNO[1]:A,97608
CommsFPGA_top_0/ClkDivider_RNO[1]:B,97560
CommsFPGA_top_0/ClkDivider_RNO[1]:Y,97560
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[7]:A,95346
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[7]:B,95262
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[7]:C,91505
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[7]:D,91336
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[7]:Y,91336
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_11:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_11:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwe_0_a2:A,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwe_0_a2:B,2260
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwe_0_a2:Y,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[0]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[0]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[0]:D,10177
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[0]:EN,10139
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[0]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[0]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0_RGB1:An,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0_RGB1:ENn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0_RGB1:YL,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:CLK,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:Q,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:B,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:CC,2267
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:S,2267
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[3]:D,11538
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[3]:EN,9143
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:CLK,3249
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:D,2415
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:EN,3210
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:Q,3249
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_0:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_0:IPCLKn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/re_pulse_d1:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/re_pulse_d1:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/re_pulse_d1:CLK,8355
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/re_pulse_d1:D,10264
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/re_pulse_d1:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/re_pulse_d1:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/re_pulse_d1:Q,8355
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/re_pulse_d1:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/re_pulse_d1:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_10:A,95519
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_10:B,95469
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_10:C,95373
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_10:D,95255
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_10:Y,95255
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m2_2:A,94168
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m2_2:B,94124
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m2_2:C,94151
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m2_2:D,93970
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m2_2:Y,93970
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_25_BI_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_25_BI_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_25_BI_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_25_BI_PAD/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_24:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_24:IPCLKn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[2]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[2]:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[2]:D,97552
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[2]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[2]:Q,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[2]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[2]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[3]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[3]:CLK,1311
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[3]:D,2162
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[3]:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[3]:Q,1311
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[3]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:IPB,
m2s010_som_sb_0/BIBUF_0/U0/U_IOINFF:A,
m2s010_som_sb_0/BIBUF_0/U0/U_IOINFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[4]_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[2]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[2]:CLK,1211
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[2]:D,1320
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[2]:EN,3505
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[2]:Q,1211
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:CLK,1346
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:Q,1346
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[6]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[15]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[15]:ALn,1339
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[15]:CLK,1325
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[15]:D,920
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[15]:EN,3375
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[15]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[15]:Q,1325
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[15]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[15]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_26:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[13]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[13]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[13]:CLK,4800
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[13]:D,4792
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[13]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[13]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[13]:Q,4800
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[13]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[13]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_25:B,11252
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_25:C,12718
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_25:IPB,11252
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_25:IPC,12718
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPA,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPB,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[8]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[8]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[8]:CLK,-20
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[8]:D,-1224
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[8]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[8]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[8]:Q,-20
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[8]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[8]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[3]:D,11538
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[3]:EN,9143
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_10:A,166
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_10:B,110
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_10:C,24
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_10:D,-86
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_10:Y,-86
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNICDA2L[10]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNICDA2L[10]:B,961
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNICDA2L[10]:C,3456
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNICDA2L[10]:CC,936
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNICDA2L[10]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNICDA2L[10]:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNICDA2L[10]:S,936
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNICDA2L[10]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/N_1631_i_i:A,11643
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/N_1631_i_i:B,10180
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/N_1631_i_i:C,11485
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/N_1631_i_i:Y,10180
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr[0]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr[0]:CLK,1186
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr[0]:D,3628
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr[0]:EN,
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr[0]:Q,1186
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr[0]:SD,
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:CLK,95220
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:D,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:Q,95220
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:SLn,
m2s010_som_sb_0/OTH_SPI_1_SS0/U0_0/U0/U_IOENFF:A,
m2s010_som_sb_0/OTH_SPI_1_SS0/U0_0/U0/U_IOENFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI3DOS1[9]:A,3572
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI3DOS1[9]:B,2343
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI3DOS1[9]:C,2256
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI3DOS1[9]:D,516
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNI3DOS1[9]:Y,516
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:CLK,-853
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:D,1248
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:Q,-853
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_RNO[0]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_RNO[0]:Y,11693
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[0]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un9_tx_byte_cntr_0_a2_0_a2_0_5:A,93159
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un9_tx_byte_cntr_0_a2_0_a2_0_5:B,93109
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un9_tx_byte_cntr_0_a2_0_a2_0_5:C,93013
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un9_tx_byte_cntr_0_a2_0_a2_0_5:D,92895
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un9_tx_byte_cntr_0_a2_0_a2_0_5:Y,92895
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_HighByte_en_RNIG0JS:A,2208
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_HighByte_en_RNIG0JS:B,3490
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_HighByte_en_RNIG0JS:Y,2208
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_RNIQAFL[0]:A,93970
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_RNIQAFL[0]:B,94033
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_RNIQAFL[0]:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_RNIQAFL[0]:Y,93970
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[5]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[5]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[5]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[5]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[5]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[2]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[2]:CLK,1148
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[2]:D,2162
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[2]:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[2]:Q,1148
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:A,7779
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:B,6930
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:CC,7059
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:P,7698
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:S,7059
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:UB,6930
CommsFPGA_top_0/ClkDivider[0]:ADn,
CommsFPGA_top_0/ClkDivider[0]:ALn,-4224
CommsFPGA_top_0/ClkDivider[0]:CLK,97466
CommsFPGA_top_0/ClkDivider[0]:D,97608
CommsFPGA_top_0/ClkDivider[0]:EN,
CommsFPGA_top_0/ClkDivider[0]:LAT,
CommsFPGA_top_0/ClkDivider[0]:Q,97466
CommsFPGA_top_0/ClkDivider[0]:SD,
CommsFPGA_top_0/ClkDivider[0]:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[1]:A,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[1]:B,16452
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[1]:C,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[1]:CC,17119
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[1]:D,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[1]:P,16452
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[1]:S,17119
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[1]:UB,
CommsFPGA_top_0/un4_long_reset_cntr_cry_2:A,
CommsFPGA_top_0/un4_long_reset_cntr_cry_2:B,96282
CommsFPGA_top_0/un4_long_reset_cntr_cry_2:C,
CommsFPGA_top_0/un4_long_reset_cntr_cry_2:CC,95902
CommsFPGA_top_0/un4_long_reset_cntr_cry_2:D,
CommsFPGA_top_0/un4_long_reset_cntr_cry_2:P,96791
CommsFPGA_top_0/un4_long_reset_cntr_cry_2:S,95902
CommsFPGA_top_0/un4_long_reset_cntr_cry_2:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[1]:D,11496
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[1]:EN,6892
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[1]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[0]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[0]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[0]:CLK,95559
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[0]:D,96587
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[0]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[0]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[0]:Q,95559
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[0]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0[0]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_16_BI_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_16_BI_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:CLK,-651
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:D,1233
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:Q,-651
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[5]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[10]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[10]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[10]:Y,3674
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_9[0]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIS6AC6[3]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIS6AC6[3]:B,3461
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIS6AC6[3]:C,3456
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIS6AC6[3]:CC,1242
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIS6AC6[3]:D,2401
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIS6AC6[3]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIS6AC6[3]:S,1242
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIS6AC6[3]:UB,2401
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[4]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[4]:CLK,92871
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[4]:D,96639
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[4]:EN,95600
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[4]:Q,92871
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[4]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg_en:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg_en:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg_en:D,10206
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg_en:EN,8281
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg_en:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg_en:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_11:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_11:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:IPB,
m2s010_som_sb_0/GPIO_6/U0_0/U0/U_IOPAD:D,
m2s010_som_sb_0/GPIO_6/U0_0/U0/U_IOPAD:E,
m2s010_som_sb_0/GPIO_6/U0_0/U0/U_IOPAD:PAD,
m2s010_som_sb_0/GPIO_6/U0_0/U0/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[10]:A,3784
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[10]:B,3609
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[10]:C,2294
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[10]:D,2251
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[10]:Y,2251
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out:CLK,-1284
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out:D,95074
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out:Q,-1284
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_7:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_7:IPENn,
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr_RNO[1]:A,3684
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr_RNO[1]:B,3612
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr_RNO[1]:C,3542
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr_RNO[1]:Y,3542
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[1]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[1]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[1]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[1]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[1]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[1]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[1]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[1]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line:CLK,2426
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line:D,4777
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line:EN,2368
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line:Q,2426
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_5:A,9416
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_5:B,8453
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_5:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_5:CC,8497
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_5:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_5:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_5:S,8497
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_5:UB,8453
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:CLK,9069
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:Q,9069
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o2[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o2[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o2[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o2[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o2[6]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_3[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_3[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_3[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_3[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_3[7]:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_1:CC[0],95607
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_1:CC[1],95515
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_1:CC[2],95447
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_1:CC[3],95553
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_1:CI,95447
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_1:P[0],96732
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_1:P[10],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_1:P[11],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_1:P[1],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_1:P[2],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_1:P[3],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_1:P[4],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_1:P[5],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_1:P[6],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_1:P[7],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_1:P[8],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_1:P[9],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_1:UB[0],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_1:UB[10],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_1:UB[11],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_1:UB[1],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_1:UB[2],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_1:UB[3],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_1:UB[4],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_1:UB[5],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_1:UB[6],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_1:UB[7],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_1:UB[8],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_385_CC_1:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[3]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[3]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[3]:Y,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:CLK,926
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:D,3596
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:Q,926
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[5]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[5]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[5]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[5]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[5]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[1]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[1]:CLK,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[1]:D,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[1]:EN,3270
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[1]:Q,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:B,11493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:CC,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:S,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[5]:A,3265
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[5]:B,3019
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[5]:CC,2728
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[5]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[5]:P,3136
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[5]:S,2728
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[5]:UB,3019
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_6[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_6[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_6[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_6[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_6[7]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_26:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_26:C,12692
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_26:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_26:IPC,12692
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:A,8208
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:IPA,8208
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:A,8017
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:B,7058
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:CC,6932
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:S,6932
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_8:UB,7058
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_9:A,94062
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_9:B,93972
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_9:C,93920
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_9:D,93828
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_9:Y,93828
m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1:An,
m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1:ENn,
m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1:YL,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_0[1]:A,93959
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_0[1]:B,95196
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_0[1]:C,94004
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_0[1]:Y,93959
m2s010_som_sb_0/SPI_1_DI_MX/U0:A,
m2s010_som_sb_0/SPI_1_DI_MX/U0:B,
m2s010_som_sb_0/SPI_1_DI_MX/U0:C,
m2s010_som_sb_0/SPI_1_DI_MX/U0:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:B,11493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:CC,10577
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:S,10577
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[8]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIDFI5[0]:A,8235
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIDFI5[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIDFI5[0]:Y,8235
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_5:B,4519
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_5:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_5:IPB,4519
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_5:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[14]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[14]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[14]:CLK,-1241
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[14]:D,-1331
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[14]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[14]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[14]:Q,-1241
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[14]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[14]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:B,3530
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:CC,2614
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:S,2614
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/un2_rx_fifo_wr_en_0_a2:A,3556
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/un2_rx_fifo_wr_en_0_a2:B,2217
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/un2_rx_fifo_wr_en_0_a2:C,3360
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/un2_rx_fifo_wr_en_0_a2:Y,2217
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_19:EN,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_q1:ADn,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_q1:ALn,11631
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_q1:CLK,12763
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_q1:D,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_q1:EN,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_q1:LAT,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_q1:Q,12763
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_q1:SD,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_q1:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:A,9086
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:B,9030
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:C,8944
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:D,8811
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:Y,8811
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_11:EN,10286
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_11:IPENn,10286
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[3]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[3]:CLK,1450
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[3]:D,3572
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[3]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[3]:Q,1450
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE[3]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_45:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_45:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_45:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_45:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_45:D,1481
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_45:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_45:UB,1481
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2:A,10644
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2:B,10231
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2:C,8204
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2:D,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2:Y,6751
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[5]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[5]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[5]:CLK,674
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[5]:D,1096
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[5]:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[5]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[5]:Q,674
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[5]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_22:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un37_apb3_addr_0_a2_0_a2_0:A,8199
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un37_apb3_addr_0_a2_0_a2_0:B,7998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un37_apb3_addr_0_a2_0_a2_0:C,7027
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un37_apb3_addr_0_a2_0_a2_0:D,7759
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un37_apb3_addr_0_a2_0_a2_0:Y,7027
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[7]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[7]:B,2871
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[7]:C,-1113
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[7]:CC,-1338
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[7]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[7]:P,-1113
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[7]:S,-1338
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[7]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:A,3738
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:C,3596
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:Y,3596
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_14_BI_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_14_BI_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_14_BI_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_14_BI_PAD/U_IOPAD:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:IPB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[0]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[0]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[0]:CLK,95338
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[0]:D,93970
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[0]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[0]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[0]:Q,95338
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[0]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[3]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[3]:CLK,3807
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[3]:D,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[3]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[3]:Q,3807
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/PROCESSOR_EOP_READ_PROC_un117_apb3_addr_0_a2:A,10598
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/PROCESSOR_EOP_READ_PROC_un117_apb3_addr_0_a2:B,11649
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/PROCESSOR_EOP_READ_PROC_un117_apb3_addr_0_a2:C,5554
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/PROCESSOR_EOP_READ_PROC_un117_apb3_addr_0_a2:D,7588
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/PROCESSOR_EOP_READ_PROC_un117_apb3_addr_0_a2:Y,5554
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:CLK,6930
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:D,10648
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:Q,6930
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_2:A,7245
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_2:B,7129
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_2:Y,7129
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:A,1225
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:B,470
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:CC,381
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:P,1188
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:S,381
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:UB,470
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_8:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_8:C,12375
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_8:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_8:IPC,12375
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_34:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_34:IPENn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[4]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[5]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[5]:CLK,1353
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[5]:D,1132
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[5]:EN,3505
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[5]:Q,1353
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[5]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_15_BI_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_15_BI_PAD/U_IOINFF:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un3_debounce_in_rs:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un3_debounce_in_rs:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un3_debounce_in_rs:CLK,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un3_debounce_in_rs:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un3_debounce_in_rs:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un3_debounce_in_rs:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un3_debounce_in_rs:Q,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un3_debounce_in_rs:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un3_debounce_in_rs:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:B,2538
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:C,-1437
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:CC,483
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:P,-1437
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:S,-461
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[0]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[0]:CLK,2294
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[0]:D,2036
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[0]:EN,2080
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[0]:Q,2294
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:CLK,8944
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:Q,8944
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[8]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_8:A,2238
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_8:B,3461
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_8:C,3449
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_8:CC,917
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_8:D,323
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_8:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_8:S,917
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_8:UB,323
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:B,11493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:CC,10724
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:S,10724
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_2:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_2:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_2:CLK,8062
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_2:D,5467
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_2:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_2:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_2:Q,8062
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_2:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_2:SLn,
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr[1]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr[1]:CLK,1242
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr[1]:D,3542
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr[1]:EN,
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr[1]:Q,1242
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr[1]:SD,
CommsFPGA_top_0/FIFOS_INST/ReadFIFO_Write_Ptr[1]:SLn,
I_391/U0_RGB1:An,
I_391/U0_RGB1:ENn,
I_391/U0_RGB1:YL,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:CLK,608
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:D,3157
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:Q,608
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNICOB22[2]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNICOB22[2]:B,2758
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNICOB22[2]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNICOB22[2]:CC,2641
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNICOB22[2]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNICOB22[2]:P,2758
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNICOB22[2]:S,2641
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNICOB22[2]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_26:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_RNO[0]:A,11701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_RNO[0]:Y,11701
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[3]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[3]:CLK,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[3]:D,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[3]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[3]:Q,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[3]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[5]:D,11493
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[5]:EN,9285
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[3]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[3]:CLK,93064
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[3]:D,96323
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[3]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[3]:Q,93064
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[3]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[3]:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:CC[0],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:CC[10],16523
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:CC[11],16452
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:CC[1],17119
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:CC[2],17044
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:CC[3],16726
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:CC[4],16648
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:CC[5],16588
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:CC[6],16686
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:CC[7],16579
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:CC[8],16508
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:CC[9],16622
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:CI,
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:CO,16477
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:P[0],16503
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:P[10],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:P[11],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:P[1],16452
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:P[2],16666
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:P[3],16637
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:P[4],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:P[5],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:P[6],16615
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:P[7],16734
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:P[8],16818
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:P[9],16801
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:UB[0],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:UB[10],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:UB[11],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:UB[1],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:UB[2],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:UB[3],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:UB[4],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:UB[5],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:UB[6],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:UB[7],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:UB[8],
m2s010_som_sb_0/CORERESETP_0/count_ddr_s_368_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[0]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[0]:CLK,2313
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[0]:D,3471
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[0]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[0]:Q,2313
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[4]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[4]:CLK,95400
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[4]:D,95031
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[4]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[4]:Q,95400
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_29:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_29:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_2:A,1342
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_2:B,1266
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_2:C,1185
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_2:Y,1185
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[9]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[9]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[9]:CLK,218
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[9]:D,-1323
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[9]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[9]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[9]:Q,218
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[9]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[9]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[9]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[9]:B,95983
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[9]:C,97327
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[9]:CC,95230
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[9]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[9]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[9]:S,95230
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[9]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_9[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_9[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_9[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_9[7]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_1:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_1:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_1:CLK,9128
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_1:D,7896
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_1:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_1:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_1:Q,9128
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_1:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg_en_ret_1:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[4]:Y,
ID_RES_0/U0_2/U0/U_IOINFF:A,
ID_RES_0/U0_2/U0/U_IOINFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_underrun_d[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_underrun_d[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_underrun_d[2]:CLK,11524
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_underrun_d[2]:D,12755
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_underrun_d[2]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_underrun_d[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_underrun_d[2]:Q,11524
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_underrun_d[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_underrun_d[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:B,3530
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:CC,2701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:S,2701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[5]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_0:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_0:IPCLKn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_14[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_14[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_14[4]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:B,9231
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:C,9202
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:CC,8204
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:S,8204
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[8]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[8]:CLK,97423
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[8]:D,96507
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[8]:EN,95600
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[8]:Q,97423
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[8]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[8]:SLn,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:IPA,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIVRVQE[8]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIVRVQE[8]:B,2930
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIVRVQE[8]:C,2972
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIVRVQE[8]:CC,1088
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIVRVQE[8]:D,2636
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIVRVQE[8]:P,2754
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIVRVQE[8]:S,1088
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNIVRVQE[8]:UB,2636
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[4]:ALn,94836
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[4]:CLK,96438
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[4]:D,93722
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[4]:EN,97010
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[4]:Q,96438
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[4]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC_MANCHESTER_OUT_4_iv_0_0:A,49659
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC_MANCHESTER_OUT_4_iv_0_0:B,49654
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC_MANCHESTER_OUT_4_iv_0_0:C,46207
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC_MANCHESTER_OUT_4_iv_0_0:D,47358
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC_MANCHESTER_OUT_4_iv_0_0:Y,46207
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[4]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[4]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[4]:D,10231
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[4]:EN,10139
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[4]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_3:A,1334
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_3:B,1274
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_3:C,1192
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_3:Y,1192
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_1_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_1_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_1_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_1_PAD/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:CLK,6963
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:D,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:Q,6963
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_26:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_wmux_0[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_wmux_0[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_wmux_0[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_wmux_0[7]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_wmux_0[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_wmux_0[7]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_wmux_0[7]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_wmux_0[7]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO_0[6]:A,2537
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO_0[6]:B,1036
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO_0[6]:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO_0[6]:Y,1036
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[5]:D,11493
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[5]:EN,10564
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/iRX_FIFO_rd_en_0_o2[3]:A,10097
CommsFPGA_top_0/FIFOS_INST/iRX_FIFO_rd_en_0_o2[3]:B,10316
CommsFPGA_top_0/FIFOS_INST/iRX_FIFO_rd_en_0_o2[3]:C,10081
CommsFPGA_top_0/FIFOS_INST/iRX_FIFO_rd_en_0_o2[3]:Y,10081
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_PACKET_DEPTH_STATUS_PROC_rx_packet_depth_status2_i_a2_0_4:A,-3909
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_PACKET_DEPTH_STATUS_PROC_rx_packet_depth_status2_i_a2_0_4:B,-3959
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_PACKET_DEPTH_STATUS_PROC_rx_packet_depth_status2_i_a2_0_4:C,-4055
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_PACKET_DEPTH_STATUS_PROC_rx_packet_depth_status2_i_a2_0_4:D,-4173
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_PACKET_DEPTH_STATUS_PROC_rx_packet_depth_status2_i_a2_0_4:Y,-4173
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNIS01B2[10]:A,96323
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNIS01B2[10]:B,96367
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNIS01B2[10]:C,96361
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNIS01B2[10]:Y,96323
CommsFPGA_top_0/BIT_CLK:ADn,
CommsFPGA_top_0/BIT_CLK:ALn,-2111
CommsFPGA_top_0/BIT_CLK:CLK,46207
CommsFPGA_top_0/BIT_CLK:D,47610
CommsFPGA_top_0/BIT_CLK:EN,
CommsFPGA_top_0/BIT_CLK:LAT,
CommsFPGA_top_0/BIT_CLK:Q,46207
CommsFPGA_top_0/BIT_CLK:SD,
CommsFPGA_top_0/BIT_CLK:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[1]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[1]:CLK,93160
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[1]:D,95983
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[1]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[1]:Q,93160
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[1]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[10]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[10]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[10]:CLK,95255
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[10]:D,95509
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[10]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[10]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[10]:Q,95255
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[10]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:A,1516
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:B,1451
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:C,1381
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:D,1249
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:Y,1249
MMUART_0_TXD_M2F_obuf/U0/U_IOPAD:D,
MMUART_0_TXD_M2F_obuf/U0/U_IOPAD:E,
MMUART_0_TXD_M2F_obuf/U0/U_IOPAD:PAD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_17:B,11324
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_17:C,12699
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_17:IPB,11324
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_17:IPC,12699
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_10:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_10:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[0]:D,11558
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[0]:EN,9285
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_tx_packet_complt_0[1]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_tx_packet_complt_0[1]:B,3709
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_tx_packet_complt_0[1]:Y,3709
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3FC24[8]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3FC24[8]:B,3249
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3FC24[8]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3FC24[8]:CC,2415
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3FC24[8]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3FC24[8]:P,3249
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3FC24[8]:S,2415
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI3FC24[8]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:A,7987
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:B,7924
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:C,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:Y,7837
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:IPA,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_1:CC[0],1025
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_1:CI,1025
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_1:P[0],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_1:P[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_1:P[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_1:P[1],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_1:P[2],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_1:P[3],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_1:P[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_1:P[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_1:P[6],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_1:P[7],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_1:P[8],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_1:P[9],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_1:UB[0],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_1:UB[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_1:UB[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_1:UB[1],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_1:UB[2],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_1:UB[3],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_1:UB[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_1:UB[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_1:UB[6],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_1:UB[7],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_1:UB[8],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]_CC_1:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI5O8O1[6]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI5O8O1[6]:B,3314
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI5O8O1[6]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI5O8O1[6]:CC,2697
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI5O8O1[6]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI5O8O1[6]:P,3314
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI5O8O1[6]:S,2697
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI5O8O1[6]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_17_BI_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_17_BI_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_17_BI_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_17_BI_PAD/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_27:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_22:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_22:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_22:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_22:IPC,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386:B,96460
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386:CC,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386:P,96460
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_386:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_10[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_10[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_10[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_10[2]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_10[2]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO_0[4]:A,1187
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO_0[4]:B,40528
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO_0[4]:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO_0[4]:D,2326
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO_0[4]:Y,1187
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un41_apb3_addr_0_a2_1_a2:A,8852
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un41_apb3_addr_0_a2_1_a2:B,9343
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un41_apb3_addr_0_a2_1_a2:C,8990
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un41_apb3_addr_0_a2_1_a2:Y,8852
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable_RNO:A,3738
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable_RNO:B,3682
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable_RNO:C,2414
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable_RNO:D,3406
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/clk1x_enable_RNO:Y,2414
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[10]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[10]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[10]:CLK,1588
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[10]:D,4754
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[10]:EN,2208
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[10]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[10]:Q,1588
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[10]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[10]:SLn,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:IPB,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:IPC,
m2s010_som_sb_0/CAM_SPI_1_CLK/U0_0/U0/U_IOINFF:A,
m2s010_som_sb_0/CAM_SPI_1_CLK/U0_0/U0/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:CC[10],10607
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:CC[1],11203
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:CC[2],11128
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:CC[3],10810
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:CC[4],10732
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:CC[5],10672
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:CC[6],10770
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:CC[7],10663
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:CC[8],10592
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:CC[9],10706
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:P[0],10643
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:P[1],10592
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:P[2],10805
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:P[3],10776
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:P[6],10755
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:P[7],11277
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:P[9],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:UB[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:UB[10],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:UB[1],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:UB[2],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:UB[3],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:UB[4],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:UB[5],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:UB[6],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:UB[7],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:UB[8],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_s_381_CC_0:UB[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[0]:D,11558
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[0]:EN,10422
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNO[11]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNO[11]:B,94755
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNO[11]:C,97334
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNO[11]:CC,93900
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNO[11]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNO[11]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNO[11]:S,93900
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNO[11]:UB,
m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0:An,
m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0:ENn,
m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0:YWn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[14]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[14]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[14]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[14]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[14]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[14]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[14]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[14]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[14]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_HighByte_en:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_HighByte_en:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_HighByte_en:CLK,3490
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_HighByte_en:D,1225
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_HighByte_en:EN,900
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_HighByte_en:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_HighByte_en:Q,3490
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_HighByte_en:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_HighByte_en:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_15[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_15[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_15[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_15[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_15[6]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:B,11197
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:CC,10691
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:P,11197
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:S,10691
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[9]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[0]:A,95169
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[0]:B,95179
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[0]:C,92543
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[0]:D,94917
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[0]:Y,92543
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_0_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_0_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_0_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_0_PAD/U_IOPAD:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un9_apb3_addr_0_a2_0_a2_1:A,9209
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un9_apb3_addr_0_a2_0_a2_1:B,9117
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un9_apb3_addr_0_a2_0_a2_1:C,9027
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un9_apb3_addr_0_a2_0_a2_1:D,8789
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un9_apb3_addr_0_a2_0_a2_1:Y,8789
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIMKC1F[9]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIMKC1F[9]:B,739
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIMKC1F[9]:C,3449
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIMKC1F[9]:CC,-133
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIMKC1F[9]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIMKC1F[9]:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIMKC1F[9]:S,-133
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIMKC1F[9]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:IPA,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m2_1_0[0]:A,95265
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m2_1_0[0]:B,93970
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m2_1_0[0]:C,95181
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m2_1_0[0]:D,95055
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_m2_1_0[0]:Y,93970
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[11]:A,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[11]:B,17424
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[11]:C,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[11]:CC,16452
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[11]:D,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[11]:P,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[11]:S,16452
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[11]:UB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[2]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[2]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[2]:CLK,95467
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[2]:D,97043
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[2]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[2]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[2]:Q,95467
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[2]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[2]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:IPA,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[2]:D,11569
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[2]:EN,7960
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[2]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[6]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[6]:CLK,1415
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[6]:D,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[6]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[6]:Q,1415
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:CLK,10805
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:D,11128
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:Q,10805
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_15:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_15:C,4546
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_15:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_15:IPC,4546
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[5]:A,11708
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[5]:B,11664
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[5]:C,10523
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[5]:D,11501
m2s010_som_sb_0/CORERESETP_0/sm0_state_ns[5]:Y,10523
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_1:B,4510
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_1:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_1:IPB,4510
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_1:IPC,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:IPA,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[0]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[0]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[0]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[0]:Y,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_1[7]:A,96435
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_1[7]:B,95005
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_1[7]:C,93864
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_1[7]:Y,93864
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI70CL6[3]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI70CL6[3]:B,729
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI70CL6[3]:C,3449
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI70CL6[3]:CC,1130
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI70CL6[3]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI70CL6[3]:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI70CL6[3]:S,729
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI70CL6[3]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:CLK,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:D,10672
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:Q,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q2:ADn,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q2:ALn,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q2:CLK,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q2:D,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q2:EN,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q2:LAT,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q2:Q,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q2:SD,
m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q2:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/g0_4_m4_0_1_0_wmux:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[9]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[9]:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[9]:D,97552
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[9]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[9]:Q,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[9]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[6]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[6]:B,96670
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[6]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[6]:CC,96685
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[6]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[6]:P,96670
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[6]:S,96685
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[6]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[0]:D,11558
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[0]:EN,9051
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_5_reg[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_2:A,93047
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_2:B,92922
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_2:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_2:CC,94710
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_2:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_2:P,92966
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_2:S,94710
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_2:UB,92922
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPC,
m2s010_som_sb_0/CORECONFIGP_0/paddr_RNI2KTI1[12]:A,
m2s010_som_sb_0/CORECONFIGP_0/paddr_RNI2KTI1[12]:B,
m2s010_som_sb_0/CORECONFIGP_0/paddr_RNI2KTI1[12]:C,
m2s010_som_sb_0/CORECONFIGP_0/paddr_RNI2KTI1[12]:D,
m2s010_som_sb_0/CORECONFIGP_0/paddr_RNI2KTI1[12]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:CLK,-759
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:D,1324
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:Q,-759
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_2[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_2[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_2[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_2[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_2[3]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[1]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[1]:CLK,92762
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[1]:D,97110
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[1]:EN,95600
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[1]:Q,92762
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[1]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0:A,422
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0:B,1645
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0:C,1628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0:D,-135
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0:P,55
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0:UB,-135
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_0:Y,2152
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:B,11277
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:CC,10663
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:P,11277
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:S,10663
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[7]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[3]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[3]:CLK,3449
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[3]:D,729
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[3]:EN,516
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[3]:Q,3449
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_10:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_10:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:CLK,3611
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:Q,3611
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[7]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[7]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[7]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/paddr[7]:D,
m2s010_som_sb_0/CORECONFIGP_0/paddr[7]:EN,
m2s010_som_sb_0/CORECONFIGP_0/paddr[7]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/paddr[7]:Q,
m2s010_som_sb_0/CORECONFIGP_0/paddr[7]:SD,
m2s010_som_sb_0/CORECONFIGP_0/paddr[7]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_3:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_3:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_3:C,40772
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_3:D,40658
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_3:Y,40658
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out_RNI4TUR:A,-1166
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out_RNI4TUR:B,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out_RNI4TUR:C,-1461
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out_RNI4TUR:Y,-1461
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/block_int_until_rd:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/block_int_until_rd:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/block_int_until_rd:CLK,9339
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/block_int_until_rd:D,10228
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/block_int_until_rd:EN,9021
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/block_int_until_rd:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/block_int_until_rd:Q,9339
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/block_int_until_rd:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/block_int_until_rd:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNIOF324[7]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNIOF324[7]:B,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNIOF324[7]:C,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNIOF324[7]:CC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNIOF324[7]:D,94433
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNIOF324[7]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNIOF324[7]:UB,94433
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_28:EN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIRHGF1[0]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIRHGF1[0]:B,2573
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIRHGF1[0]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIRHGF1[0]:CC,3034
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIRHGF1[0]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIRHGF1[0]:P,2573
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIRHGF1[0]:S,3034
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIRHGF1[0]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:CC[10],2323
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:CC[11],2267
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:CC[1],3034
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:CC[2],2959
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:CC[3],2641
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:CC[4],2563
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:CC[5],2503
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:CC[6],2459
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:CC[7],2388
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:CC[8],2333
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:CC[9],2415
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:P[0],2418
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:P[1],2573
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:P[2],2787
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:P[3],2758
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:P[6],2736
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:P[7],3314
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:P[9],3249
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:UB[0],2267
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:UB[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:UB[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:UB[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:UB[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:UB[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:UB[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:UB[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:UB[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:UB[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNIUQB21_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_0:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_0:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_0:C,42055
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_0:D,41941
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_0:Y,41941
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_TX_Enable[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_TX_Enable[0]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_TX_Enable[0]:CLK,3682
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_TX_Enable[0]:D,413
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_TX_Enable[0]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_TX_Enable[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_TX_Enable[0]:Q,3682
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_TX_Enable[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/Sync2RxClk_TX_Enable[0]:SLn,
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ADn,
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ALn,
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:CLK,12632
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:D,12763
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:EN,
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:LAT,
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:Q,12632
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:SD,
m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_13:B,11315
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_13:C,12529
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_13:IPB,11315
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_13:IPC,12529
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNILDS25[9]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNILDS25[9]:B,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNILDS25[9]:C,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNILDS25[9]:CC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNILDS25[9]:D,94541
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNILDS25[9]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNILDS25[9]:UB,94541
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[8]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[8]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[8]:Y,11637
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16[0]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[4]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[4]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[4]:CLK,95293
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[4]:D,93883
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[4]:EN,93690
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[4]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[4]:Q,95293
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[4]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[4]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_6:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_6:B,42191
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_6:C,41106
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_6:D,40756
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_6:Y,40756
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[10]:A,11693
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[10]:B,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[10]:Y,11637
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:CLK,2736
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:D,2459
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:EN,3210
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:Q,2736
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[6]:D,11457
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[6]:EN,7908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_1_reg[6]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_6:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_6:B,41963
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_6:C,40869
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_6:D,40528
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE_6:Y,40528
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_1[5]:A,96435
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_1[5]:B,95005
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_1[5]:C,93959
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_1[5]:Y,93959
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_17_BI_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_17_BI_PAD/U_IOINFF:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[2]:A,95194
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[2]:B,96438
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[2]:C,92676
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[2]:D,93826
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[2]:Y,92676
MAC_MII_RXD_ibuf[3]/U0/U_IOPAD:PAD,
MAC_MII_RXD_ibuf[3]/U0/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[6]:A,3738
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[6]:B,3682
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[6]:C,3549
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[6]:D,3424
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[6]:Y,3424
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble_38:A,97631
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble_38:B,97119
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble_38:C,97491
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble_38:Y,97119
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[3]:D,11538
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[3]:EN,9285
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:CLK,10776
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:D,10810
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:Q,10776
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[7]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[7]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[7]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[7]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[7]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[4]_CC_0:UB[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[1]:D,11496
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[1]:EN,10234
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[1]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[8]:A,94135
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[8]:B,93814
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[8]:C,97529
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[8]:D,97205
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[8]:Y,93814
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_10:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_10:B,97423
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_10:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_10:CC,95509
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_10:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_10:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_10:S,95509
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_10:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[6]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[6]:B,95383
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[6]:C,96759
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[6]:CC,95322
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[6]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[6]:P,95383
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[6]:S,95322
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry[6]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_17_0[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_17_0[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_17_0[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_17_0[3]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/fulli_0:A,8476
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/fulli_0:B,9341
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/fulli_0:C,8205
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/fulli_0:D,8140
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/fulli_0:Y,8140
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[4]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[4]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[4]:D,10231
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[4]:EN,10171
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[4]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RDATA_r[4]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[2]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[2]:CLK,3761
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[2]:D,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[2]:EN,3270
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[2]:Q,3761
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_6:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_6:IPENn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[5]:A,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[5]:B,3446
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[5]:C,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[5]:Y,828
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[2]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[2]:B,96720
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[2]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[2]:CC,97043
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[2]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[2]:P,96720
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[2]:S,97043
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[2]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:IPB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:CC[0],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:CC[10],95367
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:CC[11],95311
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:CC[1],97118
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:CC[2],97043
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:CC[3],96725
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:CC[4],96647
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:CC[5],96587
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:CC[6],96685
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:CC[7],95853
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:CC[8],95788
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:CC[9],95463
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:CI,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:CO,95305
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:P[0],96460
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:P[10],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:P[11],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:P[1],96408
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:P[2],96623
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:P[3],96594
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:P[4],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:P[5],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:P[6],95305
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:P[7],96666
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:P[8],95455
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:P[9],95429
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:UB[0],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:UB[10],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:UB[11],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:UB[1],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:UB[2],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:UB[3],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:UB[4],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:UB[5],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:UB[6],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:UB[7],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:UB[8],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_387_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_0_0:A,1296
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_0_0:B,1186
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_0_0:C,71
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_0_0:Y,71
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:A,1599
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:B,1519
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:Y,1519
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:CLK,401
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:D,2290
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:Q,401
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[0]:D,11558
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[0]:EN,9285
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_15:EN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_11_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_11_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_11_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:A,7779
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:B,6930
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:CC,7059
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:P,7698
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:S,7059
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:UB,6930
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:CLK,11434
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:Q,11434
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:SLn,
DEBOUNCE_OUT_1_obuf/U0/U_IOENFF:A,
DEBOUNCE_OUT_1_obuf/U0/U_IOENFF:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2[4]:A,3556
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2[4]:B,3709
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2[4]:C,3360
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d_2[4]:Y,3360
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:CLK,9069
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:Q,9069
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[7]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_tx_packet_length_0_sqmuxa_0_0_a2:A,93079
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_tx_packet_length_0_sqmuxa_0_0_a2:B,96283
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_tx_packet_length_0_sqmuxa_0_0_a2:C,93091
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/un1_tx_packet_length_0_sqmuxa_0_0_a2:Y,93079
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[11]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[11]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[11]:CLK,92009
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[11]:D,95314
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[11]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[11]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[11]:Q,92009
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[11]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[11]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:IPA,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un65_apb3_addr_0_a2_0_a2_0:A,9108
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un65_apb3_addr_0_a2_0_a2_0:B,8929
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un65_apb3_addr_0_a2_0_a2_0:C,8616
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un65_apb3_addr_0_a2_0_a2_0:Y,8616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_5:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_5:IPENn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[0]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[0]:CLK,95179
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[0]:D,96092
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[0]:EN,95769
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[0]:Q,95179
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[0]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI5MGU[1]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI5MGU[1]:B,2787
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI5MGU[1]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI5MGU[1]:CC,3111
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI5MGU[1]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI5MGU[1]:P,2787
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI5MGU[1]:S,3111
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI5MGU[1]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:A,11701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:B,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:C,11574
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:D,11441
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:Y,7837
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s[11]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s[11]:B,97408
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s[11]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s[11]:CC,96436
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s[11]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s[11]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s[11]:S,96436
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s[11]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_15:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_15:C,4546
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_15:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_15:IPC,4546
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[2]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[2]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[2]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[2]:Y,97220
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNIS5U13[10]:A,2445
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNIS5U13[10]:B,2489
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNIS5U13[10]:C,2483
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNIS5U13[10]:Y,2445
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg_en_RNIUVE11:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg_en_RNIUVE11:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg_en_RNIUVE11:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg_en_RNIUVE11:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg_en_RNIUVE11:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_1:B,4510
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_1:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_1:IPB,4510
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_1:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[9]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[9]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[9]:Y,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:CLK,54
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:D,2761
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:Q,54
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:CLK,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:D,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:Q,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:A,2572
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:Y,2572
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_5_reg_en_0_a2_4_a2_0_a2:A,10564
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_5_reg_en_0_a2_4_a2_0_a2:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_5_reg_en_0_a2_4_a2_0_a2:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_5_reg_en_0_a2_4_a2_0_a2:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_5_reg_en_0_a2_4_a2_0_a2:Y,10564
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:CLK,-596
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:D,2839
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:Q,-596
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[8]:A,3730
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[8]:B,1080
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[8]:C,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[8]:D,3378
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[8]:Y,1080
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[1]:ALn,3362
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[1]:CLK,3486
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[1]:D,2499
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[1]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[1]:Q,3486
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_2:A,93160
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_2:B,93044
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_2:Y,93044
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg_en_0:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg_en_0:B,8016
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg_en_0:C,6706
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg_en_0:Y,6706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:CLK,2736
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:D,2459
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:EN,3210
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:Q,2736
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[6]:A,93958
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[6]:B,93963
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[6]:C,91336
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[6]:D,93706
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[6]:Y,91336
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:CLK,3314
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:D,2388
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:EN,3210
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:Q,3314
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[6]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[3]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[3]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[3]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[3]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[3]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[3]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[3]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[3]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[5]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[5]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[5]:D,10209
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[5]:EN,10123
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[5]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:B,11493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:CC,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:S,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[10]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[9]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[9]:ALn,94836
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[9]:CLK,95125
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[9]:D,92857
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[9]:EN,97010
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[9]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[9]:Q,95125
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[9]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[9]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNINPSM1[1]:A,1353
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNINPSM1[1]:B,1297
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNINPSM1[1]:C,1211
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNINPSM1[1]:D,1101
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNINPSM1[1]:Y,1101
MAC_MII_TXD_obuf[2]/U0/U_IOOUTFF:A,
MAC_MII_TXD_obuf[2]/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]:A,95478
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]:B,95427
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]:C,94276
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]:CC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]:D,93951
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]:P,95051
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]:UB,94929
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNIHNV31[6]:Y,93951
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1:A,580
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1:B,480
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1:C,43284
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1:D,430
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1:P,480
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_1:UB,430
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_8_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_8_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_8_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_1:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_1:B,96408
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_1:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_1:CC,97118
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_1:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_1:P,96408
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_1:S,97118
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_1:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:B,2558
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:CC,3232
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:P,2558
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:S,3232
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[1]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:B,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:CC,2267
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:S,2267
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNO[10]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_RNO[0]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_RNO[0]:Y,3730
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[5]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[5]:B,11508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[5]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[5]:CC,10672
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[5]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[5]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[5]:S,10672
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[5]:UB,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:IPA,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[3]_CC_0:UB[9],
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_9:A,94204
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_9:B,94114
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_9:C,94062
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_9:D,93970
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC_un1_debounce_cntr_9:Y,93970
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNI4IJV[14]:A,94215
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNI4IJV[14]:B,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNI4IJV[14]:C,93920
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNI4IJV[14]:Y,93920
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg_en:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg_en:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg_en:D,10206
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg_en:EN,8281
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg_en:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg_en:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[2]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[2]:CLK,93783
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[2]:D,94755
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[2]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[2]:Q,93783
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr[2]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM[2]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM[2]:CLK,2368
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM[2]:D,1269
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM[2]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM[2]:Q,2368
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM[2]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_6_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_6_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_6_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_6_PAD/U_IOPAD:Y,
m2s010_som_sb_0/CORERESETP_0/sm0_state[6]:ADn,
m2s010_som_sb_0/CORERESETP_0/sm0_state[6]:ALn,10349
m2s010_som_sb_0/CORERESETP_0/sm0_state[6]:CLK,12763
m2s010_som_sb_0/CORERESETP_0/sm0_state[6]:D,
m2s010_som_sb_0/CORERESETP_0/sm0_state[6]:EN,
m2s010_som_sb_0/CORERESETP_0/sm0_state[6]:LAT,
m2s010_som_sb_0/CORERESETP_0/sm0_state[6]:Q,12763
m2s010_som_sb_0/CORERESETP_0/sm0_state[6]:SD,
m2s010_som_sb_0/CORERESETP_0/sm0_state[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:CLK,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:D,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:Q,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:CLK,598
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:D,2572
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:Q,598
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_i_x2[8]:A,97616
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_i_x2[8]:B,97567
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_i_x2[8]:C,92715
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_i_x2[8]:D,93664
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_i_x2[8]:Y,92715
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[5]:A,95194
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[5]:B,96438
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[5]:C,92670
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[5]:D,93747
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[5]:Y,92670
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:CLK,1503
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:Q,1503
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_8_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_8_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_8_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_8_PAD/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI14NKD[8]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI14NKD[8]:B,237
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI14NKD[8]:C,2957
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI14NKD[8]:CC,-34
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI14NKD[8]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI14NKD[8]:P,237
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI14NKD[8]:S,-34
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI14NKD[8]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_RNO_1[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_RNO_1[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_RNO_1[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_RNO_1[1]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:CLK,9231
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:D,10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:Q,9231
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[11]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[2]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[2]:CLK,94543
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[2]:D,93403
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[2]:EN,93690
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[2]:Q,94543
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:CLK,2462
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:D,4777
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:Q,2462
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:CLK,513
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:D,2298
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:Q,513
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[2]:SLn,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_8:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_8:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_8:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_8:IPA,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_8:IPB,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_8:IPC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_8:A,2238
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_8:B,3461
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_8:C,3449
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_8:CC,1025
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_8:D,-86
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_8:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_8:S,1025
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_8:UB,-86
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[6]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[6]:B,2788
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[6]:C,-1196
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[6]:CC,-1267
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[6]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[6]:P,-1196
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[6]:S,-1267
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[6]:UB,
GPIO_8_M2F_obuf/U0/U_IOPAD:D,
GPIO_8_M2F_obuf/U0/U_IOPAD:E,
GPIO_8_M2F_obuf/U0/U_IOPAD:PAD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[9]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[9]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[9]:CLK,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[9]:D,999
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[9]:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[9]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[9]:Q,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[9]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:A,9086
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:B,9030
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:C,8944
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:D,8811
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:Y,8811
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[3]:A,97608
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[3]:B,97552
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[3]:Y,97552
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[7]:CLK,-3965
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[7]:D,2550
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[7]:EN,3474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[7]:Q,-3965
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[7]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:CC[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:CC[10],-133
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:CC[11],-204
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:CC[1],1601
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:CC[2],1526
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:CC[3],1208
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:CC[4],1130
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:CC[5],1070
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:CC[6],30
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:CC[7],-77
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:CC[8],-148
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:CC[9],-34
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:CI,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:CO,-87
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:P[0],988
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:P[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:P[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:P[1],-204
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:P[2],-31
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:P[3],-19
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:P[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:P[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:P[6],-41
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:P[7],118
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:P[8],213
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:P[9],237
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:UB[0],783
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:UB[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:UB[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:UB[1],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:UB[2],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:UB[3],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:UB[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:UB[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:UB[6],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:UB[7],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:UB[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIHSM21[9]_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[5]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[5]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[5]:Y,3674
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_12[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_12[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_12[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_12[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_12[3]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:CLK,10643
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:D,11701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:Q,10643
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[4]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[4]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[4]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[4]:D,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[4]:EN,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[4]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[4]:Q,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[4]:SD,
m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[8]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[8]:CLK,9268
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[8]:D,10699
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[8]:EN,12574
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[8]:Q,9268
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[8]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_19:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_19:C,4760
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_19:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_19:IPC,4760
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_12:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_12:B,96732
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_12:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_12:CC,95607
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_12:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_12:P,96732
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_12:S,95607
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_12:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_3[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_3[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_3[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_3[5]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_3[5]:Y,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_11:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_11:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_11:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_11:IPA,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_11:IPB,
MANCH_OUT_N_obuf/U0/U_IOPAD:D,
MANCH_OUT_N_obuf/U0/U_IOPAD:E,
MANCH_OUT_N_obuf/U0/U_IOPAD:PAD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[4]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[4]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[4]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[4]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[5]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[5]:CLK,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[5]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[5]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[5]:Q,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[5]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[3]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[3]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[3]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[3]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[3]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d4[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379:B,10643
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379:CC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379:P,10643
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_379:UB,
MANCHESTER_IN_ibuf/U0/U_IOINFF:A,
MANCHESTER_IN_ibuf/U0/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[6]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[6]:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[6]:D,97552
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[6]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[6]:Q,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[6]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:B,2721
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:CC,2792
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:P,2721
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:S,2792
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[6]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse_d1:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse_d1:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse_d1:CLK,93818
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse_d1:D,95581
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse_d1:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse_d1:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse_d1:Q,93818
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse_d1:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/re_pulse_d1:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:A,7779
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:B,6930
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:CC,7059
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:P,7698
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:S,7059
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_7:UB,6930
SPI_1_DO_CAM_obuf/U0/U_IOOUTFF:A,
SPI_1_DO_CAM_obuf/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[7]:SLn,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_17:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_17:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_17:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_17:IPB,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_17:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_3:A,1614
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_3:B,1518
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_3:C,1479
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_3:D,1346
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_3:Y,1346
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[4]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[4]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[4]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[4]:Y,97220
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[5]:CLK,10560
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[5]:D,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[5]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[5]:Q,10560
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/up_EOP_del[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_4:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_4:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_4:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_4:IPC,
RCVR_EN_obuf/U0/U_IOENFF:A,
RCVR_EN_obuf/U0/U_IOENFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:CLK,97489
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:D,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:Q,97489
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[1]:D,11496
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[1]:EN,7908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:CLK,7931
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:D,11543
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:Q,7931
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:A,95338
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:B,95246
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:C,95203
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:D,95067
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[8]:Y,95067
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:A,1225
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:B,-751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:CC,511
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:P,1188
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:S,511
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:UB,-751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_7:A,591
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_7:B,868
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_7:C,893
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_7:D,71
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_7:Y,71
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_10:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_10:B,656
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_10:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_10:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_10:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_10:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_10:UB,656
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:CLK,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:D,10607
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:Q,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[10]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[5]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[5]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[5]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2_RNO[5]:Y,97220
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[4]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[4]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[4]:CLK,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[4]:D,4738
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[4]:EN,3270
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[4]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[4]:Q,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[4]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:CLK,7821
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:Q,7821
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition:ALn,3574
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition:CLK,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition:D,3697
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition:EN,4619
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition:Q,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_d[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_d[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_d[0]:CLK,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_d[0]:D,-1849
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_d[0]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_d[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_d[0]:Q,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_d[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_d[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:B,10805
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:CC,11128
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:P,10805
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:S,11128
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_22:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_6[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_6[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_6[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_6[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_6[0]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[7]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[7]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[7]:CLK,1066
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[7]:D,4723
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[7]:EN,4588
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[7]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[7]:Q,1066
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[7]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data[7]:SLn,
MAC_MII_COL_ibuf/U0/U_IOINFF:A,
MAC_MII_COL_ibuf/U0/U_IOINFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un97_apb3_addr_0_a2_0_a2:A,8293
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un97_apb3_addr_0_a2_0_a2:B,8724
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un97_apb3_addr_0_a2_0_a2:Y,8293
CommsFPGA_top_0/ClkDivider_RNO[2]:A,97623
CommsFPGA_top_0/ClkDivider_RNO[2]:B,97560
CommsFPGA_top_0/ClkDivider_RNO[2]:C,97466
CommsFPGA_top_0/ClkDivider_RNO[2]:Y,97466
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[0]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[0]:CLK,2573
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[0]:D,2475
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[0]:EN,4697
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[0]:Q,2573
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:CLK,10460
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:D,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:Q,10460
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un2_re_p_i_i_a2:A,10377
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un2_re_p_i_i_a2:B,11633
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un2_re_p_i_i_a2:Y,10377
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[7]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[7]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[7]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[7]:Y,97220
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:CLK,7821
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:Q,7821
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[1]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[1]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[1]:Y,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[10]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[10]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[10]:Y,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0:A,381
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0:B,1378
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0:C,257
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0:D,71
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0:Y,71
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_9:B,11350
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_9:C,12317
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_9:IPB,11350
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_9:IPC,12317
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_mac_2_byte_1_reg_en_16_0:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_mac_2_byte_1_reg_en_16_0:B,9115
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_mac_2_byte_1_reg_en_16_0:C,7675
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_mac_2_byte_1_reg_en_16_0:D,6689
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_mac_2_byte_1_reg_en_16_0:Y,6689
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[4]:A,3738
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[4]:B,3682
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[4]:C,3542
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[4]:D,3386
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[4]:Y,3386
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[3]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[3]:B,2287
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[3]:C,3456
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[3]:CC,1579
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[3]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[3]:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[3]:S,1579
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[3]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:CLK,7708
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:D,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:Q,7708
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_8:A,741
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_8:B,584
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_8:C,567
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_8:D,381
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_8:Y,381
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNI36LB9[3]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNI36LB9[3]:B,3461
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNI36LB9[3]:C,3456
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNI36LB9[3]:CC,1242
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNI36LB9[3]:D,2401
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNI36LB9[3]:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNI36LB9[3]:S,1242
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNI36LB9[3]:UB,2401
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7[2]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7[2]:Y,
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base:ADn,
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base:ALn,10349
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base:CLK,11658
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base:D,12763
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base:EN,
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base:LAT,
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base:Q,11658
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base:SD,
m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_3_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_3_PAD/U_IOINFF:Y,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[5]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[5]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[5]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[5]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[5]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[5]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[5]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[5]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[4]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[4]:CLK,95153
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[4]:D,95067
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[4]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[4]:Q,95153
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[4]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[4]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:IPA,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_1[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_1[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_1[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_1[3]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m55_0_a2_0_a2:A,95273
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m55_0_a2_0_a2:B,97533
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m55_0_a2_0_a2:Y,95273
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[1]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[1]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[1]:Y,3674
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2[7]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en_ret_1:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en_ret_1:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en_ret_1:CLK,96234
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en_ret_1:D,93079
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en_ret_1:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en_ret_1:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en_ret_1:Q,96234
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en_ret_1:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/iTX_FIFO_rd_en_ret_1:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIT3CF2[0]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIT3CF2[0]:B,-204
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIT3CF2[0]:C,2516
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIT3CF2[0]:CC,1601
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIT3CF2[0]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIT3CF2[0]:P,-204
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIT3CF2[0]:S,729
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNIT3CF2[0]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6[5]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6[5]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[8]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[8]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[8]:CLK,293
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[8]:D,917
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[8]:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[8]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[8]:Q,293
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[8]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_0[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_35:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_35:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[4]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[4]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[4]:CLK,3449
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[4]:D,729
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[4]:EN,516
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[4]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[4]:Q,3449
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[4]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[4]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_76:A,95149
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_76:B,97572
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_76:C,97033
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_76:Y,95149
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_3:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_3:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_3:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_3:IPC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_6_reg_en_0_a2_0_a2_4_o2:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_6_reg_en_0_a2_0_a2_4_o2:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_6_reg_en_0_a2_0_a2_4_o2:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_6_reg_en_0_a2_0_a2_4_o2:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_6_reg_en_0_a2_0_a2_4_o2:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:CLK,1453
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:D,2614
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:Q,1453
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[8]:SLn,
MAC_MII_RXD_ibuf[0]/U0/U_IOPAD:PAD,
MAC_MII_RXD_ibuf[0]/U0/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[6]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[6]:B,2788
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[6]:C,-1196
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[6]:CC,-1267
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[6]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[6]:P,-1196
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[6]:S,-1267
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[6]:UB,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[15]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[15]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[15]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[15]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[15]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[15]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[15]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[15]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[15]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[2]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[2]:CLK,1211
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[2]:D,1320
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[2]:EN,3505
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[2]:Q,1211
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:A,1241
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:B,3689
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:Y,1241
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/hold_collision:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/hold_collision:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/hold_collision:CLK,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/hold_collision:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/hold_collision:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/hold_collision:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/hold_collision:Q,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/hold_collision:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/hold_collision:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[6]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[6]:CLK,93029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[6]:D,96158
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[6]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[6]:Q,93029
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[6]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[2]:D,11569
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[2]:EN,10564
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_5_reg[2]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO[0]:A,2555
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO[0]:B,3674
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO[0]:Y,2555
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:B,10805
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:CC,11128
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:P,10805
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:S,11128
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[2]:UB,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un3_debounce_in_rs:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un3_debounce_in_rs:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un3_debounce_in_rs:CLK,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un3_debounce_in_rs:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un3_debounce_in_rs:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un3_debounce_in_rs:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un3_debounce_in_rs:Q,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un3_debounce_in_rs:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un3_debounce_in_rs:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[4]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_d[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_d[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_d[2]:CLK,11524
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_d[2]:D,12755
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_d[2]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_d[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_d[2]:Q,11524
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_d[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_d[2]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[2]:A,3761
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[2]:B,3446
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[2]:C,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DELAY_PROC_RX_FIFO_DIN_pipe_d1_2_0_a2[2]:Y,3408
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[6]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[1]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[1]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[1]:D,10193
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[1]:EN,10139
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[1]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[1]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CLK_PAD/U_ION:YIN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[1]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[1]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[1]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[1]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[1]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[10]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[10]:CLK,97423
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[10]:D,96522
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[10]:EN,95600
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[10]:Q,97423
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[10]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_19:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_19:C,4760
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_19:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_19:IPC,4760
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[6]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[0]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[0]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[0]:Y,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un2_re_p_i_i_a2:A,10329
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un2_re_p_i_i_a2:B,11633
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/L1_un2_re_p_i_i_a2:Y,10329
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_1[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_1[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_1[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_1[3]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all:CLK,1506
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all:D,3565
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all:Q,1506
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/irx_packet_end_all:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_2:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:A,1225
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:B,-751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:CC,511
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:P,1188
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:S,511
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_7:UB,-751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:A,1324
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:B,3689
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:Y,1324
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:A,10543
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:B,10453
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:C,10401
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:D,7838
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:Y,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:CLK,-295
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:D,3580
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:Q,-295
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[9]:SLn,
CommsFPGA_top_0/SAMPLE_5MHZ_EN_PROC_byte_clk_en_1:A,97677
CommsFPGA_top_0/SAMPLE_5MHZ_EN_PROC_byte_clk_en_1:B,97572
CommsFPGA_top_0/SAMPLE_5MHZ_EN_PROC_byte_clk_en_1:C,97466
CommsFPGA_top_0/SAMPLE_5MHZ_EN_PROC_byte_clk_en_1:Y,97466
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[0]:D,11558
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[0]:EN,8050
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_11[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_11[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_11[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_11[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_11[0]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:B,10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:CC,10770
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:P,10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:S,10770
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[6]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:CLK,1381
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:Q,1381
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:CLK,6847
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:D,11195
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:Q,6847
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[1]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[3]:CLK,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[3]:D,-1864
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[3]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[3]:Q,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d1[3]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_1633_i_i:A,11643
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_1633_i_i:B,10174
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_1633_i_i:C,11485
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_1633_i_i:Y,10174
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_8_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_8_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIND3I4[8]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIND3I4[8]:B,3249
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIND3I4[8]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIND3I4[8]:CC,2415
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIND3I4[8]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIND3I4[8]:P,3249
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIND3I4[8]:S,2415
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIND3I4[8]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:CLK,1305
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:D,2629
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:Q,1305
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[10]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[2]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[7]:D,11474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[7]:EN,9143
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:CLK,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:D,10672
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:Q,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_14:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:CLK,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:D,2503
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:EN,3210
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:Q,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_1:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_1:IPCLKn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:A,1355
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:B,926
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:CC,406
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:P,2166
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:S,406
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_9:UB,926
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:CLK,7132
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:D,8811
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:Q,7132
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:CLK,6912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:D,10802
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:Q,6912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_m3_0_3:A,95418
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_m3_0_3:B,95348
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_m3_0_3:C,95269
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_m3_0_3:D,95144
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_m3_0_3:Y,95144
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_9:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_9:IPENn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[6]:D,11457
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[6]:EN,7816
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_1_reg[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[3]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[3]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[3]:Y,11637
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[6]:CLK,9430
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[6]:D,11457
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[6]:EN,11564
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[6]:Q,9430
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg[6]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_s[7]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_s[7]:B,2287
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_s[7]:C,3456
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_s[7]:CC,1432
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_s[7]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_s[7]:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_s[7]:S,1432
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_s[7]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[10],12692
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[11],12694
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[12],12719
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[13],12714
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[3],12334
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[4],12375
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[5],12531
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[6],12506
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[7],12745
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[8],12776
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[9],12756
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_BLK[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_BLK[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_BLK[2],10286
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK,5762
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[12],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[13],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[14],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[15],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[16],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[17],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DIN[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[0],10177
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[1],10193
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[2],10230
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[3],10239
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[4],10231
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[5],10209
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[6],10181
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[7],10166
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT[8],5762
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_DOUT_SRST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WEN[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WEN[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WIDTH[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WIDTH[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WIDTH[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_WMODE,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[10],4670
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[11],4682
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[12],4728
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[13],4786
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[3],4394
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[4],4354
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[5],4566
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[6],4546
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[7],4736
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[8],4760
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ADDR[9],4755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_BLK[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_BLK[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_BLK[2],2276
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[0],4510
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[12],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[13],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[14],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[15],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[16],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[17],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[1],4519
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[2],4534
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[3],4524
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[4],4548
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[5],4560
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[6],4540
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[7],4546
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[8],4566
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_ARST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DOUT_SRST_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WEN[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WEN[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WIDTH[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WIDTH[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WIDTH[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_WMODE,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7[5]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:CC[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:CC[1],2036
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:CC[2],1969
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:CC[3],1657
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:CC[4],1579
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:CC[5],1519
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:CC[6],1610
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:CC[7],1503
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:CC[8],1432
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:CI,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:P[0],1490
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:P[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:P[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:P[1],1432
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:P[2],1573
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:P[3],1616
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:P[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:P[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:P[6],1964
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:P[7],2058
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:P[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:P[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:UB[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:UB[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:UB[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:UB[1],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:UB[2],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:UB[3],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:UB[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:UB[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:UB[6],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:UB[7],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:UB[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry_cy[0]_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/START_BIT_COUNTER_PROC_un2_sample_4:A,2450
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/START_BIT_COUNTER_PROC_un2_sample_4:B,2394
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/START_BIT_COUNTER_PROC_un2_sample_4:C,2308
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/START_BIT_COUNTER_PROC_un2_sample_4:D,2198
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/START_BIT_COUNTER_PROC_un2_sample_4:Y,2198
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[0]:A,3730
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[0]:B,3678
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[0]:C,-24
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[0]:D,1069
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[0]:Y,-24
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_24:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_24:C,12756
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_24:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_24:IPC,12756
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:IPA,
ID_RES_0/U0_0/U0/U_IOPAD:PAD,
ID_RES_0/U0_0/U0/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[1]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[1]:CLK,247
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[1]:D,4777
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[1]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[1]:Q,247
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[1]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m72_i_i_a2:A,96677
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m72_i_i_a2:B,95357
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m72_i_i_a2:C,95229
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m72_i_i_a2:D,95149
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m72_i_i_a2:Y,95149
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2[1]:A,3761
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2[1]:B,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un1_rx_fifo_din_d3_0_a2[1]:Y,3628
m2s010_som_sb_0/CORECONFIGP_0/paddr[2]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[2]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[2]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/paddr[2]:D,
m2s010_som_sb_0/CORECONFIGP_0/paddr[2]:EN,
m2s010_som_sb_0/CORECONFIGP_0/paddr[2]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/paddr[2]:Q,
m2s010_som_sb_0/CORECONFIGP_0/paddr[2]:SD,
m2s010_som_sb_0/CORECONFIGP_0/paddr[2]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_o3_0_o2_0_o2[0]:A,3714
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_o3_0_o2_0_o2[0]:B,3624
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_o3_0_o2_0_o2[0]:C,2471
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_STATE_ns_o3_0_o2_0_o2[0]:Y,2471
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_RNO:A,10498
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_RNO:B,11598
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_RNO:Y,10498
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_8:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_8:C,98290
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_8:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_8:IPC,98290
GPIO_22_M2F_obuf/U0/U_IOOUTFF:A,
GPIO_22_M2F_obuf/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:CC[0],-1277
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:CC[1],-1369
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:CC[2],-1437
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:CC[3],-1331
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:CC[4],-1414
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:CI,-1437
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:P[0],-1191
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:P[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:P[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:P[1],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:P[2],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:P[3],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:P[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:P[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:P[6],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:P[7],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:P[8],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:P[9],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:UB[0],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:UB[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:UB[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:UB[1],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:UB[2],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:UB[3],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:UB[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:UB[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:UB[6],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:UB[7],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:UB[8],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy[0]_CC_1:UB[9],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI06T101[8]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI06T101[8]:B,94231
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI06T101[8]:C,96842
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI06T101[8]:CC,93960
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI06T101[8]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI06T101[8]:P,94231
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI06T101[8]:S,93960
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNI06T101[8]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_7:A,93529
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_7:B,93698
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_7:C,96899
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_7:CC,92968
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_7:D,95325
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_7:P,93529
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_7:S,92968
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_7:UB,95325
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[0]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[0]:CLK,3807
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[0]:D,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[0]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[0]:Q,3807
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[2]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[2]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[2]:Y,3674
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:CLK,10
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:D,-461
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:Q,10
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_32:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_32:IPENn,
m2s010_som_sb_0/CORERESETP_0/next_count_ddr_enable_0_sqmuxa_0_a3:A,10474
m2s010_som_sb_0/CORERESETP_0/next_count_ddr_enable_0_sqmuxa_0_a3:B,10376
m2s010_som_sb_0/CORERESETP_0/next_count_ddr_enable_0_sqmuxa_0_a3:Y,10376
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[3]:D,11538
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[3]:EN,10422
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIJLI5[6]:A,8666
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIJLI5[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIJLI5[6]:Y,8666
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_2[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_2[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_2[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_2[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_2[0]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[5]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[5]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[5]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[5]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[5]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[1]:D,11496
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[1]:EN,8050
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[1]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_RNO[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_RNO[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_RNO[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10_RNO[6]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[10]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[10]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[10]:Y,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:B,10735
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:CC,11120
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:P,10735
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:S,11120
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[2]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:A,138
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:B,71
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:CC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:P,428
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:UB,257
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_0:Y,71
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[8]:A,8171
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[8]:B,8189
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[8]:C,5554
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[8]:D,7919
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[8]:Y,5554
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7[4]:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[1]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[1]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[1]:CLK,95417
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[1]:D,97118
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[1]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[1]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[1]:Q,95417
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[1]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_7:A,93694
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_7:B,92845
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_7:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_7:CC,92974
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_7:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_7:P,93613
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_7:S,92974
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_7:UB,92845
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:B,2538
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:C,-1437
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:CC,483
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:P,-1437
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:S,-461
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[0]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:B,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:CC,11203
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:P,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:S,11203
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[1]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:B,2489
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:C,3596
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:Y,2489
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out:CLK,-1321
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out:D,94926
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out:Q,-1321
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out:SLn,
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_q1:ADn,
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_q1:ALn,10349
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_q1:CLK,12763
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_q1:D,
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_q1:EN,
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_q1:LAT,
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_q1:Q,12763
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_q1:SD,
m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_q1:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_20:EN,
m2s010_som_sb_0/GPIO_6/U0_0/U0/U_IOENFF:A,
m2s010_som_sb_0/GPIO_6/U0_0/U0/U_IOENFF:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[6]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[6]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[6]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d3_RNO[6]:Y,97220
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:CLK,6930
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:D,10648
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:Q,6930
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/re_pulse:A,11747
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/re_pulse:B,10258
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/re_pulse:C,11622
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/re_pulse:D,11503
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/re_pulse:Y,10258
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:CLK,625
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:D,2839
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:Q,625
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_4_reg_en_0_a2_1_a2_0_a2_2:A,6892
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_4_reg_en_0_a2_1_a2_0_a2_2:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_4_reg_en_0_a2_1_a2_0_a2_2:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_4_reg_en_0_a2_1_a2_0_a2_2:Y,6892
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_10:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_10:IPENn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un14_tx_byte_cntr_0_a2_8_a2:A,92009
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un14_tx_byte_cntr_0_a2_8_a2:B,93064
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un14_tx_byte_cntr_0_a2_8_a2:C,92895
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un14_tx_byte_cntr_0_a2_8_a2:Y,92009
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_9[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_9[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_9[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_9[2]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6[1]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[4]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[4]:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[4]:D,97552
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[4]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[4]:Q,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[4]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI27Q81[3]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI27Q81[3]:B,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI27Q81[3]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI27Q81[3]:CC,2715
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI27Q81[3]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI27Q81[3]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI27Q81[3]:S,2715
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNI27Q81[3]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:CLK,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:D,10732
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:Q,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/REN_d1:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/REN_d1:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/REN_d1:CLK,11581
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/REN_d1:D,10146
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/REN_d1:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/REN_d1:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/REN_d1:Q,11581
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/REN_d1:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/REN_d1:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:IPB,
m2s010_som_sb_0/GPIO_7/U0_0/U0/U_IOOUTFF:A,
m2s010_som_sb_0/GPIO_7/U0_0/U0/U_IOOUTFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_2_reg_en_0_a2_0_a2_0_a2:A,8050
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_2_reg_en_0_a2_0_a2_0_a2:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_2_byte_2_reg_en_0_a2_0_a2_0_a2:Y,8050
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:CLK,11434
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:Q,11434
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_14:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_14:C,98421
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_14:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_14:IPC,98421
m2s010_som_sb_0/m2s010_som_sb_MSS_0/I2C_1_SDA_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/I2C_1_SDA_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[4]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[4]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[4]:D,10231
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[4]:EN,10123
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[4]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RDATA_r[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:A,7987
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:B,7924
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:C,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:Y,7837
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[6]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_6:A,43505
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_6:B,506
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_6:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_6:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_6:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_6:P,573
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un65_sm_advance_i_cry_6:UB,506
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:CLK,588
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:D,2792
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:Q,588
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[6]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[4]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[4]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[4]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/paddr[4]:D,
m2s010_som_sb_0/CORECONFIGP_0/paddr[4]:EN,
m2s010_som_sb_0/CORECONFIGP_0/paddr[4]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/paddr[4]:Q,
m2s010_som_sb_0/CORECONFIGP_0/paddr[4]:SD,
m2s010_som_sb_0/CORECONFIGP_0/paddr[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[5]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[5]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[5]:D,10209
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[5]:EN,10139
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[5]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RDATA_r[5]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_0:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_0:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_0:C,42203
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_0:D,42089
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un38_sm_advance_i_NE_0:Y,42089
MAC_MII_RXD_ibuf[1]/U0/U_IOPAD:PAD,
MAC_MII_RXD_ibuf[1]/U0/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_7:A,94160
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_7:B,94116
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_7:C,94066
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_7:D,93986
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_7:Y,93986
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_ret_RNID0IJ:A,11589
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_ret_RNID0IJ:B,11564
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_ret_RNID0IJ:Y,11564
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un85_apb3_addr_0_a2_1_a2_0:A,9224
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un85_apb3_addr_0_a2_1_a2_0:B,8191
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un85_apb3_addr_0_a2_1_a2_0:C,9134
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un85_apb3_addr_0_a2_1_a2_0:Y,8191
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[2]:A,97616
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[2]:B,97552
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[2]:C,93764
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[2]:D,93661
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_2_x2[2]:Y,93661
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:A,9297
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:B,9229
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:C,9155
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:D,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:Y,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:B,2462
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:C,2350
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:CC,1378
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:S,1378
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_s_11:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_mac_2_byte_1_reg_en_16:A,9362
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_mac_2_byte_1_reg_en_16:B,9272
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_mac_2_byte_1_reg_en_16:C,7917
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_mac_2_byte_1_reg_en_16:D,9128
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_mac_2_byte_1_reg_en_16:Y,7917
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_11:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_11:B,97423
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_11:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_11:CC,95453
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_11:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_11:P,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_11:S,95453
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_cry_11:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[8]:A,9230
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[8]:B,9202
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[8]:C,6648
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[8]:D,8976
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[8]:Y,6648
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:CLK,7058
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:D,10577
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:Q,7058
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[8]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_12[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_12[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_12[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_12[7]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[8]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[8]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[8]:Y,3674
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int:CLK,10761
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int:D,10498
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int:EN,10358
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int:Q,10761
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:CLK,7149
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:D,8928
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:Q,7149
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:CLK,96383
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:D,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:Q,96383
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[2]:SLn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[12]:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[12]:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr[12]:CLK,16342
m2s010_som_sb_0/CORERESETP_0/count_ddr[12]:D,16569
m2s010_som_sb_0/CORERESETP_0/count_ddr[12]:EN,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr[12]:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr[12]:Q,16342
m2s010_som_sb_0/CORERESETP_0/count_ddr[12]:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr[12]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:CLK,10776
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:D,10810
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:Q,10776
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_5:A,9025
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_5:B,8204
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_5:C,8795
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_5:Y,8204
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[4]:A,94135
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[4]:B,93883
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[4]:C,97529
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[4]:D,97205
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[4]:Y,93883
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[1]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[1]:CLK,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[1]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[1]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[1]:Q,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_18:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_3[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_3[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_3[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_3[7]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:A,2430
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[7]:Y,2430
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:IPA,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:A,11701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:B,11652
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:C,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:D,11434
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[1]:Y,7838
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[1]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[1]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[1]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[1]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[1]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[1]:SLn,
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389:A,
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389:B,95446
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389:C,
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389:CC,
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389:D,
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389:P,95446
CommsFPGA_top_0/un4_long_reset_cntr_s_1_389:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[1]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[1]:CLK,96507
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[1]:D,97118
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[1]:EN,95600
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[1]:Q,96507
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[1]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r[1]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[10]:A,94135
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[10]:B,93867
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[10]:C,97529
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[10]:D,97205
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[10]:Y,93867
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_12:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/N_1527_i:A,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/N_1527_i:B,11404
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/N_1527_i:Y,10081
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[2]_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:CLK,1519
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:Q,1519
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[10]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[8]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[8]:B,11508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[8]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[8]:CC,10592
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[8]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[8]:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[8]:S,10592
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r_cry[8]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI0E2F2[3]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI0E2F2[3]:B,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI0E2F2[3]:C,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI0E2F2[3]:CC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI0E2F2[3]:D,94468
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI0E2F2[3]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0_RNI0E2F2[3]:UB,94468
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_21:EN,
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ADn,
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ALn,
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:CLK,11762
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:D,12763
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:EN,
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:LAT,
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:Q,11762
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:SD,
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[1]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[1]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[1]:CLK,94215
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[1]:D,96120
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[1]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[1]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[1]:Q,94215
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[1]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0[1]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_3:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_3:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_3:CLK,8114
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_3:D,10206
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_3:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_3:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_3:Q,8114
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_3:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_2_reg_en_ret_3:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[5]:D,11493
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[5]:EN,6892
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:CLK,6963
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:D,7838
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:Q,6963
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[1]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[15]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[15]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[15]:CLK,94307
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[15]:D,95411
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[15]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[15]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[15]:Q,94307
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[15]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[15]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:CLK,1266
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:Q,1266
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[9]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[9]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[9]:CLK,94267
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[9]:D,95605
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[9]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[9]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[9]:Q,94267
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[9]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:CLK,2758
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:D,2793
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:EN,2026
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:Q,2758
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:CLK,1601
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:D,2761
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:Q,1601
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:CLK,6861
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:D,10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:Q,6861
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:B,3234
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:CC,2728
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:P,3234
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:S,2728
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[9]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un25_apb3_addr_0_a2_1_a2_0:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un25_apb3_addr_0_a2_1_a2_0:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un25_apb3_addr_0_a2_1_a2_0:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un25_apb3_addr_0_a2_1_a2_0:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un25_apb3_addr_0_a2_1_a2_0:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[11]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[11]:B,2776
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[11]:C,-1191
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[11]:CC,-1277
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[11]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[11]:P,-1191
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[11]:S,-1277
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[11]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[7]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[2]:A,2891
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[2]:B,2600
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[2]:CC,2720
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[2]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[2]:P,2736
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[2]:S,2720
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[2]:UB,2600
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[5]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un10_clk1x_enable:A,3722
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un10_clk1x_enable:B,3697
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/un10_clk1x_enable:Y,3697
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[0]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[0]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[0]:CLK,2313
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[0]:D,3471
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[0]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[0]:Q,2313
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:B,11493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:CC,10724
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:S,10724
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[4]:UB,
m2s010_som_sb_0/CORERESETP_0/un8_ddr_settled_clk_base:A,10614
m2s010_som_sb_0/CORERESETP_0/un8_ddr_settled_clk_base:B,10523
m2s010_som_sb_0/CORERESETP_0/un8_ddr_settled_clk_base:Y,10523
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_1:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_1:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_1:C,41877
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_1:D,41763
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un35_sm_advance_i_NE_1:Y,41763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[9]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[9]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[9]:Y,3674
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_7_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_7_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_7_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_7_PAD/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:CLK,1170
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:Q,1170
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[11]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[6]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[6]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[6]:CLK,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[6]:D,4723
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[6]:EN,3270
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[6]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[6]:Q,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[6]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[6]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[6]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[6]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[6]:CLK,2410
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[6]:D,4792
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[6]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[6]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[6]:Q,2410
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[6]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[3]:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[3]:B,96691
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[3]:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[3]:CC,96725
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[3]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[3]:P,96691
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[3]:S,96725
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memraddr_r_cry[3]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[6]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[6]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[6]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[6]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[6]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_2[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_2[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_2[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_2[1]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_10_RNO:A,2639
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_10_RNO:B,2506
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_10_RNO:C,1148
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_10_RNO:D,1160
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_10_RNO:Y,1148
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_5[1]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:CLK,2505
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:Q,2505
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[2]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_9_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_9_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_9_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_9_PAD/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_15:EN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[1]:A,95194
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[1]:B,96438
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[1]:C,92639
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[1]:D,93747
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[1]:Y,92639
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:B,10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:CC,11195
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:P,10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:S,11195
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_RNIUILD:A,10663
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_RNIUILD:B,10553
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_int_RNIUILD:Y,10553
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:A,6963
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:B,6847
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:CC,9025
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:P,6847
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:S,9025
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:UB,6862
m2s010_som_sb_0/CORERESETP_0/count_ddr[5]:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[5]:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr[5]:CLK,16288
m2s010_som_sb_0/CORERESETP_0/count_ddr[5]:D,16588
m2s010_som_sb_0/CORERESETP_0/count_ddr[5]:EN,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr[5]:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr[5]:Q,16288
m2s010_som_sb_0/CORERESETP_0/count_ddr[5]:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr[5]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[4]:D,11515
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[4]:EN,6892
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_18:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_18:C,12776
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_18:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_18:IPC,12776
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[1]:D,11496
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[1]:EN,7908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_3_reg[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:CLK,10776
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:D,10810
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:Q,10776
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:A,1519
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:B,1266
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:C,2505
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:D,1177
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:Y,1177
MAC_MII_TX_CLK_ibuf/U0/U_IOINFF:A,
MAC_MII_TX_CLK_ibuf/U0/U_IOINFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[4]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[4]:CLK,94030
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[4]:D,96146
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[4]:EN,95769
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[4]:Q,94030
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[4]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RDATA_r[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_25:B,4540
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_25:C,4755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_25:IPB,4540
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_25:IPC,4755
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[4]:D,11515
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[4]:EN,9143
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:CLK,1470
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:Q,1470
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:SLn,
m2s010_som_sb_0/CORERESETP_0/ddr_settled_q1:ADn,
m2s010_som_sb_0/CORERESETP_0/ddr_settled_q1:ALn,10349
m2s010_som_sb_0/CORERESETP_0/ddr_settled_q1:CLK,12763
m2s010_som_sb_0/CORERESETP_0/ddr_settled_q1:D,
m2s010_som_sb_0/CORERESETP_0/ddr_settled_q1:EN,
m2s010_som_sb_0/CORERESETP_0/ddr_settled_q1:LAT,
m2s010_som_sb_0/CORERESETP_0/ddr_settled_q1:Q,12763
m2s010_som_sb_0/CORERESETP_0/ddr_settled_q1:SD,
m2s010_som_sb_0/CORERESETP_0/ddr_settled_q1:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[14]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[14]:B,3545
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[14]:C,-461
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[14]:CC,-1331
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[14]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[14]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[14]:S,-1331
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[14]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_2:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_2:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_2:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_2:IPC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[4]:D,11515
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[4]:EN,7034
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_3_reg[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:CLK,1177
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:Q,1177
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[0]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[0]:CLK,92936
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[0]:D,95055
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[0]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[0]:Q,92936
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[0]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_bin_sync2[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_m3_0_2:A,95220
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_m3_0_2:B,95137
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_m3_0_2:C,95055
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_m3_0_2:Y,95055
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[11]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[11]:CLK,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[11]:D,12740
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[11]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[11]:Q,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[11]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RE_d1:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RE_d1:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RE_d1:CLK,9120
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RE_d1:D,11322
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RE_d1:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RE_d1:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RE_d1:Q,9120
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RE_d1:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RE_d1:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[6]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[6]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[6]:CLK,3449
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[6]:D,2162
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[6]:EN,962
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[6]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[6]:Q,3449
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[6]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length[6]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_5_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_5_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_5_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_33:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_33:IPENn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIRK5K[10]:A,1192
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIRK5K[10]:B,1136
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIRK5K[10]:C,1050
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIRK5K[10]:D,936
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIRK5K[10]:Y,936
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:CLK,8017
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:D,11418
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:Q,8017
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:A,1526
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:B,1463
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[10]:Y,1463
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[7]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[7]:ALn,1339
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[7]:CLK,1770
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[7]:D,3416
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[7]:EN,3375
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[7]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[7]:Q,1770
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[7]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[7]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8_1[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8_1[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8_1[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8_1[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8_1[4]:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[3]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[3]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[3]:CLK,2502
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[3]:D,1579
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[3]:EN,2080
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[3]:Q,2502
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:CC[10],96507
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:CC[11],96436
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:CC[1],97110
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:CC[2],97035
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:CC[3],96717
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:CC[4],96639
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:CC[5],96579
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:CC[6],96670
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:CC[7],96563
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:CC[8],96492
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:CC[9],96606
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:P[0],96494
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:P[1],96436
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:P[2],96650
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:P[3],96621
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:P[6],96599
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:P[7],97177
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:P[9],97112
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:UB[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:UB[10],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:UB[1],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:UB[2],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:UB[3],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:UB[4],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:UB[5],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:UB[6],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:UB[7],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:UB[8],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_s_383_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNINB128[4]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNINB128[4]:B,729
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNINB128[4]:C,3449
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNINB128[4]:CC,1070
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNINB128[4]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNINB128[4]:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNINB128[4]:S,729
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNINB128[4]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:A,7821
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:B,7708
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:CC,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:S,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:UB,8958
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_3:A,1540
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_3:B,1470
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_3:C,1391
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_3:D,1266
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m3_0_3:Y,1266
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:CLK,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:D,2267
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:EN,3210
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:Q,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[10]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[5]:A,97616
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[5]:B,97513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[5]:C,92670
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[5]:D,93959
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[5]:Y,92670
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[5]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[5]:CLK,1249
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[5]:D,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[5]:EN,2058
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[5]:Q,1249
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_DIN_pipe_d1[5]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_FIFO_wr_en:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_FIFO_wr_en:ALn,3362
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_FIFO_wr_en:CLK,1111
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_FIFO_wr_en:D,3636
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_FIFO_wr_en:EN,3513
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_FIFO_wr_en:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_FIFO_wr_en:Q,1111
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_FIFO_wr_en:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_FIFO_wr_en:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_26:EN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:CLK,-759
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:D,1091
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:Q,-759
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:A,3745
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:B,3682
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:C,1091
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[4]:Y,1091
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_4:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:CLK,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:D,2641
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:EN,2026
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:Q,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[0]:SLn,
m2s010_som_sb_0/SPI_1_D0_OUT/U0/U_IOPAD:D,
m2s010_som_sb_0/SPI_1_D0_OUT/U0/U_IOPAD:E,
m2s010_som_sb_0/SPI_1_D0_OUT/U0/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC_un5_apb3_rst_0_a2:A,8390
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC_un5_apb3_rst_0_a2:B,10498
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC_un5_apb3_rst_0_a2:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC_un5_apb3_rst_0_a2:Y,8390
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_20_i_m2_0_0_wmux[7]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372:B,10579
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372:CC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372:P,10579
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s_372:UB,
m2s010_som_sb_0/CORERESETP_0/sm0_state[5]:ADn,
m2s010_som_sb_0/CORERESETP_0/sm0_state[5]:ALn,10349
m2s010_som_sb_0/CORERESETP_0/sm0_state[5]:CLK,11770
m2s010_som_sb_0/CORERESETP_0/sm0_state[5]:D,12763
m2s010_som_sb_0/CORERESETP_0/sm0_state[5]:EN,
m2s010_som_sb_0/CORERESETP_0/sm0_state[5]:LAT,
m2s010_som_sb_0/CORERESETP_0/sm0_state[5]:Q,11770
m2s010_som_sb_0/CORERESETP_0/sm0_state[5]:SD,
m2s010_som_sb_0/CORERESETP_0/sm0_state[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[10]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_d[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_d[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_d[0]:CLK,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_d[0]:D,-1841
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_d[0]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_d[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_d[0]:Q,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_d[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_CRC_error_d[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_pipe_d1_NE:A,1363
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_pipe_d1_NE:B,1265
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_pipe_d1_NE:C,1215
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_pipe_d1_NE:D,1135
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/COLLISION_DETECT_PROC_un1_RX_FIFO_DIN_pipe_d1_NE:Y,1135
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[4]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[4]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[4]:Y,3674
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[6]:CLK,10382
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[6]:D,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[6]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[6]:Q,10382
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[6]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble:CLK,-812
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble:D,97119
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble:Q,-812
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_PreAmble:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:CLK,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:D,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:Q,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIMVGQS[7]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIMVGQS[7]:B,94248
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIMVGQS[7]:C,96861
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIMVGQS[7]:CC,93846
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIMVGQS[7]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIMVGQS[7]:P,94248
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIMVGQS[7]:S,93846
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIMVGQS[7]:UB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[7]:A,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[7]:B,3446
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[7]:C,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[7]:Y,828
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[5]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[5]:CLK,92979
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[5]:D,96579
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[5]:EN,95600
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[5]:Q,92979
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[5]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[5]:SLn,
CommsFPGA_top_0/bd_reset:A,-4224
CommsFPGA_top_0/bd_reset:B,
CommsFPGA_top_0/bd_reset:Y,-4224
m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An,
m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:ENn,
m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YL,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_6[4]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[11]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[11]:CLK,95146
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[11]:D,96436
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[11]:EN,95600
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[11]:Q,95146
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[11]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[11]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RESET_i_0_a2_i:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RESET_i_0_a2_i:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RESET_i_0_a2_i:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_26_BI_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_26_BI_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_26_BI_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_26_BI_PAD/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:CC[10],2323
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:CC[11],2267
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:CC[1],3034
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:CC[2],2959
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:CC[3],2641
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:CC[4],2563
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:CC[5],2503
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:CC[6],2459
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:CC[7],2388
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:CC[8],2333
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:CC[9],2415
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:P[0],2418
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:P[1],2573
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:P[2],2787
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:P[3],2758
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:P[6],2736
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:P[7],3314
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:P[9],3249
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:UB[0],2267
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:UB[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:UB[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:UB[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:UB[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:UB[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:UB[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:UB[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:UB[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:UB[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r_RNI0B631_CC_0:UB[9],
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_15_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_15_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_15_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_15_PAD/U_IOPAD:Y,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[1]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[1]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[1]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[1]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[1]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[0]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[0]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[0]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[0]:D,11558
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[0]:EN,7960
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[0]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[0]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[0]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[0]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_9:A,94204
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_9:B,94114
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_9:C,94062
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_9:D,93970
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un1_debounce_cntr_9:Y,93970
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[12]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[12]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[12]:CLK,1880
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[12]:D,4754
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[12]:EN,2208
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[12]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[12]:Q,1880
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[12]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[12]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:A,7114
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:B,6861
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:CC,7245
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:P,6998
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:S,7245
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_6:UB,6861
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o2[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o2[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o2[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o2[4]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:CLK,-623
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:D,2572
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:Q,-623
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[8]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_27:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_27:C,4670
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_27:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_27:IPC,4670
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_DO_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_DO_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_DO_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_22:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_22:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_22:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_22:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:CLK,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:D,10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:Q,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[8]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[3]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[3]:CLK,95420
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[3]:D,93891
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[3]:EN,93690
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[3]:Q,95420
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[3]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:B,2716
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:C,-1251
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:CC,90
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:P,-1251
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:S,-461
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[2]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un3_rx_packet_depth_status_0_a2:A,9379
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un3_rx_packet_depth_status_0_a2:B,9339
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un3_rx_packet_depth_status_0_a2:C,9250
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un3_rx_packet_depth_status_0_a2:Y,9250
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[12]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[12]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[12]:CLK,95469
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[12]:D,95607
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[12]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[12]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[12]:Q,95469
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[12]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[12]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:CLK,7064
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:D,10664
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:Q,7064
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_1:B,11313
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_1:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_1:IPB,11313
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_1:IPC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:CLK,1225
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:D,2685
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:Q,1225
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[7]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_0[7]:A,94075
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_0[7]:B,93864
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_0[7]:C,95146
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_0[7]:Y,93864
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_q1:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_q1:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_q1:CLK,18679
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_q1:D,
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_q1:EN,
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_q1:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_q1:Q,18679
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_q1:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_q1:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_o2:A,2382
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_o2:B,2368
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_o2:Y,2368
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[2]:A,3768
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[2]:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[2]:C,2170
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[2]:D,3519
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[2]:Y,2170
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/empty_r_RNI5UNI:A,95600
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/empty_r_RNI5UNI:B,97312
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/empty_r_RNI5UNI:Y,95600
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_7:A,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_7:B,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_7:C,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_7:IPA,
CommsFPGA_CCC_0/CCC_INST/IP_INTERFACE_7:IPC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10[6]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[6]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[6]:CLK,94744
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[6]:D,93075
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[6]:EN,93690
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[6]:Q,94744
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_ret_0[6]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2[15]:A,3730
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2[15]:B,3689
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2[15]:C,920
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2[15]:D,3401
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_c_0_a2[15]:Y,920
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[5]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[5]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_18:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_18:C,12776
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_18:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_18:IPC,12776
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m15_e_6:A,94160
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m15_e_6:B,94104
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m15_e_6:C,94018
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m15_e_6:D,93908
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m15_e_6:Y,93908
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:A,9297
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:B,9229
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:C,9155
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:D,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:Y,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_RNO[0]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_RNO[0]:Y,11693
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[5]_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[2]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[2]:B,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[2]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_RNO[2]:Y,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s:CLK,95593
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s:D,-2439
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s:Q,95593
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_idle_line_s:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_3[7]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0[4]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt:CLK,52
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt:D,98663
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt:Q,52
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI6EP9B[5]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI6EP9B[5]:B,93946
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI6EP9B[5]:C,96564
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI6EP9B[5]:CC,94017
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI6EP9B[5]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI6EP9B[5]:P,93946
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI6EP9B[5]:S,94017
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNI6EP9B[5]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[5]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[5]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[5]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[5]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[5]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380:B,2616
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380:CC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380:P,2616
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_380:UB,
m2s010_som_sb_0/CORERESETP_0/count_ddr[3]:ADn,
m2s010_som_sb_0/CORERESETP_0/count_ddr[3]:ALn,16265
m2s010_som_sb_0/CORERESETP_0/count_ddr[3]:CLK,16170
m2s010_som_sb_0/CORERESETP_0/count_ddr[3]:D,16726
m2s010_som_sb_0/CORERESETP_0/count_ddr[3]:EN,18490
m2s010_som_sb_0/CORERESETP_0/count_ddr[3]:LAT,
m2s010_som_sb_0/CORERESETP_0/count_ddr[3]:Q,16170
m2s010_som_sb_0/CORERESETP_0/count_ddr[3]:SD,
m2s010_som_sb_0/CORERESETP_0/count_ddr[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:B,3530
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:CC,2558
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:S,2558
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s[11]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/irx_packet_avail_int_RNIF9DL:A,9540
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/irx_packet_avail_int_RNIF9DL:B,9430
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/irx_packet_avail_int_RNIF9DL:Y,9430
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[4]:A,97608
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[4]:B,97552
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[4]:Y,97552
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[10]:A,97608
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[10]:B,97552
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray_1[10]:Y,97552
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:CC[10],10607
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:CC[1],11203
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:CC[2],11128
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:CC[3],10810
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:CC[4],10732
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:CC[5],10672
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:CC[6],10770
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:CC[7],10663
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:CC[8],10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:CC[9],10706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:P[0],10643
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:P[1],10592
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:P[2],10805
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:P[3],10776
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:P[6],10755
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:P[7],11277
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:P[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:UB[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:UB[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:UB[1],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:UB[2],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:UB[3],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:UB[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:UB[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:UB[6],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:UB[7],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:UB[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_s_373_CC_0:UB[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[1]:D,11496
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[1]:EN,7960
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[1]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg_en_RNIJCRR2:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg_en_RNIJCRR2:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg_en_RNIJCRR2:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg_en_RNIJCRR2:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_4_reg_en_RNIJCRR2:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[4]:A,3707
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[4]:B,1080
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[4]:C,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[4]:D,3378
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[4]:Y,1080
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[13]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[13]:B,3545
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[13]:C,-461
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[13]:CC,-1437
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[13]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[13]:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[13]:S,-1437
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[13]:UB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_15:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_15:C,12509
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_15:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_15:IPC,12509
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_14:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:CLK,3611
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:Q,3611
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[3]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[3]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[3]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_wmux_0[3]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:Q,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[6]:A,2312
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[6]:B,3678
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[6]:C,41564
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[6]:D,1036
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNO[6]:Y,1036
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:CLK,-1298
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:D,46207
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:Q,-1298
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:IPB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[5]:A,3807
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[5]:B,3446
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[5]:C,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[5]:Y,3408
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_16:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:Q,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:CLK,440
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:D,3232
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:Q,440
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[1]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un9_apb3_addr_0_a2_0_a2:A,10037
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un9_apb3_addr_0_a2_0_a2:B,10533
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un9_apb3_addr_0_a2_0_a2:C,8789
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un9_apb3_addr_0_a2_0_a2:D,9318
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un9_apb3_addr_0_a2_0_a2:Y,8789
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_RNO[0]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_RNO[0]:Y,11693
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[6]:D,11457
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[6]:EN,7960
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_6_reg[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[10],6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[11],8204
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[1],9025
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[2],8795
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[3],8480
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[4],8342
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[5],7129
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[6],7245
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[7],7059
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[8],6932
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[9],6960
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[0],6905
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[1],6847
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[2],7051
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[3],7033
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[6],6998
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[7],7698
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[9],8958
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[0],6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[10],8958
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[1],6862
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[2],7007
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[3],6912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[4],6956
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[5],7064
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[6],6861
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[7],6930
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[8],7058
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[9],7386
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNINA351[10]:A,1192
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNINA351[10]:B,1136
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNINA351[10]:C,1050
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNINA351[10]:D,936
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNINA351[10]:Y,936
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt_RNIMCDD_0/U0:An,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt_RNIMCDD_0/U0:ENn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_complt_RNIMCDD_0/U0:YWn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[2]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[2]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[2]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[2]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[2]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[2]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[2]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[2]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[2]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_7:A,591
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_7:B,868
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_7:C,893
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_7:D,71
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_7:Y,71
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[6]:A,95145
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[6]:B,93826
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[6]:C,95073
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[6]:D,94900
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_2[6]:Y,93826
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_31:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_31:C,4728
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_31:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_31:IPC,4728
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_7[3]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/full_r:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/full_r:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/full_r:CLK,10639
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/full_r:D,8140
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/full_r:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/full_r:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/full_r:Q,10639
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/full_r:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/full_r:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_0[6]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_29:B,4546
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_29:C,4682
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_29:IPB,4546
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_29:IPC,4682
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[6]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_15:A,1904
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_15:B,1838
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_15:C,1748
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_15:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_15:D,1532
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_15:P,1595
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un1_sampler_clk1x_en_0_I_15:UB,1532
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CAS_N_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CAS_N_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_CAS_N_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_0_wmux[5]_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:A,588
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:B,401
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:CC,567
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:P,518
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:S,567
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_6:UB,401
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[9]:A,94135
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[9]:B,93830
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[9]:C,97529
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[9]:D,97205
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length_RNO[9]:Y,93830
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[1]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[1]:CLK,3678
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[1]:D,-24
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[1]:EN,881
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[1]:Q,3678
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[9]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[9]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[9]:CLK,1501
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[9]:D,996
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[9]:EN,3505
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[9]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[9]:Q,1501
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[9]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[9]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:CLK,-964
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:D,1185
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:Q,-964
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_9_FCINST1:CC,91887
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_9_FCINST1:CO,91887
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_9_FCINST1:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_9_FCINST1:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[4]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[4]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[4]:CLK,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[4]:D,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[4]:EN,3270
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[4]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[4]:Q,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[4]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d2[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[3]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[3]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[3]:Y,3674
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:IPA,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:CLK,8097
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:D,10125
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:Q,8097
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:Q,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[9]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[2]:A,97616
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[2]:B,97513
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[2]:C,92676
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[2]:D,93814
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/p2s_data_RNO[2]:Y,92676
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_32:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_32:IPENn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[3]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[3]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[3]:CLK,1737
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[3]:D,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[3]:EN,2208
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[3]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[3]:Q,1737
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[3]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[5]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[5]:CLK,1391
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[5]:D,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[5]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[5]:Q,1391
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:CC[0],10646
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:CI,10646
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:P[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:P[10],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:P[11],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:P[1],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:P[2],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:P[3],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:P[4],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:P[5],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:P[6],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:P[7],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:P[8],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:P[9],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:UB[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:UB[10],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:UB[11],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:UB[1],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:UB[2],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:UB[3],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:UB[4],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:UB[5],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:UB[6],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:UB[7],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:UB[8],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_cry_cy[0]_CC_1:UB[9],
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_q1:ADn,
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_q1:ALn,
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_q1:CLK,12763
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_q1:D,
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_q1:EN,
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_q1:LAT,
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_q1:Q,12763
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_q1:SD,
m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_q1:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_571_i:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_571_i:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_571_i:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_571_i:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_571_i:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_1_reg_en_0_a2_1_a2_0_a2:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_1_reg_en_0_a2_1_a2_0_a2:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_1_reg_en_0_a2_1_a2_0_a2:C,7908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_1_reg_en_0_a2_1_a2_0_a2:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_1_reg_en_0_a2_1_a2_0_a2:Y,7908
SPI_1_DI_CAM_ibuf/U0/U_IOINFF:A,
SPI_1_DI_CAM_ibuf/U0/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_7:A,92974
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_7:B,92847
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_7:C,92875
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_7:D,92666
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/L1_empty_r_3_0_a2_7:Y,92666
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:B,3530
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:CC,2614
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:S,2614
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[8]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[5]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[5]:B,2730
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[5]:C,-1237
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[5]:CC,-1160
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[5]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[5]:P,-1237
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[5]:S,-1160
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[5]:UB,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[10]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[10]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[10]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[10]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv[10]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_0:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_0:IPCLKn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[4]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[4]:CLK,9336
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[4]:D,10724
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[4]:EN,12574
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[4]:Q,9336
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[4]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[4]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIR1R61[1]:A,1353
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIR1R61[1]:B,1297
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIR1R61[1]:C,1211
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIR1R61[1]:D,1101
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIR1R61[1]:Y,1101
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:A,11701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:B,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:C,11574
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:D,11441
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[0]:Y,7837
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[6]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[6]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[6]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[6]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[6]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[6]:SLn,
SPI_1_DI_OTH_ibuf/U0/U_IOPAD:PAD,
SPI_1_DI_OTH_ibuf/U0/U_IOPAD:Y,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[6]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[6]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[6]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[6]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[6]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[6]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[6]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[6]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[6]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[11]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[11]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[11]:CLK,95373
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[11]:D,95453
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[11]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[11]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[11]:Q,95373
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[11]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[11]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[6]:CLK,-3909
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[6]:D,2620
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[6]:EN,3474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[6]:Q,-3909
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[6]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_69:A,95593
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_69:B,94918
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_69:C,97514
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_69:D,96923
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_69:Y,94918
m2s010_som_sb_0/GPIO_7/U0_0/U0/U_IOPAD:D,
m2s010_som_sb_0/GPIO_7/U0_0/U0/U_IOPAD:E,
m2s010_som_sb_0/GPIO_7/U0_0/U0/U_IOPAD:PAD,
m2s010_som_sb_0/GPIO_7/U0_0/U0/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:B,9231
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:C,9202
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:CC,8204
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:S,8204
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[5]:D,11493
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[5]:EN,10234
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[4]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[4]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[4]:D,10231
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[4]:EN,10123
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[4]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[4]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2_i:A,
m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2_i:B,
m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2_i:Y,
DRVR_EN_obuf/U0/U_IOPAD:D,
DRVR_EN_obuf/U0/U_IOPAD:E,
DRVR_EN_obuf/U0/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_RAS_N_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_RAS_N_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_RAS_N_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0[6]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[7]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[7]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[7]:CLK,95246
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[7]:D,94918
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[7]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[7]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[7]:Q,95246
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[7]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:CLK,418
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:D,2379
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:Q,418
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[3]:SLn,
m2s010_som_sb_0/CORERESETP_0/un1_next_ddr_ready_0_sqmuxa:A,11651
m2s010_som_sb_0/CORERESETP_0/un1_next_ddr_ready_0_sqmuxa:B,11561
m2s010_som_sb_0/CORERESETP_0/un1_next_ddr_ready_0_sqmuxa:C,11509
m2s010_som_sb_0/CORERESETP_0/un1_next_ddr_ready_0_sqmuxa:D,11390
m2s010_som_sb_0/CORERESETP_0/un1_next_ddr_ready_0_sqmuxa:Y,11390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[1]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[1]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[1]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[1]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[1]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:CLK,11404
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:D,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:Q,11404
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/empty_r:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNO[5]:A,11635
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNO[5]:B,7998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNO[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNO[5]:D,11382
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNO[5]:Y,7998
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374:B,2616
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374:CC,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374:P,2616
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_s_374:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_RNO[10]:A,-135
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_ret_1_RNO[10]:Y,-135
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[1]:CLK,-4055
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[1]:D,3095
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[1]:EN,3474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[1]:Q,-4055
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth[1]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[7]:A,97306
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[7]:B,97579
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[7]:C,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1_RNO[7]:Y,97220
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_31:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_31:C,4728
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_31:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_31:IPC,4728
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:CLK,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:D,10732
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:Q,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[4]:SLn,
MAC_MII_RXD_ibuf[2]/U0/U_IOPAD:PAD,
MAC_MII_RXD_ibuf[2]/U0/U_IOPAD:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[6]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[6]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[6]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_16_i_m2_0_wmux_0[6]:Y,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:A,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:B,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:C,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:IPA,
m2s010_som_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:IPC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_9[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_9[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_9[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_9[4]:Y,
m2s010_som_sb_0/FABOSC_0/I_XTLOSC/U0:CLKOUT,
m2s010_som_sb_0/FABOSC_0/I_XTLOSC/U0:XTL,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:B,9231
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:C,9202
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:CC,8204
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:S,8204
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_s_11:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:CLK,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:D,2563
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:EN,3210
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:Q,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_0_BI_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_0_BI_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_0_BI_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_0_BI_PAD/U_IOPAD:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNI0ONL[14]:A,94062
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNI0ONL[14]:B,94125
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNI0ONL[14]:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNI0ONL[14]:Y,94062
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[2]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[2]:CLK,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[2]:D,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[2]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[2]:Q,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[2]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[8]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[8]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[8]:Y,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_31:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_31:C,12691
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_31:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_31:IPC,12691
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[15]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[15]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[15]:CLK,3753
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[15]:D,4792
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[15]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[15]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[15]:Q,3753
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[15]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg[15]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:CLK,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:D,2333
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:EN,3210
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:Q,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[7]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_SS1_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_SS1_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_SS1_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[4]:D,11515
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[4]:EN,10234
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[8]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[8]:CLK,11508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[8]:D,10592
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[8]:EN,11481
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[8]:Q,11508
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[8]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/memwaddr_r[8]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_13_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_13_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_13_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_13_PAD/U_IOPAD:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]:B,95400
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]:C,95174
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]:CC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]:P,96254
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr_cry_cy[0]:Y,95174
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI3DPL8[6]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI3DPL8[6]:B,2841
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI3DPL8[6]:C,2835
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI3DPL8[6]:CC,1061
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI3DPL8[6]:D,2410
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI3DPL8[6]:P,2675
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI3DPL8[6]:S,1061
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI3DPL8[6]:UB,2410
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[9]:A,11693
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[9]:B,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[9]:Y,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_12:EN,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:A,8219
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:IPA,8219
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_3:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[3]:A,3587
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[3]:B,2644
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[3]:CC,2642
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[3]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[3]:S,2642
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_cry[3]:UB,2644
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[4]:A,95194
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[4]:B,96438
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[4]:C,92692
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[4]:D,93826
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_3[4]:Y,92692
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[4]:D,11515
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[4]:EN,10226
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_3_reg[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg_en:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg_en:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg_en:D,10206
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg_en:EN,8281
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg_en:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_5_reg_en:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg_en:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg_en:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg_en:D,10206
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg_en:EN,8775
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg_en:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_4_reg_en:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:CLK,10401
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:Q,10401
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[7]:D,11474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[7]:EN,7816
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[7]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[2]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[2]:CLK,93200
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[2]:D,95983
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[2]:EN,98133
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[2]:Q,93200
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_byte_cntr[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_15[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_15[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_15[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_15[3]:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:A,-1579
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:IPA,-1579
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[13]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[13]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[13]:CLK,2309
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[13]:D,4754
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[13]:EN,2208
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[13]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[13]:Q,2309
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[13]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_data_store[13]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_32:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_32:C,12714
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_32:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_32:IPC,12714
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[10]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[10]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[10]:Y,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[1]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[1]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[1]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[1]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[1]:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_2:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_2:B,96623
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_2:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_2:CC,97043
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_2:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_2:P,96623
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_2:S,97043
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_cry_2:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:B,2745
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:C,-1239
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:CC,408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:P,-1239
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:S,-461
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/idle_line_cntr_cry[1]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_9:A,316
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_9:B,218
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_9:C,120
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_9:D,10
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC_un5_manches_in_dly_9:Y,10
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:A,625
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:B,418
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:CC,591
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:P,555
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:S,591
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:UB,418
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[7]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[7]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[7]:Y,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:CLK,138
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:D,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:Q,138
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:CLK,1342
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:Q,1342
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[3]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_RNO[2]:A,2578
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_RNO[2]:B,3674
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_RNO[2]:C,2475
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_RNO[2]:Y,2475
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0:A,390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0:B,1378
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0:C,998
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0:D,-964
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0:Y,-964
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:CLK,152
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:D,2701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:EN,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:Q,152
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr[5]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_ret:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_ret:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_ret:CLK,10226
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_ret:D,6616
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_ret:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_ret:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_ret:Q,10226
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_ret:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en_ret:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/N_1530_i:A,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/N_1530_i:B,11404
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/N_1530_i:Y,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_26:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_26:C,12692
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_26:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_26:IPC,12692
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_20:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/FF_19:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/isampler_clk1x_en:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/isampler_clk1x_en:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/isampler_clk1x_en:CLK,-417
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/isampler_clk1x_en:D,3556
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/isampler_clk1x_en:EN,4697
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/isampler_clk1x_en:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/isampler_clk1x_en:Q,-417
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/isampler_clk1x_en:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/isampler_clk1x_en:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_mac_1_byte_2_reg_en_20:A,8204
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_mac_1_byte_2_reg_en_20:B,8114
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_mac_1_byte_2_reg_en_20:C,8062
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_mac_1_byte_2_reg_en_20:D,7917
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_mac_1_byte_2_reg_en_20:Y,7917
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[5]:D,11493
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[5]:EN,9143
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_1_reg[5]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_3[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_3[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_3[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_3[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_3[3]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[3]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[3]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[3]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[3]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[3]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d1[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:A,6963
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:B,6847
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:CC,9025
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:P,6847
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:S,9025
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:UB,6862
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388_CC_0:CC[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388_CC_0:CC[1],-417
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388_CC_0:CI,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388_CC_0:P[0],-417
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388_CC_0:P[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388_CC_0:P[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388_CC_0:P[1],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388_CC_0:P[2],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388_CC_0:P[3],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388_CC_0:P[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388_CC_0:P[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388_CC_0:P[6],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388_CC_0:P[7],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388_CC_0:P[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388_CC_0:P[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388_CC_0:UB[0],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388_CC_0:UB[10],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388_CC_0:UB[11],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388_CC_0:UB[1],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388_CC_0:UB[2],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388_CC_0:UB[3],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388_CC_0:UB[4],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388_CC_0:UB[5],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388_CC_0:UB[6],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388_CC_0:UB[7],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388_CC_0:UB[8],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_s_9_388_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwe_0_a2:A,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwe_0_a2:B,3452
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwe_0_a2:C,2302
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwe_0_a2:Y,2110
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_16:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[1]:D,11496
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[1]:EN,9285
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_6_reg[1]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[3]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[3]:CLK,1619
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[3]:D,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[3]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[3]:Q,1619
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:CLK,401
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:D,2288
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:Q,401
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:CLK,2573
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:D,3186
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:EN,2026
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:Q,2573
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:SLn,
m2s010_som_sb_0/CORECONFIGP_0/state[1]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/state[1]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/state[1]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/state[1]:D,
m2s010_som_sb_0/CORECONFIGP_0/state[1]:EN,
m2s010_som_sb_0/CORECONFIGP_0/state[1]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/state[1]:Q,
m2s010_som_sb_0/CORECONFIGP_0/state[1]:SD,
m2s010_som_sb_0/CORECONFIGP_0/state[1]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[14]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[14]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[14]:CLK,94125
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[14]:D,95447
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[14]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[14]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[14]:Q,94125
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[14]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr[14]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_8:A,741
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_8:B,584
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_8:C,567
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_8:D,381
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/fulli_0_a2_8:Y,381
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_1[3]:A,96435
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_1[3]:B,95005
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_1[3]:C,93814
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_1[3]:Y,93814
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[9]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[9]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[9]:Y,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:CLK,71
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:D,1185
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:Q,71
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[3]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[3]:CLK,92827
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[3]:D,96717
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[3]:EN,95600
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[3]:Q,92827
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[3]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[3]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_2_reg_en_0_a2_3_a2_1_a2:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_2_reg_en_0_a2_3_a2_1_a2:B,7960
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_2_reg_en_0_a2_3_a2_1_a2:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_4_byte_2_reg_en_0_a2_3_a2_1_a2:Y,7960
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[7]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[7]:CLK,8353
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[7]:D,10320
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[7]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[7]:Q,8353
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[7]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[7]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[1]:CLK,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[1]:D,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[1]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[1]:Q,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[1]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_10[7]:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_12:B,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_12:C,98446
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_12:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0/CFG_12:IPC,98446
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:D,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:Q,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_16:EN,
DEBOUNCE_IN_ibuf[2]/U0/U_IOPAD:PAD,
DEBOUNCE_IN_ibuf[2]/U0/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:B,10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:CC,11195
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:P,10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:S,11195
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[1]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:B,10776
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:CC,10810
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:P,10776
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:S,10810
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_30:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_30:IPENn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNI4FPH8[5]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNI4FPH8[5]:B,94529
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNI4FPH8[5]:C,97106
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNI4FPH8[5]:CC,94058
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNI4FPH8[5]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNI4FPH8[5]:P,94529
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNI4FPH8[5]:S,94058
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr_RNI4FPH8[5]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:CLK,7007
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:D,11120
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:Q,7007
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/fulli_0_a2_8:A,8530
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/fulli_0_a2_8:B,8326
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/fulli_0_a2_8:C,8205
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/fulli_0_a2_8:D,8239
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/fulli_0_a2_8:Y,8205
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[2]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[2]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[2]:CLK,1563
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[2]:D,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[2]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[2]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[2]:Q,1563
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[2]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_syncCompare[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[5]:CLK,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[5]:D,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[5]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[5]:Q,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/tx_packet_complt_d[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:A,2714
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:B,1324
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:C,2587
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:D,2445
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[5]:Y,1324
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[1]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[1]:CLK,2732
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[1]:D,729
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[1]:EN,516
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[1]:Q,2732
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:Q,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[9]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg_en:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg_en:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg_en:D,10206
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg_en:EN,8293
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg_en:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_4_reg_en:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[4]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[4]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[4]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[4]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/Q_i_m2[4]:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_SS0_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/SPI_0_SS0_PAD/U_IOINFF:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_7_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_7_PAD/U_IOINFF:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNO:A,10535
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNO:Y,10535
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o2[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o2[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o2[3]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[4]:D,11515
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[4]:EN,8050
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_17:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[4]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[4]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[4]:CLK,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[4]:D,1080
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[4]:EN,881
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[4]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[4]:Q,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[4]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_23[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_23[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_23[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_23[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_23[3]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/fulli_0_a2_6:A,9397
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/fulli_0_a2_6:B,10351
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/fulli_0_a2_6:C,8140
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/fulli_0_a2_6:D,8776
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/fulli_0_a2_6:Y,8140
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[0]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[0]:CLK,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[0]:D,11645
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[0]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[0]:Q,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[0]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_11[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_11[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_11[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_11[0]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_11[0]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[6]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[6]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[6]:CLK,3709
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[6]:D,3360
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[6]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[6]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[6]:Q,3709
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[6]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_FIFO_wr_en_d[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[6]:D,11457
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[6]:EN,8050
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_2_reg[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:B,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:CC,10732
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:S,10732
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[4]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_16[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_16[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_16[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_16[6]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_16[6]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNO:A,3799
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNO:B,3694
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNO:C,3636
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNO:Y,3636
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un33_apb3_addr_0_a2_1_a2:A,10583
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un33_apb3_addr_0_a2_1_a2:B,9462
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un33_apb3_addr_0_a2_1_a2:C,8672
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un33_apb3_addr_0_a2_1_a2:D,8898
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un33_apb3_addr_0_a2_1_a2:Y,8672
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_8:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_8:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[5]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[5]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[5]:Y,3674
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[3]:A,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[3]:B,3446
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[3]:C,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/RX_SYNC_PROC_TX_FIFO_DOUT_d5_sync2RX_2[3]:Y,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_74:A,97654
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_74:B,97119
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_74:C,97506
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_74:Y,97119
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[0]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[0]:CLK,480
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[0]:D,729
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[0]:EN,516
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[0]:Q,480
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:A,3738
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:C,2288
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[6]:Y,2288
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_18_BI_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_18_BI_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_30:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_30:C,12719
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_30:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_30:IPC,12719
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[1]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[1]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m15_e_7:A,94042
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m15_e_7:B,93986
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m15_e_7:C,93900
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m15_e_7:D,93790
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m15_e_7:Y,93790
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:A,6963
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:B,6847
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:CC,9025
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:P,6847
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:S,9025
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_1:UB,6862
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_27:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_27:C,4670
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_27:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_27:IPC,4670
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIKMI5[7]:A,8219
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIKMI5[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNIKMI5[7]:Y,8219
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q_0_sqmuxa:A,97010
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q_0_sqmuxa:B,97376
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q_0_sqmuxa:Y,97010
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_m2_0_0_wmux[1]_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[0]:ALn,3428
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[0]:CLK,3636
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[0]:D,2555
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[0]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[0]:Q,3636
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advancebit_cntr[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_22:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_22:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_22:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_22:IPC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_6_reg_en_0_a2_1_a2_0_a2:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_6_reg_en_0_a2_1_a2_0_a2:B,7960
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_6_reg_en_0_a2_1_a2_0_a2:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_6_reg_en_0_a2_1_a2_0_a2:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_6_reg_en_0_a2_1_a2_0_a2:Y,7960
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[6]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[6]:CLK,92776
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[6]:D,96670
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[6]:EN,95600
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[6]:Q,92776
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[6]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:CLK,-964
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:D,1192
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:Q,-964
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[0]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s:CLK,3697
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s:D,3686
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s:Q,3697
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/RX_EarlyTerm_s:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[1]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[1]:CLK,3807
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[1]:D,828
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[1]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[1]:Q,3807
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d5_sync2RX[1]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIOG0TF[3]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIOG0TF[3]:B,94762
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIOG0TF[3]:C,97334
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIOG0TF[3]:CC,95129
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIOG0TF[3]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIOG0TF[3]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIOG0TF[3]:S,94762
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/txen_early_cntr_RNIOG0TF[3]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI8OME9[5]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI8OME9[5]:B,-41
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI8OME9[5]:C,2679
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI8OME9[5]:CC,30
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI8OME9[5]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI8OME9[5]:P,-41
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI8OME9[5]:S,30
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_byte_cntr_RNI8OME9[5]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[0]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[0]:CLK,2407
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[0]:D,3406
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[0]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[0]:Q,2407
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:CLK,1466
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:Q,1466
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[8]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[5]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[5]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[5]:CLK,94247
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[5]:D,94058
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[5]:EN,96937
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[5]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[5]:Q,94247
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[5]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PreAmble_cntr[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[4]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[4]:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[4]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[4]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/Q_i_m2[4]:Y,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[15]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[15]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[15]:CLK,94217
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[15]:D,95553
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[15]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[15]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[15]:Q,94217
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[15]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr[15]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/Debug2_un3_rx_packet_depth_d2_5:A,10526
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/Debug2_un3_rx_packet_depth_d2_5:B,10476
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/Debug2_un3_rx_packet_depth_d2_5:C,10380
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/Debug2_un3_rx_packet_depth_d2_5:D,10262
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/Debug2_un3_rx_packet_depth_d2_5:Y,10262
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[3]_CC_0:UB[9],
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[9]:A,3753
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[9]:B,3678
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[9]:C,1030
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[9]:D,3378
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[9]:Y,1030
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:B,11493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:CC,10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:S,10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:UB,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[4]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[4]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[4]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[4]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[4]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg_en:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg_en:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg_en:D,10206
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg_en:EN,8379
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg_en:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_2_reg_en:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[7]:D,11474
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[7]:EN,10422
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[7]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[7]:CLK,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[7]:D,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[7]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[7]:Q,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[7]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RE_d1:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RE_d1:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RE_d1:CLK,8976
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RE_d1:D,11370
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RE_d1:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RE_d1:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RE_d1:Q,8976
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RE_d1:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RE_d1:SLn,
CommsFPGA_top_0/un4_long_reset_cntr_cry_4:A,
CommsFPGA_top_0/un4_long_reset_cntr_cry_4:B,96282
CommsFPGA_top_0/un4_long_reset_cntr_cry_4:C,
CommsFPGA_top_0/un4_long_reset_cntr_cry_4:CC,95506
CommsFPGA_top_0/un4_long_reset_cntr_cry_4:D,
CommsFPGA_top_0/un4_long_reset_cntr_cry_4:P,
CommsFPGA_top_0/un4_long_reset_cntr_cry_4:S,95506
CommsFPGA_top_0/un4_long_reset_cntr_cry_4:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_31_sqmuxa_1_i_a2_0_0:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_31_sqmuxa_1_i_a2_0_0:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_31_sqmuxa_1_i_a2_0_0:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_31_sqmuxa_1_i_a2_0_0:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_31_sqmuxa_1_i_a2_0_0:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_4_reg_en_0_a2_1_a2_0_a2:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_4_reg_en_0_a2_1_a2_0_a2:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_4_reg_en_0_a2_1_a2_0_a2:C,6892
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_3_byte_4_reg_en_0_a2_1_a2_0_a2:Y,6892
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO[1]:A,3730
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO[1]:B,2499
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO[1]:C,3596
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/bit_cntr_RNO[1]:Y,2499
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_3_0_0_o2_0[3]:A,2573
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_3_0_0_o2_0[3]:B,2456
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_3_0_0_o2_0[3]:C,2436
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_3_0_0_o2_0[3]:Y,2436
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_1:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_1:B,96408
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_1:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_1:CC,97118
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_1:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_1:P,96408
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_1:S,97118
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_1:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIKDTC[2]:A,1337
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIKDTC[2]:B,2412
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIKDTC[2]:Y,1337
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_BA_0_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_BA_0_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_BA_0_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[1]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[1]:CLK,8323
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[1]:D,11180
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[1]:EN,12574
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[1]:Q,8323
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[1]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_31:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_31:IPENn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[6]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[6]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[6]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[6]:D,11457
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[6]:EN,10315
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[6]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[6]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[6]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_6_reg[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:CLK,1233
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:Q,1233
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[9]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIB3V61[8]:A,3528
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIB3V61[8]:B,2110
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIB3V61[8]:C,1337
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIB3V61[8]:D,900
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_STATE_RNIB3V61[8]:Y,900
m2s010_som_sb_0/CORECONFIGP_0/paddr[12]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[12]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/paddr[12]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/paddr[12]:D,
m2s010_som_sb_0/CORECONFIGP_0/paddr[12]:EN,
m2s010_som_sb_0/CORECONFIGP_0/paddr[12]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/paddr[12]:Q,
m2s010_som_sb_0/CORECONFIGP_0/paddr[12]:SD,
m2s010_som_sb_0/CORECONFIGP_0/paddr[12]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[5]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[5]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[5]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[5]:D,11493
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[5]:EN,7908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[5]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[5]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[5]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[5]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]:A,1249
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]:B,2355
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]:C,1101
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]:CC,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]:D,936
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]:P,1097
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]:UB,936
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI46CA3[3]:Y,961
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un8_rx_crc_error_int_c_0_0:A,10650
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un8_rx_crc_error_int_c_0_0:B,10560
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un8_rx_crc_error_int_c_0_0:C,10500
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un8_rx_crc_error_int_c_0_0:D,10374
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_AVAILABLE_INTR_un8_rx_crc_error_int_c_0_0:Y,10374
m2s010_som_sb_0/CORECONFIGP_0/pwdata[1]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[1]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[1]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[1]:D,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[1]:EN,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[1]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[1]:Q,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[1]:SD,
m2s010_som_sb_0/CORECONFIGP_0/pwdata[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_18:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_27:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_27:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_27:C,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_27:CC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_27:D,293
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_27:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un56_sm_advance_i_0_I_27:UB,293
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[8]:A,8355
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[8]:B,8327
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[8]:C,5762
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[8]:D,8101
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/Q_i_m2[8]:Y,5762
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un29_apb3_addr_0_a2_1_a2:A,8929
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un29_apb3_addr_0_a2_1_a2:B,7969
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un29_apb3_addr_0_a2_1_a2:C,8183
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un29_apb3_addr_0_a2_1_a2:D,7790
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un29_apb3_addr_0_a2_1_a2:Y,7790
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[10]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_8[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_8[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_8[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_8[2]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un37_apb3_addr_0_a2_0_a2:A,10583
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un37_apb3_addr_0_a2_0_a2:B,8762
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un37_apb3_addr_0_a2_0_a2:C,9410
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un37_apb3_addr_0_a2_0_a2:D,8898
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un37_apb3_addr_0_a2_0_a2:Y,8762
CommsFPGA_top_0/ClkDivider[2]:ADn,
CommsFPGA_top_0/ClkDivider[2]:ALn,-4224
CommsFPGA_top_0/ClkDivider[2]:CLK,97623
CommsFPGA_top_0/ClkDivider[2]:D,97466
CommsFPGA_top_0/ClkDivider[2]:EN,
CommsFPGA_top_0/ClkDivider[2]:LAT,
CommsFPGA_top_0/ClkDivider[2]:Q,97623
CommsFPGA_top_0/ClkDivider[2]:SD,
CommsFPGA_top_0/ClkDivider[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_0:A,10286
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_0:B,11328
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_0:C,11622
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_0:CC,
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_0:D,11441
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_0:P,
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_0:UB,
CommsFPGA_top_0/FIFOS_INST/RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_0:Y,10286
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[4]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[4]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[4]:Y,11637
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8[2]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_8[2]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_14_RNO[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_14_RNO[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_14_RNO[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_14_RNO[0]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_EarlyTerm:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_EarlyTerm:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_EarlyTerm:CLK,3591
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_EarlyTerm:D,4769
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_EarlyTerm:EN,900
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_EarlyTerm:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_EarlyTerm:Q,3591
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_EarlyTerm:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/iRX_EarlyTerm:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_15[1]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_15[1]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_15[1]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_15[1]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_15[1]:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:CLK,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:D,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:Q,98678
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_int[8]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DM_RDQS_0_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DM_RDQS_0_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DM_RDQS_0_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DM_RDQS_0_PAD/U_IOPAD:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_17_i_m2_0_0_wmux[5]:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:IPB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_1[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_1[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_1[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_1[0]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_CRC_ERROR_INTR_un4_rx_crc_error_c:A,11604
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_CRC_ERROR_INTR_un4_rx_crc_error_c:B,10316
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_CRC_ERROR_INTR_un4_rx_crc_error_c:C,11524
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_CRC_ERROR_INTR_un4_rx_crc_error_c:D,11397
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_CRC_ERROR_INTR_un4_rx_crc_error_c:Y,10316
CommsFPGA_top_0/long_reset_cntr[6]:ADn,
CommsFPGA_top_0/long_reset_cntr[6]:ALn,-4224
CommsFPGA_top_0/long_reset_cntr[6]:CLK,96430
CommsFPGA_top_0/long_reset_cntr[6]:D,96685
CommsFPGA_top_0/long_reset_cntr[6]:EN,
CommsFPGA_top_0/long_reset_cntr[6]:LAT,
CommsFPGA_top_0/long_reset_cntr[6]:Q,96430
CommsFPGA_top_0/long_reset_cntr[6]:SD,
CommsFPGA_top_0/long_reset_cntr[6]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_3[6]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_3[6]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_3[6]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_3[6]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT_RNI19ND:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MANCHESTER_OUT_RNI19ND:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_6:A,515
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_6:B,1776
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_6:C,1721
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_6:CC,1043
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_6:D,37
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_6:P,148
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_6:S,1043
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un54_sm_advance_i_cry_6:UB,37
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:CLK,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:D,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:Q,-1841
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray[9]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[2]:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[2]:B,1616
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[2]:C,2763
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[2]:CC,1657
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[2]:D,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[2]:P,1616
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[2]:S,1657
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr_cry[2]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[8]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIKOTJ9[4]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIKOTJ9[4]:B,94755
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIKOTJ9[4]:C,97334
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIKOTJ9[4]:CC,95060
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIKOTJ9[4]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIKOTJ9[4]:P,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIKOTJ9[4]:S,94755
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIKOTJ9[4]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[6]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[6]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[6]:Y,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:CLK,10643
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:D,11701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:EN,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:Q,10643
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIP4LVC[6]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIP4LVC[6]:B,94149
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIP4LVC[6]:C,96766
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIP4LVC[6]:CC,93910
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIP4LVC[6]:D,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIP4LVC[6]:P,94149
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIP4LVC[6]:S,93910
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/PostAmble_cntr_RNIP4LVC[6]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_30:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_30:C,12719
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_30:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_30:IPC,12719
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_RNO[0]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_RNO[0]:Y,3730
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un65_apb3_addr_0_a2_0_a2:A,8379
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un65_apb3_addr_0_a2_0_a2:B,8676
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un65_apb3_addr_0_a2_0_a2:Y,8379
MAC_MII_RX_ER_ibuf/U0/U_IOINFF:A,
MAC_MII_RX_ER_ibuf/U0/U_IOINFF:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[6]:A,3792
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[6]:B,3632
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[6]:C,2294
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[6]:D,2162
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[6]:Y,2162
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0_N_2L1:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0_N_2L1:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0_N_2L1:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0_N_2L1:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0_N_2L1:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_reg_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_reg_en:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_reg_en:CLK,11770
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_reg_en:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_reg_en:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_reg_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_reg_en:Q,11770
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_reg_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_reg_en:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[5]:A,3792
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[5]:B,3647
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[5]:C,2294
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[5]:D,2162
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_packet_length_RNO[5]:Y,2162
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_mac_4_byte_6_reg_en_1:A,8070
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_mac_4_byte_6_reg_en_1:B,7951
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_mac_4_byte_6_reg_en_1:Y,7951
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:A,8666
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:IPA,8666
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:IPB,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:IPB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/m111_i_o2:A,2512
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/m111_i_o2:B,2499
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/m111_i_o2:Y,2499
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[3]:A,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[3]:B,16637
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[3]:C,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[3]:CC,16726
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[3]:D,
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[3]:P,16637
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[3]:S,16726
m2s010_som_sb_0/CORERESETP_0/count_ddr_cry[3]:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_4:A,2238
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_4:B,3491
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_4:C,3449
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_4:CC,1075
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_4:D,-357
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_4:P,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_4:S,1075
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_4:UB,-357
CommsFPGA_top_0/long_reset_cntr_3[5]:A,96335
CommsFPGA_top_0/long_reset_cntr_3[5]:B,96272
CommsFPGA_top_0/long_reset_cntr_3[5]:C,95446
CommsFPGA_top_0/long_reset_cntr_3[5]:Y,95446
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[0]:ALn,3574
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[0]:CLK,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[0]:D,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[0]:EN,4619
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[0]:Q,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/decoder_Transition_d[0]:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[8]:ADn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[8]:ALn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[8]:CLK,94267
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[8]:D,95788
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[8]:EN,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[8]:LAT,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[8]:Q,94267
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[8]:SD,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr[8]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[2]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[2]:CLK,2370
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[2]:D,4792
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[2]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[2]:Q,2370
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[2]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end_RNI3OBV:A,3591
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end_RNI3OBV:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end_RNI3OBV:C,3428
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end_RNI3OBV:D,3362
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/irx_packet_end_RNI3OBV:Y,3362
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[10],6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[11],8204
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[1],9025
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[2],8795
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[3],8480
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[4],8342
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[5],7129
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[6],7245
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[7],7059
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[8],6932
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[9],6960
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[0],6905
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[1],6847
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[2],7051
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[3],7033
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[6],6998
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[7],7698
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[9],8958
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[0],6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[10],8958
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[1],6862
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[2],7007
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[3],6912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[4],6956
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[5],7064
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[6],6861
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[7],6930
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[8],7058
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[9],7386
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[0]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[0]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[0]:CLK,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[0]:D,97220
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[0]:EN,96833
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[0]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[0]:Q,97587
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[0]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX_FIFO_DOUT_d2[0]:SLn,
CommsFPGA_top_0/long_reset_RNIUA27/U0_RGB1:An,
CommsFPGA_top_0/long_reset_RNIUA27/U0_RGB1:ENn,
CommsFPGA_top_0/long_reset_RNIUA27/U0_RGB1:YL,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_28:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_28:C,12694
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_28:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_28:IPC,12694
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[2]:D,11569
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[2]:EN,7816
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_4_reg[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:B,11508
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:CC,10672
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:S,10672
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[5]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[0]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SYNC_INTERRUPTS_TO_APB_DOMAIN_iINT_1_0:A,10651
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SYNC_INTERRUPTS_TO_APB_DOMAIN_iINT_1_0:B,10553
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SYNC_INTERRUPTS_TO_APB_DOMAIN_iINT_1_0:C,10503
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SYNC_INTERRUPTS_TO_APB_DOMAIN_iINT_1_0:D,9352
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SYNC_INTERRUPTS_TO_APB_DOMAIN_iINT_1_0:Y,9352
CommsFPGA_top_0/RX_FIFO_RST:ADn,
CommsFPGA_top_0/RX_FIFO_RST:ALn,-2169
CommsFPGA_top_0/RX_FIFO_RST:CLK,
CommsFPGA_top_0/RX_FIFO_RST:D,3784
CommsFPGA_top_0/RX_FIFO_RST:EN,
CommsFPGA_top_0/RX_FIFO_RST:LAT,
CommsFPGA_top_0/RX_FIFO_RST:Q,
CommsFPGA_top_0/RX_FIFO_RST:SD,
CommsFPGA_top_0/RX_FIFO_RST:SLn,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_8:A,95467
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_8:B,95417
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_8:C,94012
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_8:D,93920
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC_un1_debounce_cntr_8:Y,93920
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_1:CC[0],93900
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_1:CI,93900
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_1:P[0],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_1:P[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_1:P[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_1:P[1],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_1:P[2],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_1:P[3],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_1:P[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_1:P[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_1:P[6],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_1:P[7],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_1:P[8],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_1:P[9],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_1:UB[0],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_1:UB[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_1:UB[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_1:UB[1],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_1:UB[2],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_1:UB[3],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_1:UB[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_1:UB[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_1:UB[6],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_1:UB[7],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_1:UB[8],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_op_eq_tx_state29_6_RNI9SJ61_CC_1:UB[9],
DEBOUNCE_IN_ibuf[1]/U0/U_IOINFF:A,
DEBOUNCE_IN_ibuf[1]/U0/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[0]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[0]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[0]:Y,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_7:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_7:IPENn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:CLK,2573
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:D,3034
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:EN,3210
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:Q,2573
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_s_11:A,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_s_11:B,10425
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_s_11:C,10313
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_s_11:CC,9341
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_s_11:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_s_11:P,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_s_11:S,9341
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_s_11:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_5:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_5:IPENn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_12_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_12_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_12_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_DQ_12_PAD/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_7:A,9040
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_7:B,8353
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_7:C,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_7:CC,8326
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_7:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_7:P,9003
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_7:S,8326
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wdiff_bus_cry_7:UB,8353
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[4]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[4]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[4]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[4]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_wmux_0[4]:Y,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[1]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[1]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[1]:CLK,97196
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[1]:D,98616
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[1]:EN,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[1]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[1]:Q,97196
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[1]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/byte_clk_en_d[1]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_6:A,107
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_6:B,1368
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_6:C,1313
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_6:CC,1181
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_6:D,-372
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_6:P,-260
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_6:S,1181
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/un63_sm_advance_i_cry_6:UB,-372
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_RNO[0]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_RNO[0]:Y,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:CLK,9238
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:D,9022
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:Q,9238
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[4]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_irx_packet_end_all_5_0_a3_0_a2_1_a2:A,3722
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_irx_packet_end_all_5_0_a3_0_a2_1_a2:B,3658
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_irx_packet_end_all_5_0_a3_0_a2_1_a2:C,3565
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/AFE_RX_SM_irx_packet_end_all_5_0_a3_0_a2_1_a2:Y,3565
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:CLK,10
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:D,-461
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:Q,10
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[1]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:IPA,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[8]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[8]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[8]:CLK,1050
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[8]:D,1088
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[8]:EN,3505
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[8]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[8]:Q,1050
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[8]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold[8]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:B,2743
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:CC,2839
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:P,2743
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:S,2839
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_cry[3]:UB,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m2_0_a2:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m2_0_a2:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m2_0_a2:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m2_0_a2:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_m2_0_a2:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:CLK,10460
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:Q,10460
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:CC[0],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:CC[10],91887
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:CC[1],93478
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:CC[2],93403
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:CC[3],93085
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:CC[4],93007
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:CC[5],92947
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:CC[6],93075
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:CC[7],92968
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:CC[8],92897
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:CC[9],93011
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:CI,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:P[0],91908
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:P[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:P[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:P[1],91887
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:P[2],92139
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:P[3],92089
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:P[4],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:P[5],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:P[6],91997
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:P[7],93529
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:P[8],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:P[9],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:UB[0],95139
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:UB[10],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:UB[11],
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:UB[1],95249
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:UB[2],95420
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:UB[3],95293
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:UB[4],95332
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:UB[5],95457
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:UB[6],95256
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:UB[7],95325
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:UB[8],95453
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_0_CC_0:UB[9],95781
m2s010_som_sb_0/SYSRESET_POR/INST_SYSRESET_IP:DEVRST_N,
m2s010_som_sb_0/SYSRESET_POR/INST_SYSRESET_IP:POWER_ON_RESET_N,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:A,1453
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:B,598
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:CC,390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:S,390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_8:UB,598
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_4:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_4:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_4:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_4:IPC,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[4]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[4]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[4]:CLK,2600
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[4]:D,1519
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[4]:EN,2080
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[4]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[4]:Q,2600
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[4]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/AFE_RX_STATE_MACHINE/start_bit_cntr[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/re_pulse_d1:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/re_pulse_d1:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/re_pulse_d1:CLK,9230
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/re_pulse_d1:D,10258
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/re_pulse_d1:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/re_pulse_d1:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/re_pulse_d1:Q,9230
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/re_pulse_d1:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/re_pulse_d1:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un9_tx_byte_cntr_0_a2_0_a2:A,93091
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un9_tx_byte_cntr_0_a2_0_a2:B,94175
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un9_tx_byte_cntr_0_a2_0_a2:C,93968
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un9_tx_byte_cntr_0_a2_0_a2:Y,93091
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[5]:A,95411
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[5]:B,95341
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[5]:C,91614
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[5]:D,91465
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_c_0_a2_0_x2[5]:Y,91465
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_6:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_6:IPENn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_75:A,97175
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_75:B,94914
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_75:C,97522
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_75:D,97412
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_75:Y,94914
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_1:A,91887
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_1:B,92009
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_1:C,95250
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_1:CC,93478
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_1:D,95249
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_1:P,91887
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_1:S,93478
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_SM_un25_tx_byte_cntr_a_4_cry_1:UB,95249
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:CLK,7114
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:D,10260
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:Q,7114
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_13:B,4524
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_13:C,4566
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_13:IPB,4524
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_13:IPC,4566
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_BA_2_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_BA_2_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_BA_2_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[8]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[8]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[8]:CLK,95325
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[8]:D,93814
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[8]:EN,93690
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[8]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[8]:Q,95325
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[8]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/tx_packet_length[8]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[2]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[2]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[2]:CLK,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[2]:D,1080
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[2]:EN,881
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[2]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[2]:Q,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[2]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_8[0]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_8[0]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_8[0]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_16_RNO_8[0]:Y,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEFM9/U0:An,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEFM9/U0:ENn,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEFM9/U0:YWn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_3_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_3_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MDDR_ADDR_3_PAD/U_IOPAD:PAD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[6]:A,3807
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[6]:B,3446
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[6]:C,3408
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_COLLISION_DETECTOR_INST/TX2RX_FIFO_DELAY_PROC_TX_FIFO_DOUT_d5_syncCompare_2[6]:Y,3408
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[4]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[4]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[4]:CLK,3761
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[4]:D,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[4]:EN,3270
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[4]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[4]:Q,3761
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[4]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d3[4]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[0]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[0]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[0]:CLK,173
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[0]:D,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[0]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[0]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[0]:Q,173
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[0]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:CLK,2260
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:D,71
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:Q,2260
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/full_r:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:A,608
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:B,513
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:CC,868
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:P,573
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:S,868
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_2:UB,513
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:CLK,2462
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:D,4777
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:Q,2462
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_bin_sync2[11]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:IPA,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[2]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[2]:D,11569
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[2]:EN,7908
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[2]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_2_byte_6_reg[2]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[7]:CLK,11676
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[7]:D,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[7]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[7]:Q,11676
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/RX_packet_depth_d2[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:CLK,6956
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:D,10724
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:Q,6956
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:B,11493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:CC,10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:S,10521
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_s[11]:UB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:B,10706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:CC,10802
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:P,10706
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:S,10802
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[3]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iTX_FIFO_wr_en:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iTX_FIFO_wr_en:ALn,5998
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iTX_FIFO_wr_en:CLK,10351
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iTX_FIFO_wr_en:D,10206
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iTX_FIFO_wr_en:EN,8762
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iTX_FIFO_wr_en:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iTX_FIFO_wr_en:Q,10351
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iTX_FIFO_wr_en:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iTX_FIFO_wr_en:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un21_apb3_addr_0_a2_0_a2_0:A,7663
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un21_apb3_addr_0_a2_0_a2_0:B,6689
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un21_apb3_addr_0_a2_0_a2_0:C,7878
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un21_apb3_addr_0_a2_0_a2_0:D,7640
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un21_apb3_addr_0_a2_0_a2_0:Y,6689
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_15_i_m2_0_0_wmux[2]_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:CLK,6912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:D,10802
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:EN,10081
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:Q,6912
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/rptr[3]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_1_byte_4_reg_en_0_a2_0_a2_0_a2:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_1_byte_4_reg_en_0_a2_0_a2_0_a2:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_1_byte_4_reg_en_0_a2_0_a2_0_a2:C,9143
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un13_mac_1_byte_4_reg_en_0_a2_0_a2_0_a2:Y,9143
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_6:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_6:B,42043
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_6:C,40949
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_6:D,40608
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un32_sm_advance_i_NE_6:Y,40608
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:A,11701
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:B,11645
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:C,11559
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:D,8811
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[2]:Y,8811
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[2]:A,3730
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[2]:B,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_gray_1[2]:Y,3674
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:A,10602
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:B,10539
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:C,10460
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:D,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2[3]:Y,7837
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:CLK,1334
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:Q,1334
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un57_apb3_addr_0_a2_1_a2_0:A,8135
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un57_apb3_addr_0_a2_1_a2_0:B,7897
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un57_apb3_addr_0_a2_1_a2_0:C,7588
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC_un57_apb3_addr_0_a2_1_a2_0:Y,7588
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:CLK,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:D,2715
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:EN,2026
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:Q,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[9]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[9]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[9]:CLK,8809
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[9]:D,11543
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[9]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[9]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[9]:Q,8809
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[9]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[9]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/I2C_1_SCL_PAD/U_IOPAD:D,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/I2C_1_SCL_PAD/U_IOPAD:E,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/I2C_1_SCL_PAD/U_IOPAD:PAD,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/I2C_1_SCL_PAD/U_IOPAD:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:CLK,10401
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:D,12763
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:Q,10401
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1[4]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[3]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[3]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[3]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[3]:D,11538
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[3]:EN,7960
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[3]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[3]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[3]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_3_byte_5_reg[3]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:CLK,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:D,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:Q,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[4]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_0[4]:A,95294
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_0[4]:B,95126
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_0[4]:C,93814
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_0[4]:Y,93814
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:CLK,3689
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:Q,3689
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[1]:A,11693
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[1]:B,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray_1[1]:Y,11637
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[0]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[0]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[0]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[0]:D,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[0]:EN,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[0]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[0]:Q,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[0]:SD,
m2s010_som_sb_0/CORECONFIGP_0/control_reg_1[0]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[12]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[12]:ALn,94836
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[12]:CLK,95073
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[12]:D,98670
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[12]:EN,97010
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[12]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[12]:Q,95073
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[12]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TX_CRC_GEN_INST/lfsr_q[12]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[7]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[7]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[7]:CLK,-106
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[7]:D,-1338
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[7]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[7]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[7]:Q,-106
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[7]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:A,1233
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:B,1170
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:C,1091
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:Y,1091
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_2[4]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_2[4]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_2[4]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_2[4]:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:IPA,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]:CC,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]:P,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_18_i_m2_0_0_wmux[2]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIHNP03[4]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIHNP03[4]:B,3545
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIHNP03[4]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIHNP03[4]:CC,2503
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIHNP03[4]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIHNP03[4]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIHNP03[4]:S,2503
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_2/FIFO_8Kx9_0/L31_U_corefifo_async/memwaddr_r_RNIHNP03[4]:UB,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[15]:ADn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[15]:ALn,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[15]:CLK,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[15]:D,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[15]:EN,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[15]:LAT,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[15]:Q,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[15]:SD,
m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[15]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[5]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[5]:CLK,8453
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[5]:D,10125
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[5]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[5]:Q,8453
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[5]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_bin_sync2[5]:SLn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_14_BI_PAD/U_IOINFF:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/GPIO_GPIO_14_BI_PAD/U_IOINFF:Y,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:CLK,11574
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:D,12763
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:Q,11574
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[0]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:A,-596
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:B,-803
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:CC,493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:P,-666
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:S,493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wdiff_bus_cry_3:UB,-803
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_3[2]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_3[2]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_3[2]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_3[2]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[7]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[7]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[7]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_1_i_m2[7]:Y,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:B,11493
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:CC,10664
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:S,10664
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_cry[5]:UB,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI7JR24[0]:A,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI7JR24[0]:B,2489
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI7JR24[0]:C,2531
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI7JR24[0]:CC,1713
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI7JR24[0]:D,2313
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI7JR24[0]:P,2313
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI7JR24[0]:S,1713
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_reg_RNI7JR24[0]:UB,2320
m2s010_som_sb_0/SPI_1_D0_OUT/U0/U_IOOUTFF:A,
m2s010_som_sb_0/SPI_1_D0_OUT/U0/U_IOOUTFF:Y,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[10]:A,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[10]:B,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[10]:C,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[10]:D,
m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[10]:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[1]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[1]:D,11496
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[1]:EN,9285
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[1]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_3_reg[1]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:A,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:B,10776
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:CC,10810
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:P,10776
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:S,10810
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/memraddr_r_cry[3]:UB,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[4]:D,11515
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[4]:EN,10422
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_1_byte_1_reg[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_9:B,4534
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_9:C,4354
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_9:IPB,4534
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_9:IPC,4354
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[7]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[7]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[7]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[7]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[7]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[7]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[7]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[7]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:CLK,1192
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:Q,1192
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_12:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[6]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[6]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[6]:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[6]:D,10181
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[6]:EN,10123
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[6]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[6]:Q,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[6]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/RDATA_r[6]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[5]:A,11693
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[5]:B,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray_1[5]:Y,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:CLK,1258
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:D,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:Q,1258
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1[7]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNIKEIV[10]:A,2580
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNIKEIV[10]:B,2379
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNIKEIV[10]:C,2490
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2_RNIKEIV[10]:Y,2379
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un3_debounce_in_0_a2_0_a2_0_a2:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un3_debounce_in_0_a2_0_a2_0_a2:B,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC_un3_debounce_in_0_a2_0_a2_0_a2:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_24:CLK,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/FF_24:IPCLKn,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:A,11188
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:IPA,11188
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:A,7821
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:B,7708
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:C,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:CC,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:D,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:P,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:S,6751
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rdiff_bus_cry_10:UB,8958
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_17:B,4548
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_17:C,4736
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_17:IPB,4548
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_17:IPC,4736
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_d[2]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_d[2]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_d[2]:CLK,11516
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_d[2]:D,12755
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_d[2]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_d[2]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_d[2]:Q,11516
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_d[2]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_FIFO_UNDERRUN_int_d[2]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[3]:ADn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[3]:ALn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[3]:CLK,1297
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[3]:D,1242
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[3]:EN,3505
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[3]:LAT,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[3]:Q,1297
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[3]:SD,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_IDLE_LINE_DETECTOR/prbs_gen_hold[3]:SLn,
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_1[6]:A,96435
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_1[6]:B,95005
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_1[6]:C,93814
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_i_0_m2_1[6]:Y,93814
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_12:B,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_12:C,12531
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_12:IPB,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_1/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_12:IPC,12531
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_d[1]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_d[1]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_d[1]:CLK,10508
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_d[1]:D,12763
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_d[1]:EN,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_d[1]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_d[1]:Q,10508
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_d[1]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_d[1]:SLn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_1_0[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_1_0[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_1_0[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_1_0[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_1_0[3]:Y,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_CENTER_SAMPLE_PROC_un16_irx_center_sample_0_a2_0_a2:A,3730
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_CENTER_SAMPLE_PROC_un16_irx_center_sample_0_a2_0_a2:B,3686
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_CENTER_SAMPLE_PROC_un16_irx_center_sample_0_a2_0_a2:C,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_CENTER_SAMPLE_PROC_un16_irx_center_sample_0_a2_0_a2:Y,3628
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m56_i_0_a2:A,95378
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m56_i_0_a2:B,95268
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m56_i_0_a2:C,95109
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m56_i_0_a2:D,93978
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/TRANSMIT_SM/TX_STATE_ns_8_0__m56_i_0_a2:Y,93978
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[3]:A,94178
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[3]:B,94155
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[3]:C,91614
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[3]:D,93926
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/Q_i_m2[3]:Y,91614
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_10[3]:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_10[3]:B,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_10[3]:C,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_10[3]:D,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2_10[3]:Y,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[2]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/N_1529_i:A,10087
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/N_1529_i:B,11404
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/N_1529_i:Y,10087
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[4]:ADn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[4]:ALn,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[4]:CLK,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[4]:D,11515
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[4]:EN,7960
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[4]:LAT,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[4]:Q,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[4]:SD,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/mac_4_byte_2_reg[4]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RESET_i_0_a2:A,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RESET_i_0_a2:B,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RESET_i_0_a2:Y,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_mac_2_byte_1_reg_en_16_1:A,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_mac_2_byte_1_reg_en_16_1:B,9115
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_mac_2_byte_1_reg_en_16_1:C,7790
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_mac_2_byte_1_reg_en_16_1:D,7027
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC_un12_mac_2_byte_1_reg_en_16_1:Y,7027
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_ss0_0_a2:A,93839
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_ss0_0_a2:B,93847
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/PARALLEL_2_SERIAL_PROC_p2s_data_8_ss0_0_a2:Y,93839
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]_CC_0:CC[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]_CC_0:CC[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]_CC_0:CI,
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]_CC_0:P[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]_CC_0:P[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]_CC_0:P[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]_CC_0:P[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]_CC_0:P[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]_CC_0:P[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]_CC_0:P[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]_CC_0:P[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]_CC_0:P[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]_CC_0:P[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]_CC_0:P[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]_CC_0:P[9],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]_CC_0:UB[0],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]_CC_0:UB[10],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]_CC_0:UB[11],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]_CC_0:UB[1],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]_CC_0:UB[2],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]_CC_0:UB[3],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]_CC_0:UB[4],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]_CC_0:UB[5],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]_CC_0:UB[6],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]_CC_0:UB[7],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]_CC_0:UB[8],
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_19_i_m2_0_0_wmux[4]_CC_0:UB[9],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:A,7987
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:B,7924
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:C,7837
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2[9]:Y,7837
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_13:B,4524
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_13:C,4566
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_13:IPB,4524
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/RW1_UI_ram_wrapper_1/L1_asyncnonpipe/FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0/CFG_13:IPC,4566
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:A,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:B,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:C,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:IPA,
m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:IPB,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[4]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[4]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[4]:CLK,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[4]:D,11637
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[4]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[4]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[4]:Q,-1616
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[4]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/wptr_gray[4]:SLn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[0],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[10],92666
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[11],94119
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[1],94940
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[2],94710
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[3],94395
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[4],94257
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[5],93044
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[6],93160
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[7],92974
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[8],92847
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CC[9],92875
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:CI,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[0],92820
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[10],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[11],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[1],92762
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[2],92966
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[3],92948
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[4],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[5],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[6],92913
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[7],93613
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[8],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:P[9],94873
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[0],92666
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[10],94873
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[11],
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[1],92777
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[2],92922
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[3],92827
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[4],92871
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[5],92979
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[6],92776
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[7],92845
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[8],92973
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rdiff_bus_cry_0_CC_0:UB[9],93301
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0_RGB1:An,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0_RGB1:ENn,
m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0_RGB1:YL,16265
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_12:A,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_12:B,96732
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_12:C,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_12:CC,95607
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_12:D,
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_12:P,96732
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_12:S,95607
CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_cry_12:UB,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[11]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[11]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[11]:CLK,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[11]:D,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[11]:EN,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[11]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[11]:Q,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[11]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_reg[11]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:CLK,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:D,11637
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:Q,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_0/FIFO_8Kx9_0/L31_U_corefifo_async/rptr_gray[5]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE:A,41861
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE:B,40528
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE:C,41713
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE:D,41633
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/ReadFIFO_WR_SM_un29_sm_advance_i_NE:Y,40528
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC_MANCHESTER_OUT_4_iv_0_0_1:A,48557
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC_MANCHESTER_OUT_4_iv_0_0_1:B,48539
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC_MANCHESTER_OUT_4_iv_0_0_1:C,46222
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC_MANCHESTER_OUT_4_iv_0_0_1:D,46207
CommsFPGA_top_0/MANCHESTER_ENCODER_INST/MAN_OUT_DATA_PROC_MANCHESTER_OUT_4_iv_0_0_1:Y,46207
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[5]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[5]:ALn,1339
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[5]:CLK,1748
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[5]:D,3409
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[5]:EN,3375
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[5]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[5]:Q,1748
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[5]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/RX_CRC_GEN_INST/lfsr_q[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:ALn,-5390
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:CLK,7779
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:D,10320
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:Q,7779
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/wptr_bin_sync2[7]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[5]:ADn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[5]:ALn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[5]:CLK,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[5]:D,4738
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[5]:EN,3270
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[5]:LAT,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[5]:Q,4800
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[5]:SD,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_fifo_din_d1[5]:SLn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:ADn,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:ALn,1251
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:CLK,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:D,439
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:EN,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:LAT,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:Q,4800
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:SD,
CommsFPGA_top_0/FIFOS_INST/RECEIVE_FIFO_3/FIFO_8Kx9_0/L31_U_corefifo_async/Rd_corefifo_doubleSync/sync_int[3]:SLn,
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[6]:A,3745
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[6]:B,1080
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[6]:C,3628
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[6]:D,3378
CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/consumer_type_RNO[6]:Y,1080
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SYNC_INTERRUPTS_TO_APB_DOMAIN_iINT_1_0_0:A,9430
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SYNC_INTERRUPTS_TO_APB_DOMAIN_iINT_1_0_0:B,9352
CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SYNC_INTERRUPTS_TO_APB_DOMAIN_iINT_1_0_0:Y,9352
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[10]:ADn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[10]:ALn,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[10]:CLK,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[10]:D,97552
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[10]:EN,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[10]:LAT,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[10]:Q,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[10]:SD,
CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31_U_corefifo_async/rptr_gray[10]:SLn,
DEVRST_N,
ID_RES<0>,
ID_RES<1>,
ID_RES<2>,
ID_RES<3>,
MDDR_DQS_TMATCH_0_IN,
MMUART_1_RXD,
SPI_0_DI,
XTL,
GPIO_20_OUT,
MDDR_ADDR<0>,
MDDR_ADDR<1>,
MDDR_ADDR<2>,
MDDR_ADDR<3>,
MDDR_ADDR<4>,
MDDR_ADDR<5>,
MDDR_ADDR<6>,
MDDR_ADDR<7>,
MDDR_ADDR<8>,
MDDR_ADDR<9>,
MDDR_ADDR<10>,
MDDR_ADDR<11>,
MDDR_ADDR<12>,
MDDR_ADDR<13>,
MDDR_ADDR<14>,
MDDR_ADDR<15>,
MDDR_BA<0>,
MDDR_BA<1>,
MDDR_BA<2>,
MDDR_CAS_N,
MDDR_CKE,
MDDR_CLK,
MDDR_CLK_N,
MDDR_CS_N,
MDDR_DQS_TMATCH_0_OUT,
MDDR_ODT,
MDDR_RAS_N,
MDDR_RESET_N,
MDDR_WE_N,
MMUART_1_TXD,
SPI_0_DO,
SPI_0_SS1,
SPI_1_DO_OTH,
GPIO_0_BI,
GPIO_12_BI,
GPIO_14_BI,
GPIO_15_BI,
GPIO_16_BI,
GPIO_17_BI,
GPIO_18_BI,
GPIO_1_BI<0>,
GPIO_25_BI,
GPIO_26_BI,
GPIO_31_BI,
GPIO_3_BI,
GPIO_4_BI,
GPIO_6_PAD<0>,
GPIO_7_PADI<0>,
I2C_1_SCL,
I2C_1_SDA,
MAC_MII_MDIO,
MDDR_DM_RDQS<0>,
MDDR_DM_RDQS<1>,
MDDR_DQ<0>,
MDDR_DQ<1>,
MDDR_DQ<2>,
MDDR_DQ<3>,
MDDR_DQ<4>,
MDDR_DQ<5>,
MDDR_DQ<6>,
MDDR_DQ<7>,
MDDR_DQ<8>,
MDDR_DQ<9>,
MDDR_DQ<10>,
MDDR_DQ<11>,
MDDR_DQ<12>,
MDDR_DQ<13>,
MDDR_DQ<14>,
MDDR_DQ<15>,
MDDR_DQS<0>,
MDDR_DQS<1>,
SPI_0_CLK,
SPI_0_SS0,
SPI_1_CLK<0>,
SPI_1_SS0_CAM<0>,
SPI_1_SS0_OTH<0>,
DEBOUNCE_IN<0>,
DEBOUNCE_IN<1>,
DEBOUNCE_IN<2>,
MAC_MII_COL,
MAC_MII_CRS,
MAC_MII_RXD<0>,
MAC_MII_RXD<1>,
MAC_MII_RXD<2>,
MAC_MII_RXD<3>,
MAC_MII_RX_CLK,
MAC_MII_RX_DV,
MAC_MII_RX_ER,
MAC_MII_TX_CLK,
MANCHESTER_IN,
MMUART_0_RXD_F2M,
PULLDOWN_R9,
SPI_1_DI_CAM,
SPI_1_DI_OTH,
DEBOUNCE_OUT_1,
DEBOUNCE_OUT_2,
DRVR_EN,
Data_FAIL,
GPIO_11_M2F,
GPIO_21_M2F,
GPIO_22_M2F,
GPIO_24_M2F,
GPIO_5_M2F,
GPIO_8_M2F,
MAC_MII_MDC,
MAC_MII_TXD<0>,
MAC_MII_TXD<1>,
MAC_MII_TXD<2>,
MAC_MII_TXD<3>,
MAC_MII_TX_EN,
MANCH_OUT_N,
MANCH_OUT_P,
MMUART_0_TXD_M2F,
RCVR_EN,
SPI_1_DO_CAM,
GPIO_1_BIDI<0>,
