// Seed: 1319393651
module module_0;
  logic id_1;
  assign id_1 = id_1 ? 1 == -1'd0 : id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  logic id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire [1 'b0 : 1] id_5;
  assign id_5 = (id_5);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  id_6 :
  assert property (@(posedge id_4) -1)
  else $clog2(13);
  ;
  wire id_7;
  wire id_8;
endmodule
