{
  "basics": {
    "name": "Jonathan Huang",
    "label": "Computer Engineer",
    "image": "",
    "github": "https://jonrhuang.github.io/",
    "summary": "Computer Engineering graduate with experience in hardware design, embedded systems, and cloud infrastructure. Skilled in RISC-V architecture, FPGA development, and simulation tools such as Gem5 and Xilinx Vivado. Strong collaborative and leadership background, including mentoring, research, and cross-functional communication.",
    "location": {
      "address": "",
      "postalCode": "",
      "city": "",
      "countryCode": "",
      "region": ""
    },
    "profiles": [
      {
        "network": "",
        "username": "",
        "url": ""
      }
    ]
  },
  "work": [
    {
      "name": "Brown Deer Technology",
      "position": "Computer Hardware Engineer",
      "location": "Bel Air, Maryland",
      "url": "",
      "startDate": "2024-06",
      "endDate": "",
      "highlights": [
        "Testing and verifying functionality of existing four-stage and five-stage 32-bit and 64-bit RISC-V soft processor cores",
        "Developing RISC-V extension components, instruction cache, and data cache for 32-bit and 64-bit RISC-V processor in Verilog",
        "Maintaining and developing test packages for multiple processors using assembly, C, and bash",
        "Creating bash scripts and tools to streamline development workflow",
        "Researching potential use cases and additional features for the soft processor cores",
        "Programming FPGAs with basic test functionalities using Xilinx Vivado",
        "Providing mentorship to intern, focusing on programming skills in C to create unique test cases"
      ]
    }, 
    {
      "name": "Purdue University",
      "position": "Student Researcher",
      "location": "West Lafayette, Indiana",
      "url": "",
      "startDate": "2023-08",
      "endDate": "2024-05",
      "highlights": [
        "Simulated the teamâ€™s RISC-V core using Gem5",
        "Utilized Embench test suites to monitor performance and guide architectural improvements",
        "Led architecture development of the cache and ram using Gem5 to enhance memory performance by 15% through configuration optimizations"
      ]
    },
    {
      "name": "IEEE",
      "position": "Cloud Engineer",
      "location": "Piscataway, New Jersey",
      "url": "",
      "startDate": "2023-05",
      "endDate": "2023-08",
      "highlights": [
        "Researched ways to increase observability of resource usage on AWS EKS",
        "Created a comprehensive run book outlining set up instructions for integrating Open Telemetry, Prometheus, and Grafana, ensuring streamlined implementation across current and future applications",
        "Developed a lambda function to increase observability within AWS Batch jobs"
      ]
    },
    {
      "name": "IEEE",
      "position": "Software Engineer",
      "location": "Piscataway, New Jersey",
      "url": "",
      "startDate": "2022-05",
      "endDate": "2022-08",
      "highlights": [
        "Identified over 15 major and recurring issues with applications or processes by implementing new data science clustering and NLP techniques in Python to process help desk tickets",
        "Communicated with the business relations team, database team, and infrastructure team to collect and organize application and licensing data for the migration to a new data storage software"
      ]
    }
  ],
  "education": [
    {
      "institution": "Purdue University",
      "location": "West Lafayette, Indiana",
      "url": "https://www.purdue.edu/",
      "area": "Computer Engineering",
      "studyType": "Bachelors of Science",
      "startDate": "2020-08",
      "endDate": "2024-05"
    }
  ],
  "skills": [
    {
      "name": "Languages",
      "icon": "fa-solid fa-hashtag",
      "keywords": [
        "System Verilog", 
        "Verilog",
        "C",
        "C++",
        "Rust",
        "Bash",
        "Python",
        "Perl",
        "Assembly"
      ]
    },
    {
      "name": "Technology/Tools",
      "icon": "fa-solid fa-hashtag",
      "keywords": [
        "Linux",
        "Git",
        "Xilinx Vivado",
        "Questasim",
        "FPGA",
        "Jira",
        "AWS",
        "Docker",
        "Gem5",
        "Verilator"
      ]
    }
  ],
  "projects": [
    {
      "name": "Multicore Processor",
      "highlights": ["bullet 1", "bullet 2"],
      "startDate": "2023-01",
      "endDate": "2023-05"
    }
  ]
}
