(edif clock_generator
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2017 6 7 12 52 27)
      (program "Xilinx ngc2edif" (version "P.58f"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure clock_generator.ngc clock_generator.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXF7
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port O
              (direction OUTPUT)
            )
            (port I
              (direction INPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library clock_generator_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell clock_generator
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLK
              (direction INPUT)
            )
            (port CLK_OUT
              (direction OUTPUT)
            )
            (port (array (rename SEL "SEL<2:0>") 3)
              (direction INPUT))
            (designator "xc6slx4-3-tqg144")
            (property TYPE (string "clock_generator") (owner "Xilinx"))
            (property BUS_INFO (string "3:INPUT:SEL<2:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "clock_generator_clock_generator") (owner "Xilinx"))
          )
          (contents
            (instance count_0
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance count_1
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance count_2
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance count_3
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance count_4
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Mcount_count_xor_1_11 "Mcount_count_xor<1>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename Result_3_1 "Result<3>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6CCC") (owner "Xilinx"))
            )
            (instance (rename Result_2_1 "Result<2>1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6A") (owner "Xilinx"))
            )
            (instance (rename Result_4_1 "Result<4>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6AAAAAAA") (owner "Xilinx"))
            )
            (instance (rename CLK_IBUF_renamed_0 "CLK_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename SEL_2_IBUF_renamed_1 "SEL_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename SEL_1_IBUF_renamed_2 "SEL_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename SEL_0_IBUF_renamed_3 "SEL_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename CLK_OUT_OBUF_renamed_4 "CLK_OUT_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Mmux_CLK_OUT13
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Mmux_CLK_OUT13_F
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E6C4A280") (owner "Xilinx"))
            )
            (instance Mmux_CLK_OUT13_G
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FDF8ADA8") (owner "Xilinx"))
            )
            (instance (rename CLK_IBUF_BUFG_renamed_5 "CLK_IBUF_BUFG")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_xor_0_11_INV_0 "Mcount_count_xor<0>11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net SEL_2_IBUF
              (joined
                (portRef O (instanceRef SEL_2_IBUF_renamed_1))
                (portRef I0 (instanceRef Mmux_CLK_OUT13_F))
                (portRef I0 (instanceRef Mmux_CLK_OUT13_G))
              )
            )
            (net SEL_1_IBUF
              (joined
                (portRef O (instanceRef SEL_1_IBUF_renamed_2))
                (portRef S (instanceRef Mmux_CLK_OUT13))
              )
            )
            (net SEL_0_IBUF
              (joined
                (portRef O (instanceRef SEL_0_IBUF_renamed_3))
                (portRef I1 (instanceRef Mmux_CLK_OUT13_F))
                (portRef I2 (instanceRef Mmux_CLK_OUT13_G))
              )
            )
            (net CLK_IBUF_BUFG
              (joined
                (portRef C (instanceRef count_0))
                (portRef C (instanceRef count_1))
                (portRef C (instanceRef count_2))
                (portRef C (instanceRef count_3))
                (portRef C (instanceRef count_4))
                (portRef O (instanceRef CLK_IBUF_BUFG_renamed_5))
              )
            )
            (net CLK_OUT_OBUF
              (joined
                (portRef I (instanceRef CLK_OUT_OBUF_renamed_4))
                (portRef O (instanceRef Mmux_CLK_OUT13))
              )
            )
            (net (rename Result_0_ "Result<0>")
              (joined
                (portRef D (instanceRef count_0))
                (portRef O (instanceRef Mcount_count_xor_0_11_INV_0))
              )
            )
            (net (rename Result_1_ "Result<1>")
              (joined
                (portRef D (instanceRef count_1))
                (portRef O (instanceRef Mcount_count_xor_1_11))
              )
            )
            (net (rename Result_2_ "Result<2>")
              (joined
                (portRef D (instanceRef count_2))
                (portRef O (instanceRef Result_2_1))
              )
            )
            (net (rename Result_3_ "Result<3>")
              (joined
                (portRef D (instanceRef count_3))
                (portRef O (instanceRef Result_3_1))
              )
            )
            (net (rename Result_4_ "Result<4>")
              (joined
                (portRef D (instanceRef count_4))
                (portRef O (instanceRef Result_4_1))
              )
            )
            (net (rename count_0_ "count<0>")
              (joined
                (portRef Q (instanceRef count_0))
                (portRef I1 (instanceRef Mcount_count_xor_1_11))
                (portRef I2 (instanceRef Result_3_1))
                (portRef I1 (instanceRef Result_2_1))
                (portRef I3 (instanceRef Result_4_1))
                (portRef I3 (instanceRef Mmux_CLK_OUT13_G))
                (portRef I (instanceRef Mcount_count_xor_0_11_INV_0))
              )
            )
            (net (rename count_1_ "count<1>")
              (joined
                (portRef Q (instanceRef count_1))
                (portRef I0 (instanceRef Mcount_count_xor_1_11))
                (portRef I3 (instanceRef Result_3_1))
                (portRef I2 (instanceRef Result_2_1))
                (portRef I4 (instanceRef Result_4_1))
                (portRef I4 (instanceRef Mmux_CLK_OUT13_G))
              )
            )
            (net (rename count_2_ "count<2>")
              (joined
                (portRef Q (instanceRef count_2))
                (portRef I0 (instanceRef Result_3_1))
                (portRef I0 (instanceRef Result_2_1))
                (portRef I1 (instanceRef Result_4_1))
                (portRef I3 (instanceRef Mmux_CLK_OUT13_F))
              )
            )
            (net (rename count_3_ "count<3>")
              (joined
                (portRef Q (instanceRef count_3))
                (portRef I1 (instanceRef Result_3_1))
                (portRef I2 (instanceRef Result_4_1))
                (portRef I2 (instanceRef Mmux_CLK_OUT13_F))
              )
            )
            (net (rename count_4_ "count<4>")
              (joined
                (portRef Q (instanceRef count_4))
                (portRef I0 (instanceRef Result_4_1))
                (portRef I1 (instanceRef Mmux_CLK_OUT13_G))
              )
            )
            (net CLK
              (joined
                (portRef CLK)
                (portRef I (instanceRef CLK_IBUF_renamed_0))
              )
            )
            (net (rename SEL_2_ "SEL<2>")
              (joined
                (portRef (member SEL 0))
                (portRef I (instanceRef SEL_2_IBUF_renamed_1))
              )
            )
            (net (rename SEL_1_ "SEL<1>")
              (joined
                (portRef (member SEL 1))
                (portRef I (instanceRef SEL_1_IBUF_renamed_2))
              )
            )
            (net (rename SEL_0_ "SEL<0>")
              (joined
                (portRef (member SEL 2))
                (portRef I (instanceRef SEL_0_IBUF_renamed_3))
              )
            )
            (net CLK_OUT
              (joined
                (portRef CLK_OUT)
                (portRef O (instanceRef CLK_OUT_OBUF_renamed_4))
              )
            )
            (net N01
              (joined
                (portRef O (instanceRef Mmux_CLK_OUT13_F))
                (portRef I0 (instanceRef Mmux_CLK_OUT13))
              )
            )
            (net N11
              (joined
                (portRef O (instanceRef Mmux_CLK_OUT13_G))
                (portRef I1 (instanceRef Mmux_CLK_OUT13))
              )
            )
            (net CLK_IBUF
              (joined
                (portRef O (instanceRef CLK_IBUF_renamed_0))
                (portRef I (instanceRef CLK_IBUF_BUFG_renamed_5))
                (portRef I4 (instanceRef Mmux_CLK_OUT13_F))
              )
            )
          )
      )
    )
  )

  (design clock_generator
    (cellRef clock_generator
      (libraryRef clock_generator_lib)
    )
    (property PART (string "xc6slx4-3-tqg144") (owner "Xilinx"))
  )
)

