or_mask	,	V_2
parent	,	V_22
MT6577_AUXADC_SAMPLE_READY_US	,	V_24
ENOMEM	,	V_44
dev_get_drvdata	,	F_13
modes	,	V_47
mt6577_auxadc_read_raw	,	F_11
and_mask	,	V_3
val2	,	V_29
channel	,	V_15
"wait for channel[%d] ready bit clear time out\n"	,	L_1
mt6577_auxadc_read	,	F_4
MT6577_AUXADC_STA	,	V_26
mt6577_auxadc_info	,	V_46
dev	,	V_21
INDIO_DIRECT_MODE	,	V_48
lock	,	V_16
val	,	V_4
err_timeout	,	V_23
ARRAY_SIZE	,	F_22
indio_dev	,	V_6
adc_clk_rate	,	V_41
err_disable_clk	,	V_53
__maybe_unused	,	T_3
pr_err	,	F_15
mt6577_auxadc_iio_channels	,	V_50
iio_priv	,	F_5
device	,	V_34
MT6577_AUXADC_PDN_EN	,	V_37
iio_device_unregister	,	F_34
MT6577_AUXADC_POWER_READY_MS	,	V_38
mutex_init	,	F_29
mutex_unlock	,	F_10
clk_prepare_enable	,	F_14
MT6577_AUXADC_DAT_MASK	,	V_27
devm_ioremap_resource	,	F_24
devm_iio_device_alloc	,	F_20
mt6577_auxadc_probe	,	F_19
MT6577_AUXADC_DAT0	,	V_14
"failed to sample data on channel[%d]\n"	,	L_4
"wait for auxadc idle time out\n"	,	L_2
"failed to get auxadc base address\n"	,	L_6
EINVAL	,	V_33
mt6577_auxadc_remove	,	F_32
adc_dev	,	V_12
mutex_lock	,	F_6
udelay	,	F_9
chan	,	V_8
platform_device	,	V_39
mt6577_auxadc_device	,	V_11
MT6577_AUXADC_RDY0	,	V_18
num_channels	,	V_51
adc_clk	,	V_35
MT6577_AUXADC_TIMEOUT_US	,	V_20
mdelay	,	F_16
__iomem	,	T_1
err_power_off	,	V_54
pdev	,	V_40
reg	,	V_1
u32	,	T_2
"main"	,	L_7
info	,	V_30
ret	,	V_10
res	,	V_43
"failed to enable auxadc clock\n"	,	L_5
resource	,	V_42
reg_channel	,	V_9
PTR_ERR	,	F_26
clk_get_rate	,	F_28
ETIMEDOUT	,	V_28
channels	,	V_49
mt6577_auxadc_suspend	,	F_17
mt6577_auxadc_resume	,	F_12
name	,	V_45
platform_get_resource	,	F_23
"failed to get auxadc clock\n"	,	L_8
MT6577_AUXADC_MISC	,	V_36
platform_set_drvdata	,	F_30
iio_chan_spec	,	V_7
iio_dev	,	V_5
MT6577_AUXADC_SLEEP_US	,	V_19
platform_get_drvdata	,	F_33
mt6577_auxadc_mod_reg	,	F_1
readl_poll_timeout	,	F_7
IIO_CHAN_INFO_PROCESSED	,	V_31
dev_err	,	F_8
"failed to register iio device\n"	,	L_10
iio_device_register	,	F_31
reg_base	,	V_13
MT6577_AUXADC_CON2	,	V_25
IORESOURCE_MEM	,	V_52
MT6577_AUXADC_CON1	,	V_17
dev_name	,	F_21
readl	,	F_2
devm_clk_get	,	F_27
writel	,	F_3
clk_disable_unprepare	,	F_18
"wait for channel[%d] data ready time out\n"	,	L_3
IIO_VAL_INT	,	V_32
"null clock rate\n"	,	L_9
IS_ERR	,	F_25
