module shifter (
    input a[16],
    input b[4],
    input alufn_signal[4],
    output out[16]
  ) {

  always {
  case (alufn_signal){
    default: out = a;
    b1010: out = a << b;
    b1011: out = a >> b;
    b1100: out = $signed(a) >>> b;
    }
  }
}