
---------- Begin Simulation Statistics ----------
final_tick                               259794350500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 246577                       # Simulator instruction rate (inst/s)
host_mem_usage                                 693044                       # Number of bytes of host memory used
host_op_rate                                   455093                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   405.55                       # Real time elapsed on the host
host_tick_rate                              640592898                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184564364                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.259794                       # Number of seconds simulated
sim_ticks                                259794350500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.950985                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10609837                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10615040                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1510                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10610794                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                158                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             352                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              194                       # Number of indirect misses.
system.cpu.branchPred.lookups                10619882                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2888                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          146                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184564364                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.195887                       # CPI: cycles per instruction
system.cpu.discardedOps                          4160                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44863670                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2094534                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169498                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       301380694                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.192460                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        519588701                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97748508     52.96%     52.96% # Class of committed instruction
system.cpu.op_class_0::IntMult                     79      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::MemRead                2089319      1.13%     54.09% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84726440     45.91%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184564364                       # Class of committed instruction
system.cpu.tickCycles                       218208007                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1305907                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2628316                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          114                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1322231                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          228                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2644846                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            228                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 259794350500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                485                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1305569                       # Transaction distribution
system.membus.trans_dist::CleanEvict              328                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1321934                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1321934                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           485                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3950735                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3950735                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    672764928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               672764928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1322419                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1322419    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1322419                       # Request fanout histogram
system.membus.respLayer1.occupancy        22851799500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23517720000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 259794350500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               669                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2627288                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          284                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             784                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1321946                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1321946                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           412                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          257                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3966353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3967461                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       178176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    676844032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              677022208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1306125                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334225664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2628740                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000130                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011405                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2628398     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    342      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2628740                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6610435000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5949923480                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1855497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 259794350500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   95                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   79                       # number of demand (read+write) hits
system.l2.demand_hits::total                      174                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  95                       # number of overall hits
system.l2.overall_hits::.cpu.data                  79                       # number of overall hits
system.l2.overall_hits::total                     174                       # number of overall hits
system.l2.demand_misses::.cpu.inst                317                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1322124                       # number of demand (read+write) misses
system.l2.demand_misses::total                1322441                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               317                       # number of overall misses
system.l2.overall_misses::.cpu.data           1322124                       # number of overall misses
system.l2.overall_misses::total               1322441                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32696000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 155800362000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     155833058000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32696000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 155800362000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    155833058000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              412                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1322203                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1322615                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             412                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1322203                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1322615                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.769417                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999940                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999868                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.769417                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999940                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999868                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 103141.955836                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 117840.960455                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117837.436982                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 103141.955836                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 117840.960455                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117837.436982                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1305569                       # number of writebacks
system.l2.writebacks::total                   1305569                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  22                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 22                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1322105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1322419                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1322105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1322419                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29412500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 142577725000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 142607137500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29412500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 142577725000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 142607137500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.762136                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999852                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.762136                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999852                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 93670.382166                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 107841.453591                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107838.088760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 93670.382166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 107841.453591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107838.088760                       # average overall mshr miss latency
system.l2.replacements                        1306125                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1321719                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1321719                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1321719                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1321719                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          254                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              254                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          254                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          254                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1321934                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1321934                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 155779116000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  155779116000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1321946                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1321946                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999991                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999991                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 117841.825689                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117841.825689                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1321934                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1321934                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 142559776000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 142559776000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999991                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999991                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 107841.825689                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107841.825689                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             95                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 95                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          317                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              317                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     32696000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32696000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          412                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            412                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.769417                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.769417                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 103141.955836                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 103141.955836                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          314                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          314                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29412500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29412500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.762136                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.762136                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 93670.382166                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 93670.382166                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            67                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                67                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     21246000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     21246000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          257                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           257                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.739300                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.739300                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 111821.052632                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111821.052632                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           19                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           19                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          171                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          171                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     17949000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     17949000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.665370                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.665370                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 104964.912281                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104964.912281                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 259794350500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16123.636347                       # Cycle average of tags in use
system.l2.tags.total_refs                     2644710                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1322509                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999767                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.026430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         5.496354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16117.113564                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.983711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984109                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          462                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4624                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11246                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6611973                       # Number of tag accesses
system.l2.tags.data_accesses                  6611973                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 259794350500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          80384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      338458880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          338539264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        80384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         80384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    334225664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       334225664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1322105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1322419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1305569                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1305569                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            309414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1302795382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1303104796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       309414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           309414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1286500893                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1286500893                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1286500893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           309414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1302795382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2589605689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5222276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5288420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001698982500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       285584                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       285584                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7715107                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4958516                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1322419                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1305569                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5289676                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5222276                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            330408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            330504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            330412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            330724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            330688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            330556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            330588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            330452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            330644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            330740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           330700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           330708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           330748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           330688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           330708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           330408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            326272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            326272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            326248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            326488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            326460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            326292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            326395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            326258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            326308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            326448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           326540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           326500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           326500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           326500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           326492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           326284                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 215848282500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26448380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            315029707500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40805.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59555.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4787519                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4648501                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5289676                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5222276                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1322089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1322090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1322092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1322096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 158878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 162670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 279734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 279867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 286055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 286065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 286099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 286109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 285597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 285633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 285640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 285635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 285636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 285608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 285602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 285598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 285594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 285588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 168490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 168356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1075911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    625.296271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   460.508575                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   395.311590                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5204      0.48%      0.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       236669     22.00%     22.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       207678     19.30%     41.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        36182      3.36%     45.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        23794      2.21%     47.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3143      0.29%     47.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        79464      7.39%     55.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10243      0.95%     55.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       473534     44.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1075911                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       285584                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.522298                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.179801                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     79.137235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       285580    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        285584                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       285584                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.286238                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.267351                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.849969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5739      2.01%      2.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               16      0.01%      2.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           234256     82.03%     84.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3731      1.31%     85.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            37621     13.17%     98.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             3691      1.29%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              519      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        285584                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              338539264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               334224448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               338539264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            334225664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1303.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1286.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1303.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1286.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  259794324000                       # Total gap between requests
system.mem_ctrls.avgGap                      98856.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        80384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    338458880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    334224448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 309413.964719760173                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1302795381.610886812210                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1286496212.703439950943                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1256                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5288420                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5222276                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     55878250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 314973829250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6134065342250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     44489.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     59559.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1174596.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3841534200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2041823850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18887756160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13632405840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20507463600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      62983900470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      46721956800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       168616840920                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        649.039675                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 118580860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8674900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 132538590500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3840484620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2041258395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18880530480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13627775700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     20507463600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      62986295040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      46719940320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       168603748155                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        648.989279                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 118576691750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8674900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 132542758750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    259794350500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 259794350500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31925522                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31925522                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31925522                       # number of overall hits
system.cpu.icache.overall_hits::total        31925522                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          412                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            412                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          412                       # number of overall misses
system.cpu.icache.overall_misses::total           412                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     35081500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35081500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     35081500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35081500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31925934                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31925934                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31925934                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31925934                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 85149.271845                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85149.271845                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 85149.271845                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85149.271845                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          284                       # number of writebacks
system.cpu.icache.writebacks::total               284                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          412                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          412                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          412                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          412                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34669500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34669500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34669500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34669500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84149.271845                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84149.271845                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84149.271845                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84149.271845                       # average overall mshr miss latency
system.cpu.icache.replacements                    284                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31925522                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31925522                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          412                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           412                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35081500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35081500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31925934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31925934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 85149.271845                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85149.271845                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          412                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          412                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34669500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34669500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84149.271845                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84149.271845                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 259794350500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           126.909569                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31925934                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               412                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          77490.131068                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   126.909569                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991481                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991481                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         127704148                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        127704148                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 259794350500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 259794350500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 259794350500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     84133200                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         84133200                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     84133253                       # number of overall hits
system.cpu.dcache.overall_hits::total        84133253                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2643434                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2643434                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2643461                       # number of overall misses
system.cpu.dcache.overall_misses::total       2643461                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 322733690500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 322733690500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 322733690500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 322733690500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86776634                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86776634                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86776714                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86776714                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030463                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030463                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030463                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030463                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 122088.802104                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 122088.802104                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 122087.555103                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 122087.555103                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1321719                       # number of writebacks
system.cpu.dcache.writebacks::total           1321719                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1321238                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1321238                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1321238                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1321238                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1322196                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1322196                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1322203                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1322203                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 157784039000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 157784039000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 157784728000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 157784728000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015237                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015237                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015237                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015237                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 119334.833111                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 119334.833111                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 119334.722429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 119334.722429                       # average overall mshr miss latency
system.cpu.dcache.replacements                1321947                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2050383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2050383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          290                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           290                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     24981500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     24981500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2050673                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2050673                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000141                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000141                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 86143.103448                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 86143.103448                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          250                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          250                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21847500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21847500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000122                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000122                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        87390                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        87390                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     82082817                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       82082817                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2643144                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2643144                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 322708709000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 322708709000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84725961                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84725961                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 122092.745987                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 122092.745987                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1321198                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1321198                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1321946                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1321946                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 157762191500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 157762191500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 119340.874362                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 119340.874362                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           53                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            53                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           80                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           80                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.337500                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.337500                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       689000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       689000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.087500                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.087500                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98428.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98428.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 259794350500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.918958                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85455524                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1322203                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.631168                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.918958                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999683                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999683                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         174875767                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        174875767                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 259794350500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 259794350500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
