// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "10/18/2021 22:58:28"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Four_Bit_Comparator (
	A,
	B,
	A_Greater,
	Equal,
	B_Greater);
input 	[3:0] A;
input 	[3:0] B;
output 	A_Greater;
output 	Equal;
output 	B_Greater;

// Design Ports Information
// A_Greater	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Equal	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_Greater	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[3]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[2]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[2]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[3]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[1]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[0]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[0]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[1]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \A_Greater~output_o ;
wire \Equal~output_o ;
wire \B_Greater~output_o ;
wire \A[3]~input_o ;
wire \A[2]~input_o ;
wire \B[2]~input_o ;
wire \B[3]~input_o ;
wire \A_Greater~2_combout ;
wire \A_Greater~0_combout ;
wire \B[0]~input_o ;
wire \B[1]~input_o ;
wire \A[1]~input_o ;
wire \A[0]~input_o ;
wire \A_Greater~1_combout ;
wire \A_Greater~3_combout ;
wire \Equal~0_combout ;
wire \Equal~1_combout ;
wire \B_Greater~0_combout ;
wire \B_Greater~1_combout ;
wire \B_Greater~2_combout ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \A_Greater~output (
	.i(\A_Greater~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_Greater~output_o ),
	.obar());
// synopsys translate_off
defparam \A_Greater~output .bus_hold = "false";
defparam \A_Greater~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \Equal~output (
	.i(!\Equal~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Equal~output_o ),
	.obar());
// synopsys translate_off
defparam \Equal~output .bus_hold = "false";
defparam \Equal~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
cycloneive_io_obuf \B_Greater~output (
	.i(\B_Greater~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_Greater~output_o ),
	.obar());
// synopsys translate_off
defparam \B_Greater~output .bus_hold = "false";
defparam \B_Greater~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \A[3]~input (
	.i(A[3]),
	.ibar(gnd),
	.o(\A[3]~input_o ));
// synopsys translate_off
defparam \A[3]~input .bus_hold = "false";
defparam \A[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneive_io_ibuf \A[2]~input (
	.i(A[2]),
	.ibar(gnd),
	.o(\A[2]~input_o ));
// synopsys translate_off
defparam \A[2]~input .bus_hold = "false";
defparam \A[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \B[2]~input (
	.i(B[2]),
	.ibar(gnd),
	.o(\B[2]~input_o ));
// synopsys translate_off
defparam \B[2]~input .bus_hold = "false";
defparam \B[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \B[3]~input (
	.i(B[3]),
	.ibar(gnd),
	.o(\B[3]~input_o ));
// synopsys translate_off
defparam \B[3]~input .bus_hold = "false";
defparam \B[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N12
cycloneive_lcell_comb \A_Greater~2 (
// Equation(s):
// \A_Greater~2_combout  = (\A[3]~input_o  & (\B[3]~input_o  & (\A[2]~input_o  $ (!\B[2]~input_o )))) # (!\A[3]~input_o  & (!\B[3]~input_o  & (\A[2]~input_o  $ (!\B[2]~input_o ))))

	.dataa(\A[3]~input_o ),
	.datab(\A[2]~input_o ),
	.datac(\B[2]~input_o ),
	.datad(\B[3]~input_o ),
	.cin(gnd),
	.combout(\A_Greater~2_combout ),
	.cout());
// synopsys translate_off
defparam \A_Greater~2 .lut_mask = 16'h8241;
defparam \A_Greater~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N0
cycloneive_lcell_comb \A_Greater~0 (
// Equation(s):
// \A_Greater~0_combout  = (\A[3]~input_o  & (((\A[2]~input_o  & !\B[2]~input_o )) # (!\B[3]~input_o ))) # (!\A[3]~input_o  & (\A[2]~input_o  & (!\B[2]~input_o  & !\B[3]~input_o )))

	.dataa(\A[3]~input_o ),
	.datab(\A[2]~input_o ),
	.datac(\B[2]~input_o ),
	.datad(\B[3]~input_o ),
	.cin(gnd),
	.combout(\A_Greater~0_combout ),
	.cout());
// synopsys translate_off
defparam \A_Greater~0 .lut_mask = 16'h08AE;
defparam \A_Greater~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N1
cycloneive_io_ibuf \B[0]~input (
	.i(B[0]),
	.ibar(gnd),
	.o(\B[0]~input_o ));
// synopsys translate_off
defparam \B[0]~input .bus_hold = "false";
defparam \B[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N22
cycloneive_io_ibuf \B[1]~input (
	.i(B[1]),
	.ibar(gnd),
	.o(\B[1]~input_o ));
// synopsys translate_off
defparam \B[1]~input .bus_hold = "false";
defparam \B[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N1
cycloneive_io_ibuf \A[1]~input (
	.i(A[1]),
	.ibar(gnd),
	.o(\A[1]~input_o ));
// synopsys translate_off
defparam \A[1]~input .bus_hold = "false";
defparam \A[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \A[0]~input (
	.i(A[0]),
	.ibar(gnd),
	.o(\A[0]~input_o ));
// synopsys translate_off
defparam \A[0]~input .bus_hold = "false";
defparam \A[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N10
cycloneive_lcell_comb \A_Greater~1 (
// Equation(s):
// \A_Greater~1_combout  = (\B[1]~input_o  & (!\B[0]~input_o  & (\A[1]~input_o  & \A[0]~input_o ))) # (!\B[1]~input_o  & ((\A[1]~input_o ) # ((!\B[0]~input_o  & \A[0]~input_o ))))

	.dataa(\B[0]~input_o ),
	.datab(\B[1]~input_o ),
	.datac(\A[1]~input_o ),
	.datad(\A[0]~input_o ),
	.cin(gnd),
	.combout(\A_Greater~1_combout ),
	.cout());
// synopsys translate_off
defparam \A_Greater~1 .lut_mask = 16'h7130;
defparam \A_Greater~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N30
cycloneive_lcell_comb \A_Greater~3 (
// Equation(s):
// \A_Greater~3_combout  = (\A_Greater~0_combout ) # ((\A_Greater~2_combout  & \A_Greater~1_combout ))

	.dataa(\A_Greater~2_combout ),
	.datab(\A_Greater~0_combout ),
	.datac(gnd),
	.datad(\A_Greater~1_combout ),
	.cin(gnd),
	.combout(\A_Greater~3_combout ),
	.cout());
// synopsys translate_off
defparam \A_Greater~3 .lut_mask = 16'hEECC;
defparam \A_Greater~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N24
cycloneive_lcell_comb \Equal~0 (
// Equation(s):
// \Equal~0_combout  = (\B[0]~input_o  & ((\B[1]~input_o  $ (\A[1]~input_o )) # (!\A[0]~input_o ))) # (!\B[0]~input_o  & ((\A[0]~input_o ) # (\B[1]~input_o  $ (\A[1]~input_o ))))

	.dataa(\B[0]~input_o ),
	.datab(\B[1]~input_o ),
	.datac(\A[1]~input_o ),
	.datad(\A[0]~input_o ),
	.cin(gnd),
	.combout(\Equal~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal~0 .lut_mask = 16'h7DBE;
defparam \Equal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N18
cycloneive_lcell_comb \Equal~1 (
// Equation(s):
// \Equal~1_combout  = (\Equal~0_combout ) # (!\A_Greater~2_combout )

	.dataa(\A_Greater~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Equal~0_combout ),
	.cin(gnd),
	.combout(\Equal~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal~1 .lut_mask = 16'hFF55;
defparam \Equal~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N4
cycloneive_lcell_comb \B_Greater~0 (
// Equation(s):
// \B_Greater~0_combout  = (\A[3]~input_o  & (!\A[2]~input_o  & (\B[2]~input_o  & \B[3]~input_o ))) # (!\A[3]~input_o  & ((\B[3]~input_o ) # ((!\A[2]~input_o  & \B[2]~input_o ))))

	.dataa(\A[3]~input_o ),
	.datab(\A[2]~input_o ),
	.datac(\B[2]~input_o ),
	.datad(\B[3]~input_o ),
	.cin(gnd),
	.combout(\B_Greater~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_Greater~0 .lut_mask = 16'h7510;
defparam \B_Greater~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N6
cycloneive_lcell_comb \B_Greater~1 (
// Equation(s):
// \B_Greater~1_combout  = (\B[1]~input_o  & (((\B[0]~input_o  & !\A[0]~input_o )) # (!\A[1]~input_o ))) # (!\B[1]~input_o  & (\B[0]~input_o  & (!\A[1]~input_o  & !\A[0]~input_o )))

	.dataa(\B[0]~input_o ),
	.datab(\B[1]~input_o ),
	.datac(\A[1]~input_o ),
	.datad(\A[0]~input_o ),
	.cin(gnd),
	.combout(\B_Greater~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_Greater~1 .lut_mask = 16'h0C8E;
defparam \B_Greater~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N8
cycloneive_lcell_comb \B_Greater~2 (
// Equation(s):
// \B_Greater~2_combout  = (\B_Greater~0_combout ) # ((\A_Greater~2_combout  & \B_Greater~1_combout ))

	.dataa(\A_Greater~2_combout ),
	.datab(gnd),
	.datac(\B_Greater~0_combout ),
	.datad(\B_Greater~1_combout ),
	.cin(gnd),
	.combout(\B_Greater~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_Greater~2 .lut_mask = 16'hFAF0;
defparam \B_Greater~2 .sum_lutc_input = "datac";
// synopsys translate_on

assign A_Greater = \A_Greater~output_o ;

assign Equal = \Equal~output_o ;

assign B_Greater = \B_Greater~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
