// Seed: 588114219
module module_0 (
    input tri0 id_0,
    output wor id_1,
    input supply1 id_2
    , id_10,
    input tri0 id_3,
    input wor id_4,
    input uwire id_5,
    input tri1 id_6,
    input tri id_7,
    output wor id_8
);
  wire id_11;
  wire id_12;
  id_13(
      .id_0(id_1 - 1), .id_1(1), .id_2(1)
  );
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    input tri id_2,
    input uwire id_3,
    input tri1 id_4,
    output supply1 id_5,
    input wand id_6,
    input tri1 id_7,
    input wor id_8,
    input wand id_9,
    input tri0 id_10,
    input tri id_11,
    output tri0 id_12,
    input tri1 id_13
);
  assign id_0 = id_6;
  module_0(
      id_8, id_12, id_6, id_9, id_9, id_9, id_6, id_13, id_12
  );
endmodule
