#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb  9 20:05:28 2022
# Process ID: 5652
# Current directory: C:/Users/WPT_Bench/Documents/IPFPGA-sample_Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15992 C:\Users\WPT_Bench\Documents\IPFPGA-sample_Vivado\IPFPGA-sample.xpr
# Log file: C:/Users/WPT_Bench/Documents/IPFPGA-sample_Vivado/vivado.log
# Journal file: C:/Users/WPT_Bench/Documents/IPFPGA-sample_Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/WPT_Bench/Documents/IPFPGA-sample_Vivado/IPFPGA-sample.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 716.141 ; gain = 107.414
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 799.926 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/000018cd2eaf01
set_property PROGRAM.FILE {C:/Users/WPT_Bench/Documents/IPFPGA-sample_Vivado/IPFPGA-sample.runs/impl_1/mwpe4_ipfpga_top.bit} [get_hw_devices xc7k70t_0]
current_hw_device [get_hw_devices xc7k70t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k70t_0] 0]
INFO: [Labtools 27-1434] Device xc7k70t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7k70t_0] -mem_dev [lindex [get_cfgmem_parts {n25q128-3.3v-spi-x1_x2_x4}] 0]
WARNING: [Labtoolstcl 44-349] No config mems found
ERROR: [Labtools 27-2284] Part name cannot be empty
set_property PROBES.FILE {} [get_hw_devices xc7k70t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k70t_0]
set_property PROGRAM.FILE {C:/Users/WPT_Bench/Documents/IPFPGA-sample_Vivado/IPFPGA-sample.runs/impl_1/mwpe4_ipfpga_top.bit} [get_hw_devices xc7k70t_0]
program_hw_devices [get_hw_devices xc7k70t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1733.461 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k70t_0] 0]
INFO: [Labtools 27-1434] Device xc7k70t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7k70t_0] -mem_dev [lindex [get_cfgmem_parts {n25q128-3.3v-spi-x1_x2_x4}] 0]
WARNING: [Labtoolstcl 44-349] No config mems found
ERROR: [Labtools 27-2284] Part name cannot be empty
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/000018cd2eaf01
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/000018cd2eaf01
INFO: [Labtools 27-1434] Device xc7k70t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-349] No config mems found
ERROR: [Labtools 27-2284] Part name cannot be empty
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb  9 21:16:43 2022...
