\doxysection{Pwr\+Mod\+Ctl\+\_\+\+Type Struct Reference}
\hypertarget{structPwrModCtl__Type}{}\label{structPwrModCtl__Type}\index{PwrModCtl\_Type@{PwrModCtl\_Type}}


Structure type to access the Power Mode Control Registers (PWRMODCTL).  




{\ttfamily \#include $<$core\+\_\+cm55.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6e00a1731d05b8e7c7f54e3579c123ef}{CPDLPSTATE}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4c90df242278e2fb87eb6c20956beb1c}{DPDLPSTATE}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the Power Mode Control Registers (PWRMODCTL). 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm55_8h}{core\+\_\+cm55.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm85_8h}{core\+\_\+cm85.\+h}}\end{DoxyCompactItemize}
