	component ddr2_sys is
		port (
			clk_clk          : in    std_logic                     := 'X';             -- clk
			reset_reset_n    : in    std_logic                     := 'X';             -- reset_n
			memory_mem_a     : out   std_logic_vector(13 downto 0);                    -- mem_a
			memory_mem_ba    : out   std_logic_vector(1 downto 0);                     -- mem_ba
			memory_mem_ck    : out   std_logic_vector(1 downto 0);                     -- mem_ck
			memory_mem_ck_n  : out   std_logic_vector(1 downto 0);                     -- mem_ck_n
			memory_mem_cke   : out   std_logic_vector(1 downto 0);                     -- mem_cke
			memory_mem_cs_n  : out   std_logic_vector(1 downto 0);                     -- mem_cs_n
			memory_mem_dm    : out   std_logic_vector(7 downto 0);                     -- mem_dm
			memory_mem_ras_n : out   std_logic_vector(0 downto 0);                     -- mem_ras_n
			memory_mem_cas_n : out   std_logic_vector(0 downto 0);                     -- mem_cas_n
			memory_mem_we_n  : out   std_logic_vector(0 downto 0);                     -- mem_we_n
			memory_mem_dq    : inout std_logic_vector(63 downto 0) := (others => 'X'); -- mem_dq
			memory_mem_dqs   : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- mem_dqs
			memory_mem_dqs_n : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- mem_dqs_n
			memory_mem_odt   : out   std_logic_vector(1 downto 0);                     -- mem_odt
			oct_rdn          : in    std_logic                     := 'X';             -- rdn
			oct_rup          : in    std_logic                     := 'X'              -- rup
		);
	end component ddr2_sys;

