GAS LISTING /tmp/ccSEnaZi.s 			page 1


   1              		.file	"Riscv.cpp"
   2              		.option pic
   3              		.option norelax
   4              		.text
   5              	.Ltext0:
   6              		.align	2
   7              		.globl	_ZN5Riscv14syscallHandlerEv
   9              	_ZN5Riscv14syscallHandlerEv:
  10              	.LFB40:
  11              		.file 1 "src/Riscv.cpp"
   1:src/Riscv.cpp **** //
   2:src/Riscv.cpp **** // Created by os on 6/17/22.
   3:src/Riscv.cpp **** //
   4:src/Riscv.cpp **** 
   5:src/Riscv.cpp **** #include "../h/Riscv.hpp"
   6:src/Riscv.cpp **** #include "../h/MemoryAllocator.hpp"
   7:src/Riscv.cpp **** #include "../h/_thread.hpp"
   8:src/Riscv.cpp **** 
   9:src/Riscv.cpp **** 
  10:src/Riscv.cpp **** void Riscv::syscallHandler() {
  12              		.loc 1 10 30
  13              		.cfi_startproc
  14 0000 130101FF 		addi	sp,sp,-16
  15              		.cfi_def_cfa_offset 16
  16 0004 23341100 		sd	ra,8(sp)
  17 0008 23308100 		sd	s0,0(sp)
  18              		.cfi_offset 1, -8
  19              		.cfi_offset 8, -16
  20 000c 13040101 		addi	s0,sp,16
  21              		.cfi_def_cfa 8, 0
  11:src/Riscv.cpp ****     //read syscall code from register a0
  12:src/Riscv.cpp **** 
  13:src/Riscv.cpp ****     uint64 arg0;
  22              		.loc 1 13 5
  14:src/Riscv.cpp ****     uint64 arg1;
  23              		.loc 1 14 5
  15:src/Riscv.cpp ****     uint64 arg2;
  24              		.loc 1 15 5
  16:src/Riscv.cpp ****     uint64 arg3;
  25              		.loc 1 16 5
  17:src/Riscv.cpp **** //    uint64 arg4;
  18:src/Riscv.cpp **** //    uint64 arg5;
  19:src/Riscv.cpp ****     __asm__ volatile("mv %0, a0" : "=r" (arg0));    //read system call code
  26              		.loc 1 19 5
  27              		.loc 1 19 48 is_stmt 0
  28              	#APP
  29              	# 19 "src/Riscv.cpp" 1
  20              	    if(arg0== 0x01 ){
  30              		mv a5, a0
  31              	# 0 "" 2
  32              	.LVL0:
  33              		.loc 1 20 5 is_stmt 1
  34              	#NO_APP
  35              	.LBB14:
  36 0014 13071000 		li	a4,1
  37 0018 6382E702 		beq	a5,a4,.L6
  38              	.LBE14:
GAS LISTING /tmp/ccSEnaZi.s 			page 2


  21:src/Riscv.cpp ****         //kmem_alloc
  22:src/Riscv.cpp ****         __asm__ volatile("mv %0, a1" : "=r" (arg1));    //read size from a1 and move it to arg1 loc
  23:src/Riscv.cpp ****         uint64 ptr= (uint64) MemoryAllocator::kmem_alloc(arg1);
  24:src/Riscv.cpp **** 
  25:src/Riscv.cpp ****         //write return value to a0 register
  26:src/Riscv.cpp ****         __asm__ volatile("mv a0, %0" : : "r" (ptr));
  27:src/Riscv.cpp ****     }
  28:src/Riscv.cpp ****     else if(arg0==0x02){
  39              		.loc 1 28 10
  40              	.LBB19:
  41              	.LBB15:
  42 001c 13072000 		li	a4,2
  43 0020 6388E702 		beq	a5,a4,.L7
  29:src/Riscv.cpp ****         __asm__ volatile("mv %0, a1" : "=r" (arg1));    //read pointer to free from a1 and move it 
  30:src/Riscv.cpp ****         int ret = MemoryAllocator::kmem_free((void *) arg1);
  31:src/Riscv.cpp ****         __asm__ volatile("mv a0, %0" : : "r" (ret));
  32:src/Riscv.cpp ****     }
  33:src/Riscv.cpp ****     else if(arg0==0x11){
  44              		.loc 1 33 10
  45 0024 13071001 		li	a4,17
  46 0028 638EE702 		beq	a5,a4,.L8
  47              	.LVL1:
  48              	.L1:
  49              	.LBE15:
  50              	.LBE19:
  34:src/Riscv.cpp ****         __asm__ volatile("mv %0, a1" : "=r" (arg1));    //read pointer to free from a1 and move it 
  35:src/Riscv.cpp ****         __asm__ volatile("mv %0, a1" : "=r" (arg2));    //read pointer to free from a1 and move it 
  36:src/Riscv.cpp ****         __asm__ volatile("mv %0, a1" : "=r" (arg3));    //read pointer to free from a1 and move it 
  37:src/Riscv.cpp **** 
  38:src/Riscv.cpp **** 
  39:src/Riscv.cpp ****     }
  40:src/Riscv.cpp **** 
  41:src/Riscv.cpp **** }
  51              		.loc 1 41 1 is_stmt 0
  52 002c 83308100 		ld	ra,8(sp)
  53              		.cfi_remember_state
  54              		.cfi_restore 1
  55 0030 03340100 		ld	s0,0(sp)
  56              		.cfi_restore 8
  57              		.cfi_def_cfa 2, 16
  58 0034 13010101 		addi	sp,sp,16
  59              		.cfi_def_cfa_offset 0
  60 0038 67800000 		jr	ra
  61              	.LVL2:
  62              	.L6:
  63              		.cfi_restore_state
  64              	.LBB20:
  65              	.LBB17:
  22:src/Riscv.cpp ****         uint64 ptr= (uint64) MemoryAllocator::kmem_alloc(arg1);
  66              		.loc 1 22 9 is_stmt 1
  22:src/Riscv.cpp ****         uint64 ptr= (uint64) MemoryAllocator::kmem_alloc(arg1);
  67              		.loc 1 22 52 is_stmt 0
  68              	#APP
  69              	# 22 "src/Riscv.cpp" 1
  70              		mv a0, a1
  71              	# 0 "" 2
  72              	.LVL3:
GAS LISTING /tmp/ccSEnaZi.s 			page 3


  23:src/Riscv.cpp **** 
  73              		.loc 1 23 9 is_stmt 1
  23:src/Riscv.cpp **** 
  74              		.loc 1 23 57 is_stmt 0
  75              	#NO_APP
  76 0040 97000000 		call	_ZN15MemoryAllocator10kmem_allocEm@plt
  76      E7800000 
  77              	.LVL4:
  26:src/Riscv.cpp ****     }
  78              		.loc 1 26 9 is_stmt 1
  26:src/Riscv.cpp ****     }
  79              		.loc 1 26 52 is_stmt 0
  80              	#APP
  81              	# 26 "src/Riscv.cpp" 1
  82              		mv a0, a0
  83              	# 0 "" 2
  84              	#NO_APP
  85              	.LBE17:
  86 004c 6FF01FFE 		j	.L1
  87              	.LVL5:
  88              	.L7:
  89              	.LBB18:
  90              	.LBB16:
  29:src/Riscv.cpp ****         int ret = MemoryAllocator::kmem_free((void *) arg1);
  91              		.loc 1 29 9 is_stmt 1
  29:src/Riscv.cpp ****         int ret = MemoryAllocator::kmem_free((void *) arg1);
  92              		.loc 1 29 52 is_stmt 0
  93              	#APP
  94              	# 29 "src/Riscv.cpp" 1
  95              		mv a0, a1
  96              	# 0 "" 2
  97              	.LVL6:
  30:src/Riscv.cpp ****         __asm__ volatile("mv a0, %0" : : "r" (ret));
  98              		.loc 1 30 9 is_stmt 1
  30:src/Riscv.cpp ****         __asm__ volatile("mv a0, %0" : : "r" (ret));
  99              		.loc 1 30 45 is_stmt 0
 100              	#NO_APP
 101 0054 97000000 		call	_ZN15MemoryAllocator9kmem_freeEPv@plt
 101      E7800000 
 102              	.LVL7:
  31:src/Riscv.cpp ****     }
 103              		.loc 1 31 9 is_stmt 1
  31:src/Riscv.cpp ****     }
 104              		.loc 1 31 52 is_stmt 0
 105              	#APP
 106              	# 31 "src/Riscv.cpp" 1
 107              		mv a0, a0
 108              	# 0 "" 2
 109              	#NO_APP
 110              	.LBE16:
 111 0060 6FF0DFFC 		j	.L1
 112              	.LVL8:
 113              	.L8:
  34:src/Riscv.cpp ****         __asm__ volatile("mv %0, a1" : "=r" (arg2));    //read pointer to free from a1 and move it 
 114              		.loc 1 34 9 is_stmt 1
  34:src/Riscv.cpp ****         __asm__ volatile("mv %0, a1" : "=r" (arg2));    //read pointer to free from a1 and move it 
 115              		.loc 1 34 52 is_stmt 0
GAS LISTING /tmp/ccSEnaZi.s 			page 4


 116              	#APP
 117              	# 34 "src/Riscv.cpp" 1
 118              		mv a5, a1
 119              	# 0 "" 2
 120              	.LVL9:
  35:src/Riscv.cpp ****         __asm__ volatile("mv %0, a1" : "=r" (arg3));    //read pointer to free from a1 and move it 
 121              		.loc 1 35 9 is_stmt 1
  35:src/Riscv.cpp ****         __asm__ volatile("mv %0, a1" : "=r" (arg3));    //read pointer to free from a1 and move it 
 122              		.loc 1 35 52 is_stmt 0
 123              	# 35 "src/Riscv.cpp" 1
 124              		mv a5, a1
 125              	# 0 "" 2
 126              	.LVL10:
  36:src/Riscv.cpp **** 
 127              		.loc 1 36 9 is_stmt 1
  36:src/Riscv.cpp **** 
 128              		.loc 1 36 52 is_stmt 0
 129              	# 36 "src/Riscv.cpp" 1
 130              		mv a5, a1
 131              	# 0 "" 2
 132              	.LVL11:
 133              	#NO_APP
 134              	.LBE18:
 135              	.LBE20:
 136              		.loc 1 41 1
 137 0070 6FF0DFFB 		j	.L1
 138              		.cfi_endproc
 139              	.LFE40:
 141              		.align	2
 142              		.globl	_ZN5Riscv10popSppSpieEv
 144              	_ZN5Riscv10popSppSpieEv:
 145              	.LFB41:
  42:src/Riscv.cpp **** 
  43:src/Riscv.cpp **** void Riscv::popSppSpie()    //pop supervisor previous privilege, supervisor previous interrupt enab
  44:src/Riscv.cpp **** {
 146              		.loc 1 44 1 is_stmt 1
 147              		.cfi_startproc
 148 0074 130101FF 		addi	sp,sp,-16
 149              		.cfi_def_cfa_offset 16
 150 0078 23348100 		sd	s0,8(sp)
 151              		.cfi_offset 8, -8
 152 007c 13040101 		addi	s0,sp,16
 153              		.cfi_def_cfa 8, 0
  45:src/Riscv.cpp ****     __asm__ volatile ("csrw sepc, ra");
 154              		.loc 1 45 5
 155              		.loc 1 45 39 is_stmt 0
 156              	#APP
 157              	# 45 "src/Riscv.cpp" 1
  46              	    __asm__ volatile ("sret");  //exit privileged regime
 158              		csrw sepc, ra
 159              	# 0 "" 2
 160              		.loc 1 46 5 is_stmt 1
 161              		.loc 1 46 30 is_stmt 0
 162              	# 46 "src/Riscv.cpp" 1
  47              	}
 163              		sret
 164              	# 0 "" 2
GAS LISTING /tmp/ccSEnaZi.s 			page 5


 165              		.loc 1 47 1
 166              	#NO_APP
 167 0088 03348100 		ld	s0,8(sp)
 168              		.cfi_restore 8
 169              		.cfi_def_cfa 2, 16
 170 008c 13010101 		addi	sp,sp,16
 171              		.cfi_def_cfa_offset 0
 172 0090 67800000 		jr	ra
 173              		.cfi_endproc
 174              	.LFE41:
 176              		.align	2
 177              		.globl	_ZN5Riscv20handleSupervisorTrapEv
 179              	_ZN5Riscv20handleSupervisorTrapEv:
 180              	.LFB42:
  48:src/Riscv.cpp **** 
  49:src/Riscv.cpp **** void Riscv::handleSupervisorTrap(){
 181              		.loc 1 49 35 is_stmt 1
 182              		.cfi_startproc
 183 0094 130101FC 		addi	sp,sp,-64
 184              		.cfi_def_cfa_offset 64
 185 0098 233C1102 		sd	ra,56(sp)
 186 009c 23388102 		sd	s0,48(sp)
 187 00a0 23349102 		sd	s1,40(sp)
 188 00a4 23302103 		sd	s2,32(sp)
 189              		.cfi_offset 1, -8
 190              		.cfi_offset 8, -16
 191              		.cfi_offset 9, -24
 192              		.cfi_offset 18, -32
 193 00a8 13040104 		addi	s0,sp,64
 194              		.cfi_def_cfa 8, 0
  50:src/Riscv.cpp ****     uint scause = r_scause();
 195              		.loc 1 50 5
 196              	.LBB21:
 197              	.LBB22:
 198              		.file 2 "src/../h/Riscv.hpp"
   1:src/../h/Riscv.hpp **** //
   2:src/../h/Riscv.hpp **** // Created by os on 6/17/22.
   3:src/../h/Riscv.hpp **** //
   4:src/../h/Riscv.hpp **** 
   5:src/../h/Riscv.hpp **** #ifndef PROJECT_BASE_V1_1_RISCV_HPP
   6:src/../h/Riscv.hpp **** #define PROJECT_BASE_V1_1_RISCV_HPP
   7:src/../h/Riscv.hpp **** 
   8:src/../h/Riscv.hpp **** #include "../lib/hw.h"
   9:src/../h/Riscv.hpp **** 
  10:src/../h/Riscv.hpp **** 
  11:src/../h/Riscv.hpp **** class Riscv
  12:src/../h/Riscv.hpp **** {
  13:src/../h/Riscv.hpp **** public:
  14:src/../h/Riscv.hpp **** 
  15:src/../h/Riscv.hpp ****     // pop sstatus.spp and sstatus.spie bits (has to be a non inline function)
  16:src/../h/Riscv.hpp ****     static void popSppSpie();
  17:src/../h/Riscv.hpp **** 
  18:src/../h/Riscv.hpp ****     // read register scause
  19:src/../h/Riscv.hpp ****     static uint64 r_scause();
  20:src/../h/Riscv.hpp **** 
  21:src/../h/Riscv.hpp ****     // write register scause
  22:src/../h/Riscv.hpp ****     static void w_scause(uint64 scause);
GAS LISTING /tmp/ccSEnaZi.s 			page 6


  23:src/../h/Riscv.hpp **** 
  24:src/../h/Riscv.hpp ****     // read register sepc
  25:src/../h/Riscv.hpp ****     static uint64 r_sepc();
  26:src/../h/Riscv.hpp **** 
  27:src/../h/Riscv.hpp ****     // write register sepc
  28:src/../h/Riscv.hpp ****     static void w_sepc(uint64 sepc);
  29:src/../h/Riscv.hpp **** 
  30:src/../h/Riscv.hpp ****     // read register stvec
  31:src/../h/Riscv.hpp ****     static uint64 r_stvec();
  32:src/../h/Riscv.hpp **** 
  33:src/../h/Riscv.hpp ****     // write register stvec
  34:src/../h/Riscv.hpp ****     static void w_stvec(uint64 stvec);
  35:src/../h/Riscv.hpp **** 
  36:src/../h/Riscv.hpp ****     // read register stval
  37:src/../h/Riscv.hpp ****     static uint64 r_stval();
  38:src/../h/Riscv.hpp **** 
  39:src/../h/Riscv.hpp ****     // write register stval
  40:src/../h/Riscv.hpp ****     static void w_stval(uint64 stval);
  41:src/../h/Riscv.hpp **** 
  42:src/../h/Riscv.hpp ****     enum BitMaskSip
  43:src/../h/Riscv.hpp ****     {
  44:src/../h/Riscv.hpp ****         SIP_SSIP = (1 << 1),
  45:src/../h/Riscv.hpp ****         SIP_STIP = (1 << 5),
  46:src/../h/Riscv.hpp ****         SIP_SEIP = (1 << 9),
  47:src/../h/Riscv.hpp ****     };
  48:src/../h/Riscv.hpp **** 
  49:src/../h/Riscv.hpp ****     // mask set register sip
  50:src/../h/Riscv.hpp ****     static void ms_sip(uint64 mask);
  51:src/../h/Riscv.hpp **** 
  52:src/../h/Riscv.hpp ****     // mask clear register sip
  53:src/../h/Riscv.hpp ****     static void mc_sip(uint64 mask);
  54:src/../h/Riscv.hpp **** 
  55:src/../h/Riscv.hpp ****     // read register sip
  56:src/../h/Riscv.hpp ****     static uint64 r_sip();
  57:src/../h/Riscv.hpp **** 
  58:src/../h/Riscv.hpp ****     // write register sip
  59:src/../h/Riscv.hpp ****     static void w_sip(uint64 sip);
  60:src/../h/Riscv.hpp **** 
  61:src/../h/Riscv.hpp ****     enum BitMaskSstatus
  62:src/../h/Riscv.hpp ****     {
  63:src/../h/Riscv.hpp ****         SSTATUS_SIE = (1 << 1),
  64:src/../h/Riscv.hpp ****         SSTATUS_SPIE = (1 << 5),
  65:src/../h/Riscv.hpp ****         SSTATUS_SPP = (1 << 8),
  66:src/../h/Riscv.hpp ****     };
  67:src/../h/Riscv.hpp **** 
  68:src/../h/Riscv.hpp ****     // mask set register sstatus
  69:src/../h/Riscv.hpp ****     static void ms_sstatus(uint64 mask);
  70:src/../h/Riscv.hpp **** 
  71:src/../h/Riscv.hpp ****     // mask clear register sstatus
  72:src/../h/Riscv.hpp ****     static void mc_sstatus(uint64 mask);
  73:src/../h/Riscv.hpp **** 
  74:src/../h/Riscv.hpp ****     // read register sstatus
  75:src/../h/Riscv.hpp ****     static uint64 r_sstatus();
  76:src/../h/Riscv.hpp **** 
  77:src/../h/Riscv.hpp ****     // write register sstatus
  78:src/../h/Riscv.hpp ****     static void w_sstatus(uint64 sstatus);
  79:src/../h/Riscv.hpp **** 
GAS LISTING /tmp/ccSEnaZi.s 			page 7


  80:src/../h/Riscv.hpp ****     // supervisor trap
  81:src/../h/Riscv.hpp ****     static void supervisorTrap();
  82:src/../h/Riscv.hpp **** 
  83:src/../h/Riscv.hpp **** private:
  84:src/../h/Riscv.hpp **** 
  85:src/../h/Riscv.hpp ****     // supervisor trap handler
  86:src/../h/Riscv.hpp ****     static void handleSupervisorTrap();
  87:src/../h/Riscv.hpp **** 
  88:src/../h/Riscv.hpp ****     static void syscallHandler();
  89:src/../h/Riscv.hpp **** 
  90:src/../h/Riscv.hpp **** };
  91:src/../h/Riscv.hpp **** 
  92:src/../h/Riscv.hpp **** inline uint64 Riscv::r_scause()
  93:src/../h/Riscv.hpp **** {
  94:src/../h/Riscv.hpp ****     uint64 volatile scause;
 199              		.loc 2 94 5
  95:src/../h/Riscv.hpp ****     __asm__ volatile ("csrr %[scause], scause" : [scause] "=r"(scause));
 200              		.loc 2 95 5
 201              		.loc 2 95 72 is_stmt 0
 202              	#APP
 203              	# 95 "src/../h/Riscv.hpp" 1
  96              	    return scause;
 204              		csrr a5, scause
 205              	# 0 "" 2
 206              	#NO_APP
 207 00b0 2334F4FC 		sd	a5,-56(s0)
 208              		.loc 2 96 5 is_stmt 1
 209              		.loc 2 96 12 is_stmt 0
 210 00b4 833784FC 		ld	a5,-56(s0)
 211              	.LBE22:
 212              	.LBE21:
 213              		.loc 1 50 28
 214 00b8 9B870700 		sext.w	a5,a5
 215              	.LVL12:
  51:src/Riscv.cpp ****     uint64 a0reg;
 216              		.loc 1 51 5 is_stmt 1
  52:src/Riscv.cpp ****     __asm__ volatile("mv %0, a0" : "=r" (a0reg));
 217              		.loc 1 52 5
 218              		.loc 1 52 49 is_stmt 0
 219              	#APP
 220              	# 52 "src/Riscv.cpp" 1
  53              	
 221              		mv a3, a0
 222              	# 0 "" 2
 223              	.LVL13:
  54:src/Riscv.cpp ****     if (scause == 0x0000000000000008UL || scause==0x0000000000000009UL){
 224              		.loc 1 54 5 is_stmt 1
 225              	#NO_APP
 226              	.LBB23:
 227              		.loc 1 54 40 is_stmt 0
 228 00c0 9B8787FF 		addiw	a5,a5,-8
 229              	.LVL14:
 230              		.loc 1 54 5
 231 00c4 13071000 		li	a4,1
 232 00c8 637EF700 		bleu	a5,a4,.L16
 233              	.LVL15:
 234              	.L11:
GAS LISTING /tmp/ccSEnaZi.s 			page 8


 235              	.LBE23:
  55:src/Riscv.cpp ****         // interrupt: no; cause code: environment call from U-mode(8) or S-mode(9)
  56:src/Riscv.cpp ****         uint64 sepc = r_sepc() + 4;
  57:src/Riscv.cpp ****         uint64 sstatus = r_sstatus();
  58:src/Riscv.cpp **** 
  59:src/Riscv.cpp ****         if(a0reg==0x04){
  60:src/Riscv.cpp ****             _thread::timeSliceCounter = 0;
  61:src/Riscv.cpp ****             _thread::dispatch();
  62:src/Riscv.cpp ****         }
  63:src/Riscv.cpp ****         else {
  64:src/Riscv.cpp ****             //jump to syscall handler
  65:src/Riscv.cpp ****             syscallHandler();
  66:src/Riscv.cpp ****         }
  67:src/Riscv.cpp **** 
  68:src/Riscv.cpp ****         w_sstatus(sstatus);
  69:src/Riscv.cpp ****         w_sepc(sepc);
  70:src/Riscv.cpp **** 
  71:src/Riscv.cpp ****     }
  72:src/Riscv.cpp ****     else if (scause == 0x8000000000000001UL){
  73:src/Riscv.cpp ****         // interrupt: yes; cause code: supervisor software interrupt (CLINT; machine timer interrup
  74:src/Riscv.cpp **** 
  75:src/Riscv.cpp ****     }
  76:src/Riscv.cpp ****     else if (scause == 0x8000000000000009UL)
  77:src/Riscv.cpp ****     {
  78:src/Riscv.cpp ****         // interrupt: yes; cause code: supervisor external interrupt (PLIC; could be keyboard)
  79:src/Riscv.cpp **** 
  80:src/Riscv.cpp ****     }
  81:src/Riscv.cpp ****     else{
  82:src/Riscv.cpp ****         // unexpected trap cause
  83:src/Riscv.cpp ****         //print(scause)
  84:src/Riscv.cpp ****         //print(sepc)
  85:src/Riscv.cpp ****         //print(stval) //trap value
  86:src/Riscv.cpp **** 
  87:src/Riscv.cpp ****     }
  88:src/Riscv.cpp **** 
  89:src/Riscv.cpp **** }
 236              		.loc 1 89 1
 237 00cc 83308103 		ld	ra,56(sp)
 238              		.cfi_remember_state
 239              		.cfi_restore 1
 240 00d0 03340103 		ld	s0,48(sp)
 241              		.cfi_restore 8
 242              		.cfi_def_cfa 2, 64
 243 00d4 83348102 		ld	s1,40(sp)
 244              		.cfi_restore 9
 245 00d8 03390102 		ld	s2,32(sp)
 246              		.cfi_restore 18
 247 00dc 13010104 		addi	sp,sp,64
 248              		.cfi_def_cfa_offset 0
 249 00e0 67800000 		jr	ra
 250              	.LVL16:
 251              	.L16:
 252              		.cfi_restore_state
 253              	.LBB34:
 254              	.LBB24:
  56:src/Riscv.cpp ****         uint64 sstatus = r_sstatus();
 255              		.loc 1 56 9 is_stmt 1
GAS LISTING /tmp/ccSEnaZi.s 			page 9


 256              	.LBB25:
 257              	.LBB26:
  97:src/../h/Riscv.hpp **** }
  98:src/../h/Riscv.hpp **** 
  99:src/../h/Riscv.hpp **** inline void Riscv::w_scause(uint64 scause)
 100:src/../h/Riscv.hpp **** {
 101:src/../h/Riscv.hpp ****     __asm__ volatile ("csrw scause, %[scause]" : : [scause] "r"(scause));
 102:src/../h/Riscv.hpp **** }
 103:src/../h/Riscv.hpp **** 
 104:src/../h/Riscv.hpp **** inline uint64 Riscv::r_sepc()
 105:src/../h/Riscv.hpp **** {
 106:src/../h/Riscv.hpp ****     uint64 volatile sepc;
 258              		.loc 2 106 5
 107:src/../h/Riscv.hpp ****     __asm__ volatile ("csrr %[sepc], sepc" : [sepc] "=r"(sepc));
 259              		.loc 2 107 5
 260              		.loc 2 107 64 is_stmt 0
 261              	#APP
 262              	# 107 "src/../h/Riscv.hpp" 1
 108              	    return sepc;
 263              		csrr a5, sepc
 264              	# 0 "" 2
 265              	#NO_APP
 266 00e8 233CF4FC 		sd	a5,-40(s0)
 267              		.loc 2 108 5 is_stmt 1
 268              		.loc 2 108 12 is_stmt 0
 269 00ec 833484FD 		ld	s1,-40(s0)
 270              	.LBE26:
 271              	.LBE25:
  56:src/Riscv.cpp ****         uint64 sstatus = r_sstatus();
 272              		.loc 1 56 34
 273 00f0 93844400 		addi	s1,s1,4
 274              	.LVL17:
  57:src/Riscv.cpp **** 
 275              		.loc 1 57 9 is_stmt 1
 276              	.LBB27:
 277              	.LBB28:
 109:src/../h/Riscv.hpp **** }
 110:src/../h/Riscv.hpp **** 
 111:src/../h/Riscv.hpp **** inline void Riscv::w_sepc(uint64 sepc)
 112:src/../h/Riscv.hpp **** {
 113:src/../h/Riscv.hpp ****     __asm__ volatile ("csrw sepc, %[sepc]" : : [sepc] "r"(sepc));
 114:src/../h/Riscv.hpp **** }
 115:src/../h/Riscv.hpp **** 
 116:src/../h/Riscv.hpp **** inline uint64 Riscv::r_stvec()
 117:src/../h/Riscv.hpp **** {
 118:src/../h/Riscv.hpp ****     uint64 volatile stvec;
 119:src/../h/Riscv.hpp ****     __asm__ volatile ("csrr %[stvec], stvec" : [stvec] "=r"(stvec));
 120:src/../h/Riscv.hpp ****     return stvec;
 121:src/../h/Riscv.hpp **** }
 122:src/../h/Riscv.hpp **** 
 123:src/../h/Riscv.hpp **** inline void Riscv::w_stvec(uint64 stvec)
 124:src/../h/Riscv.hpp **** {
 125:src/../h/Riscv.hpp ****     __asm__ volatile ("csrw stvec, %[stvec]" : : [stvec] "r"(stvec));
 126:src/../h/Riscv.hpp **** }
 127:src/../h/Riscv.hpp **** 
 128:src/../h/Riscv.hpp **** inline uint64 Riscv::r_stval()
 129:src/../h/Riscv.hpp **** {
GAS LISTING /tmp/ccSEnaZi.s 			page 10


 130:src/../h/Riscv.hpp ****     uint64 volatile stval;
 131:src/../h/Riscv.hpp ****     __asm__ volatile ("csrr %[stval], stval" : [stval] "=r"(stval));
 132:src/../h/Riscv.hpp ****     return stval;
 133:src/../h/Riscv.hpp **** }
 134:src/../h/Riscv.hpp **** 
 135:src/../h/Riscv.hpp **** inline void Riscv::w_stval(uint64 stval)
 136:src/../h/Riscv.hpp **** {
 137:src/../h/Riscv.hpp ****     __asm__ volatile ("csrw stval, %[stval]" : : [stval] "r"(stval));
 138:src/../h/Riscv.hpp **** }
 139:src/../h/Riscv.hpp **** 
 140:src/../h/Riscv.hpp **** inline void Riscv::ms_sip(uint64 mask)
 141:src/../h/Riscv.hpp **** {
 142:src/../h/Riscv.hpp ****     __asm__ volatile ("csrs sip, %[mask]" : : [mask] "r"(mask));
 143:src/../h/Riscv.hpp **** }
 144:src/../h/Riscv.hpp **** 
 145:src/../h/Riscv.hpp **** inline void Riscv::mc_sip(uint64 mask)
 146:src/../h/Riscv.hpp **** {
 147:src/../h/Riscv.hpp ****     __asm__ volatile ("csrc sip, %[mask]" : : [mask] "r"(mask));
 148:src/../h/Riscv.hpp **** }
 149:src/../h/Riscv.hpp **** 
 150:src/../h/Riscv.hpp **** inline uint64 Riscv::r_sip()
 151:src/../h/Riscv.hpp **** {
 152:src/../h/Riscv.hpp ****     uint64 volatile sip;
 153:src/../h/Riscv.hpp ****     __asm__ volatile ("csrr %[sip], sip" : [sip] "=r"(sip));
 154:src/../h/Riscv.hpp ****     return sip;
 155:src/../h/Riscv.hpp **** }
 156:src/../h/Riscv.hpp **** 
 157:src/../h/Riscv.hpp **** inline void Riscv::w_sip(uint64 sip)
 158:src/../h/Riscv.hpp **** {
 159:src/../h/Riscv.hpp ****     __asm__ volatile ("csrw sip, %[sip]" : : [sip] "r"(sip));
 160:src/../h/Riscv.hpp **** }
 161:src/../h/Riscv.hpp **** 
 162:src/../h/Riscv.hpp **** //mask set
 163:src/../h/Riscv.hpp **** inline void Riscv::ms_sstatus(uint64 mask)
 164:src/../h/Riscv.hpp **** {
 165:src/../h/Riscv.hpp ****     __asm__ volatile ("csrs sstatus, %[mask]" : : [mask] "r"(mask));
 166:src/../h/Riscv.hpp **** }
 167:src/../h/Riscv.hpp **** 
 168:src/../h/Riscv.hpp **** //mask clear
 169:src/../h/Riscv.hpp **** inline void Riscv::mc_sstatus(uint64 mask)
 170:src/../h/Riscv.hpp **** {
 171:src/../h/Riscv.hpp ****     __asm__ volatile ("csrc sstatus, %[mask]" : : [mask] "r"(mask));
 172:src/../h/Riscv.hpp **** }
 173:src/../h/Riscv.hpp **** 
 174:src/../h/Riscv.hpp **** inline uint64 Riscv::r_sstatus()
 175:src/../h/Riscv.hpp **** {
 176:src/../h/Riscv.hpp ****     uint64 volatile sstatus;
 278              		.loc 2 176 5
 177:src/../h/Riscv.hpp ****     __asm__ volatile ("csrr %[sstatus], sstatus" : [sstatus] "=r"(sstatus));
 279              		.loc 2 177 5
 280              		.loc 2 177 76 is_stmt 0
 281              	#APP
 282              	# 177 "src/../h/Riscv.hpp" 1
 178              	    return sstatus;
 283              		csrr a5, sstatus
 284              	# 0 "" 2
 285              	#NO_APP
GAS LISTING /tmp/ccSEnaZi.s 			page 11


 286 00f8 2338F4FC 		sd	a5,-48(s0)
 287              		.loc 2 178 5 is_stmt 1
 288              		.loc 2 178 12 is_stmt 0
 289 00fc 033904FD 		ld	s2,-48(s0)
 290              	.LVL18:
 291              	.LBE28:
 292              	.LBE27:
  59:src/Riscv.cpp ****             _thread::timeSliceCounter = 0;
 293              		.loc 1 59 9 is_stmt 1
 294 0100 93074000 		li	a5,4
 295 0104 638CF600 		beq	a3,a5,.L17
  65:src/Riscv.cpp ****         }
 296              		.loc 1 65 13
  65:src/Riscv.cpp ****         }
 297              		.loc 1 65 27 is_stmt 0
 298 0108 97000000 		call	_ZN5Riscv14syscallHandlerEv
 298      E7800000 
 299              	.LVL19:
 300              	.L14:
  68:src/Riscv.cpp ****         w_sepc(sepc);
 301              		.loc 1 68 9 is_stmt 1
 302              	.LBB29:
 303              	.LBB30:
 179:src/../h/Riscv.hpp **** }
 180:src/../h/Riscv.hpp **** 
 181:src/../h/Riscv.hpp **** inline void Riscv::w_sstatus(uint64 sstatus)
 182:src/../h/Riscv.hpp **** {
 183:src/../h/Riscv.hpp ****     __asm__ volatile ("csrw sstatus, %[sstatus]" : : [sstatus] "r"(sstatus));
 304              		.loc 2 183 5
 305              		.loc 2 183 77 is_stmt 0
 306              	#APP
 307              	# 183 "src/../h/Riscv.hpp" 1
 184              	}
 308              		csrw sstatus, s2
 309              	# 0 "" 2
 310              	.LVL20:
 311              	#NO_APP
 312              	.LBE30:
 313              	.LBE29:
  69:src/Riscv.cpp **** 
 314              		.loc 1 69 9 is_stmt 1
 315              	.LBB31:
 316              	.LBB32:
 113:src/../h/Riscv.hpp **** }
 317              		.loc 2 113 5
 113:src/../h/Riscv.hpp **** }
 318              		.loc 2 113 65 is_stmt 0
 319              	#APP
 320              	# 113 "src/../h/Riscv.hpp" 1
 321              		csrw sepc, s1
 322              	# 0 "" 2
 323              	.LVL21:
 324              	#NO_APP
 325              	.LBE32:
 326              	.LBE31:
 327              	.LBE24:
  72:src/Riscv.cpp ****         // interrupt: yes; cause code: supervisor software interrupt (CLINT; machine timer interrup
GAS LISTING /tmp/ccSEnaZi.s 			page 12


 328              		.loc 1 72 10 is_stmt 1
  76:src/Riscv.cpp ****     {
 329              		.loc 1 76 10
 330              	.LBE34:
 331              		.loc 1 89 1 is_stmt 0
 332 0118 6FF05FFB 		j	.L11
 333              	.LVL22:
 334              	.L17:
 335              	.LBB35:
 336              	.LBB33:
  60:src/Riscv.cpp ****             _thread::dispatch();
 337              		.loc 1 60 13 is_stmt 1
  60:src/Riscv.cpp ****             _thread::dispatch();
 338              		.loc 1 60 39 is_stmt 0
 339 011c 97070000 		la	a5,_ZN7_thread16timeSliceCounterE
 339      83B70700 
 340 0124 23B00700 		sd	zero,0(a5)
  61:src/Riscv.cpp ****         }
 341              		.loc 1 61 13 is_stmt 1
  61:src/Riscv.cpp ****         }
 342              		.loc 1 61 30 is_stmt 0
 343 0128 97000000 		call	_ZN7_thread8dispatchEv@plt
 343      E7800000 
 344              	.LVL23:
 345 0130 6FF01FFE 		j	.L14
 346              	.LBE33:
 347              	.LBE35:
 348              		.cfi_endproc
 349              	.LFE42:
 351              	.Letext0:
 352              		.file 3 "src/../h/../lib/hw.h"
 353              		.file 4 "src/../h/MemoryAllocator.hpp"
 354              		.file 5 "src/../h/_thread.hpp"
GAS LISTING /tmp/ccSEnaZi.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 Riscv.cpp
     /tmp/ccSEnaZi.s:9      .text:0000000000000000 _ZN5Riscv14syscallHandlerEv
     /tmp/ccSEnaZi.s:13     .text:0000000000000000 .L0 
     /tmp/ccSEnaZi.s:14     .text:0000000000000000 .L0 
     /tmp/ccSEnaZi.s:15     .text:0000000000000004 .L0 
     /tmp/ccSEnaZi.s:18     .text:000000000000000c .L0 
     /tmp/ccSEnaZi.s:19     .text:000000000000000c .L0 
     /tmp/ccSEnaZi.s:21     .text:0000000000000010 .L0 
     /tmp/ccSEnaZi.s:23     .text:0000000000000010 .L0 
     /tmp/ccSEnaZi.s:24     .text:0000000000000010 .L0 
     /tmp/ccSEnaZi.s:25     .text:0000000000000010 .L0 
     /tmp/ccSEnaZi.s:26     .text:0000000000000010 .L0 
     /tmp/ccSEnaZi.s:27     .text:0000000000000010 .L0 
       src/Riscv.cpp:19     .text:0000000000000010 .L0 
     /tmp/ccSEnaZi.s:36     .text:0000000000000014 .L0 
     /tmp/ccSEnaZi.s:42     .text:000000000000001c .L0 
     /tmp/ccSEnaZi.s:45     .text:0000000000000024 .L0 
     /tmp/ccSEnaZi.s:52     .text:000000000000002c .L0 
     /tmp/ccSEnaZi.s:53     .text:0000000000000030 .L0 
     /tmp/ccSEnaZi.s:54     .text:0000000000000030 .L0 
     /tmp/ccSEnaZi.s:56     .text:0000000000000034 .L0 
     /tmp/ccSEnaZi.s:57     .text:0000000000000034 .L0 
     /tmp/ccSEnaZi.s:59     .text:0000000000000038 .L0 
     /tmp/ccSEnaZi.s:63     .text:000000000000003c .L0 
     /tmp/ccSEnaZi.s:67     .text:000000000000003c .L0 
       src/Riscv.cpp:22     .text:000000000000003c .L0 
     /tmp/ccSEnaZi.s:74     .text:0000000000000040 .L0 
     /tmp/ccSEnaZi.s:76     .text:0000000000000040 .L0 
     /tmp/ccSEnaZi.s:79     .text:0000000000000048 .L0 
       src/Riscv.cpp:26     .text:0000000000000048 .L0 
     /tmp/ccSEnaZi.s:92     .text:0000000000000050 .L0 
       src/Riscv.cpp:29     .text:0000000000000050 .L0 
     /tmp/ccSEnaZi.s:99     .text:0000000000000054 .L0 
     /tmp/ccSEnaZi.s:101    .text:0000000000000054 .L0 
     /tmp/ccSEnaZi.s:104    .text:000000000000005c .L0 
       src/Riscv.cpp:31     .text:000000000000005c .L0 
     /tmp/ccSEnaZi.s:115    .text:0000000000000064 .L0 
       src/Riscv.cpp:34     .text:0000000000000064 .L0 
     /tmp/ccSEnaZi.s:122    .text:0000000000000068 .L0 
       src/Riscv.cpp:35     .text:0000000000000068 .L0 
     /tmp/ccSEnaZi.s:128    .text:000000000000006c .L0 
       src/Riscv.cpp:36     .text:000000000000006c .L0 
     /tmp/ccSEnaZi.s:137    .text:0000000000000070 .L0 
     /tmp/ccSEnaZi.s:138    .text:0000000000000074 .L0 
     /tmp/ccSEnaZi.s:144    .text:0000000000000074 _ZN5Riscv10popSppSpieEv
     /tmp/ccSEnaZi.s:147    .text:0000000000000074 .L0 
     /tmp/ccSEnaZi.s:148    .text:0000000000000074 .L0 
     /tmp/ccSEnaZi.s:149    .text:0000000000000078 .L0 
     /tmp/ccSEnaZi.s:151    .text:000000000000007c .L0 
     /tmp/ccSEnaZi.s:153    .text:0000000000000080 .L0 
     /tmp/ccSEnaZi.s:155    .text:0000000000000080 .L0 
       src/Riscv.cpp:45     .text:0000000000000080 .L0 
     /tmp/ccSEnaZi.s:161    .text:0000000000000084 .L0 
       src/Riscv.cpp:46     .text:0000000000000084 .L0 
     /tmp/ccSEnaZi.s:167    .text:0000000000000088 .L0 
     /tmp/ccSEnaZi.s:168    .text:000000000000008c .L0 
GAS LISTING /tmp/ccSEnaZi.s 			page 14


     /tmp/ccSEnaZi.s:169    .text:000000000000008c .L0 
     /tmp/ccSEnaZi.s:171    .text:0000000000000090 .L0 
     /tmp/ccSEnaZi.s:173    .text:0000000000000094 .L0 
     /tmp/ccSEnaZi.s:179    .text:0000000000000094 _ZN5Riscv20handleSupervisorTrapEv
     /tmp/ccSEnaZi.s:182    .text:0000000000000094 .L0 
     /tmp/ccSEnaZi.s:183    .text:0000000000000094 .L0 
     /tmp/ccSEnaZi.s:184    .text:0000000000000098 .L0 
     /tmp/ccSEnaZi.s:189    .text:00000000000000a8 .L0 
     /tmp/ccSEnaZi.s:190    .text:00000000000000a8 .L0 
     /tmp/ccSEnaZi.s:191    .text:00000000000000a8 .L0 
     /tmp/ccSEnaZi.s:192    .text:00000000000000a8 .L0 
     /tmp/ccSEnaZi.s:194    .text:00000000000000ac .L0 
     /tmp/ccSEnaZi.s:199    .text:00000000000000ac .L0 
     /tmp/ccSEnaZi.s:200    .text:00000000000000ac .L0 
     /tmp/ccSEnaZi.s:201    .text:00000000000000ac .L0 
  src/../h/Riscv.hpp:95     .text:00000000000000ac .L0 
     /tmp/ccSEnaZi.s:209    .text:00000000000000b4 .L0 
     /tmp/ccSEnaZi.s:210    .text:00000000000000b4 .L0 
     /tmp/ccSEnaZi.s:214    .text:00000000000000b8 .L0 
     /tmp/ccSEnaZi.s:217    .text:00000000000000bc .L0 
     /tmp/ccSEnaZi.s:218    .text:00000000000000bc .L0 
       src/Riscv.cpp:52     .text:00000000000000bc .L0 
     /tmp/ccSEnaZi.s:227    .text:00000000000000c0 .L0 
     /tmp/ccSEnaZi.s:228    .text:00000000000000c0 .L0 
     /tmp/ccSEnaZi.s:231    .text:00000000000000c4 .L0 
     /tmp/ccSEnaZi.s:237    .text:00000000000000cc .L0 
     /tmp/ccSEnaZi.s:238    .text:00000000000000d0 .L0 
     /tmp/ccSEnaZi.s:239    .text:00000000000000d0 .L0 
     /tmp/ccSEnaZi.s:241    .text:00000000000000d4 .L0 
     /tmp/ccSEnaZi.s:242    .text:00000000000000d4 .L0 
     /tmp/ccSEnaZi.s:244    .text:00000000000000d8 .L0 
     /tmp/ccSEnaZi.s:246    .text:00000000000000dc .L0 
     /tmp/ccSEnaZi.s:248    .text:00000000000000e0 .L0 
     /tmp/ccSEnaZi.s:252    .text:00000000000000e4 .L0 
     /tmp/ccSEnaZi.s:258    .text:00000000000000e4 .L0 
     /tmp/ccSEnaZi.s:259    .text:00000000000000e4 .L0 
     /tmp/ccSEnaZi.s:260    .text:00000000000000e4 .L0 
  src/../h/Riscv.hpp:107    .text:00000000000000e4 .L0 
     /tmp/ccSEnaZi.s:268    .text:00000000000000ec .L0 
     /tmp/ccSEnaZi.s:269    .text:00000000000000ec .L0 
     /tmp/ccSEnaZi.s:273    .text:00000000000000f0 .L0 
     /tmp/ccSEnaZi.s:278    .text:00000000000000f4 .L0 
     /tmp/ccSEnaZi.s:279    .text:00000000000000f4 .L0 
     /tmp/ccSEnaZi.s:280    .text:00000000000000f4 .L0 
  src/../h/Riscv.hpp:177    .text:00000000000000f4 .L0 
     /tmp/ccSEnaZi.s:288    .text:00000000000000fc .L0 
     /tmp/ccSEnaZi.s:289    .text:00000000000000fc .L0 
     /tmp/ccSEnaZi.s:294    .text:0000000000000100 .L0 
     /tmp/ccSEnaZi.s:297    .text:0000000000000108 .L0 
     /tmp/ccSEnaZi.s:298    .text:0000000000000108 .L0 
     /tmp/ccSEnaZi.s:304    .text:0000000000000110 .L0 
     /tmp/ccSEnaZi.s:305    .text:0000000000000110 .L0 
  src/../h/Riscv.hpp:183    .text:0000000000000110 .L0 
     /tmp/ccSEnaZi.s:317    .text:0000000000000114 .L0 
     /tmp/ccSEnaZi.s:318    .text:0000000000000114 .L0 
  src/../h/Riscv.hpp:113    .text:0000000000000114 .L0 
     /tmp/ccSEnaZi.s:329    .text:0000000000000118 .L0 
GAS LISTING /tmp/ccSEnaZi.s 			page 15


     /tmp/ccSEnaZi.s:331    .text:0000000000000118 .L0 
     /tmp/ccSEnaZi.s:332    .text:0000000000000118 .L0 
     /tmp/ccSEnaZi.s:338    .text:000000000000011c .L0 
     /tmp/ccSEnaZi.s:339    .text:000000000000011c .L0 
     /tmp/ccSEnaZi.s:342    .text:0000000000000128 .L0 
     /tmp/ccSEnaZi.s:343    .text:0000000000000128 .L0 
     /tmp/ccSEnaZi.s:348    .text:0000000000000134 .L0 
     /tmp/ccSEnaZi.s:355    .text:0000000000000134 .L0 
     /tmp/ccSEnaZi.s:339    .text:000000000000011c .L0 
     /tmp/ccSEnaZi.s:62     .text:000000000000003c .L6
     /tmp/ccSEnaZi.s:88     .text:0000000000000050 .L7
     /tmp/ccSEnaZi.s:113    .text:0000000000000064 .L8
     /tmp/ccSEnaZi.s:48     .text:000000000000002c .L1
     /tmp/ccSEnaZi.s:251    .text:00000000000000e4 .L16
     /tmp/ccSEnaZi.s:334    .text:000000000000011c .L17
     /tmp/ccSEnaZi.s:234    .text:00000000000000cc .L11
     /tmp/ccSEnaZi.s:300    .text:0000000000000110 .L14
     /tmp/ccSEnaZi.s:1369   .debug_abbrev:0000000000000000 .Ldebug_abbrev0
     /tmp/ccSEnaZi.s:2534   .debug_str:0000000000000668 .LASF124
     /tmp/ccSEnaZi.s:2438   .debug_str:00000000000003b7 .LASF125
     /tmp/ccSEnaZi.s:2332   .debug_str:00000000000000a3 .LASF126
     /tmp/ccSEnaZi.s:5      .text:0000000000000000 .Ltext0
     /tmp/ccSEnaZi.s:351    .text:0000000000000134 .Letext0
     /tmp/ccSEnaZi.s:2314   .debug_line:0000000000000000 .Ldebug_line0
     /tmp/ccSEnaZi.s:2356   .debug_str:0000000000000178 .LASF3
     /tmp/ccSEnaZi.s:2454   .debug_str:000000000000041d .LASF0
     /tmp/ccSEnaZi.s:2474   .debug_str:000000000000048b .LASF1
     /tmp/ccSEnaZi.s:2440   .debug_str:00000000000003c5 .LASF2
     /tmp/ccSEnaZi.s:2410   .debug_str:0000000000000304 .LASF4
     /tmp/ccSEnaZi.s:2506   .debug_str:0000000000000574 .LASF5
     /tmp/ccSEnaZi.s:2338   .debug_str:00000000000000fe .LASF6
     /tmp/ccSEnaZi.s:2478   .debug_str:00000000000004a5 .LASF7
     /tmp/ccSEnaZi.s:2452   .debug_str:000000000000040a .LASF8
     /tmp/ccSEnaZi.s:2550   .debug_str:00000000000007aa .LASF9
     /tmp/ccSEnaZi.s:2398   .debug_str:0000000000000291 .LASF10
     /tmp/ccSEnaZi.s:2486   .debug_str:00000000000004d9 .LASF11
     /tmp/ccSEnaZi.s:2538   .debug_str:0000000000000738 .LASF12
     /tmp/ccSEnaZi.s:2340   .debug_str:0000000000000105 .LASF13
     /tmp/ccSEnaZi.s:2320   .debug_str:000000000000002b .LASF14
     /tmp/ccSEnaZi.s:2352   .debug_str:000000000000015c .LASF15
     /tmp/ccSEnaZi.s:2498   .debug_str:0000000000000530 .LASF16
     /tmp/ccSEnaZi.s:2362   .debug_str:00000000000001a6 .LASF17
     /tmp/ccSEnaZi.s:2470   .debug_str:0000000000000478 .LASF58
     /tmp/ccSEnaZi.s:2496   .debug_str:0000000000000525 .LASF50
     /tmp/ccSEnaZi.s:2566   .debug_str:000000000000082b .LASF52
     /tmp/ccSEnaZi.s:2322   .debug_str:000000000000003b .LASF18
     /tmp/ccSEnaZi.s:2518   .debug_str:00000000000005c8 .LASF20
     /tmp/ccSEnaZi.s:2374   .debug_str:000000000000021f .LASF22
     /tmp/ccSEnaZi.s:2372   .debug_str:000000000000020a .LASF24
     /tmp/ccSEnaZi.s:2510   .debug_str:0000000000000595 .LASF19
     /tmp/ccSEnaZi.s:2490   .debug_str:0000000000000505 .LASF21
     /tmp/ccSEnaZi.s:2532   .debug_str:0000000000000661 .LASF23
     /tmp/ccSEnaZi.s:2522   .debug_str:00000000000005f5 .LASF25
     /tmp/ccSEnaZi.s:2388   .debug_str:0000000000000274 .LASF26
     /tmp/ccSEnaZi.s:2364   .debug_str:00000000000001bc .LASF27
     /tmp/ccSEnaZi.s:2316   .debug_str:0000000000000000 .LASF28
     /tmp/ccSEnaZi.s:2404   .debug_str:00000000000002d2 .LASF29
GAS LISTING /tmp/ccSEnaZi.s 			page 16


     /tmp/ccSEnaZi.s:2378   .debug_str:0000000000000230 .LASF30
     /tmp/ccSEnaZi.s:2344   .debug_str:000000000000011c .LASF31
     /tmp/ccSEnaZi.s:2572   .debug_str:000000000000085f .LASF32
     /tmp/ccSEnaZi.s:2380   .debug_str:0000000000000238 .LASF33
     /tmp/ccSEnaZi.s:2456   .debug_str:000000000000042a .LASF34
     /tmp/ccSEnaZi.s:2564   .debug_str:0000000000000818 .LASF35
     /tmp/ccSEnaZi.s:2334   .debug_str:00000000000000d3 .LASF36
     /tmp/ccSEnaZi.s:2386   .debug_str:0000000000000261 .LASF37
     /tmp/ccSEnaZi.s:2396   .debug_str:000000000000028b .LASF38
     /tmp/ccSEnaZi.s:2530   .debug_str:000000000000064f .LASF39
     /tmp/ccSEnaZi.s:2426   .debug_str:0000000000000369 .LASF40
     /tmp/ccSEnaZi.s:2576   .debug_str:0000000000000877 .LASF41
     /tmp/ccSEnaZi.s:2570   .debug_str:0000000000000854 .LASF42
     /tmp/ccSEnaZi.s:2504   .debug_str:000000000000055c .LASF43
     /tmp/ccSEnaZi.s:2420   .debug_str:0000000000000334 .LASF44
     /tmp/ccSEnaZi.s:2520   .debug_str:00000000000005dd .LASF45
     /tmp/ccSEnaZi.s:2350   .debug_str:0000000000000152 .LASF46
     /tmp/ccSEnaZi.s:2406   .debug_str:00000000000002e6 .LASF47
     /tmp/ccSEnaZi.s:2444   .debug_str:00000000000003df .LASF48
     /tmp/ccSEnaZi.s:2400   .debug_str:000000000000029f .LASF49
     /tmp/ccSEnaZi.s:2512   .debug_str:000000000000059c .LASF51
     /tmp/ccSEnaZi.s:2346   .debug_str:0000000000000130 .LASF53
     /tmp/ccSEnaZi.s:2558   .debug_str:00000000000007da .LASF54
     /tmp/ccSEnaZi.s:2424   .debug_str:0000000000000347 .LASF56
     /tmp/ccSEnaZi.s:2508   .debug_str:0000000000000586 .LASF55
     /tmp/ccSEnaZi.s:2524   .debug_str:0000000000000608 .LASF57
     /tmp/ccSEnaZi.s:2436   .debug_str:00000000000003a7 .LASF59
     /tmp/ccSEnaZi.s:2536   .debug_str:000000000000072c .LASF60
     /tmp/ccSEnaZi.s:2336   .debug_str:00000000000000da .LASF61
     /tmp/ccSEnaZi.s:2546   .debug_str:0000000000000783 .LASF62
     /tmp/ccSEnaZi.s:2318   .debug_str:0000000000000008 .LASF64
     /tmp/ccSEnaZi.s:2556   .debug_str:00000000000007d0 .LASF63
     /tmp/ccSEnaZi.s:2330   .debug_str:0000000000000081 .LASF65
     /tmp/ccSEnaZi.s:2548   .debug_str:000000000000078e .LASF67
     /tmp/ccSEnaZi.s:2448   .debug_str:00000000000003ef .LASF66
     /tmp/ccSEnaZi.s:2560   .debug_str:00000000000007ef .LASF68
     /tmp/ccSEnaZi.s:2370   .debug_str:00000000000001f1 .LASF106
     /tmp/ccSEnaZi.s:2408   .debug_str:00000000000002fc .LASF69
     /tmp/ccSEnaZi.s:2540   .debug_str:0000000000000747 .LASF127
     /tmp/ccSEnaZi.s:2484   .debug_str:00000000000004d3 .LASF70
     /tmp/ccSEnaZi.s:2514   .debug_str:00000000000005ab .LASF71
     /tmp/ccSEnaZi.s:2412   .debug_str:000000000000030b .LASF72
     /tmp/ccSEnaZi.s:2326   .debug_str:0000000000000059 .LASF128
     /tmp/ccSEnaZi.s:2544   .debug_str:000000000000077a .LASF73
     /tmp/ccSEnaZi.s:2482   .debug_str:00000000000004c3 .LASF74
     /tmp/ccSEnaZi.s:2480   .debug_str:00000000000004b8 .LASF75
     /tmp/ccSEnaZi.s:2366   .debug_str:00000000000001d0 .LASF76
     /tmp/ccSEnaZi.s:2442   .debug_str:00000000000003d3 .LASF77
     /tmp/ccSEnaZi.s:2358   .debug_str:000000000000017d .LASF78
     /tmp/ccSEnaZi.s:2434   .debug_str:000000000000039a .LASF79
     /tmp/ccSEnaZi.s:2488   .debug_str:00000000000004e8 .LASF80
     /tmp/ccSEnaZi.s:2472   .debug_str:000000000000047e .LASF81
     /tmp/ccSEnaZi.s:2328   .debug_str:0000000000000061 .LASF82
     /tmp/ccSEnaZi.s:2494   .debug_str:0000000000000520 .LASF129
     /tmp/ccSEnaZi.s:2500   .debug_str:0000000000000546 .LASF83
     /tmp/ccSEnaZi.s:2528   .debug_str:000000000000063b .LASF84
     /tmp/ccSEnaZi.s:2376   .debug_str:0000000000000228 .LASF130
GAS LISTING /tmp/ccSEnaZi.s 			page 17


     /tmp/ccSEnaZi.s:2348   .debug_str:000000000000014c .LASF85
     /tmp/ccSEnaZi.s:2430   .debug_str:000000000000037d .LASF86
     /tmp/ccSEnaZi.s:2468   .debug_str:000000000000046b .LASF87
     /tmp/ccSEnaZi.s:2462   .debug_str:0000000000000440 .LASF88
     /tmp/ccSEnaZi.s:2562   .debug_str:000000000000080b .LASF89
     /tmp/ccSEnaZi.s:2502   .debug_str:000000000000054c .LASF90
     /tmp/ccSEnaZi.s:2574   .debug_str:0000000000000867 .LASF91
     /tmp/ccSEnaZi.s:2382   .debug_str:000000000000024c .LASF92
     /tmp/ccSEnaZi.s:2354   .debug_str:0000000000000168 .LASF93
     /tmp/ccSEnaZi.s:2568   .debug_str:0000000000000843 .LASF94
     /tmp/ccSEnaZi.s:2414   .debug_str:0000000000000313 .LASF95
     /tmp/ccSEnaZi.s:2450   .debug_str:00000000000003f9 .LASF96
     /tmp/ccSEnaZi.s:2324   .debug_str:0000000000000044 .LASF97
     /tmp/ccSEnaZi.s:2418   .debug_str:000000000000032f .LASF98
     /tmp/ccSEnaZi.s:2460   .debug_str:000000000000043a .LASF99
     /tmp/ccSEnaZi.s:2422   .debug_str:000000000000033f .LASF100
     /tmp/ccSEnaZi.s:2466   .debug_str:0000000000000461 .LASF101
     /tmp/ccSEnaZi.s:2416   .debug_str:0000000000000326 .LASF102
     /tmp/ccSEnaZi.s:2428   .debug_str:000000000000036f .LASF103
     /tmp/ccSEnaZi.s:2402   .debug_str:00000000000002b5 .LASF104
     /tmp/ccSEnaZi.s:2360   .debug_str:0000000000000198 .LASF105
     /tmp/ccSEnaZi.s:2542   .debug_str:000000000000074e .LASF107
     /tmp/ccSEnaZi.s:2458   .debug_str:0000000000000431 .LASF108
     /tmp/ccSEnaZi.s:2526   .debug_str:0000000000000624 .LASF109
     /tmp/ccSEnaZi.s:2368   .debug_str:00000000000001eb .LASF110
     /tmp/ccSEnaZi.s:2516   .debug_str:00000000000005b4 .LASF111
     /tmp/ccSEnaZi.s:2552   .debug_str:00000000000007ba .LASF112
     /tmp/ccSEnaZi.s:2432   .debug_str:0000000000000391 .LASF113
     /tmp/ccSEnaZi.s:2476   .debug_str:000000000000049e .LASF114
     /tmp/ccSEnaZi.s:2384   .debug_str:000000000000025c .LASF115
     /tmp/ccSEnaZi.s:180    .text:0000000000000094 .LFB42
     /tmp/ccSEnaZi.s:349    .text:0000000000000134 .LFE42
     /tmp/ccSEnaZi.s:2342   .debug_str:0000000000000115 .LASF116
     /tmp/ccSEnaZi.s:2213   .debug_loc:0000000000000000 .LLST4
     /tmp/ccSEnaZi.s:2446   .debug_str:00000000000003e9 .LASF117
     /tmp/ccSEnaZi.s:2220   .debug_loc:0000000000000023 .LLST5
     /tmp/ccSEnaZi.s:2306   .debug_ranges:0000000000000000 .Ldebug_ranges0
     /tmp/ccSEnaZi.s:2464   .debug_str:000000000000045c .LASF118
     /tmp/ccSEnaZi.s:2492   .debug_str:0000000000000518 .LASF119
     /tmp/ccSEnaZi.s:256    .text:00000000000000e4 .LBB25
     /tmp/ccSEnaZi.s:271    .text:00000000000000f0 .LBE25
     /tmp/ccSEnaZi.s:276    .text:00000000000000f4 .LBB27
     /tmp/ccSEnaZi.s:292    .text:0000000000000100 .LBE27
     /tmp/ccSEnaZi.s:302    .text:0000000000000110 .LBB29
     /tmp/ccSEnaZi.s:313    .text:0000000000000114 .LBE29
     /tmp/ccSEnaZi.s:2235   .debug_loc:000000000000006c .LLST6
     /tmp/ccSEnaZi.s:315    .text:0000000000000114 .LBB31
     /tmp/ccSEnaZi.s:326    .text:0000000000000118 .LBE31
     /tmp/ccSEnaZi.s:2242   .debug_loc:000000000000008f .LLST7
     /tmp/ccSEnaZi.s:299    .text:0000000000000110 .LVL19
     /tmp/ccSEnaZi.s:344    .text:0000000000000130 .LVL23
     /tmp/ccSEnaZi.s:196    .text:00000000000000ac .LBB21
     /tmp/ccSEnaZi.s:212    .text:00000000000000b8 .LBE21
     /tmp/ccSEnaZi.s:145    .text:0000000000000074 .LFB41
     /tmp/ccSEnaZi.s:174    .text:0000000000000094 .LFE41
     /tmp/ccSEnaZi.s:10     .text:0000000000000000 .LFB40
     /tmp/ccSEnaZi.s:139    .text:0000000000000074 .LFE40
GAS LISTING /tmp/ccSEnaZi.s 			page 18


     /tmp/ccSEnaZi.s:2554   .debug_str:00000000000007cb .LASF120
     /tmp/ccSEnaZi.s:2249   .debug_loc:00000000000000b2 .LLST0
     /tmp/ccSEnaZi.s:2390   .debug_str:000000000000027c .LASF121
     /tmp/ccSEnaZi.s:2268   .debug_loc:000000000000010e .LLST1
     /tmp/ccSEnaZi.s:2392   .debug_str:0000000000000281 .LASF122
     /tmp/ccSEnaZi.s:2394   .debug_str:0000000000000286 .LASF123
     /tmp/ccSEnaZi.s:65     .text:000000000000003c .LBB17
     /tmp/ccSEnaZi.s:85     .text:000000000000004c .LBE17
     /tmp/ccSEnaZi.s:2279   .debug_loc:0000000000000144 .LLST3
     /tmp/ccSEnaZi.s:77     .text:0000000000000048 .LVL4
     /tmp/ccSEnaZi.s:90     .text:0000000000000050 .LBB16
     /tmp/ccSEnaZi.s:110    .text:0000000000000060 .LBE16
     /tmp/ccSEnaZi.s:2286   .debug_loc:0000000000000167 .LLST2
     /tmp/ccSEnaZi.s:102    .text:000000000000005c .LVL7
     /tmp/ccSEnaZi.s:215    .text:00000000000000bc .LVL12
     /tmp/ccSEnaZi.s:229    .text:00000000000000c4 .LVL14
     /tmp/ccSEnaZi.s:223    .text:00000000000000c0 .LVL13
     /tmp/ccSEnaZi.s:233    .text:00000000000000cc .LVL15
     /tmp/ccSEnaZi.s:250    .text:00000000000000e4 .LVL16
     /tmp/ccSEnaZi.s:333    .text:000000000000011c .LVL22
     /tmp/ccSEnaZi.s:310    .text:0000000000000114 .LVL20
     /tmp/ccSEnaZi.s:323    .text:0000000000000118 .LVL21
     /tmp/ccSEnaZi.s:32     .text:0000000000000014 .LVL0
     /tmp/ccSEnaZi.s:47     .text:000000000000002c .LVL1
     /tmp/ccSEnaZi.s:61     .text:000000000000003c .LVL2
     /tmp/ccSEnaZi.s:87     .text:0000000000000050 .LVL5
     /tmp/ccSEnaZi.s:112    .text:0000000000000064 .LVL8
     /tmp/ccSEnaZi.s:120    .text:0000000000000068 .LVL9
     /tmp/ccSEnaZi.s:72     .text:0000000000000040 .LVL3
     /tmp/ccSEnaZi.s:97     .text:0000000000000054 .LVL6
     /tmp/ccSEnaZi.s:356    .debug_info:0000000000000000 .Ldebug_info0
     /tmp/ccSEnaZi.s:254    .text:00000000000000e4 .LBB24
     /tmp/ccSEnaZi.s:327    .text:0000000000000118 .LBE24
     /tmp/ccSEnaZi.s:336    .text:000000000000011c .LBB33
     /tmp/ccSEnaZi.s:346    .text:0000000000000134 .LBE33

UNDEFINED SYMBOLS
_ZN15MemoryAllocator10kmem_allocEm
_ZN15MemoryAllocator9kmem_freeEPv
_ZN7_thread16timeSliceCounterE
_ZN7_thread8dispatchEv
