#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec 16 20:21:31 2018
# Process ID: 12662
# Current directory: /home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/danman/sauce/vivado/OpenSesame/ip_repo/qmaxi_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_coproc_0_1/design_1_coproc_0_1.dcp' for cell 'design_1_i/coproc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_qmaxi_0_1/design_1_qmaxi_0_1.dcp' for cell 'design_1_i/qmaxi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 3155 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/constrs_1/new/qmcontr.xdc]
Finished Parsing XDC File [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/constrs_1/new/qmcontr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1739.367 ; gain = 476.285 ; free physical = 11760 ; free virtual = 14692
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1739.367 ; gain = 0.000 ; free physical = 11751 ; free virtual = 14683

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d36a3b96

Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2217.113 ; gain = 477.746 ; free physical = 11189 ; free virtual = 14243

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a5559c1a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2217.113 ; gain = 0.000 ; free physical = 11231 ; free virtual = 14298
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1cd4e1355

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2217.113 ; gain = 0.000 ; free physical = 11243 ; free virtual = 14297
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14df41832

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2217.113 ; gain = 0.000 ; free physical = 11224 ; free virtual = 14291
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 244 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_0_IBUF_BUFG_inst to drive 21476 load(s) on clock net clk_0_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 21dcf3a77

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2217.113 ; gain = 0.000 ; free physical = 11218 ; free virtual = 14295
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1f911c4da

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2217.113 ; gain = 0.000 ; free physical = 11231 ; free virtual = 14293
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1f911c4da

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2217.113 ; gain = 0.000 ; free physical = 11237 ; free virtual = 14292
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2217.113 ; gain = 0.000 ; free physical = 11237 ; free virtual = 14292
Ending Logic Optimization Task | Checksum: 1f911c4da

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2217.113 ; gain = 0.000 ; free physical = 11237 ; free virtual = 14292

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1f911c4da

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2217.113 ; gain = 0.000 ; free physical = 11238 ; free virtual = 14293

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f911c4da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.113 ; gain = 0.000 ; free physical = 11238 ; free virtual = 14293
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2217.113 ; gain = 477.746 ; free physical = 11238 ; free virtual = 14293
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2249.129 ; gain = 0.000 ; free physical = 11232 ; free virtual = 14289
INFO: [Common 17-1381] The checkpoint '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2249.129 ; gain = 32.016 ; free physical = 11208 ; free virtual = 14284
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2337.172 ; gain = 0.000 ; free physical = 11207 ; free virtual = 14265
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1702abcf4

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2337.172 ; gain = 0.000 ; free physical = 11207 ; free virtual = 14265
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2337.172 ; gain = 0.000 ; free physical = 11207 ; free virtual = 14265

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f00d31df

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2337.172 ; gain = 0.000 ; free physical = 11130 ; free virtual = 14192

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cb7df79a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:15 . Memory (MB): peak = 2480.500 ; gain = 143.328 ; free physical = 10977 ; free virtual = 14047

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cb7df79a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:15 . Memory (MB): peak = 2480.500 ; gain = 143.328 ; free physical = 10977 ; free virtual = 14047
Phase 1 Placer Initialization | Checksum: 1cb7df79a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 2480.500 ; gain = 143.328 ; free physical = 10977 ; free virtual = 14047

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 100d78800

Time (s): cpu = 00:00:50 ; elapsed = 00:00:19 . Memory (MB): peak = 2632.574 ; gain = 295.402 ; free physical = 10918 ; free virtual = 13988

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2640.578 ; gain = 0.000 ; free physical = 10893 ; free virtual = 13957

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 12ae7b94d

Time (s): cpu = 00:02:08 ; elapsed = 00:00:48 . Memory (MB): peak = 2640.578 ; gain = 303.406 ; free physical = 10893 ; free virtual = 13957
Phase 2 Global Placement | Checksum: 1a52b82de

Time (s): cpu = 00:02:35 ; elapsed = 00:00:57 . Memory (MB): peak = 2640.578 ; gain = 303.406 ; free physical = 10922 ; free virtual = 13986

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a52b82de

Time (s): cpu = 00:02:35 ; elapsed = 00:00:57 . Memory (MB): peak = 2640.578 ; gain = 303.406 ; free physical = 10922 ; free virtual = 13986

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e865c144

Time (s): cpu = 00:03:01 ; elapsed = 00:01:04 . Memory (MB): peak = 2640.578 ; gain = 303.406 ; free physical = 10918 ; free virtual = 13983

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: bd6fd0a6

Time (s): cpu = 00:03:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2640.578 ; gain = 303.406 ; free physical = 10918 ; free virtual = 13983

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: bd6fd0a6

Time (s): cpu = 00:03:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2640.578 ; gain = 303.406 ; free physical = 10918 ; free virtual = 13983

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: dc414767

Time (s): cpu = 00:03:28 ; elapsed = 00:01:28 . Memory (MB): peak = 2640.578 ; gain = 303.406 ; free physical = 10838 ; free virtual = 13903

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: c7e2b80f

Time (s): cpu = 00:03:31 ; elapsed = 00:01:31 . Memory (MB): peak = 2640.578 ; gain = 303.406 ; free physical = 10843 ; free virtual = 13908

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: c7e2b80f

Time (s): cpu = 00:03:31 ; elapsed = 00:01:31 . Memory (MB): peak = 2640.578 ; gain = 303.406 ; free physical = 10843 ; free virtual = 13908
Phase 3 Detail Placement | Checksum: c7e2b80f

Time (s): cpu = 00:03:32 ; elapsed = 00:01:32 . Memory (MB): peak = 2640.578 ; gain = 303.406 ; free physical = 10843 ; free virtual = 13908

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 159484079

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net design_1_i/coproc_0/inst/reset_reg_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 2 candidate nets, 0 success, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 159484079

Time (s): cpu = 00:03:59 ; elapsed = 00:01:40 . Memory (MB): peak = 2640.578 ; gain = 303.406 ; free physical = 10906 ; free virtual = 13972
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.529. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1155749c3

Time (s): cpu = 00:04:04 ; elapsed = 00:01:45 . Memory (MB): peak = 2640.578 ; gain = 303.406 ; free physical = 10912 ; free virtual = 13977
Phase 4.1 Post Commit Optimization | Checksum: 1155749c3

Time (s): cpu = 00:04:05 ; elapsed = 00:01:46 . Memory (MB): peak = 2640.578 ; gain = 303.406 ; free physical = 10912 ; free virtual = 13977

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1155749c3

Time (s): cpu = 00:04:05 ; elapsed = 00:01:46 . Memory (MB): peak = 2640.578 ; gain = 303.406 ; free physical = 10912 ; free virtual = 13978

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1155749c3

Time (s): cpu = 00:04:06 ; elapsed = 00:01:47 . Memory (MB): peak = 2640.578 ; gain = 303.406 ; free physical = 10914 ; free virtual = 13979

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1343a997f

Time (s): cpu = 00:04:06 ; elapsed = 00:01:47 . Memory (MB): peak = 2640.578 ; gain = 303.406 ; free physical = 10914 ; free virtual = 13979
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1343a997f

Time (s): cpu = 00:04:07 ; elapsed = 00:01:47 . Memory (MB): peak = 2640.578 ; gain = 303.406 ; free physical = 10914 ; free virtual = 13979
Ending Placer Task | Checksum: e831b394

Time (s): cpu = 00:04:07 ; elapsed = 00:01:47 . Memory (MB): peak = 2640.578 ; gain = 303.406 ; free physical = 10984 ; free virtual = 14050
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:12 ; elapsed = 00:01:52 . Memory (MB): peak = 2640.578 ; gain = 303.406 ; free physical = 10989 ; free virtual = 14054
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2640.578 ; gain = 0.000 ; free physical = 10872 ; free virtual = 14020
INFO: [Common 17-1381] The checkpoint '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2640.578 ; gain = 0.000 ; free physical = 10949 ; free virtual = 14035
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2640.578 ; gain = 0.000 ; free physical = 10936 ; free virtual = 14022
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2640.578 ; gain = 0.000 ; free physical = 10948 ; free virtual = 14034
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2640.578 ; gain = 0.000 ; free physical = 10947 ; free virtual = 14034
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 50a5bd0f ConstDB: 0 ShapeSum: 978bf685 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 146794cd5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2640.578 ; gain = 0.000 ; free physical = 10788 ; free virtual = 13875
Post Restoration Checksum: NetGraph: a7254fae NumContArr: 9f53fd27 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 146794cd5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2640.578 ; gain = 0.000 ; free physical = 10788 ; free virtual = 13876

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 146794cd5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2640.578 ; gain = 0.000 ; free physical = 10753 ; free virtual = 13841

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 146794cd5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2640.578 ; gain = 0.000 ; free physical = 10753 ; free virtual = 13841
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1663d1af8

Time (s): cpu = 00:01:03 ; elapsed = 00:00:30 . Memory (MB): peak = 2689.035 ; gain = 48.457 ; free physical = 10710 ; free virtual = 13799
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.497  | TNS=0.000  | WHS=-0.997 | THS=-4143.621|

Phase 2 Router Initialization | Checksum: d875f03d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:33 . Memory (MB): peak = 2689.035 ; gain = 48.457 ; free physical = 10706 ; free virtual = 13794

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ccb515f1

Time (s): cpu = 00:02:14 ; elapsed = 00:00:44 . Memory (MB): peak = 2823.996 ; gain = 183.418 ; free physical = 10682 ; free virtual = 13771

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 19256
 Number of Nodes with overlaps = 1276
 Number of Nodes with overlaps = 208
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.219  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 193d24f86

Time (s): cpu = 00:20:44 ; elapsed = 00:04:39 . Memory (MB): peak = 3099.996 ; gain = 459.418 ; free physical = 10667 ; free virtual = 13756
Phase 4 Rip-up And Reroute | Checksum: 193d24f86

Time (s): cpu = 00:20:44 ; elapsed = 00:04:39 . Memory (MB): peak = 3099.996 ; gain = 459.418 ; free physical = 10667 ; free virtual = 13756

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1910192d9

Time (s): cpu = 00:20:49 ; elapsed = 00:04:40 . Memory (MB): peak = 3099.996 ; gain = 459.418 ; free physical = 10662 ; free virtual = 13751
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.219  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1910192d9

Time (s): cpu = 00:20:49 ; elapsed = 00:04:40 . Memory (MB): peak = 3099.996 ; gain = 459.418 ; free physical = 10665 ; free virtual = 13754

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1910192d9

Time (s): cpu = 00:20:49 ; elapsed = 00:04:41 . Memory (MB): peak = 3099.996 ; gain = 459.418 ; free physical = 10665 ; free virtual = 13754
Phase 5 Delay and Skew Optimization | Checksum: 1910192d9

Time (s): cpu = 00:20:49 ; elapsed = 00:04:41 . Memory (MB): peak = 3099.996 ; gain = 459.418 ; free physical = 10665 ; free virtual = 13754

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18d6f3325

Time (s): cpu = 00:20:56 ; elapsed = 00:04:43 . Memory (MB): peak = 3099.996 ; gain = 459.418 ; free physical = 10664 ; free virtual = 13753
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.219  | TNS=0.000  | WHS=-0.092 | THS=-0.283 |

Phase 6.1 Hold Fix Iter | Checksum: 1c62cc71b

Time (s): cpu = 00:20:56 ; elapsed = 00:04:43 . Memory (MB): peak = 3099.996 ; gain = 459.418 ; free physical = 10662 ; free virtual = 13751
Phase 6 Post Hold Fix | Checksum: 259fbdebe

Time (s): cpu = 00:20:56 ; elapsed = 00:04:43 . Memory (MB): peak = 3099.996 ; gain = 459.418 ; free physical = 10662 ; free virtual = 13751

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 31.9938 %
  Global Horizontal Routing Utilization  = 36.453 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 213eeb3f0

Time (s): cpu = 00:20:58 ; elapsed = 00:04:44 . Memory (MB): peak = 3099.996 ; gain = 459.418 ; free physical = 10657 ; free virtual = 13747

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 213eeb3f0

Time (s): cpu = 00:20:58 ; elapsed = 00:04:44 . Memory (MB): peak = 3099.996 ; gain = 459.418 ; free physical = 10656 ; free virtual = 13745

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 212d1bdec

Time (s): cpu = 00:21:03 ; elapsed = 00:04:49 . Memory (MB): peak = 3099.996 ; gain = 459.418 ; free physical = 10655 ; free virtual = 13743

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 29f20387d

Time (s): cpu = 00:21:09 ; elapsed = 00:04:51 . Memory (MB): peak = 3099.996 ; gain = 459.418 ; free physical = 10654 ; free virtual = 13742
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.219  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 29f20387d

Time (s): cpu = 00:21:09 ; elapsed = 00:04:51 . Memory (MB): peak = 3099.996 ; gain = 459.418 ; free physical = 10654 ; free virtual = 13742
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:21:09 ; elapsed = 00:04:51 . Memory (MB): peak = 3099.996 ; gain = 459.418 ; free physical = 10757 ; free virtual = 13846

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:21:17 ; elapsed = 00:04:55 . Memory (MB): peak = 3099.996 ; gain = 459.418 ; free physical = 10757 ; free virtual = 13846
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3132.012 ; gain = 0.000 ; free physical = 10626 ; free virtual = 13821
INFO: [Common 17-1381] The checkpoint '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3132.012 ; gain = 32.016 ; free physical = 10718 ; free virtual = 13834
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:46 ; elapsed = 00:00:11 . Memory (MB): peak = 3212.051 ; gain = 0.000 ; free physical = 10417 ; free virtual = 13533
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 3212.051 ; gain = 0.000 ; free physical = 10372 ; free virtual = 13497
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Dec 16 20:33:29 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:01 ; elapsed = 00:02:32 . Memory (MB): peak = 3435.879 ; gain = 223.828 ; free physical = 10320 ; free virtual = 13458
INFO: [Common 17-206] Exiting Vivado at Sun Dec 16 20:33:30 2018...
