// Seed: 1746270496
module module_0 (
    output supply1 id_0,
    input wire id_1,
    input wire id_2
);
  parameter id_4 = (1'b0);
endmodule
module module_1 (
    output supply1 id_0,
    output logic id_1,
    input tri0 id_2,
    output wor id_3
    , id_7,
    input wire id_4
    , id_8,
    input wand id_5
);
  assign id_3 = -1;
  for (id_9 = 1; !id_2; id_1 = -1) begin : LABEL_0
    for (id_10 = id_7; -1; id_10 = id_9) begin : LABEL_1
      logic id_11;
      ;
      always @(id_10 or posedge -1);
      if (1) begin : LABEL_2
        always @(posedge -1);
      end else wire id_12;
      wire id_13;
    end
  end
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4
  );
endmodule
