--reset module
--includes
	library ieee;
	use ieee.std_logic_1164.all;
	use work.Rs232_tx_pack.all;

entity Reset_module is
  	port (
		clk: 	in std_logic;
		ini_tx:	in std_logic;
		rst:	out std_logic
 	 ) ;
end entity ; -- Reset_module

architecture arch of Reset_module is
	signal timer: natural range 0 to 7;
begin
	edge_detect : process( ini_tx )
	begin
		if( rising_edge(ini_tx) ) then
			rst<=1;
			timer<=7;
		end if ;
	end process ; -- edge_detect

	timer : process( clk )
	begin
		if( rising_edge(clk) ) then
			if rst='1' then
				timer<=timer-1;
			end if ;	
		end if ;
	end process ; -- timer

	flag_reset : process( timer)
	begin
		if( timer=0 ) then
			rst<=0;
		end if ;
	end process ; -- flag_reset

end architecture ; -- arch