Analysis & Synthesis report for g31_BlockerGame
Mon Nov 28 15:04:00 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |g31_Breakout_Game|game_state
 12. State Machine - |g31_Breakout_Game|game_state_internal
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for sld_signaltap:auto_signaltap_0
 19. Source assignments for g31_VGA_Generator:VGA_Generator|fontROM:CharacterROM|altsyncram:ROM_rtl_0|altsyncram_5qd1:auto_generated
 20. Parameter Settings for User Entity Instance: LPM_COUNTER:counter_startup_timer
 21. Parameter Settings for User Entity Instance: LPM_COUNTER:counter_startup_pulses
 22. Parameter Settings for User Entity Instance: g31_VGA_Generator:VGA_Generator|g31_VGA:VGA|LPM_COUNTER:counter_x
 23. Parameter Settings for User Entity Instance: g31_VGA_Generator:VGA_Generator|g31_VGA:VGA|LPM_COUNTER:counter_y
 24. Parameter Settings for User Entity Instance: g31_VGA_Generator:VGA_Generator|fontROM:CharacterROM
 25. Parameter Settings for User Entity Instance: g31_VGA_Generator:VGA_Generator|LPM_FF:reg1
 26. Parameter Settings for User Entity Instance: g31_VGA_Generator:VGA_Generator|LPM_FF:reg2
 27. Parameter Settings for User Entity Instance: g31_VGA_Generator:VGA_Generator|LPM_FF:reg3
 28. Parameter Settings for User Entity Instance: g31_Update_Ball:Update_Ball|LPM_COUNTER:counter_ball_col_update
 29. Parameter Settings for User Entity Instance: g31_Update_Ball:Update_Ball|LPM_COUNTER:counter_ball_row_update
 30. Parameter Settings for User Entity Instance: g31_Update_Paddle:Update_Paddle|LPM_COUNTER:counter_paddle
 31. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 32. Parameter Settings for Inferred Entity Instance: g31_VGA_Generator:VGA_Generator|fontROM:CharacterROM|altsyncram:ROM_rtl_0
 33. altsyncram Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "g31_VGA_Generator:VGA_Generator|g31_VGA:VGA"
 35. SignalTap II Logic Analyzer Settings
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Connections to In-System Debugging Instance "auto_signaltap_0"
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Nov 28 15:04:00 2016      ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                   ; g31_BlockerGame                            ;
; Top-level Entity Name           ; g31_Breakout_Game                          ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 1189                                       ;
; Total pins                      ; 34                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 73,728                                     ;
; Total DSP Blocks                ; 3                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; g31_Breakout_Game  ; g31_BlockerGame    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; g31_Game_Types.vhd                                                 ; yes             ; User VHDL File                                        ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/g31_Game_Types.vhd                                                 ;             ;
; g31_Block_ROM.vhd                                                  ; yes             ; User VHDL File                                        ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/g31_Block_ROM.vhd                                                  ;             ;
; fontROM.vhd                                                        ; yes             ; User VHDL File                                        ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/fontROM.vhd                                                        ;             ;
; g31_Text_Generator.vhd                                             ; yes             ; User VHDL File                                        ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/g31_Text_Generator.vhd                                             ;             ;
; g31_VGA.vhd                                                        ; yes             ; User VHDL File                                        ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/g31_VGA.vhd                                                        ;             ;
; g31_Text_Address_Generator.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/g31_Text_Address_Generator.vhd                                     ;             ;
; g31_Breakout_Game.vhd                                              ; yes             ; User VHDL File                                        ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/g31_Breakout_Game.vhd                                              ;             ;
; g31_VGA_Generator.vhd                                              ; yes             ; User VHDL File                                        ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/g31_VGA_Generator.vhd                                              ;             ;
; g31_Block_Generator.vhd                                            ; yes             ; User VHDL File                                        ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/g31_Block_Generator.vhd                                            ;             ;
; g31_Ball_Generator.vhd                                             ; yes             ; User VHDL File                                        ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/g31_Ball_Generator.vhd                                             ;             ;
; g31_Wall_Generator.vhd                                             ; yes             ; User VHDL File                                        ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/g31_Wall_Generator.vhd                                             ;             ;
; g31_Paddle_Generator.vhd                                           ; yes             ; User VHDL File                                        ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/g31_Paddle_Generator.vhd                                           ;             ;
; g31_Update_Blocks.vhd                                              ; yes             ; User VHDL File                                        ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/g31_Update_Blocks.vhd                                              ;             ;
; g31_Update_Ball.vhd                                                ; yes             ; User VHDL File                                        ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/g31_Update_Ball.vhd                                                ;             ;
; g31_Update_Paddle.vhd                                              ; yes             ; User VHDL File                                        ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/g31_Update_Paddle.vhd                                              ;             ;
; g31_Update_Wall.vhd                                                ; yes             ; User VHDL File                                        ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/g31_Update_Wall.vhd                                                ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                           ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                          ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                            ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                           ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/cmpconst.inc                                                                              ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                           ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                           ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/dffeea.inc                                                                                ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                   ;             ;
; aglobal150.inc                                                     ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                                            ;             ;
; db/cntr_r8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/db/cntr_r8i.tdf                                                    ;             ;
; db/cntr_bdi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/db/cntr_bdi.tdf                                                    ;             ;
; db/cntr_o8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/db/cntr_o8i.tdf                                                    ;             ;
; db/cntr_eti.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/db/cntr_eti.tdf                                                    ;             ;
; lpm_ff.tdf                                                         ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_ff.tdf                                                                                ;             ;
; db/cntr_79i.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/db/cntr_79i.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                         ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                    ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                       ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                          ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                             ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                              ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                            ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                     ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                               ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                             ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                                                                ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                                                                ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                                                              ;             ;
; db/altsyncram_q784.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/db/altsyncram_q784.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.tdf                                                                              ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                            ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                               ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                       ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.inc                                                                            ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                               ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/muxlut.inc                                                                                ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                                                                              ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.inc                                                                              ;             ;
; db/mux_dlc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/db/mux_dlc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                            ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/declut.inc                                                                                ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/db/decode_vnf.tdf                                                  ;             ;
; db/cntr_69i.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/db/cntr_69i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_22j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/db/cntr_22j.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/db/cntr_09i.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                         ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                               ; altera_sld  ;
; db/ip/sld7e7cfcae/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/db/ip/sld7e7cfcae/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld7e7cfcae/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/db/ip/sld7e7cfcae/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld7e7cfcae/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/db/ip/sld7e7cfcae/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld7e7cfcae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/db/ip/sld7e7cfcae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld7e7cfcae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/db/ip/sld7e7cfcae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld7e7cfcae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/db/ip/sld7e7cfcae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                          ;             ;
; db/altsyncram_5qd1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/db/altsyncram_5qd1.tdf                                             ;             ;
; db/g31_BlockerGame.ram0_fontROM_16852496.hdl.mif                   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/db/g31_BlockerGame.ram0_fontROM_16852496.hdl.mif                   ;             ;
; g31_Game_Address_Generator.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/g31_Game_Address_Generator.vhd                                     ;             ;
; db/cntr_u8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/db/cntr_u8i.tdf                                                    ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                                            ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/abs_divider.inc                                                                           ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                       ;             ;
; db/lpm_divide_3am.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/db/lpm_divide_3am.tdf                                              ;             ;
; db/sign_div_unsign_9kh.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/db/sign_div_unsign_9kh.tdf                                         ;             ;
; db/alt_u_div_ose.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Andrei Purcarus/Documents/University/ECSE323/g31_BlockerGame/db/alt_u_div_ose.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 2212        ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 2896        ;
;     -- 7 input functions                    ; 25          ;
;     -- 6 input functions                    ; 1334        ;
;     -- 5 input functions                    ; 323         ;
;     -- 4 input functions                    ; 363         ;
;     -- <=3 input functions                  ; 851         ;
;                                             ;             ;
; Dedicated logic registers                   ; 1189        ;
;                                             ;             ;
; I/O pins                                    ; 34          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 73728       ;
;                                             ;             ;
; Total DSP Blocks                            ; 3           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 819         ;
; Total fan-out                               ; 18140       ;
; Average fan-out                             ; 4.32        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |g31_Breakout_Game                                                                                      ; 2896 (167)        ; 1189 (44)    ; 73728             ; 3          ; 34   ; 0            ; |g31_Breakout_Game                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |g31_Update_Ball:Update_Ball|                                                                        ; 94 (58)           ; 58 (22)      ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|g31_Update_Ball:Update_Ball                                                                                                                                                                                                                                                                                                          ; work         ;
;       |lpm_counter:counter_ball_col_update|                                                             ; 18 (0)            ; 18 (0)       ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|g31_Update_Ball:Update_Ball|lpm_counter:counter_ball_col_update                                                                                                                                                                                                                                                                      ; work         ;
;          |cntr_79i:auto_generated|                                                                      ; 18 (18)           ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|g31_Update_Ball:Update_Ball|lpm_counter:counter_ball_col_update|cntr_79i:auto_generated                                                                                                                                                                                                                                              ; work         ;
;       |lpm_counter:counter_ball_row_update|                                                             ; 18 (0)            ; 18 (0)       ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|g31_Update_Ball:Update_Ball|lpm_counter:counter_ball_row_update                                                                                                                                                                                                                                                                      ; work         ;
;          |cntr_79i:auto_generated|                                                                      ; 18 (18)           ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|g31_Update_Ball:Update_Ball|lpm_counter:counter_ball_row_update|cntr_79i:auto_generated                                                                                                                                                                                                                                              ; work         ;
;    |g31_Update_Blocks:Update_Blocks|                                                                    ; 1668 (1666)       ; 225 (225)    ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|g31_Update_Blocks:Update_Blocks                                                                                                                                                                                                                                                                                                      ; work         ;
;       |g31_Block_ROM:Block_ROM|                                                                         ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|g31_Update_Blocks:Update_Blocks|g31_Block_ROM:Block_ROM                                                                                                                                                                                                                                                                              ; work         ;
;    |g31_Update_Paddle:Update_Paddle|                                                                    ; 127 (109)         ; 36 (18)      ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|g31_Update_Paddle:Update_Paddle                                                                                                                                                                                                                                                                                                      ; work         ;
;       |lpm_counter:counter_paddle|                                                                      ; 18 (0)            ; 18 (0)       ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|g31_Update_Paddle:Update_Paddle|lpm_counter:counter_paddle                                                                                                                                                                                                                                                                           ; work         ;
;          |cntr_79i:auto_generated|                                                                      ; 18 (18)           ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|g31_Update_Paddle:Update_Paddle|lpm_counter:counter_paddle|cntr_79i:auto_generated                                                                                                                                                                                                                                                   ; work         ;
;    |g31_Update_Wall:Update_Wall|                                                                        ; 17 (17)           ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|g31_Update_Wall:Update_Wall                                                                                                                                                                                                                                                                                                          ; work         ;
;    |g31_VGA_Generator:VGA_Generator|                                                                    ; 441 (49)          ; 32 (0)       ; 16384             ; 0          ; 0    ; 0            ; |g31_Breakout_Game|g31_VGA_Generator:VGA_Generator                                                                                                                                                                                                                                                                                                      ; work         ;
;       |fontROM:CharacterROM|                                                                            ; 2 (2)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |g31_Breakout_Game|g31_VGA_Generator:VGA_Generator|fontROM:CharacterROM                                                                                                                                                                                                                                                                                 ; work         ;
;          |altsyncram:ROM_rtl_0|                                                                         ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |g31_Breakout_Game|g31_VGA_Generator:VGA_Generator|fontROM:CharacterROM|altsyncram:ROM_rtl_0                                                                                                                                                                                                                                                            ; work         ;
;             |altsyncram_5qd1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |g31_Breakout_Game|g31_VGA_Generator:VGA_Generator|fontROM:CharacterROM|altsyncram:ROM_rtl_0|altsyncram_5qd1:auto_generated                                                                                                                                                                                                                             ; work         ;
;       |g31_Ball_Generator:Ball_Generator|                                                               ; 46 (46)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|g31_VGA_Generator:VGA_Generator|g31_Ball_Generator:Ball_Generator                                                                                                                                                                                                                                                                    ; work         ;
;       |g31_Block_Generator:Block_Generator|                                                             ; 107 (107)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|g31_VGA_Generator:VGA_Generator|g31_Block_Generator:Block_Generator                                                                                                                                                                                                                                                                  ; work         ;
;       |g31_Paddle_Generator:Paddle_Generator|                                                           ; 11 (11)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|g31_VGA_Generator:VGA_Generator|g31_Paddle_Generator:Paddle_Generator                                                                                                                                                                                                                                                                ; work         ;
;       |g31_Text_Generator:Text_Generator|                                                               ; 148 (148)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|g31_VGA_Generator:VGA_Generator|g31_Text_Generator:Text_Generator                                                                                                                                                                                                                                                                    ; work         ;
;       |g31_VGA:VGA|                                                                                     ; 76 (54)           ; 21 (0)       ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|g31_VGA_Generator:VGA_Generator|g31_VGA:VGA                                                                                                                                                                                                                                                                                          ; work         ;
;          |lpm_counter:counter_x|                                                                        ; 11 (0)            ; 11 (0)       ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|g31_VGA_Generator:VGA_Generator|g31_VGA:VGA|lpm_counter:counter_x                                                                                                                                                                                                                                                                    ; work         ;
;             |cntr_o8i:auto_generated|                                                                   ; 11 (11)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|g31_VGA_Generator:VGA_Generator|g31_VGA:VGA|lpm_counter:counter_x|cntr_o8i:auto_generated                                                                                                                                                                                                                                            ; work         ;
;          |lpm_counter:counter_y|                                                                        ; 11 (0)            ; 10 (0)       ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|g31_VGA_Generator:VGA_Generator|g31_VGA:VGA|lpm_counter:counter_y                                                                                                                                                                                                                                                                    ; work         ;
;             |cntr_eti:auto_generated|                                                                   ; 11 (11)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|g31_VGA_Generator:VGA_Generator|g31_VGA:VGA|lpm_counter:counter_y|cntr_eti:auto_generated                                                                                                                                                                                                                                            ; work         ;
;       |g31_Wall_Generator:Wall_Generator|                                                               ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|g31_VGA_Generator:VGA_Generator|g31_Wall_Generator:Wall_Generator                                                                                                                                                                                                                                                                    ; work         ;
;       |lpm_ff:reg1|                                                                                     ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|g31_VGA_Generator:VGA_Generator|lpm_ff:reg1                                                                                                                                                                                                                                                                                          ; work         ;
;       |lpm_ff:reg2|                                                                                     ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|g31_VGA_Generator:VGA_Generator|lpm_ff:reg2                                                                                                                                                                                                                                                                                          ; work         ;
;       |lpm_ff:reg3|                                                                                     ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|g31_VGA_Generator:VGA_Generator|lpm_ff:reg3                                                                                                                                                                                                                                                                                          ; work         ;
;    |lpm_counter:counter_startup_pulses|                                                                 ; 2 (0)             ; 2 (0)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|lpm_counter:counter_startup_pulses                                                                                                                                                                                                                                                                                                   ; work         ;
;       |cntr_bdi:auto_generated|                                                                         ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|lpm_counter:counter_startup_pulses|cntr_bdi:auto_generated                                                                                                                                                                                                                                                                           ; work         ;
;    |lpm_counter:counter_startup_timer|                                                                  ; 14 (0)            ; 14 (0)       ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|lpm_counter:counter_startup_timer                                                                                                                                                                                                                                                                                                    ; work         ;
;       |cntr_r8i:auto_generated|                                                                         ; 14 (14)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|lpm_counter:counter_startup_timer|cntr_r8i:auto_generated                                                                                                                                                                                                                                                                            ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 97 (1)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|     ; 96 (0)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                         ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                          ; 96 (1)            ; 90 (5)       ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                     ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                               ; 95 (0)            ; 85 (0)       ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                         ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                           ; 95 (62)           ; 85 (57)      ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                            ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                             ; 15 (15)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                    ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                           ; 18 (18)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                  ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 269 (2)           ; 685 (56)     ; 57344             ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 267 (0)           ; 629 (0)      ; 57344             ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 267 (67)          ; 629 (194)    ; 57344             ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 2 (0)             ; 70 (70)      ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_vnf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                             ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 57344             ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_q784:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 57344             ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q784:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 4 (4)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 80 (80)           ; 64 (64)      ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 36 (1)            ; 156 (1)      ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 28 (0)            ; 140 (0)      ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 84 (84)      ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 28 (0)            ; 56 (0)       ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 7 (7)             ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 41 (11)           ; 96 (0)       ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_69i:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_69i:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_22j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_09i:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_kri:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 0 (0)             ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 1 (1)             ; 28 (28)      ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 1 (1)             ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |g31_Breakout_Game|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------+
; g31_VGA_Generator:VGA_Generator|fontROM:CharacterROM|altsyncram:ROM_rtl_0|altsyncram_5qd1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384 ; db/g31_BlockerGame.ram0_fontROM_16852496.hdl.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q784:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 28           ; 2048         ; 28           ; 57344 ; None                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 2           ;
; Independent 18x18 plus 36       ; 1           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |g31_Breakout_Game|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |g31_Breakout_Game|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |g31_Breakout_Game|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |g31_Breakout_Game|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |g31_Breakout_Game|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |g31_Breakout_Game|game_state                                                                                                                              ;
+----------------------------+-----------------------+------------------------+----------------------------+--------------------+---------------------+----------------------+
; Name                       ; game_state.s_game_won ; game_state.s_game_over ; game_state.s_level_cleared ; game_state.s_reset ; game_state.s_paused ; game_state.s_playing ;
+----------------------------+-----------------------+------------------------+----------------------------+--------------------+---------------------+----------------------+
; game_state.s_playing       ; 0                     ; 0                      ; 0                          ; 0                  ; 0                   ; 0                    ;
; game_state.s_paused        ; 0                     ; 0                      ; 0                          ; 0                  ; 1                   ; 1                    ;
; game_state.s_reset         ; 0                     ; 0                      ; 0                          ; 1                  ; 0                   ; 1                    ;
; game_state.s_level_cleared ; 0                     ; 0                      ; 1                          ; 0                  ; 0                   ; 1                    ;
; game_state.s_game_over     ; 0                     ; 1                      ; 0                          ; 0                  ; 0                   ; 1                    ;
; game_state.s_game_won      ; 1                     ; 0                      ; 0                          ; 0                  ; 0                   ; 1                    ;
+----------------------------+-----------------------+------------------------+----------------------------+--------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |g31_Breakout_Game|game_state_internal                                                                                                                                                                                    ;
+-------------------------------------+--------------------------------+---------------------------------+-------------------------------------+-----------------------------+-------------------------------+------------------------------+
; Name                                ; game_state_internal.s_game_won ; game_state_internal.s_game_over ; game_state_internal.s_level_cleared ; game_state_internal.s_reset ; game_state_internal.s_playing ; game_state_internal.s_paused ;
+-------------------------------------+--------------------------------+---------------------------------+-------------------------------------+-----------------------------+-------------------------------+------------------------------+
; game_state_internal.s_paused        ; 0                              ; 0                               ; 0                                   ; 0                           ; 0                             ; 0                            ;
; game_state_internal.s_playing       ; 0                              ; 0                               ; 0                                   ; 0                           ; 1                             ; 1                            ;
; game_state_internal.s_reset         ; 0                              ; 0                               ; 0                                   ; 1                           ; 0                             ; 1                            ;
; game_state_internal.s_level_cleared ; 0                              ; 0                               ; 1                                   ; 0                           ; 0                             ; 1                            ;
; game_state_internal.s_game_over     ; 0                              ; 1                               ; 0                                   ; 0                           ; 0                             ; 1                            ;
; game_state_internal.s_game_won      ; 1                              ; 0                               ; 0                                   ; 0                           ; 0                             ; 1                            ;
+-------------------------------------+--------------------------------+---------------------------------+-------------------------------------+-----------------------------+-------------------------------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                              ;
+--------------------------------------------------------------+------------------------------------------------------------------+
; Register name                                                ; Reason for Removal                                               ;
+--------------------------------------------------------------+------------------------------------------------------------------+
; g31_Update_Blocks:Update_Blocks|score_gained[4..15]          ; Stuck at GND due to stuck port data_in                           ;
; g31_VGA_Generator:VGA_Generator|lpm_ff:reg3|dffs[17..23]     ; Merged with g31_VGA_Generator:VGA_Generator|lpm_ff:reg3|dffs[16] ;
; g31_VGA_Generator:VGA_Generator|lpm_ff:reg3|dffs[8,9,11..14] ; Merged with g31_VGA_Generator:VGA_Generator|lpm_ff:reg3|dffs[10] ;
; g31_VGA_Generator:VGA_Generator|lpm_ff:reg3|dffs[1..7]       ; Merged with g31_VGA_Generator:VGA_Generator|lpm_ff:reg3|dffs[0]  ;
; g31_Update_Paddle:Update_Paddle|row_period_buffer[0]         ; Merged with g31_Update_Paddle:Update_Paddle|col_period_buffer[0] ;
; g31_Update_Paddle:Update_Paddle|row_period_buffer[3]         ; Merged with g31_Update_Paddle:Update_Paddle|col_period_buffer[3] ;
; g31_Update_Paddle:Update_Paddle|col_period_buffer[0]         ; Stuck at GND due to stuck port data_in                           ;
; g31_Update_Paddle:Update_Paddle|col_period_buffer[3]         ; Stuck at VCC due to stuck port data_in                           ;
; g31_Update_Blocks:Update_Blocks|score_gained[3]              ; Stuck at GND due to stuck port data_in                           ;
; g31_Update_Blocks:Update_Blocks|blocks_buffer[13][1]         ; Stuck at GND due to stuck port data_in                           ;
; g31_Update_Blocks:Update_Blocks|blocks_buffer[22][1]         ; Stuck at GND due to stuck port data_in                           ;
; g31_Update_Blocks:Update_Blocks|blocks_buffer[24][1]         ; Stuck at GND due to stuck port data_in                           ;
; g31_Update_Blocks:Update_Blocks|blocks_buffer[35][1]         ; Stuck at GND due to stuck port data_in                           ;
; g31_Update_Blocks:Update_Blocks|blocks_buffer[84][1]         ; Stuck at GND due to stuck port data_in                           ;
; g31_Update_Blocks:Update_Blocks|blocks_buffer[95][1]         ; Stuck at GND due to stuck port data_in                           ;
; game_state_internal.s_playing                                ; Stuck at GND due to stuck port data_in                           ;
; Total Number of Removed Registers = 44                       ;                                                                  ;
+--------------------------------------------------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1189  ;
; Number of registers using Synchronous Clear  ; 248   ;
; Number of registers using Synchronous Load   ; 217   ;
; Number of registers using Asynchronous Clear ; 292   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 678   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; g31_Update_Blocks:Update_Blocks|enable_delayed                                                                                                                                                                                                           ; 7       ;
; g31_Update_Paddle:Update_Paddle|paddle_right                                                                                                                                                                                                             ; 11      ;
; g31_Update_Paddle:Update_Paddle|paddle_left                                                                                                                                                                                                              ; 2       ;
; continue                                                                                                                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                            ; 1       ;
; Total number of inverted registers = 19                                                                                                                                                                                                                  ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                ;
+---------------------------------------------------------------------+----------------------------------------------------------------+------+
; Register Name                                                       ; Megafunction                                                   ; Type ;
+---------------------------------------------------------------------+----------------------------------------------------------------+------+
; g31_VGA_Generator:VGA_Generator|fontROM:CharacterROM|dataOutA[0..7] ; g31_VGA_Generator:VGA_Generator|fontROM:CharacterROM|ROM_rtl_0 ; RAM  ;
+---------------------------------------------------------------------+----------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |g31_Breakout_Game|g31_Update_Ball:Update_Ball|ball_col_buffer[2]                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |g31_Breakout_Game|g31_Update_Ball:Update_Ball|ball_col_buffer[9]                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |g31_Breakout_Game|g31_Update_Ball:Update_Ball|ball_row_buffer[3]                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |g31_Breakout_Game|g31_Update_Ball:Update_Ball|ball_row_buffer[1]                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |g31_Breakout_Game|game_won                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |g31_Breakout_Game|life_lost                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |g31_Breakout_Game|level[2]                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |g31_Breakout_Game|life[2]                                                                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |g31_Breakout_Game|g31_Update_Paddle:Update_Paddle|paddle_col_buffer[6]                                 ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |g31_Breakout_Game|g31_Update_Paddle:Update_Paddle|paddle_col_buffer[1]                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |g31_Breakout_Game|g31_Update_Blocks:Update_Blocks|score_gained[0]                                      ;
; 11:1               ; 3 bits    ; 21 LEs        ; 15 LEs               ; 6 LEs                  ; Yes        ; |g31_Breakout_Game|g31_Update_Paddle:Update_Paddle|col_period_buffer[3]                                 ;
; 11:1               ; 3 bits    ; 21 LEs        ; 15 LEs               ; 6 LEs                  ; Yes        ; |g31_Breakout_Game|g31_Update_Paddle:Update_Paddle|col_period_buffer[0]                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |g31_Breakout_Game|g31_VGA_Generator:VGA_Generator|g31_Text_Generator:Text_Generator|Mux16              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |g31_Breakout_Game|g31_VGA_Generator:VGA_Generator|g31_Block_Generator:Block_Generator|block_rgb_double ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |g31_Breakout_Game|g31_Update_Blocks:Update_Blocks|score_accumulator                                    ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; No name available in netlist                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |g31_Breakout_Game|g31_Update_Blocks:Update_Blocks|block_index1[6]                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |g31_Breakout_Game|g31_Update_Blocks:Update_Blocks|block_index2[4]                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |g31_Breakout_Game|g31_Update_Blocks:Update_Blocks|block_index3[6]                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |g31_Breakout_Game|g31_Update_Blocks:Update_Blocks|block_index4[6]                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |g31_Breakout_Game|g31_VGA_Generator:VGA_Generator|g31_Block_Generator:Block_Generator|block_rgb_single ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |g31_Breakout_Game|game_state_internal                                                                  ;
; 96:1               ; 2 bits    ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |g31_Breakout_Game|g31_VGA_Generator:VGA_Generator|g31_Block_Generator:Block_Generator|Mux1             ;
; 96:1               ; 2 bits    ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |g31_Breakout_Game|g31_Update_Blocks:Update_Blocks|Mux9                                                 ;
; 96:1               ; 2 bits    ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |g31_Breakout_Game|g31_Update_Blocks:Update_Blocks|Mux11                                                ;
; 96:1               ; 2 bits    ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |g31_Breakout_Game|g31_Update_Blocks:Update_Blocks|Mux12                                                ;
; 96:1               ; 2 bits    ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |g31_Breakout_Game|g31_Update_Blocks:Update_Blocks|Mux14                                                ;
; 96:1               ; 2 bits    ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |g31_Breakout_Game|g31_Update_Blocks:Update_Blocks|Mux4                                                 ;
; 96:1               ; 2 bits    ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |g31_Breakout_Game|g31_Update_Blocks:Update_Blocks|Mux6                                                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |g31_Breakout_Game|g31_VGA_Generator:VGA_Generator|r[7]                                                 ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |g31_Breakout_Game|g31_VGA_Generator:VGA_Generator|g[0]                                                 ;
; 12:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |g31_Breakout_Game|g31_VGA_Generator:VGA_Generator|g[5]                                                 ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |g31_Breakout_Game|g31_VGA_Generator:VGA_Generator|r[5]                                                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |g31_Breakout_Game|g31_Update_Blocks:Update_Blocks|Mux0                                                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |g31_Breakout_Game|g31_Update_Blocks:Update_Blocks|Mux3                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for g31_VGA_Generator:VGA_Generator|fontROM:CharacterROM|altsyncram:ROM_rtl_0|altsyncram_5qd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_COUNTER:counter_startup_timer ;
+------------------------+-------------------+-----------------------------------+
; Parameter Name         ; Value             ; Type                              ;
+------------------------+-------------------+-----------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                    ;
; LPM_WIDTH              ; 14                ; Signed Integer                    ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped                           ;
; LPM_MODULUS            ; 0                 ; Signed Integer                    ;
; LPM_AVALUE             ; UNUSED            ; Untyped                           ;
; LPM_SVALUE             ; UNUSED            ; Untyped                           ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                           ;
; DEVICE_FAMILY          ; Cyclone V         ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                           ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                ;
; CARRY_CNT_EN           ; SMART             ; Untyped                           ;
; LABWIDE_SCLR           ; ON                ; Untyped                           ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                           ;
; CBXI_PARAMETER         ; cntr_r8i          ; Untyped                           ;
+------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_COUNTER:counter_startup_pulses ;
+------------------------+-------------------+------------------------------------+
; Parameter Name         ; Value             ; Type                               ;
+------------------------+-------------------+------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                     ;
; LPM_WIDTH              ; 2                 ; Signed Integer                     ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped                            ;
; LPM_MODULUS            ; 0                 ; Signed Integer                     ;
; LPM_AVALUE             ; UNUSED            ; Untyped                            ;
; LPM_SVALUE             ; UNUSED            ; Untyped                            ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                            ;
; DEVICE_FAMILY          ; Cyclone V         ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                            ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                 ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                 ;
; CARRY_CNT_EN           ; SMART             ; Untyped                            ;
; LABWIDE_SCLR           ; ON                ; Untyped                            ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                            ;
; CBXI_PARAMETER         ; cntr_bdi          ; Untyped                            ;
+------------------------+-------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: g31_VGA_Generator:VGA_Generator|g31_VGA:VGA|LPM_COUNTER:counter_x ;
+------------------------+-------------------+-------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                              ;
+------------------------+-------------------+-------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                    ;
; LPM_WIDTH              ; 11                ; Signed Integer                                                    ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped                                                           ;
; LPM_MODULUS            ; 0                 ; Signed Integer                                                    ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                           ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                           ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                           ;
; DEVICE_FAMILY          ; Cyclone V         ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                           ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                           ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                           ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                           ;
; CBXI_PARAMETER         ; cntr_o8i          ; Untyped                                                           ;
+------------------------+-------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: g31_VGA_Generator:VGA_Generator|g31_VGA:VGA|LPM_COUNTER:counter_y ;
+------------------------+-------------------+-------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                              ;
+------------------------+-------------------+-------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                    ;
; LPM_WIDTH              ; 10                ; Signed Integer                                                    ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped                                                           ;
; LPM_MODULUS            ; 0                 ; Signed Integer                                                    ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                           ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                           ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                           ;
; DEVICE_FAMILY          ; Cyclone V         ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                           ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                           ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                           ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                           ;
; CBXI_PARAMETER         ; cntr_eti          ; Untyped                                                           ;
+------------------------+-------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: g31_VGA_Generator:VGA_Generator|fontROM:CharacterROM ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; addrwidth      ; 11    ; Signed Integer                                                           ;
; datawidth      ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: g31_VGA_Generator:VGA_Generator|LPM_FF:reg1 ;
+------------------------+-----------+-----------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                ;
+------------------------+-----------+-----------------------------------------------------+
; LPM_WIDTH              ; 3         ; Signed Integer                                      ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                             ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                             ;
; LPM_FFTYPE             ; DFF       ; Untyped                                             ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                             ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                      ;
+------------------------+-----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: g31_VGA_Generator:VGA_Generator|LPM_FF:reg2 ;
+------------------------+-----------+-----------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                ;
+------------------------+-----------+-----------------------------------------------------+
; LPM_WIDTH              ; 4         ; Signed Integer                                      ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                             ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                             ;
; LPM_FFTYPE             ; DFF       ; Untyped                                             ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                             ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                      ;
+------------------------+-----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: g31_VGA_Generator:VGA_Generator|LPM_FF:reg3 ;
+------------------------+-----------+-----------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                ;
+------------------------+-----------+-----------------------------------------------------+
; LPM_WIDTH              ; 24        ; Signed Integer                                      ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                             ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                             ;
; LPM_FFTYPE             ; DFF       ; Untyped                                             ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                             ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                      ;
+------------------------+-----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: g31_Update_Ball:Update_Ball|LPM_COUNTER:counter_ball_col_update ;
+------------------------+-------------------+-----------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                            ;
+------------------------+-------------------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                  ;
; LPM_WIDTH              ; 18                ; Signed Integer                                                  ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped                                                         ;
; LPM_MODULUS            ; 0                 ; Signed Integer                                                  ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                         ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                         ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                         ;
; DEVICE_FAMILY          ; Cyclone V         ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                              ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                              ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                         ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                         ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                         ;
; CBXI_PARAMETER         ; cntr_79i          ; Untyped                                                         ;
+------------------------+-------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: g31_Update_Ball:Update_Ball|LPM_COUNTER:counter_ball_row_update ;
+------------------------+-------------------+-----------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                            ;
+------------------------+-------------------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                  ;
; LPM_WIDTH              ; 18                ; Signed Integer                                                  ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped                                                         ;
; LPM_MODULUS            ; 0                 ; Signed Integer                                                  ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                         ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                         ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                         ;
; DEVICE_FAMILY          ; Cyclone V         ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                              ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                              ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                         ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                         ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                         ;
; CBXI_PARAMETER         ; cntr_79i          ; Untyped                                                         ;
+------------------------+-------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: g31_Update_Paddle:Update_Paddle|LPM_COUNTER:counter_paddle ;
+------------------------+-------------------+------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                       ;
+------------------------+-------------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                             ;
; LPM_WIDTH              ; 18                ; Signed Integer                                             ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped                                                    ;
; LPM_MODULUS            ; 0                 ; Signed Integer                                             ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                    ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                    ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                    ;
; DEVICE_FAMILY          ; Cyclone V         ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                    ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                         ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                         ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                    ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                    ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                    ;
; CBXI_PARAMETER         ; cntr_79i          ; Untyped                                                    ;
+------------------------+-------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                  ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                         ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                                                     ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                               ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 28                                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 28                                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                         ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                             ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                          ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                          ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 109                                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                           ; Untyped        ;
; sld_storage_qualifier_bits                      ; 28                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                             ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                             ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                             ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: g31_VGA_Generator:VGA_Generator|fontROM:CharacterROM|altsyncram:ROM_rtl_0 ;
+------------------------------------+--------------------------------------------------+------------------------------------+
; Parameter Name                     ; Value                                            ; Type                               ;
+------------------------------------+--------------------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                            ;
; OPERATION_MODE                     ; ROM                                              ; Untyped                            ;
; WIDTH_A                            ; 8                                                ; Untyped                            ;
; WIDTHAD_A                          ; 11                                               ; Untyped                            ;
; NUMWORDS_A                         ; 2048                                             ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                            ;
; WIDTH_B                            ; 1                                                ; Untyped                            ;
; WIDTHAD_B                          ; 1                                                ; Untyped                            ;
; NUMWORDS_B                         ; 1                                                ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                            ;
; BYTE_SIZE                          ; 8                                                ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                            ;
; INIT_FILE                          ; db/g31_BlockerGame.ram0_fontROM_16852496.hdl.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V                                        ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_5qd1                                  ; Untyped                            ;
+------------------------------------+--------------------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Name                                      ; Value                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                         ;
; Entity Instance                           ; g31_VGA_Generator:VGA_Generator|fontROM:CharacterROM|altsyncram:ROM_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                       ;
;     -- WIDTH_A                            ; 8                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "g31_VGA_Generator:VGA_Generator|g31_VGA:VGA" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                  ;
+------+-------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 28                  ; 28               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 414                         ;
;     CLR               ; 2                           ;
;     ENA               ; 197                         ;
;     ENA CLR           ; 2                           ;
;     ENA SCLR          ; 48                          ;
;     ENA SCLR SLD      ; 2                           ;
;     ENA SLD           ; 26                          ;
;     SCLR              ; 79                          ;
;     SLD               ; 28                          ;
;     plain             ; 30                          ;
; arriav_lcell_comb     ; 2529                        ;
;     arith             ; 271                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 223                         ;
;         2 data inputs ; 20                          ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 7                           ;
;         5 data inputs ; 15                          ;
;     extend            ; 23                          ;
;         7 data inputs ; 23                          ;
;     normal            ; 2224                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 143                         ;
;         3 data inputs ; 269                         ;
;         4 data inputs ; 317                         ;
;         5 data inputs ; 234                         ;
;         6 data inputs ; 1254                        ;
;     shared            ; 11                          ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 10                          ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 34                          ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 21.00                       ;
; Average LUT depth     ; 12.47                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                            ;
+----------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                ; Details                                                                                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; B[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|b[0]~3                           ; N/A                                                                                                                                                            ;
; B[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|b[0]~3                           ; N/A                                                                                                                                                            ;
; B[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|b[0]~3                           ; N/A                                                                                                                                                            ;
; B[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|b[0]~3                           ; N/A                                                                                                                                                            ;
; B[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|b[0]~3                           ; N/A                                                                                                                                                            ;
; B[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|b[0]~3                           ; N/A                                                                                                                                                            ;
; B[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|b[0]~3                           ; N/A                                                                                                                                                            ;
; B[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|b[0]~3                           ; N/A                                                                                                                                                            ;
; B[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|b[0]~3                           ; N/A                                                                                                                                                            ;
; B[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|b[0]~3                           ; N/A                                                                                                                                                            ;
; B[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|b[0]~3                           ; N/A                                                                                                                                                            ;
; B[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|b[0]~3                           ; N/A                                                                                                                                                            ;
; B[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|b[6]~7                           ; N/A                                                                                                                                                            ;
; B[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|b[6]~7                           ; N/A                                                                                                                                                            ;
; B[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|b[7]~9                           ; N/A                                                                                                                                                            ;
; B[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|b[7]~9                           ; N/A                                                                                                                                                            ;
; CLOCK                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clock                                                            ; N/A                                                                                                                                                            ;
; CLOCK_OUT            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CLOCK_OUT            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; G[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|g[0]~7                           ; N/A                                                                                                                                                            ;
; G[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|g[0]~7                           ; N/A                                                                                                                                                            ;
; G[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|g[0]~7                           ; N/A                                                                                                                                                            ;
; G[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|g[0]~7                           ; N/A                                                                                                                                                            ;
; G[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|g[0]~7                           ; N/A                                                                                                                                                            ;
; G[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|g[0]~7                           ; N/A                                                                                                                                                            ;
; G[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|g[0]~7                           ; N/A                                                                                                                                                            ;
; G[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|g[0]~7                           ; N/A                                                                                                                                                            ;
; G[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|g[4]~11                          ; N/A                                                                                                                                                            ;
; G[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|g[4]~11                          ; N/A                                                                                                                                                            ;
; G[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|g[5]~20                          ; N/A                                                                                                                                                            ;
; G[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|g[5]~20                          ; N/A                                                                                                                                                            ;
; G[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|g[6]~16                          ; N/A                                                                                                                                                            ;
; G[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|g[6]~16                          ; N/A                                                                                                                                                            ;
; G[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|g[7]~15                          ; N/A                                                                                                                                                            ;
; G[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|g[7]~15                          ; N/A                                                                                                                                                            ;
; HSYNC                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|g31_VGA:VGA|LessThan8~1_wirecell ; N/A                                                                                                                                                            ;
; HSYNC                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|g31_VGA:VGA|LessThan8~1_wirecell ; N/A                                                                                                                                                            ;
; RST                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RST                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; R[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|r[0]~3                           ; N/A                                                                                                                                                            ;
; R[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|r[0]~3                           ; N/A                                                                                                                                                            ;
; R[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|r[0]~3                           ; N/A                                                                                                                                                            ;
; R[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|r[0]~3                           ; N/A                                                                                                                                                            ;
; R[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|r[0]~3                           ; N/A                                                                                                                                                            ;
; R[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|r[0]~3                           ; N/A                                                                                                                                                            ;
; R[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|r[0]~3                           ; N/A                                                                                                                                                            ;
; R[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|r[0]~3                           ; N/A                                                                                                                                                            ;
; R[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|r[0]~3                           ; N/A                                                                                                                                                            ;
; R[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|r[0]~3                           ; N/A                                                                                                                                                            ;
; R[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|r[5]~20                          ; N/A                                                                                                                                                            ;
; R[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|r[5]~20                          ; N/A                                                                                                                                                            ;
; R[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|r[6]~10                          ; N/A                                                                                                                                                            ;
; R[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|r[6]~10                          ; N/A                                                                                                                                                            ;
; R[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|r[7]~18                          ; N/A                                                                                                                                                            ;
; R[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|r[7]~18                          ; N/A                                                                                                                                                            ;
; VSYNC                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|g31_VGA:VGA|LessThan9~1_wirecell ; N/A                                                                                                                                                            ;
; VSYNC                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g31_VGA_Generator:VGA_Generator|g31_VGA:VGA|LessThan9~1_wirecell ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
+----------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Mon Nov 28 15:03:16 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off g31_BlockerGame -c g31_BlockerGame
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 0 entities, in source file g31_game_types.vhd
    Info (12022): Found design unit 1: g31_Game_Types
Info (12021): Found 2 design units, including 1 entities, in source file g31_block_rom.vhd
    Info (12022): Found design unit 1: g31_Block_ROM-bdf_type
    Info (12023): Found entity 1: g31_Block_ROM
Info (12021): Found 2 design units, including 1 entities, in source file fontrom.vhd
    Info (12022): Found design unit 1: fontROM-Behavioral
    Info (12023): Found entity 1: fontROM
Info (12021): Found 2 design units, including 1 entities, in source file g31_text_generator.vhd
    Info (12022): Found design unit 1: g31_Text_Generator-bdf_type
    Info (12023): Found entity 1: g31_Text_Generator
Info (12021): Found 2 design units, including 1 entities, in source file g31_vga.vhd
    Info (12022): Found design unit 1: g31_VGA-bdf_type
    Info (12023): Found entity 1: g31_VGA
Info (12021): Found 2 design units, including 1 entities, in source file g31_text_address_generator.vhd
    Info (12022): Found design unit 1: g31_Text_Address_Generator-bdf_type
    Info (12023): Found entity 1: g31_Text_Address_Generator
Info (12021): Found 2 design units, including 1 entities, in source file g31_breakout_game.vhd
    Info (12022): Found design unit 1: g31_Breakout_Game-bdf_type
    Info (12023): Found entity 1: g31_Breakout_Game
Info (12021): Found 2 design units, including 1 entities, in source file g31_vga_generator.vhd
    Info (12022): Found design unit 1: g31_VGA_Generator-bdf_type
    Info (12023): Found entity 1: g31_VGA_Generator
Info (12021): Found 2 design units, including 1 entities, in source file g31_block_generator.vhd
    Info (12022): Found design unit 1: g31_Block_Generator-bdf_type
    Info (12023): Found entity 1: g31_Block_Generator
Info (12021): Found 2 design units, including 1 entities, in source file g31_ball_generator.vhd
    Info (12022): Found design unit 1: g31_Ball_Generator-bdf_type
    Info (12023): Found entity 1: g31_Ball_Generator
Info (12021): Found 2 design units, including 1 entities, in source file g31_wall_generator.vhd
    Info (12022): Found design unit 1: g31_Wall_Generator-bdf_type
    Info (12023): Found entity 1: g31_Wall_Generator
Info (12021): Found 2 design units, including 1 entities, in source file g31_paddle_generator.vhd
    Info (12022): Found design unit 1: g31_Paddle_Generator-bdf_type
    Info (12023): Found entity 1: g31_Paddle_Generator
Info (12021): Found 2 design units, including 1 entities, in source file g31_update_blocks.vhd
    Info (12022): Found design unit 1: g31_Update_Blocks-bdf_type
    Info (12023): Found entity 1: g31_Update_Blocks
Info (12021): Found 2 design units, including 1 entities, in source file g31_update_ball.vhd
    Info (12022): Found design unit 1: g31_Update_Ball-bdf_type
    Info (12023): Found entity 1: g31_Update_Ball
Info (12021): Found 2 design units, including 1 entities, in source file g31_update_paddle.vhd
    Info (12022): Found design unit 1: g31_Update_Paddle-bdf_type
    Info (12023): Found entity 1: g31_Update_Paddle
Info (12021): Found 2 design units, including 1 entities, in source file g31_update_wall.vhd
    Info (12022): Found design unit 1: g31_Update_Wall-bdf_type
    Info (12023): Found entity 1: g31_Update_Wall
Info (12127): Elaborating entity "g31_Breakout_Game" for the top level hierarchy
Info (12128): Elaborating entity "LPM_COUNTER" for hierarchy "LPM_COUNTER:counter_startup_timer"
Info (12130): Elaborated megafunction instantiation "LPM_COUNTER:counter_startup_timer"
Info (12133): Instantiated megafunction "LPM_COUNTER:counter_startup_timer" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "14"
    Info (12134): Parameter "LPM_MODULUS" = "0"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_AVALUE" = "UNUSED"
    Info (12134): Parameter "LPM_SVALUE" = "UNUSED"
    Info (12134): Parameter "LPM_PORT_UPDOWN" = "PORT_CONNECTIVITY"
    Info (12134): Parameter "LPM_PVALUE" = "UNUSED"
    Info (12134): Parameter "LPM_TYPE" = "LPM_COUNTER"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r8i.tdf
    Info (12023): Found entity 1: cntr_r8i
Info (12128): Elaborating entity "cntr_r8i" for hierarchy "LPM_COUNTER:counter_startup_timer|cntr_r8i:auto_generated"
Info (12128): Elaborating entity "LPM_COUNTER" for hierarchy "LPM_COUNTER:counter_startup_pulses"
Info (12130): Elaborated megafunction instantiation "LPM_COUNTER:counter_startup_pulses"
Info (12133): Instantiated megafunction "LPM_COUNTER:counter_startup_pulses" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "2"
    Info (12134): Parameter "LPM_MODULUS" = "0"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_AVALUE" = "UNUSED"
    Info (12134): Parameter "LPM_SVALUE" = "UNUSED"
    Info (12134): Parameter "LPM_PORT_UPDOWN" = "PORT_CONNECTIVITY"
    Info (12134): Parameter "LPM_PVALUE" = "UNUSED"
    Info (12134): Parameter "LPM_TYPE" = "LPM_COUNTER"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bdi.tdf
    Info (12023): Found entity 1: cntr_bdi
Info (12128): Elaborating entity "cntr_bdi" for hierarchy "LPM_COUNTER:counter_startup_pulses|cntr_bdi:auto_generated"
Info (12128): Elaborating entity "g31_VGA_Generator" for hierarchy "g31_VGA_Generator:VGA_Generator"
Warning (10492): VHDL Process Statement warning at g31_VGA_Generator.vhd(179): signal "text_rgb_delayed" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at g31_VGA_Generator.vhd(180): signal "text_rgb_delayed" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at g31_VGA_Generator.vhd(181): signal "text_rgb_delayed" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at g31_VGA_Generator.vhd(183): signal "wall_rgb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at g31_VGA_Generator.vhd(184): signal "wall_rgb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at g31_VGA_Generator.vhd(185): signal "wall_rgb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at g31_VGA_Generator.vhd(187): signal "ball_rgb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at g31_VGA_Generator.vhd(188): signal "ball_rgb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at g31_VGA_Generator.vhd(189): signal "ball_rgb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at g31_VGA_Generator.vhd(191): signal "blocks_rgb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at g31_VGA_Generator.vhd(192): signal "blocks_rgb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at g31_VGA_Generator.vhd(193): signal "blocks_rgb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at g31_VGA_Generator.vhd(195): signal "paddle_rgb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at g31_VGA_Generator.vhd(196): signal "paddle_rgb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at g31_VGA_Generator.vhd(197): signal "paddle_rgb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "g31_VGA" for hierarchy "g31_VGA_Generator:VGA_Generator|g31_VGA:VGA"
Info (12128): Elaborating entity "LPM_COUNTER" for hierarchy "g31_VGA_Generator:VGA_Generator|g31_VGA:VGA|LPM_COUNTER:counter_x"
Info (12130): Elaborated megafunction instantiation "g31_VGA_Generator:VGA_Generator|g31_VGA:VGA|LPM_COUNTER:counter_x"
Info (12133): Instantiated megafunction "g31_VGA_Generator:VGA_Generator|g31_VGA:VGA|LPM_COUNTER:counter_x" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "11"
    Info (12134): Parameter "LPM_MODULUS" = "0"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_AVALUE" = "UNUSED"
    Info (12134): Parameter "LPM_SVALUE" = "UNUSED"
    Info (12134): Parameter "LPM_PORT_UPDOWN" = "PORT_CONNECTIVITY"
    Info (12134): Parameter "LPM_PVALUE" = "UNUSED"
    Info (12134): Parameter "LPM_TYPE" = "LPM_COUNTER"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_o8i.tdf
    Info (12023): Found entity 1: cntr_o8i
Info (12128): Elaborating entity "cntr_o8i" for hierarchy "g31_VGA_Generator:VGA_Generator|g31_VGA:VGA|LPM_COUNTER:counter_x|cntr_o8i:auto_generated"
Info (12128): Elaborating entity "LPM_COUNTER" for hierarchy "g31_VGA_Generator:VGA_Generator|g31_VGA:VGA|LPM_COUNTER:counter_y"
Info (12130): Elaborated megafunction instantiation "g31_VGA_Generator:VGA_Generator|g31_VGA:VGA|LPM_COUNTER:counter_y"
Info (12133): Instantiated megafunction "g31_VGA_Generator:VGA_Generator|g31_VGA:VGA|LPM_COUNTER:counter_y" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "10"
    Info (12134): Parameter "LPM_MODULUS" = "0"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_AVALUE" = "UNUSED"
    Info (12134): Parameter "LPM_SVALUE" = "UNUSED"
    Info (12134): Parameter "LPM_PORT_UPDOWN" = "PORT_CONNECTIVITY"
    Info (12134): Parameter "LPM_PVALUE" = "UNUSED"
    Info (12134): Parameter "LPM_TYPE" = "LPM_COUNTER"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_eti.tdf
    Info (12023): Found entity 1: cntr_eti
Info (12128): Elaborating entity "cntr_eti" for hierarchy "g31_VGA_Generator:VGA_Generator|g31_VGA:VGA|LPM_COUNTER:counter_y|cntr_eti:auto_generated"
Info (12128): Elaborating entity "g31_Text_Address_Generator" for hierarchy "g31_VGA_Generator:VGA_Generator|g31_Text_Address_Generator:Text_Address_Generator"
Info (12128): Elaborating entity "g31_Text_Generator" for hierarchy "g31_VGA_Generator:VGA_Generator|g31_Text_Generator:Text_Generator"
Info (12128): Elaborating entity "fontROM" for hierarchy "g31_VGA_Generator:VGA_Generator|fontROM:CharacterROM"
Info (12128): Elaborating entity "g31_Wall_Generator" for hierarchy "g31_VGA_Generator:VGA_Generator|g31_Wall_Generator:Wall_Generator"
Info (12128): Elaborating entity "g31_Ball_Generator" for hierarchy "g31_VGA_Generator:VGA_Generator|g31_Ball_Generator:Ball_Generator"
Info (12128): Elaborating entity "g31_Block_Generator" for hierarchy "g31_VGA_Generator:VGA_Generator|g31_Block_Generator:Block_Generator"
Info (12128): Elaborating entity "g31_Paddle_Generator" for hierarchy "g31_VGA_Generator:VGA_Generator|g31_Paddle_Generator:Paddle_Generator"
Info (12128): Elaborating entity "LPM_FF" for hierarchy "g31_VGA_Generator:VGA_Generator|LPM_FF:reg1"
Info (12130): Elaborated megafunction instantiation "g31_VGA_Generator:VGA_Generator|LPM_FF:reg1"
Info (12133): Instantiated megafunction "g31_VGA_Generator:VGA_Generator|LPM_FF:reg1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "3"
    Info (12134): Parameter "LPM_AVALUE" = "UNUSED"
    Info (12134): Parameter "LPM_SVALUE" = "UNUSED"
    Info (12134): Parameter "LPM_PVALUE" = "UNUSED"
    Info (12134): Parameter "LPM_FFTYPE" = "DFF"
    Info (12134): Parameter "LPM_TYPE" = "LPM_FF"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12128): Elaborating entity "LPM_FF" for hierarchy "g31_VGA_Generator:VGA_Generator|LPM_FF:reg2"
Info (12130): Elaborated megafunction instantiation "g31_VGA_Generator:VGA_Generator|LPM_FF:reg2"
Info (12133): Instantiated megafunction "g31_VGA_Generator:VGA_Generator|LPM_FF:reg2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "4"
    Info (12134): Parameter "LPM_AVALUE" = "UNUSED"
    Info (12134): Parameter "LPM_SVALUE" = "UNUSED"
    Info (12134): Parameter "LPM_PVALUE" = "UNUSED"
    Info (12134): Parameter "LPM_FFTYPE" = "DFF"
    Info (12134): Parameter "LPM_TYPE" = "LPM_FF"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12128): Elaborating entity "LPM_FF" for hierarchy "g31_VGA_Generator:VGA_Generator|LPM_FF:reg3"
Info (12130): Elaborated megafunction instantiation "g31_VGA_Generator:VGA_Generator|LPM_FF:reg3"
Info (12133): Instantiated megafunction "g31_VGA_Generator:VGA_Generator|LPM_FF:reg3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "24"
    Info (12134): Parameter "LPM_AVALUE" = "UNUSED"
    Info (12134): Parameter "LPM_SVALUE" = "UNUSED"
    Info (12134): Parameter "LPM_PVALUE" = "UNUSED"
    Info (12134): Parameter "LPM_FFTYPE" = "DFF"
    Info (12134): Parameter "LPM_TYPE" = "LPM_FF"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12128): Elaborating entity "g31_Update_Blocks" for hierarchy "g31_Update_Blocks:Update_Blocks"
Info (12128): Elaborating entity "g31_Block_ROM" for hierarchy "g31_Update_Blocks:Update_Blocks|g31_Block_ROM:Block_ROM"
Info (12128): Elaborating entity "g31_Update_Ball" for hierarchy "g31_Update_Ball:Update_Ball"
Info (12128): Elaborating entity "LPM_COUNTER" for hierarchy "g31_Update_Ball:Update_Ball|LPM_COUNTER:counter_ball_col_update"
Info (12130): Elaborated megafunction instantiation "g31_Update_Ball:Update_Ball|LPM_COUNTER:counter_ball_col_update"
Info (12133): Instantiated megafunction "g31_Update_Ball:Update_Ball|LPM_COUNTER:counter_ball_col_update" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "18"
    Info (12134): Parameter "LPM_MODULUS" = "0"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_AVALUE" = "UNUSED"
    Info (12134): Parameter "LPM_SVALUE" = "UNUSED"
    Info (12134): Parameter "LPM_PORT_UPDOWN" = "PORT_CONNECTIVITY"
    Info (12134): Parameter "LPM_PVALUE" = "UNUSED"
    Info (12134): Parameter "LPM_TYPE" = "LPM_COUNTER"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_79i.tdf
    Info (12023): Found entity 1: cntr_79i
Info (12128): Elaborating entity "cntr_79i" for hierarchy "g31_Update_Ball:Update_Ball|LPM_COUNTER:counter_ball_col_update|cntr_79i:auto_generated"
Info (12128): Elaborating entity "g31_Update_Paddle" for hierarchy "g31_Update_Paddle:Update_Paddle"
Info (12128): Elaborating entity "g31_Update_Wall" for hierarchy "g31_Update_Wall:Update_Wall"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q784.tdf
    Info (12023): Found entity 1: altsyncram_q784
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf
    Info (12023): Found entity 1: mux_dlc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf
    Info (12023): Found entity 1: cntr_69i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf
    Info (12023): Found entity 1: cntr_22j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.11.28.15:03:37 Progress: Loading sld7e7cfcae/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7e7cfcae/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7e7cfcae/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7e7cfcae/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7e7cfcae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7e7cfcae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7e7cfcae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "g31_VGA_Generator:VGA_Generator|fontROM:CharacterROM|ROM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/g31_BlockerGame.ram0_fontROM_16852496.hdl.mif
Info (12130): Elaborated megafunction instantiation "g31_VGA_Generator:VGA_Generator|fontROM:CharacterROM|altsyncram:ROM_rtl_0"
Info (12133): Instantiated megafunction "g31_VGA_Generator:VGA_Generator|fontROM:CharacterROM|altsyncram:ROM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/g31_BlockerGame.ram0_fontROM_16852496.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5qd1.tdf
    Info (12023): Found entity 1: altsyncram_5qd1
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 85 of its 89 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3619 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 3541 logic cells
    Info (21064): Implemented 36 RAM segments
    Info (21062): Implemented 3 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 846 megabytes
    Info: Processing ended: Mon Nov 28 15:04:00 2016
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:01:15


