Hinst Name                    Module Name                                                  Inst Count           Total Area               Buffer             Inverter        Combinational                 Flop                Latch           Clock Gate                Macro             Physical
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sar_adc_controller                                                                                 87              748.218                0.000               58.806              266.506              422.906                0.000               22.522                0.000                0.000
 clk_gate_dac_select_bits_reg sar_adc_controller_SNPS_CLOCK_GATE_HIGH_sar_adc_controller_0          2               26.275                0.000                0.000                3.754               22.522                0.000               22.522                0.000                0.000
