Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: Lab7.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Lab7.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Lab7"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : Lab7
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\DigitalSystem\Lab\Lab7\mode10.vf" into library work
Parsing module <FJKC_HXILINX_mode10>.
Parsing module <mode10>.
Analyzing Verilog file "D:\DigitalSystem\Lab\Lab7\mod2.vf" into library work
Parsing module <FJKC_HXILINX_mod2>.
Parsing module <mod2>.
Analyzing Verilog file "D:\DigitalSystem\Lab\Lab7\MUX16_4.vf" into library work
Parsing module <CB4CE_HXILINX_MUX16_4>.
Parsing module <M4_1E_HXILINX_MUX16_4>.
Parsing module <MUX16_4>.
Analyzing Verilog file "D:\DigitalSystem\Lab\Lab7\BCDtoSeg.vf" into library work
Parsing module <BCDtoSeg>.
Analyzing Verilog file "D:\DigitalSystem\Lab\Lab7\ToggleSW.vf" into library work
Parsing module <FJKC_HXILINX_ToggleSW>.
Parsing module <ToggleSW>.
Analyzing Verilog file "D:\DigitalSystem\Lab\Lab7\MM_SS.vf" into library work
Parsing module <CB4CE_HXILINX_MM_SS>.
Parsing module <MM_SS>.
Analyzing Verilog file "D:\DigitalSystem\Lab\Lab7\Div20M.vf" into library work
Parsing module <Div20M>.
Analyzing Verilog file "D:\DigitalSystem\Lab\Lab7\div100k.vf" into library work
Parsing module <div100k>.
Analyzing Verilog file "D:\DigitalSystem\Lab\Lab7\Display.vf" into library work
Parsing module <CB4CE_HXILINX_Display>.
Parsing module <INV4_HXILINX_Display>.
Parsing module <M4_1E_HXILINX_Display>.
Parsing module <D2_4E_HXILINX_Display>.
Parsing module <BCDtoSeg_MUSER_Display>.
Parsing module <MUX16_4_MUSER_Display>.
Parsing module <Display>.
Analyzing Verilog file "D:\DigitalSystem\Lab\Lab7\Lab7.vf" into library work
Parsing module <CB4CE_HXILINX_Lab7>.
Parsing module <INV4_HXILINX_Lab7>.
Parsing module <M4_1E_HXILINX_Lab7>.
Parsing module <FJKC_HXILINX_Lab7>.
Parsing module <D2_4E_HXILINX_Lab7>.
Parsing module <ToggleSW_MUSER_Lab7>.
Parsing module <Div20M_MUSER_Lab7>.
Parsing module <div100k_MUSER_Lab7>.
Parsing module <MM_SS_MUSER_Lab7>.
Parsing module <BCDtoSeg_MUSER_Lab7>.
Parsing module <MUX16_4_MUSER_Lab7>.
Parsing module <Display_MUSER_Lab7>.
Parsing module <Lab7>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Lab7>.

Elaborating module <Display_MUSER_Lab7>.

Elaborating module <MUX16_4_MUSER_Lab7>.

Elaborating module <M4_1E_HXILINX_Lab7>.

Elaborating module <VCC>.

Elaborating module <CB4CE_HXILINX_Lab7>.
WARNING:HDLCompiler:413 - "D:\DigitalSystem\Lab\Lab7\Lab7.vf" Line 48: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <AND3B1>.

Elaborating module <BCDtoSeg_MUSER_Lab7>.

Elaborating module <AND2>.

Elaborating module <INV>.

Elaborating module <OR3>.

Elaborating module <AND3>.

Elaborating module <OR4>.

Elaborating module <OR5>.

Elaborating module <OR2>.

Elaborating module <D2_4E_HXILINX_Lab7>.

Elaborating module <INV4_HXILINX_Lab7>.

Elaborating module <MM_SS_MUSER_Lab7>.

Elaborating module <AND4B2>.

Elaborating module <div100k_MUSER_Lab7>.

Elaborating module <mode10>.

Elaborating module <FJKC_HXILINX_mode10>.

Elaborating module <ToggleSW_MUSER_Lab7>.

Elaborating module <FJKC_HXILINX_Lab7>.

Elaborating module <GND>.

Elaborating module <AND2B1>.

Elaborating module <mod2>.

Elaborating module <FJKC_HXILINX_mod2>.

Elaborating module <Div20M_MUSER_Lab7>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Lab7>.
    Related source file is "D:\DigitalSystem\Lab\Lab7\Lab7.vf".
    Summary:
	no macro.
Unit <Lab7> synthesized.

Synthesizing Unit <Display_MUSER_Lab7>.
    Related source file is "D:\DigitalSystem\Lab\Lab7\Lab7.vf".
    Set property "HU_SET = XLXI_11_10" for instance <XLXI_11>.
    Set property "HU_SET = XLXI_13_11" for instance <XLXI_13>.
    Set property "HU_SET = XLXI_14_12" for instance <XLXI_14>.
INFO:Xst:3210 - "D:\DigitalSystem\Lab\Lab7\Lab7.vf" line 729: Output port <CEO> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalSystem\Lab\Lab7\Lab7.vf" line 729: Output port <Q3> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalSystem\Lab\Lab7\Lab7.vf" line 729: Output port <TC> of the instance <XLXI_14> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Display_MUSER_Lab7> synthesized.

Synthesizing Unit <MUX16_4_MUSER_Lab7>.
    Related source file is "D:\DigitalSystem\Lab\Lab7\Lab7.vf".
    Set property "HU_SET = XLXI_1_5" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_6" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_7" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_8" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_14_9" for instance <XLXI_14>.
INFO:Xst:3210 - "D:\DigitalSystem\Lab\Lab7\Lab7.vf" line 630: Output port <CEO> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalSystem\Lab\Lab7\Lab7.vf" line 630: Output port <Q3> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalSystem\Lab\Lab7\Lab7.vf" line 630: Output port <TC> of the instance <XLXI_14> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <MUX16_4_MUSER_Lab7> synthesized.

Synthesizing Unit <M4_1E_HXILINX_Lab7>.
    Related source file is "D:\DigitalSystem\Lab\Lab7\Lab7.vf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 99.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_Lab7> synthesized.

Synthesizing Unit <CB4CE_HXILINX_Lab7>.
    Related source file is "D:\DigitalSystem\Lab\Lab7\Lab7.vf".
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q0>.
    Found 4-bit adder for signal <Q3_GND_6_o_add_0_OUT> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <CB4CE_HXILINX_Lab7> synthesized.

Synthesizing Unit <BCDtoSeg_MUSER_Lab7>.
    Related source file is "D:\DigitalSystem\Lab\Lab7\Lab7.vf".
    Summary:
	no macro.
Unit <BCDtoSeg_MUSER_Lab7> synthesized.

Synthesizing Unit <D2_4E_HXILINX_Lab7>.
    Related source file is "D:\DigitalSystem\Lab\Lab7\Lab7.vf".
    Summary:
	inferred   4 Multiplexer(s).
Unit <D2_4E_HXILINX_Lab7> synthesized.

Synthesizing Unit <INV4_HXILINX_Lab7>.
    Related source file is "D:\DigitalSystem\Lab\Lab7\Lab7.vf".
    Summary:
	no macro.
Unit <INV4_HXILINX_Lab7> synthesized.

Synthesizing Unit <MM_SS_MUSER_Lab7>.
    Related source file is "D:\DigitalSystem\Lab\Lab7\Lab7.vf".
    Set property "HU_SET = XLXI_1_1" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_3_4" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_5_2" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_7_3" for instance <XLXI_7>.
INFO:Xst:3210 - "D:\DigitalSystem\Lab\Lab7\Lab7.vf" line 317: Output port <CEO> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalSystem\Lab\Lab7\Lab7.vf" line 317: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalSystem\Lab\Lab7\Lab7.vf" line 332: Output port <CEO> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalSystem\Lab\Lab7\Lab7.vf" line 332: Output port <TC> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalSystem\Lab\Lab7\Lab7.vf" line 347: Output port <CEO> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalSystem\Lab\Lab7\Lab7.vf" line 347: Output port <TC> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalSystem\Lab\Lab7\Lab7.vf" line 362: Output port <CEO> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\DigitalSystem\Lab\Lab7\Lab7.vf" line 362: Output port <TC> of the instance <XLXI_7> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <MM_SS_MUSER_Lab7> synthesized.

Synthesizing Unit <div100k_MUSER_Lab7>.
    Related source file is "D:\DigitalSystem\Lab\Lab7\Lab7.vf".
    Summary:
	no macro.
Unit <div100k_MUSER_Lab7> synthesized.

Synthesizing Unit <mode10>.
    Related source file is "D:\DigitalSystem\Lab\Lab7\mode10.vf".
    Set property "HU_SET = XLXI_2_3" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_0" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_1" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_5_2" for instance <XLXI_5>.
    Summary:
	no macro.
Unit <mode10> synthesized.

Synthesizing Unit <FJKC_HXILINX_mode10>.
    Related source file is "D:\DigitalSystem\Lab\Lab7\mode10.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_mode10> synthesized.

Synthesizing Unit <ToggleSW_MUSER_Lab7>.
    Related source file is "D:\DigitalSystem\Lab\Lab7\Lab7.vf".
    Set property "HU_SET = XLXI_2_0" for instance <XLXI_2>.
    Summary:
	no macro.
Unit <ToggleSW_MUSER_Lab7> synthesized.

Synthesizing Unit <FJKC_HXILINX_Lab7>.
    Related source file is "D:\DigitalSystem\Lab\Lab7\Lab7.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_Lab7> synthesized.

Synthesizing Unit <mod2>.
    Related source file is "D:\DigitalSystem\Lab\Lab7\mod2.vf".
    Set property "HU_SET = XLXI_1_17" for instance <XLXI_1>.
    Summary:
	no macro.
Unit <mod2> synthesized.

Synthesizing Unit <FJKC_HXILINX_mod2>.
    Related source file is "D:\DigitalSystem\Lab\Lab7\mod2.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_mod2> synthesized.

Synthesizing Unit <Div20M_MUSER_Lab7>.
    Related source file is "D:\DigitalSystem\Lab\Lab7\Lab7.vf".
    Summary:
	no macro.
Unit <Div20M_MUSER_Lab7> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 4-bit adder                                           : 6
# Registers                                            : 75
 1-bit register                                        : 75
# Multiplexers                                         : 114
 1-bit 2-to-1 multiplexer                              : 110
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 4-bit adder                                           : 6
# Registers                                            : 75
 Flip-Flops                                            : 75
# Multiplexers                                         : 114
 1-bit 2-to-1 multiplexer                              : 110
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Lab7> ...

Optimizing unit <MM_SS_MUSER_Lab7> ...

Optimizing unit <mode10> ...

Optimizing unit <BCDtoSeg_MUSER_Lab7> ...

Optimizing unit <FJKC_HXILINX_Lab7> ...

Optimizing unit <CB4CE_HXILINX_Lab7> ...

Optimizing unit <FJKC_HXILINX_mode10> ...

Optimizing unit <FJKC_HXILINX_mod2> ...

Optimizing unit <M4_1E_HXILINX_Lab7> ...

Optimizing unit <D2_4E_HXILINX_Lab7> ...

Optimizing unit <INV4_HXILINX_Lab7> ...
WARNING:Xst:2677 - Node <Q3> of sequential type is unconnected in block <XLXI_1/XLXI_1/XLXI_14>.
WARNING:Xst:2677 - Node <Q3> of sequential type is unconnected in block <XLXI_1/XLXI_14>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Lab7, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 73
 Flip-Flops                                            : 73

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Lab7.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 199
#      AND2                        : 26
#      AND2B1                      : 1
#      AND3                        : 13
#      AND3B1                      : 2
#      AND4B2                      : 16
#      GND                         : 1
#      INV                         : 44
#      LUT2                        : 22
#      LUT3                        : 42
#      LUT4                        : 4
#      LUT6                        : 4
#      OR2                         : 17
#      OR3                         : 3
#      OR4                         : 2
#      OR5                         : 1
#      VCC                         : 1
# FlipFlops/Latches                : 73
#      FDC                         : 39
#      FDCE                        : 34
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 2
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              73  out of  11440     0%  
 Number of Slice LUTs:                  116  out of   5720     2%  
    Number used as Logic:               116  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    189
   Number with an unused Flip Flop:     116  out of    189    61%  
   Number with an unused LUT:            73  out of    189    38%  
   Number of fully used LUT-FF pairs:     0  out of    189     0%  
   Number of unique control sets:        57

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    102    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------+----------------------------------+-------+
Clock Signal                             | Clock buffer(FF name)            | Load  |
-----------------------------------------+----------------------------------+-------+
XLXI_5/XLXN_7(XLXI_5/XLXI_5:O)           | NONE(*)(XLXI_5/XLXI_2/Q)         | 1     |
XLXI_2/XLXN_25(XLXI_2/XLXI_6:O)          | NONE(*)(XLXI_2/XLXI_7/Q3)        | 4     |
XLXI_2/XLXN_40(XLXI_2/XLXI_4:O)          | NONE(*)(XLXI_2/XLXI_5/Q3)        | 4     |
XLXI_2/XLXN_39(XLXI_2/XLXI_2:O)          | NONE(*)(XLXI_2/XLXI_3/Q3)        | 4     |
XLXN_68(XLXI_20/XLXI_8/XLXI_13:O)        | NONE(*)(XLXI_2/XLXI_1/Q3)        | 5     |
XLXN_7(XLXI_4/XLXI_16/XLXI_13:O)         | NONE(*)(XLXI_1/XLXI_1/XLXI_14/Q2)| 6     |
CLK                                      | BUFGP                            | 5     |
XLXI_4/XLXN_10(XLXI_4/XLXI_12/XLXI_13:O) | NONE(*)(XLXI_4/XLXI_13/XLXI_5/Q) | 4     |
XLXI_4/XLXN_11(XLXI_4/XLXI_13/XLXI_13:O) | NONE(*)(XLXI_4/XLXI_14/XLXI_5/Q) | 4     |
XLXI_4/XLXN_12(XLXI_4/XLXI_14/XLXI_13:O) | NONE(*)(XLXI_4/XLXI_15/XLXI_5/Q) | 4     |
XLXI_4/XLXN_13(XLXI_4/XLXI_15/XLXI_13:O) | NONE(*)(XLXI_4/XLXI_16/XLXI_5/Q) | 4     |
XLXI_20/XLXI_1/XLXI_1/Q                  | NONE(XLXI_20/XLXI_2/XLXI_5/Q)    | 4     |
XLXI_20/XLXN_2(XLXI_20/XLXI_2/XLXI_13:O) | NONE(*)(XLXI_20/XLXI_3/XLXI_5/Q) | 4     |
XLXI_20/XLXN_3(XLXI_20/XLXI_3/XLXI_13:O) | NONE(*)(XLXI_20/XLXI_4/XLXI_5/Q) | 4     |
XLXI_20/XLXN_4(XLXI_20/XLXI_4/XLXI_13:O) | NONE(*)(XLXI_20/XLXI_5/XLXI_5/Q) | 4     |
XLXI_20/XLXN_5(XLXI_20/XLXI_5/XLXI_13:O) | NONE(*)(XLXI_20/XLXI_6/XLXI_5/Q) | 4     |
XLXI_20/XLXN_17(XLXI_20/XLXI_6/XLXI_13:O)| NONE(*)(XLXI_20/XLXI_7/XLXI_5/Q) | 4     |
XLXI_20/XLXN_7(XLXI_20/XLXI_7/XLXI_13:O) | NONE(*)(XLXI_20/XLXI_8/XLXI_5/Q) | 4     |
-----------------------------------------+----------------------------------+-------+
(*) These 16 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.249ns (Maximum Frequency: 235.330MHz)
   Minimum input arrival time before clock: 4.125ns
   Maximum output required time after clock: 8.736ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/XLXN_7'
  Clock period: 2.361ns (frequency: 423.612MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.361ns (Levels of Logic = 1)
  Source:            XLXI_5/XLXI_2/Q (FF)
  Destination:       XLXI_5/XLXI_2/Q (FF)
  Source Clock:      XLXI_5/XLXN_7 rising
  Destination Clock: XLXI_5/XLXN_7 rising

  Data Path: XLXI_5/XLXI_2/Q to XLXI_5/XLXI_2/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             17   0.447   1.027  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_18_o11_INV_0 (Q_Q_MUX_18_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      2.361ns (0.755ns logic, 1.606ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXN_25'
  Clock period: 4.018ns (frequency: 248.871MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               4.018ns (Levels of Logic = 3)
  Source:            XLXI_2/XLXI_7/Q0 (FF)
  Destination:       XLXI_2/XLXI_7/Q3 (FF)
  Source Clock:      XLXI_2/XLXN_25 rising
  Destination Clock: XLXI_2/XLXN_25 rising

  Data Path: XLXI_2/XLXI_7/Q0 to XLXI_2/XLXI_7/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   1.109  Q0 (Q0)
     end scope: 'XLXI_2/XLXI_7:Q0'
     AND4B2:I0->O          1   0.203   0.944  XLXI_2/XLXI_8 (XLXI_2/XLXN_34)
     OR2:I0->O             4   0.203   0.683  XLXI_2/XLXI_16 (XLXI_2/XLXN_70)
     begin scope: 'XLXI_2/XLXI_7:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      4.018ns (1.283ns logic, 2.735ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXN_40'
  Clock period: 4.153ns (frequency: 240.772MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               4.153ns (Levels of Logic = 3)
  Source:            XLXI_2/XLXI_5/Q0 (FF)
  Destination:       XLXI_2/XLXI_5/Q3 (FF)
  Source Clock:      XLXI_2/XLXN_40 rising
  Destination Clock: XLXI_2/XLXN_40 rising

  Data Path: XLXI_2/XLXI_5/Q0 to XLXI_2/XLXI_5/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   1.109  Q0 (Q0)
     end scope: 'XLXI_2/XLXI_5:Q0'
     AND4B2:I0->O          5   0.203   1.079  XLXI_2/XLXI_6 (XLXI_2/XLXN_25)
     OR2:I0->O             4   0.203   0.683  XLXI_2/XLXI_15 (XLXI_2/XLXN_69)
     begin scope: 'XLXI_2/XLXI_5:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      4.153ns (1.283ns logic, 2.870ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXN_39'
  Clock period: 4.153ns (frequency: 240.772MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               4.153ns (Levels of Logic = 3)
  Source:            XLXI_2/XLXI_3/Q0 (FF)
  Destination:       XLXI_2/XLXI_3/Q3 (FF)
  Source Clock:      XLXI_2/XLXN_39 rising
  Destination Clock: XLXI_2/XLXN_39 rising

  Data Path: XLXI_2/XLXI_3/Q0 to XLXI_2/XLXI_3/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   1.109  Q0 (Q0)
     end scope: 'XLXI_2/XLXI_3:Q0'
     AND4B2:I0->O          5   0.203   1.079  XLXI_2/XLXI_4 (XLXI_2/XLXN_40)
     OR2:I0->O             4   0.203   0.683  XLXI_2/XLXI_14 (XLXI_2/XLXN_68)
     begin scope: 'XLXI_2/XLXI_3:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      4.153ns (1.283ns logic, 2.870ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_68'
  Clock period: 4.153ns (frequency: 240.772MHz)
  Total number of paths / destination ports: 27 / 9
-------------------------------------------------------------------------
Delay:               4.153ns (Levels of Logic = 3)
  Source:            XLXI_2/XLXI_1/Q0 (FF)
  Destination:       XLXI_2/XLXI_1/Q3 (FF)
  Source Clock:      XLXN_68 rising
  Destination Clock: XLXN_68 rising

  Data Path: XLXI_2/XLXI_1/Q0 to XLXI_2/XLXI_1/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   1.109  Q0 (Q0)
     end scope: 'XLXI_2/XLXI_1:Q0'
     AND4B2:I0->O          5   0.203   1.079  XLXI_2/XLXI_2 (XLXI_2/XLXN_39)
     OR2:I0->O             4   0.203   0.683  XLXI_2/XLXI_13 (XLXI_2/XLXN_67)
     begin scope: 'XLXI_2/XLXI_1:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      4.153ns (1.283ns logic, 2.870ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_7'
  Clock period: 2.897ns (frequency: 345.208MHz)
  Total number of paths / destination ports: 30 / 12
-------------------------------------------------------------------------
Delay:               2.897ns (Levels of Logic = 2)
  Source:            XLXI_1/XLXI_1/XLXI_14/Q0 (FF)
  Destination:       XLXI_1/XLXI_1/XLXI_14/Q2 (FF)
  Source Clock:      XLXN_7 rising
  Destination Clock: XLXN_7 rising

  Data Path: XLXI_1/XLXI_1/XLXI_14/Q0 to XLXI_1/XLXI_1/XLXI_14/Q2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.447   1.147  Q0 (Q0)
     end scope: 'XLXI_1/XLXI_1/XLXI_14:Q0'
     AND3B1:I1->O          3   0.223   0.650  XLXI_1/XLXI_1/XLXI_15 (XLXI_1/XLXI_1/XLXN_67)
     begin scope: 'XLXI_1/XLXI_1/XLXI_14:CLR'
     FDCE:CLR                  0.430          Q2
    ----------------------------------------
    Total                      2.897ns (1.100ns logic, 1.797ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.195ns (frequency: 238.382MHz)
  Total number of paths / destination ports: 35 / 10
-------------------------------------------------------------------------
Delay:               4.195ns (Levels of Logic = 3)
  Source:            XLXI_4/XLXI_12/XLXI_2/Q (FF)
  Destination:       XLXI_4/XLXI_12/XLXI_5/Q (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_4/XLXI_12/XLXI_2/Q to XLXI_4/XLXI_12/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.167  Q (Q)
     end scope: 'XLXI_4/XLXI_12/XLXI_2:Q'
     AND4B2:I0->O          1   0.203   0.924  XLXI_4/XLXI_12/XLXI_12 (XLXI_4/XLXI_12/XLXN_30)
     OR2:I1->O             8   0.223   0.802  XLXI_4/XLXI_12/XLXI_13 (XLXI_4/XLXN_10)
     begin scope: 'XLXI_4/XLXI_12/XLXI_5:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.195ns (1.303ns logic, 2.892ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_4/XLXN_10'
  Clock period: 4.195ns (frequency: 238.382MHz)
  Total number of paths / destination ports: 34 / 9
-------------------------------------------------------------------------
Delay:               4.195ns (Levels of Logic = 3)
  Source:            XLXI_4/XLXI_13/XLXI_2/Q (FF)
  Destination:       XLXI_4/XLXI_13/XLXI_5/Q (FF)
  Source Clock:      XLXI_4/XLXN_10 rising
  Destination Clock: XLXI_4/XLXN_10 rising

  Data Path: XLXI_4/XLXI_13/XLXI_2/Q to XLXI_4/XLXI_13/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.167  Q (Q)
     end scope: 'XLXI_4/XLXI_13/XLXI_2:Q'
     AND4B2:I0->O          1   0.203   0.924  XLXI_4/XLXI_13/XLXI_12 (XLXI_4/XLXI_13/XLXN_30)
     OR2:I1->O             8   0.223   0.802  XLXI_4/XLXI_13/XLXI_13 (XLXI_4/XLXN_11)
     begin scope: 'XLXI_4/XLXI_13/XLXI_5:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.195ns (1.303ns logic, 2.892ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_4/XLXN_11'
  Clock period: 4.195ns (frequency: 238.382MHz)
  Total number of paths / destination ports: 34 / 9
-------------------------------------------------------------------------
Delay:               4.195ns (Levels of Logic = 3)
  Source:            XLXI_4/XLXI_14/XLXI_2/Q (FF)
  Destination:       XLXI_4/XLXI_14/XLXI_5/Q (FF)
  Source Clock:      XLXI_4/XLXN_11 rising
  Destination Clock: XLXI_4/XLXN_11 rising

  Data Path: XLXI_4/XLXI_14/XLXI_2/Q to XLXI_4/XLXI_14/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.167  Q (Q)
     end scope: 'XLXI_4/XLXI_14/XLXI_2:Q'
     AND4B2:I0->O          1   0.203   0.924  XLXI_4/XLXI_14/XLXI_12 (XLXI_4/XLXI_14/XLXN_30)
     OR2:I1->O             8   0.223   0.802  XLXI_4/XLXI_14/XLXI_13 (XLXI_4/XLXN_12)
     begin scope: 'XLXI_4/XLXI_14/XLXI_5:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.195ns (1.303ns logic, 2.892ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_4/XLXN_12'
  Clock period: 4.195ns (frequency: 238.382MHz)
  Total number of paths / destination ports: 34 / 9
-------------------------------------------------------------------------
Delay:               4.195ns (Levels of Logic = 3)
  Source:            XLXI_4/XLXI_15/XLXI_2/Q (FF)
  Destination:       XLXI_4/XLXI_15/XLXI_5/Q (FF)
  Source Clock:      XLXI_4/XLXN_12 rising
  Destination Clock: XLXI_4/XLXN_12 rising

  Data Path: XLXI_4/XLXI_15/XLXI_2/Q to XLXI_4/XLXI_15/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.167  Q (Q)
     end scope: 'XLXI_4/XLXI_15/XLXI_2:Q'
     AND4B2:I0->O          1   0.203   0.924  XLXI_4/XLXI_15/XLXI_12 (XLXI_4/XLXI_15/XLXN_30)
     OR2:I1->O             8   0.223   0.802  XLXI_4/XLXI_15/XLXI_13 (XLXI_4/XLXN_13)
     begin scope: 'XLXI_4/XLXI_15/XLXI_5:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.195ns (1.303ns logic, 2.892ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_4/XLXN_13'
  Clock period: 4.249ns (frequency: 235.330MHz)
  Total number of paths / destination ports: 34 / 9
-------------------------------------------------------------------------
Delay:               4.249ns (Levels of Logic = 3)
  Source:            XLXI_4/XLXI_16/XLXI_2/Q (FF)
  Destination:       XLXI_4/XLXI_16/XLXI_5/Q (FF)
  Source Clock:      XLXI_4/XLXN_13 rising
  Destination Clock: XLXI_4/XLXN_13 rising

  Data Path: XLXI_4/XLXI_16/XLXI_2/Q to XLXI_4/XLXI_16/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.167  Q (Q)
     end scope: 'XLXI_4/XLXI_16/XLXI_2:Q'
     AND4B2:I0->O          1   0.203   0.924  XLXI_4/XLXI_16/XLXI_12 (XLXI_4/XLXI_16/XLXN_30)
     OR2:I1->O            10   0.223   0.856  XLXI_4/XLXI_16/XLXI_13 (XLXN_7)
     begin scope: 'XLXI_4/XLXI_16/XLXI_5:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.249ns (1.303ns logic, 2.946ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_20/XLXI_1/XLXI_1/Q'
  Clock period: 4.195ns (frequency: 238.382MHz)
  Total number of paths / destination ports: 34 / 9
-------------------------------------------------------------------------
Delay:               4.195ns (Levels of Logic = 3)
  Source:            XLXI_20/XLXI_2/XLXI_2/Q (FF)
  Destination:       XLXI_20/XLXI_2/XLXI_5/Q (FF)
  Source Clock:      XLXI_20/XLXI_1/XLXI_1/Q rising
  Destination Clock: XLXI_20/XLXI_1/XLXI_1/Q rising

  Data Path: XLXI_20/XLXI_2/XLXI_2/Q to XLXI_20/XLXI_2/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.167  Q (Q)
     end scope: 'XLXI_20/XLXI_2/XLXI_2:Q'
     AND4B2:I0->O          1   0.203   0.924  XLXI_20/XLXI_2/XLXI_12 (XLXI_20/XLXI_2/XLXN_30)
     OR2:I1->O             8   0.223   0.802  XLXI_20/XLXI_2/XLXI_13 (XLXI_20/XLXN_2)
     begin scope: 'XLXI_20/XLXI_2/XLXI_5:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.195ns (1.303ns logic, 2.892ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_20/XLXN_2'
  Clock period: 4.195ns (frequency: 238.382MHz)
  Total number of paths / destination ports: 34 / 9
-------------------------------------------------------------------------
Delay:               4.195ns (Levels of Logic = 3)
  Source:            XLXI_20/XLXI_3/XLXI_2/Q (FF)
  Destination:       XLXI_20/XLXI_3/XLXI_5/Q (FF)
  Source Clock:      XLXI_20/XLXN_2 rising
  Destination Clock: XLXI_20/XLXN_2 rising

  Data Path: XLXI_20/XLXI_3/XLXI_2/Q to XLXI_20/XLXI_3/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.167  Q (Q)
     end scope: 'XLXI_20/XLXI_3/XLXI_2:Q'
     AND4B2:I0->O          1   0.203   0.924  XLXI_20/XLXI_3/XLXI_12 (XLXI_20/XLXI_3/XLXN_30)
     OR2:I1->O             8   0.223   0.802  XLXI_20/XLXI_3/XLXI_13 (XLXI_20/XLXN_3)
     begin scope: 'XLXI_20/XLXI_3/XLXI_5:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.195ns (1.303ns logic, 2.892ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_20/XLXN_3'
  Clock period: 4.195ns (frequency: 238.382MHz)
  Total number of paths / destination ports: 34 / 9
-------------------------------------------------------------------------
Delay:               4.195ns (Levels of Logic = 3)
  Source:            XLXI_20/XLXI_4/XLXI_2/Q (FF)
  Destination:       XLXI_20/XLXI_4/XLXI_5/Q (FF)
  Source Clock:      XLXI_20/XLXN_3 rising
  Destination Clock: XLXI_20/XLXN_3 rising

  Data Path: XLXI_20/XLXI_4/XLXI_2/Q to XLXI_20/XLXI_4/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.167  Q (Q)
     end scope: 'XLXI_20/XLXI_4/XLXI_2:Q'
     AND4B2:I0->O          1   0.203   0.924  XLXI_20/XLXI_4/XLXI_12 (XLXI_20/XLXI_4/XLXN_30)
     OR2:I1->O             8   0.223   0.802  XLXI_20/XLXI_4/XLXI_13 (XLXI_20/XLXN_4)
     begin scope: 'XLXI_20/XLXI_4/XLXI_5:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.195ns (1.303ns logic, 2.892ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_20/XLXN_4'
  Clock period: 4.195ns (frequency: 238.382MHz)
  Total number of paths / destination ports: 34 / 9
-------------------------------------------------------------------------
Delay:               4.195ns (Levels of Logic = 3)
  Source:            XLXI_20/XLXI_5/XLXI_2/Q (FF)
  Destination:       XLXI_20/XLXI_5/XLXI_5/Q (FF)
  Source Clock:      XLXI_20/XLXN_4 rising
  Destination Clock: XLXI_20/XLXN_4 rising

  Data Path: XLXI_20/XLXI_5/XLXI_2/Q to XLXI_20/XLXI_5/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.167  Q (Q)
     end scope: 'XLXI_20/XLXI_5/XLXI_2:Q'
     AND4B2:I0->O          1   0.203   0.924  XLXI_20/XLXI_5/XLXI_12 (XLXI_20/XLXI_5/XLXN_30)
     OR2:I1->O             8   0.223   0.802  XLXI_20/XLXI_5/XLXI_13 (XLXI_20/XLXN_5)
     begin scope: 'XLXI_20/XLXI_5/XLXI_5:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.195ns (1.303ns logic, 2.892ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_20/XLXN_5'
  Clock period: 4.195ns (frequency: 238.382MHz)
  Total number of paths / destination ports: 34 / 9
-------------------------------------------------------------------------
Delay:               4.195ns (Levels of Logic = 3)
  Source:            XLXI_20/XLXI_6/XLXI_2/Q (FF)
  Destination:       XLXI_20/XLXI_6/XLXI_5/Q (FF)
  Source Clock:      XLXI_20/XLXN_5 rising
  Destination Clock: XLXI_20/XLXN_5 rising

  Data Path: XLXI_20/XLXI_6/XLXI_2/Q to XLXI_20/XLXI_6/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.167  Q (Q)
     end scope: 'XLXI_20/XLXI_6/XLXI_2:Q'
     AND4B2:I0->O          1   0.203   0.924  XLXI_20/XLXI_6/XLXI_12 (XLXI_20/XLXI_6/XLXN_30)
     OR2:I1->O             8   0.223   0.802  XLXI_20/XLXI_6/XLXI_13 (XLXI_20/XLXN_17)
     begin scope: 'XLXI_20/XLXI_6/XLXI_5:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.195ns (1.303ns logic, 2.892ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_20/XLXN_17'
  Clock period: 4.195ns (frequency: 238.382MHz)
  Total number of paths / destination ports: 34 / 9
-------------------------------------------------------------------------
Delay:               4.195ns (Levels of Logic = 3)
  Source:            XLXI_20/XLXI_7/XLXI_2/Q (FF)
  Destination:       XLXI_20/XLXI_7/XLXI_5/Q (FF)
  Source Clock:      XLXI_20/XLXN_17 rising
  Destination Clock: XLXI_20/XLXN_17 rising

  Data Path: XLXI_20/XLXI_7/XLXI_2/Q to XLXI_20/XLXI_7/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.167  Q (Q)
     end scope: 'XLXI_20/XLXI_7/XLXI_2:Q'
     AND4B2:I0->O          1   0.203   0.924  XLXI_20/XLXI_7/XLXI_12 (XLXI_20/XLXI_7/XLXN_30)
     OR2:I1->O             8   0.223   0.802  XLXI_20/XLXI_7/XLXI_13 (XLXI_20/XLXN_7)
     begin scope: 'XLXI_20/XLXI_7/XLXI_5:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.195ns (1.303ns logic, 2.892ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_20/XLXN_7'
  Clock period: 4.222ns (frequency: 236.846MHz)
  Total number of paths / destination ports: 34 / 9
-------------------------------------------------------------------------
Delay:               4.222ns (Levels of Logic = 3)
  Source:            XLXI_20/XLXI_8/XLXI_2/Q (FF)
  Destination:       XLXI_20/XLXI_8/XLXI_5/Q (FF)
  Source Clock:      XLXI_20/XLXN_7 rising
  Destination Clock: XLXI_20/XLXN_7 rising

  Data Path: XLXI_20/XLXI_8/XLXI_2/Q to XLXI_20/XLXI_8/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.167  Q (Q)
     end scope: 'XLXI_20/XLXI_8/XLXI_2:Q'
     AND4B2:I0->O          1   0.203   0.924  XLXI_20/XLXI_8/XLXI_12 (XLXI_20/XLXI_8/XLXN_30)
     OR2:I1->O             9   0.223   0.829  XLXI_20/XLXI_8/XLXI_13 (XLXN_68)
     begin scope: 'XLXI_20/XLXI_8/XLXI_5:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.222ns (1.303ns logic, 2.919ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_2/XLXN_25'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.951ns (Levels of Logic = 3)
  Source:            BTCLR (PAD)
  Destination:       XLXI_2/XLXI_7/Q3 (FF)
  Destination Clock: XLXI_2/XLXN_25 rising

  Data Path: BTCLR to XLXI_2/XLXI_7/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.394  BTCLR_IBUF (BTCLR_IBUF)
     OR2:I1->O             4   0.223   0.683  XLXI_2/XLXI_16 (XLXI_2/XLXN_70)
     begin scope: 'XLXI_2/XLXI_7:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      3.951ns (1.875ns logic, 2.076ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_2/XLXN_40'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.951ns (Levels of Logic = 3)
  Source:            BTCLR (PAD)
  Destination:       XLXI_2/XLXI_5/Q3 (FF)
  Destination Clock: XLXI_2/XLXN_40 rising

  Data Path: BTCLR to XLXI_2/XLXI_5/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.394  BTCLR_IBUF (BTCLR_IBUF)
     OR2:I1->O             4   0.223   0.683  XLXI_2/XLXI_15 (XLXI_2/XLXN_69)
     begin scope: 'XLXI_2/XLXI_5:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      3.951ns (1.875ns logic, 2.076ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_2/XLXN_39'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.951ns (Levels of Logic = 3)
  Source:            BTCLR (PAD)
  Destination:       XLXI_2/XLXI_3/Q3 (FF)
  Destination Clock: XLXI_2/XLXN_39 rising

  Data Path: BTCLR to XLXI_2/XLXI_3/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.394  BTCLR_IBUF (BTCLR_IBUF)
     OR2:I1->O             4   0.223   0.683  XLXI_2/XLXI_14 (XLXI_2/XLXN_68)
     begin scope: 'XLXI_2/XLXI_3:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      3.951ns (1.875ns logic, 2.076ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXN_68'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.951ns (Levels of Logic = 3)
  Source:            BTCLR (PAD)
  Destination:       XLXI_2/XLXI_1/Q3 (FF)
  Destination Clock: XLXN_68 rising

  Data Path: BTCLR to XLXI_2/XLXI_1/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.394  BTCLR_IBUF (BTCLR_IBUF)
     OR2:I1->O             4   0.223   0.683  XLXI_2/XLXI_13 (XLXI_2/XLXN_67)
     begin scope: 'XLXI_2/XLXI_1:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      3.951ns (1.875ns logic, 2.076ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.070ns (Levels of Logic = 3)
  Source:            BTCLR (PAD)
  Destination:       XLXI_4/XLXI_12/XLXI_5/Q (FF)
  Destination Clock: CLK rising

  Data Path: BTCLR to XLXI_4/XLXI_12/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.414  BTCLR_IBUF (BTCLR_IBUF)
     OR2:I0->O             8   0.203   0.802  XLXI_4/XLXI_12/XLXI_13 (XLXI_4/XLXN_10)
     begin scope: 'XLXI_4/XLXI_12/XLXI_5:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.070ns (1.855ns logic, 2.215ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_4/XLXN_10'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.070ns (Levels of Logic = 3)
  Source:            BTCLR (PAD)
  Destination:       XLXI_4/XLXI_13/XLXI_5/Q (FF)
  Destination Clock: XLXI_4/XLXN_10 rising

  Data Path: BTCLR to XLXI_4/XLXI_13/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.414  BTCLR_IBUF (BTCLR_IBUF)
     OR2:I0->O             8   0.203   0.802  XLXI_4/XLXI_13/XLXI_13 (XLXI_4/XLXN_11)
     begin scope: 'XLXI_4/XLXI_13/XLXI_5:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.070ns (1.855ns logic, 2.215ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_4/XLXN_11'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.070ns (Levels of Logic = 3)
  Source:            BTCLR (PAD)
  Destination:       XLXI_4/XLXI_14/XLXI_5/Q (FF)
  Destination Clock: XLXI_4/XLXN_11 rising

  Data Path: BTCLR to XLXI_4/XLXI_14/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.414  BTCLR_IBUF (BTCLR_IBUF)
     OR2:I0->O             8   0.203   0.802  XLXI_4/XLXI_14/XLXI_13 (XLXI_4/XLXN_12)
     begin scope: 'XLXI_4/XLXI_14/XLXI_5:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.070ns (1.855ns logic, 2.215ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_4/XLXN_12'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.070ns (Levels of Logic = 3)
  Source:            BTCLR (PAD)
  Destination:       XLXI_4/XLXI_15/XLXI_5/Q (FF)
  Destination Clock: XLXI_4/XLXN_12 rising

  Data Path: BTCLR to XLXI_4/XLXI_15/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.414  BTCLR_IBUF (BTCLR_IBUF)
     OR2:I0->O             8   0.203   0.802  XLXI_4/XLXI_15/XLXI_13 (XLXI_4/XLXN_13)
     begin scope: 'XLXI_4/XLXI_15/XLXI_5:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.070ns (1.855ns logic, 2.215ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_4/XLXN_13'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.125ns (Levels of Logic = 3)
  Source:            BTCLR (PAD)
  Destination:       XLXI_4/XLXI_16/XLXI_5/Q (FF)
  Destination Clock: XLXI_4/XLXN_13 rising

  Data Path: BTCLR to XLXI_4/XLXI_16/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.414  BTCLR_IBUF (BTCLR_IBUF)
     OR2:I0->O            10   0.203   0.856  XLXI_4/XLXI_16/XLXI_13 (XLXN_7)
     begin scope: 'XLXI_4/XLXI_16/XLXI_5:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.125ns (1.855ns logic, 2.270ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_20/XLXI_1/XLXI_1/Q'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.070ns (Levels of Logic = 3)
  Source:            BTCLR (PAD)
  Destination:       XLXI_20/XLXI_2/XLXI_5/Q (FF)
  Destination Clock: XLXI_20/XLXI_1/XLXI_1/Q rising

  Data Path: BTCLR to XLXI_20/XLXI_2/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.414  BTCLR_IBUF (BTCLR_IBUF)
     OR2:I0->O             8   0.203   0.802  XLXI_20/XLXI_2/XLXI_13 (XLXI_20/XLXN_2)
     begin scope: 'XLXI_20/XLXI_2/XLXI_5:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.070ns (1.855ns logic, 2.215ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_20/XLXN_2'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.070ns (Levels of Logic = 3)
  Source:            BTCLR (PAD)
  Destination:       XLXI_20/XLXI_3/XLXI_5/Q (FF)
  Destination Clock: XLXI_20/XLXN_2 rising

  Data Path: BTCLR to XLXI_20/XLXI_3/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.414  BTCLR_IBUF (BTCLR_IBUF)
     OR2:I0->O             8   0.203   0.802  XLXI_20/XLXI_3/XLXI_13 (XLXI_20/XLXN_3)
     begin scope: 'XLXI_20/XLXI_3/XLXI_5:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.070ns (1.855ns logic, 2.215ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_20/XLXN_3'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.070ns (Levels of Logic = 3)
  Source:            BTCLR (PAD)
  Destination:       XLXI_20/XLXI_4/XLXI_5/Q (FF)
  Destination Clock: XLXI_20/XLXN_3 rising

  Data Path: BTCLR to XLXI_20/XLXI_4/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.414  BTCLR_IBUF (BTCLR_IBUF)
     OR2:I0->O             8   0.203   0.802  XLXI_20/XLXI_4/XLXI_13 (XLXI_20/XLXN_4)
     begin scope: 'XLXI_20/XLXI_4/XLXI_5:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.070ns (1.855ns logic, 2.215ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_20/XLXN_4'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.070ns (Levels of Logic = 3)
  Source:            BTCLR (PAD)
  Destination:       XLXI_20/XLXI_5/XLXI_5/Q (FF)
  Destination Clock: XLXI_20/XLXN_4 rising

  Data Path: BTCLR to XLXI_20/XLXI_5/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.414  BTCLR_IBUF (BTCLR_IBUF)
     OR2:I0->O             8   0.203   0.802  XLXI_20/XLXI_5/XLXI_13 (XLXI_20/XLXN_5)
     begin scope: 'XLXI_20/XLXI_5/XLXI_5:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.070ns (1.855ns logic, 2.215ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_20/XLXN_5'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.070ns (Levels of Logic = 3)
  Source:            BTCLR (PAD)
  Destination:       XLXI_20/XLXI_6/XLXI_5/Q (FF)
  Destination Clock: XLXI_20/XLXN_5 rising

  Data Path: BTCLR to XLXI_20/XLXI_6/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.414  BTCLR_IBUF (BTCLR_IBUF)
     OR2:I0->O             8   0.203   0.802  XLXI_20/XLXI_6/XLXI_13 (XLXI_20/XLXN_17)
     begin scope: 'XLXI_20/XLXI_6/XLXI_5:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.070ns (1.855ns logic, 2.215ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_20/XLXN_17'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.070ns (Levels of Logic = 3)
  Source:            BTCLR (PAD)
  Destination:       XLXI_20/XLXI_7/XLXI_5/Q (FF)
  Destination Clock: XLXI_20/XLXN_17 rising

  Data Path: BTCLR to XLXI_20/XLXI_7/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.414  BTCLR_IBUF (BTCLR_IBUF)
     OR2:I0->O             8   0.203   0.802  XLXI_20/XLXI_7/XLXI_13 (XLXI_20/XLXN_7)
     begin scope: 'XLXI_20/XLXI_7/XLXI_5:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.070ns (1.855ns logic, 2.215ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_20/XLXN_7'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.098ns (Levels of Logic = 3)
  Source:            BTCLR (PAD)
  Destination:       XLXI_20/XLXI_8/XLXI_5/Q (FF)
  Destination Clock: XLXI_20/XLXN_7 rising

  Data Path: BTCLR to XLXI_20/XLXI_8/XLXI_5/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.414  BTCLR_IBUF (BTCLR_IBUF)
     OR2:I0->O             9   0.203   0.829  XLXI_20/XLXI_8/XLXI_13 (XLXN_68)
     begin scope: 'XLXI_20/XLXI_8/XLXI_5:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.098ns (1.855ns logic, 2.243ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/XLXN_40'
  Total number of paths / destination ports: 39 / 7
-------------------------------------------------------------------------
Offset:              8.316ns (Levels of Logic = 7)
  Source:            XLXI_2/XLXI_5/Q0 (FF)
  Destination:       a_P41 (PAD)
  Source Clock:      XLXI_2/XLXN_40 rising

  Data Path: XLXI_2/XLXI_5/Q0 to a_P41
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.745  Q0 (Q0)
     end scope: 'XLXI_2/XLXI_5:Q0'
     begin scope: 'XLXI_1/XLXI_1/XLXI_4:D2'
     LUT6:I5->O           12   0.205   0.908  Mmux_O11 (O)
     end scope: 'XLXI_1/XLXI_1/XLXI_4:O'
     INV:I->O              1   0.568   0.944  XLXI_1/XLXI_2/XLXI_17 (XLXI_1/XLXI_2/XLXN_5)
     AND2:I0->O            1   0.203   0.808  XLXI_1/XLXI_2/XLXI_1 (XLXI_1/XLXI_2/XLXN_22)
     OR4:I3->O             1   0.339   0.579  XLXI_1/XLXI_2/XLXI_34 (a_P41_OBUF)
     OBUF:I->O                 2.571          a_P41_OBUF (a_P41)
    ----------------------------------------
    Total                      8.316ns (4.333ns logic, 3.983ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_68'
  Total number of paths / destination ports: 40 / 8
-------------------------------------------------------------------------
Offset:              8.418ns (Levels of Logic = 7)
  Source:            XLXI_2/XLXI_1/Q0 (FF)
  Destination:       a_P41 (PAD)
  Source Clock:      XLXN_68 rising

  Data Path: XLXI_2/XLXI_1/Q0 to a_P41
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.849  Q0 (Q0)
     end scope: 'XLXI_2/XLXI_1:Q0'
     begin scope: 'XLXI_1/XLXI_1/XLXI_4:D0'
     LUT6:I4->O           12   0.203   0.908  Mmux_O11 (O)
     end scope: 'XLXI_1/XLXI_1/XLXI_4:O'
     INV:I->O              1   0.568   0.944  XLXI_1/XLXI_2/XLXI_17 (XLXI_1/XLXI_2/XLXN_5)
     AND2:I0->O            1   0.203   0.808  XLXI_1/XLXI_2/XLXI_1 (XLXI_1/XLXI_2/XLXN_22)
     OR4:I3->O             1   0.339   0.579  XLXI_1/XLXI_2/XLXI_34 (a_P41_OBUF)
     OBUF:I->O                 2.571          a_P41_OBUF (a_P41)
    ----------------------------------------
    Total                      8.418ns (4.331ns logic, 4.087ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/XLXN_39'
  Total number of paths / destination ports: 39 / 7
-------------------------------------------------------------------------
Offset:              8.544ns (Levels of Logic = 7)
  Source:            XLXI_2/XLXI_3/Q0 (FF)
  Destination:       a_P41 (PAD)
  Source Clock:      XLXI_2/XLXN_39 rising

  Data Path: XLXI_2/XLXI_3/Q0 to a_P41
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.973  Q0 (Q0)
     end scope: 'XLXI_2/XLXI_3:Q0'
     begin scope: 'XLXI_1/XLXI_1/XLXI_4:D1'
     LUT6:I3->O           12   0.205   0.908  Mmux_O11 (O)
     end scope: 'XLXI_1/XLXI_1/XLXI_4:O'
     INV:I->O              1   0.568   0.944  XLXI_1/XLXI_2/XLXI_17 (XLXI_1/XLXI_2/XLXN_5)
     AND2:I0->O            1   0.203   0.808  XLXI_1/XLXI_2/XLXI_1 (XLXI_1/XLXI_2/XLXN_22)
     OR4:I3->O             1   0.339   0.579  XLXI_1/XLXI_2/XLXI_34 (a_P41_OBUF)
     OBUF:I->O                 2.571          a_P41_OBUF (a_P41)
    ----------------------------------------
    Total                      8.544ns (4.333ns logic, 4.211ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/XLXN_25'
  Total number of paths / destination ports: 39 / 7
-------------------------------------------------------------------------
Offset:              8.658ns (Levels of Logic = 7)
  Source:            XLXI_2/XLXI_7/Q0 (FF)
  Destination:       a_P41 (PAD)
  Source Clock:      XLXI_2/XLXN_25 rising

  Data Path: XLXI_2/XLXI_7/Q0 to a_P41
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   1.089  Q0 (Q0)
     end scope: 'XLXI_2/XLXI_7:Q0'
     begin scope: 'XLXI_1/XLXI_1/XLXI_4:D3'
     LUT6:I1->O           12   0.203   0.908  Mmux_O11 (O)
     end scope: 'XLXI_1/XLXI_1/XLXI_4:O'
     INV:I->O              1   0.568   0.944  XLXI_1/XLXI_2/XLXI_17 (XLXI_1/XLXI_2/XLXN_5)
     AND2:I0->O            1   0.203   0.808  XLXI_1/XLXI_2/XLXI_1 (XLXI_1/XLXI_2/XLXN_22)
     OR4:I3->O             1   0.339   0.579  XLXI_1/XLXI_2/XLXI_34 (a_P41_OBUF)
     OBUF:I->O                 2.571          a_P41_OBUF (a_P41)
    ----------------------------------------
    Total                      8.658ns (4.331ns logic, 4.327ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_7'
  Total number of paths / destination ports: 88 / 12
-------------------------------------------------------------------------
Offset:              8.736ns (Levels of Logic = 7)
  Source:            XLXI_1/XLXI_1/XLXI_14/Q0 (FF)
  Destination:       a_P41 (PAD)
  Source Clock:      XLXN_7 rising

  Data Path: XLXI_1/XLXI_1/XLXI_14/Q0 to a_P41
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.447   1.167  Q0 (Q0)
     end scope: 'XLXI_1/XLXI_1/XLXI_14:Q0'
     begin scope: 'XLXI_1/XLXI_1/XLXI_4:S0'
     LUT6:I0->O           12   0.203   0.908  Mmux_O11 (O)
     end scope: 'XLXI_1/XLXI_1/XLXI_4:O'
     INV:I->O              1   0.568   0.944  XLXI_1/XLXI_2/XLXI_17 (XLXI_1/XLXI_2/XLXN_5)
     AND2:I0->O            1   0.203   0.808  XLXI_1/XLXI_2/XLXI_1 (XLXI_1/XLXI_2/XLXN_22)
     OR4:I3->O             1   0.339   0.579  XLXI_1/XLXI_2/XLXI_34 (a_P41_OBUF)
     OBUF:I->O                 2.571          a_P41_OBUF (a_P41)
    ----------------------------------------
    Total                      8.736ns (4.331ns logic, 4.405ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.195|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXN_25
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_2/XLXN_25 |    4.018|         |         |         |
XLXI_5/XLXN_7  |    1.796|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXN_39
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_2/XLXN_39 |    4.153|         |         |         |
XLXI_5/XLXN_7  |    1.796|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXN_40
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_2/XLXN_40 |    4.153|         |         |         |
XLXI_5/XLXN_7  |    1.796|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_20/XLXI_1/XLXI_1/Q
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
XLXI_20/XLXI_1/XLXI_1/Q|    4.195|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_20/XLXN_17
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_20/XLXN_17|    4.195|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_20/XLXN_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_20/XLXN_2 |    4.195|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_20/XLXN_3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_20/XLXN_3 |    4.195|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_20/XLXN_4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_20/XLXN_4 |    4.195|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_20/XLXN_5
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_20/XLXN_5 |    4.195|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_20/XLXN_7
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_20/XLXN_7 |    4.222|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_4/XLXN_10
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_4/XLXN_10 |    4.195|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_4/XLXN_11
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_4/XLXN_11 |    4.195|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_4/XLXN_12
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_4/XLXN_12 |    4.195|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_4/XLXN_13
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_4/XLXN_13 |    4.249|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_5/XLXN_7
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_5/XLXN_7  |    2.361|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_68
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_5/XLXN_7  |    1.796|         |         |         |
XLXN_68        |    4.153|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_7
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_7         |    2.897|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.79 secs
 
--> 

Total memory usage is 4485860 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :   15 (   0 filtered)

