# This is the QIP file for DSP Builder for Intel FPGAs system 'floatComponent_DSPB_MMSE_dut_Output_IF_castBlock_typeSFixed_5_11_typeSFloatIEEE_A0Z6o00rf00p06of03p5d0u'

set_global_assignment -name VHDL_FILE ./rtl/DSPB_MMSE/DSPB_MMSE_dut_safe_path.vhd
set_global_assignment -name VHDL_FILE ./rtl/DSPB_MMSE/DSPB_MMSE_dut_safe_path.vhd
set_global_assignment -name VHDL_FILE ./rtl/DSPB_MMSE/DSPB_MMSE_dut_safe_path.vhd
set_global_assignment -name VHDL_FILE ./rtl/DSPB_MMSE/DSPB_MMSE_dut_safe_path.vhd
set_global_assignment -name VHDL_FILE ./rtl/DSPB_MMSE/DSPB_MMSE_dut_safe_path.vhd
set_global_assignment -name VHDL_FILE ./rtl/DSPB_MMSE/floatComponent_DSPB_MMSE_dut_Output_IF_castBlock_typeSFixed_5_11_typeSFloatIEEE_A0Zrf00p06of03p5d0u.vhd
set_global_assignment -name VHDL_FILE ./rtl/DSPB_MMSE/floatComponent_DSPB_MMSE_dut_Output_IF_castBlock_typeSFixed_5_11_typeSFloatIEEE_A0Zrf00p06of03p5d0u.vhd
set_global_assignment -name VHDL_FILE ./rtl/DSPB_MMSE/floatComponent_DSPB_MMSE_dut_Output_IF_castBlock_typeSFixed_5_11_typeSFloatIEEE_A0Zrf00p06of03p5d0u.vhd
set_global_assignment -name VHDL_FILE ./rtl/DSPB_MMSE/floatComponent_DSPB_MMSE_dut_Output_IF_castBlock_typeSFixed_5_11_typeSFloatIEEE_A0Zrf00p06of03p5d0u.vhd
set_global_assignment -name VHDL_FILE ./rtl/DSPB_MMSE/floatComponent_DSPB_MMSE_dut_Output_IF_castBlock_typeSFixed_5_11_typeSFloatIEEE_A0Zrf00p06of03p5d0u.vhd
