Cadence Genus(TM) Synthesis Solution.
Copyright 2023 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[10:45:31.417649] Configured Lic search path (21.01-s002): /escnfs/home/csesoft/cadence/installs/license.txt

Version: 21.18-s082_1, built Tue Jul 18 10:08:41 PDT 2023
Options: 
Date:    Wed Apr 17 10:45:31 2024
Host:    student04 (x86_64 w/Linux 3.10.0-1160.62.1.el7.x86_64) (8cores*32cpus*2physical cpus*Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz 20480KB) (32654732KB)
PID:     7679
OS:      Red Hat Enterprise Linux Server release 7.8 (Maipo)


[10:45:31.001482] Periodic Lic check successful
[10:45:31.001488] Feature usage summary:
[10:45:31.001488] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (16 seconds elapsed).

WARNING: This version of the tool is 273 days old.
@genus:root: 1> source synth_step_by_step.tcl
Sourcing './synth_step_by_step.tcl' (Wed Apr 17 10:45:58 EDT 2024)...
#@ Begin verbose source ./synth_step_by_step.tcl
@file(synth_step_by_step.tcl) 5: set LIB_PATH /escnfs/courses/sp24-cse-60762.01/public/intel16libs/std_cell
@file(synth_step_by_step.tcl) 8: set seq_lib ${LIB_PATH}/seq_nom/lib/lib224_b0m_6t_108pp_seq_nom_tttt_1p000v_25c_tttt_ctyp_nldm.lib.gz
@file(synth_step_by_step.tcl) 9: set base_lib ${LIB_PATH}/base_nom/lib/lib224_b0m_6t_108pp_base_nom_tttt_1p000v_25c_tttt_ctyp_nldm.lib.gz
@file(synth_step_by_step.tcl) 12: read_libs [list $seq_lib $base_lib]
Error   : File error. [FILE-100] [::legacy::set_attribute]
        : Cannot open file '/escnfs/courses/sp24-cse-60762.01/public/intel16libs/std_cell/seq_nom/lib/lib224_b0m_6t_108pp_seq_nom_tttt_1p000v_25c_tttt_ctyp_nldm.lib.gz'. File not found.
        : Make sure that the file is a readable regular file and has the specified name.
Error   : File error. [FILE-100] [::legacy::set_attribute]
        : Cannot open file '/escnfs/courses/sp24-cse-60762.01/public/intel16libs/std_cell/base_nom/lib/lib224_b0m_6t_108pp_base_nom_tttt_1p000v_25c_tttt_ctyp_nldm.lib.gz'. File not found.
Error   : A library file does not exist. [LBR-68] [::legacy::set_attribute]
        : File '/escnfs/courses/sp24-cse-60762.01/public/intel16libs/std_cell/seq_nom/lib/lib224_b0m_6t_108pp_seq_nom_tttt_1p000v_25c_tttt_ctyp_nldm.lib.gz /escnfs/courses/sp24-cse-60762.01/public/intel16libs/std_cell/base_nom/lib/lib224_b0m_6t_108pp_base_nom_tttt_1p000v_25c_tttt_ctyp_nldm.lib.gz' could not be found. File '<none>' was the last file that was successfully read in.
        : Make sure that the library file exists or check for a typo in the file name.
Error   : The data value for this attribute is invalid. [TUI-24] [::legacy::set_attribute]
        : The value '  { /escnfs/courses/sp24-cse-60762.01/public/intel16libs/std_cell/seq_nom/lib/lib224_b0m_6t_108pp_seq_nom_tttt_1p000v_25c_tttt_ctyp_nldm.lib.gz }  { /escnfs/courses/sp24-cse-60762.01/public/intel16libs/std_cell/base_nom/lib/lib224_b0m_6t_108pp_base_nom_tttt_1p000v_25c_tttt_ctyp_nldm.lib.gz } ' cannot be set for attribute 'library'.
        : To see the usage/description for this attribute, type '::legacy::set_attribute -h <attr_name> *' (in legacy UI mode) or 'help * <attr_name> -detail' (in CUI mode).
#@ End verbose source ./synth_step_by_step.tcl
1
@genus:root: 2> source synth_step_by_step.tcl
Sourcing './synth_step_by_step.tcl' (Wed Apr 17 10:46:51 EDT 2024)...
#@ Begin verbose source ./synth_step_by_step.tcl
@file(synth_step_by_step.tcl) 5: set LIB_PATH /escnfs/courses/sp24-cse-60762.01/public/intel16libs/std_cells
@file(synth_step_by_step.tcl) 8: set seq_lib ${LIB_PATH}/seq_nom/lib/lib224_b0m_6t_108pp_seq_nom_tttt_1p000v_25c_tttt_ctyp_nldm.lib.gz
@file(synth_step_by_step.tcl) 9: set base_lib ${LIB_PATH}/base_nom/lib/lib224_b0m_6t_108pp_base_nom_tttt_1p000v_25c_tttt_ctyp_nldm.lib.gz
@file(synth_step_by_step.tcl) 12: read_libs [list $seq_lib $base_lib]

Threads Configured:6

  Message Summary for Library both libraries:
  *******************************************
  An unsupported construct was detected in this library. [LBR-40]: 834
  *******************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.000000, 25.000000) in library 'lib224_b0m_6t_108pp_seq_nom_tttt_1p000v_25c_tttt_ctyp_nldm.lib.gz'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.000000, 25.000000) in library 'lib224_b0m_6t_108pp_base_nom_tttt_1p000v_25c_tttt_ctyp_nldm.lib.gz'.
@file(synth_step_by_step.tcl) 18: set_db hdl_array_naming_style "%s\[%d\]"
  Setting attribute of root '/': 'hdl_array_naming_style' = %s[%d]
@file(synth_step_by_step.tcl) 19: set_db hdl_instance_array_naming_style "%s\[%d\]"
  Setting attribute of root '/': 'hdl_instance_array_naming_style' = %s[%d]
@file(synth_step_by_step.tcl) 20: set_db remove_assigns true
  Setting attribute of root '/': 'remove_assigns' = true
@file(synth_step_by_step.tcl) 23: set RTL_PATH ../src/
@file(synth_step_by_step.tcl) 26: set DESIGN_NAME riscv_stub
@file(synth_step_by_step.tcl) 29: foreach file [glob -nocomplain -type f $RTL_PATH/*.sv] {
	puts "Reading file: $file"
	read_hdl -sv $file
}
Reading file: ../src/fused_mac.sv
Reading file: ../src/riscv_stub.sv
Reading file: ../src/jtag_interface.sv
@file(synth_step_by_step.tcl) 36: elaborate
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'fused_mac' from file '../src/fused_mac.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'fused_mac' with default parameters value.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'tree_adder_result' in module 'fused_mac' in file '../src/fused_mac.sv' on line 52, column 36, hid = 0.
        : The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic command.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'fused_mac'.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'riscv_stub' from file '../src/riscv_stub.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'riscv_stub' with default parameters value.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'IF_ID_pc' in module 'riscv_stub' in file '../src/riscv_stub.sv' on line 48.
        : Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'mem_read' in module 'riscv_stub' in file '../src/riscv_stub.sv' on line 70.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'ID_EX_pc' in module 'riscv_stub' in file '../src/riscv_stub.sv' on line 49.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'ID_EX_mem_read' in module 'riscv_stub' in file '../src/riscv_stub.sv' on line 53.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'EX_MEM_mem_read' in module 'riscv_stub' in file '../src/riscv_stub.sv' on line 56.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'MEM_WB_alu_result' in module 'riscv_stub' in file '../src/riscv_stub.sv' on line 57.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'riscv_stub'.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'jtag_interface' from file '../src/jtag_interface.sv'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'jtag_interface' in file '../src/jtag_interface.sv' on line 25.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'jtag_interface'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: fused_mac, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: fused_mac, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: riscv_stub, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: riscv_stub, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         1.00 | 
---------------------------------------------------------
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: jtag_interface, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: jtag_interface, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(synth_step_by_step.tcl) 42: set CONST_PATH ./constraints
@file(synth_step_by_step.tcl) 44: current_design [get_db designs  $DESIGN_NAME]
@file(synth_step_by_step.tcl) 46: foreach file [glob -nocomplain -type f $CONST_PATH/*.sdc] {
	puts "Reading file: $file"
	read_sdc $file
}
Reading file: ./constraints/fused_mac.sdc
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      3 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      4 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.01)
 "get_clocks"               - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.01)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      2 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      2 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
Reading file: ./constraints/riscv_stub.sdc
Warning : Replacing existing clock definition. [TIM-101]
        : The clock name is 'clk'
        : A new clock has been defined with the same name as an existing clock.
Info    : Replacing an existing timing exception with another. [TIM-304]
        : Existing timing exception is 'path_groups/clk'.
        : Existing exception had a name conflict with the newly created exception. The exception created at a later time is maintained.
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      3 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      4 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.01)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      2 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      2 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(synth_step_by_step.tcl) 52: set_db / .syn_generic_effort medium
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(synth_step_by_step.tcl) 53: syn_generic

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 15.5 ps std_slew: 3.8 ps std_load: 2.4 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: riscv_stub, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 5 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'riscv_stub' to generic gates using 'medium' effort.
Running Synthesis Turbo Flow Version 1.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:01:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:46:55 (Apr17) |  269.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: riscv_stub, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.004s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         4.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: riscv_stub, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 6, runtime: 0.006s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.002s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.008s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 2, runtime: 0.001s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.002s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.001s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: riscv_stub, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       6 |         6.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         1.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         2.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |         8.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         1.00 | 
| hlo_common_select_muxopto |       0 |       2 |         1.00 | 
| hlo_identity_transform    |       0 |       0 |         2.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         1.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         1.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 2
Number of non-ctl's : 7
mux_alu_op_113_59 mux_alu_op_129_60 mux_alu_op_107_15 mux_cmbsop_alu_src_166_15 mux_alu_op_113_23 mux_alu_op_129_23 mux_114_1255 
SOP DEBUG : Module= riscv_stub, Cluster= ctl_113_23, ctl= 7, Non-ctl= 7
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_113_23.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'riscv_stub':
          sop(1) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'riscv_stub'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in riscv_stub: area: 1287268192 ,dp = 2 mux = 2 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_0_0_c1 in riscv_stub: area: 1287268192 ,dp = 2 mux = 2 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c2 in riscv_stub: area: 1287268192 ,dp = 2 mux = 2 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c3 in riscv_stub: area: 1287268192 ,dp = 2 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c4 in riscv_stub: area: 1287268192 ,dp = 2 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c5 in riscv_stub: area: 1287268192 ,dp = 2 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c6 in riscv_stub: area: 1287268192 ,dp = 2 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
Not considering config 7 due to bailout. 
Best config: CDN_DP_region_0_0_c6 in riscv_stub: area: 1287268192 ,dp = 2 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 1287268192.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       1287268192         1287268192         1287268192         1287268192         1287268192         1287268192         1287268192  
##>            WNS          +829.60            +829.60            +829.60            +829.60            +829.60            +829.60            +829.60  
##>            TNS                0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c6
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             1287268192 (       )    107375012.00 (        )          0 (        )                    0 (       )              
##> datapath_rewrite_one_def       START             1287268192 (  +0.00)    107375012.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             1287268192 (  +0.00)    107375012.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1287268192 (  +0.00)    107375012.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             1287268192 (  +0.00)    107375012.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1287268192 (  +0.00)    107375012.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1287268192 (  +0.00)    107375012.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START             1287268192 (  +0.00)    107375012.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1287268192 (  +0.00)    107375012.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             1287268192 (  +0.00)    214748364.70 (+107373352.70)          0 (       0)                    0 (  +0.00)              
##>                                  END             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1287268192 (  +0.00)    214748364.70 (+107373352.70)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1287268192 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START             1287268192 (  +0.00)      829.60 (-214747535.10)          0 (       0)                    0 (  +0.00)              
##>                                  END             1287268192 (  +0.00)      829.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_0_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_2'
CSAGen Prep Share:0 Re-Write:2 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr0
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_2_c7 in riscv_stub':
	  (SUB_TC_OP_2, SUB_TC_OP_1, SUB_TC_OP19, ADD_TC_OP)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_2_c1 in riscv_stub':
	  (sub_210_51, add_209_51)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_2_c2 in riscv_stub':
	  (sub_210_51, add_209_51)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_2_c3 in riscv_stub':
	  (sub_210_51, add_209_51)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_2_c4 in riscv_stub':
	  (sub_210_51, add_209_51)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_2_c5 in riscv_stub':
	  (sub_210_51, add_209_51)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_2_c6 in riscv_stub':
	  (sub_210_51, add_209_51)

CDN_DP_region_0_2 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_2_c0 in riscv_stub: area: 1545141136 ,dp = 11 mux = 4 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_0_2_c1 in riscv_stub: area: 1341178912 ,dp = 7 mux = 6 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_2_c2 in riscv_stub: area: 1341178912 ,dp = 7 mux = 6 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_2_c3 in riscv_stub: area: 1341178912 ,dp = 7 mux = 6 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_2_c4 in riscv_stub: area: 1341178912 ,dp = 7 mux = 6 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_2_c5 in riscv_stub: area: 1341178912 ,dp = 7 mux = 6 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_2_c6 in riscv_stub: area: 1341178912 ,dp = 7 mux = 6 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_2_c7 in riscv_stub: area: 1237251024 ,dp = 5 mux = 5 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
Best config: CDN_DP_region_0_2_c7 in riscv_stub: area: 1237251024 ,dp = 5 mux = 5 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 1237251024.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_2_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       1545141136         1341178912         1341178912         1341178912         1341178912         1341178912         1341178912         1237251024  
##>            WNS          +701.70            +632.30            +632.30            +632.30            +632.30            +632.30            +632.30            +595.40  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  2  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  1                  1                  1                  1                  1                  1                  2  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  2  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_2_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             1545141136 (       )      701.70 (        )          0 (        )                    0 (       )              
##> rewrite                        START             1545141136 (  +0.00)      701.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,ar) less_than_from_tc --> less_than_to_tc
##>                                  END             1678120912 (  +8.61)      701.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> rewrite                        START             1678120912 (  +0.00)      701.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END             1811100688 (  +7.92)      701.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> rewrite                        START             2951312416 ( +62.96)      643.00 (  -58.70)          0 (       0)                    0 (  +0.00)              (a,ar) Expr0_from --> Expr0_to
##>                                  END             2763223904 (  -6.37)      661.60 (  +18.60)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1817090768 ( +17.60)      693.80 (   -7.90)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START             1814395232 (  -0.15)      693.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START             1814395232 (  +0.00)      693.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1814395232 (  +0.00)      693.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> speculate_in_gdef              START             1814395232 (  +0.00)      693.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  pre_speculate_mux_merge       START             1814395232 (  +0.00)      693.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1814395232 (  +0.00)      693.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1814395232 (  +0.00)      693.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             1814395232 (  +0.00)      693.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1814395232 (  +0.00)      693.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1814395232 (  +0.00)      693.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START             1814395232 (  +0.00)      693.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1814395232 (  +0.00)      693.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START             1814395232 (  +0.00)      693.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1814395232 (  +0.00)      693.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START             1814395232 (  +0.00)      693.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1814395232 (  +0.00)      693.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START             1814395232 (  +0.00)      693.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1257317792 ( -30.70)      595.30 (  -98.50)          0 (       0)                    0 (  +0.00)           1  
##>datapath_rewrite_post_share     START             1257317792 (  +0.00)      595.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1257317792 (  +0.00)      595.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START             1257317792 (  +0.00)      595.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1257317792 (  +0.00)      595.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START             1257317792 (  +0.00)      595.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START             1257317792 (  +0.00)      595.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1257317792 (  +0.00)      595.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1257317792 (  +0.00)      595.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START             1257317792 (  +0.00)      595.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1257317792 (  +0.00)      595.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START             1257317792 (  +0.00)      595.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1256419280 (  -0.07)      594.30 (   -1.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START             1256419280 (  +0.00)      594.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START             1256419280 (  +0.00)      594.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             1256419280 (  +0.00)      594.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1255221264 (  -0.10)      596.80 (   +2.50)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1255221264 (  -0.10)      596.80 (   +2.50)          0 (       0)                    0 (  +0.00)           0  
##> speculate_in_gdef              START             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  pre_speculate_mux_merge       START             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1255221264 (  -0.10)      596.80 (   +2.50)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> speculate_in_gdef              START             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  pre_speculate_mux_merge       START             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START             1255221264 (  +0.00)      596.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1237251024 (  -1.43)      595.40 (   -1.40)          0 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START             1237251024 (  +0.00)      595.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START             1237251024 (  +0.00)      595.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1237251024 (  +0.00)      595.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1237251024 (  +0.00)      595.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START             1237251024 (  +0.00)      595.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1237251024 (  +0.00)      595.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_2_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_2_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(2), factoring(0), sharing(2), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_3'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr1
CDN_DP_region_0_3 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_3_c0 in riscv_stub: area: 82962608 ,dp = 1 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_0_3_c1 in riscv_stub: area: 82962608 ,dp = 1 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_3_c2 in riscv_stub: area: 82962608 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_3_c3 in riscv_stub: area: 82962608 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_3_c4 in riscv_stub: area: 82962608 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_3_c5 in riscv_stub: area: 82962608 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_3_c6 in riscv_stub: area: 82962608 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_3_c7 in riscv_stub: area: 82962608 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
Best config: CDN_DP_region_0_3_c7 in riscv_stub: area: 82962608 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 82962608.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_3_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area         82962608           82962608           82962608           82962608           82962608           82962608           82962608           82962608  
##>            WNS          +781.50            +781.50            +781.50            +781.50            +781.50            +781.50            +781.50            +781.50  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_3_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START               82962608 (       )      781.50 (        )          0 (        )                    0 (       )              
##> rewrite                        START              143162912 ( +72.56)      780.20 (   -1.30)          0 (       0)                    0 (  +0.00)              (a,ar) Expr1_from --> Expr1_to
##>                                  END              307291104 (+114.64)      780.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               82962608 (  +0.00)      781.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_3_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_3_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_1'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_0_1 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_1_c0 in riscv_stub: area: 79368560 ,dp = 0 mux = 1 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_0_1_c1 in riscv_stub: area: 79368560 ,dp = 0 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_1_c2 in riscv_stub: area: 79368560 ,dp = 0 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_1_c3 in riscv_stub: area: 79368560 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_1_c4 in riscv_stub: area: 79368560 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_1_c5 in riscv_stub: area: 79368560 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_1_c6 in riscv_stub: area: 79368560 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_1_c7 in riscv_stub: area: 79368560 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
Best config: CDN_DP_region_0_1_c7 in riscv_stub: area: 79368560 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 79368560.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_1_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area         79368560           79368560           79368560           79368560           79368560           79368560           79368560           79368560  
##>            WNS          +835.80            +835.80            +835.80            +835.80            +835.80            +835.80            +835.80            +835.80  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_1_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START               79368560 (       )      835.80 (        )          0 (        )                    0 (       )              
##>                                  END               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               79368560 (  +0.00)      835.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_1_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_1_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'riscv_stub'.
Number of big hc bmuxes after = 2
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: riscv_stub, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: riscv_stub, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         1.00 | 
| hlo_mux_reorder     |       0 |       0 |         1.00 | 
----------------------------------------------------------
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: riscv_stub, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.256s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |       256.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                      Message Text                       |
-----------------------------------------------------------------------------------------
| CDFG-250    |Info    |    7 |Processing multi-dimensional arrays.                     |
| CDFG-372    |Info    |   38 |Bitwidth mismatch in assignment.                         |
|             |        |      |Review and make sure the mismatch is unintentional.      |
|             |        |      | Genus can possibly issue bitwidth mismatch warning for  |
|             |        |      | explicit assignments present in RTL as-well-as for      |
|             |        |      | implicit assignments inferred by the tool. For example, |
|             |        |      | in case of enum declaration without value, the tool     |
|             |        |      | will implicitly assign value to the enum variables. It  |
|             |        |      | also issues the warning for any bitwidth mismatch that  |
|             |        |      | appears in this implicit assignment.                    |
| CDFG-373    |Info    |    1 |Sign mismatch in assignment.                             |
| CDFG-472    |Warning |    1 |Unreachable statements for case item.                    |
| CDFG-508    |Warning |    6 |Removing unused register.                                |
|             |        |      |Genus removes the flip-flop or latch inferred for an     |
|             |        |      | unused signal or variable. To preserve the flip-flop or |
|             |        |      | latch, set the hdl_preserve_unused_registers attribute  |
|             |        |      | to true or use a pragma in the RTL.                     |
| CDFG-738    |Info    |   14 |Common subexpression eliminated.                         |
| CDFG-739    |Info    |   14 |Common subexpression kept.                               |
| CDFG-769    |Info    |    3 |Identified sum-of-products logic to be optimized during  |
|             |        |      | syn_generic.                                            |
| CDFG-818    |Warning |    2 |Using default parameter value for module elaboration.    |
| CWD-19      |Info    |   62 |An implementation was inferred.                          |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                               |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                          |
| DPOPT-3     |Info    |    4 |Implementing datapath configurations.                    |
| DPOPT-4     |Info    |    4 |Done implementing datapath configurations.               |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                            |
| DPOPT-10    |Info    |    1 |Optimized a mux chain.                                   |
| ELAB-1      |Info    |    3 |Elaborating Design.                                      |
| ELAB-3      |Info    |    3 |Done Elaborating Design.                                 |
| ELABUTL-125 |Warning |    1 |Undriven signal detected.                                |
|             |        |      |The undriven signal handling can be controlled by        |
|             |        |      | setting the attribute 'hdl_unconnected_value' before    |
|             |        |      | syn_generic command.                                    |
| FILE-100    |Error   |    2 |File error.                                              |
|             |        |      |Make sure that the file is a readable regular file and   |
|             |        |      | has the specified name.                                 |
| GLO-34      |Info    |    1 |Deleting instances not driving any primary outputs.      |
|             |        |      |Optimizations such as constant propagation or redundancy |
|             |        |      | removal could change the connections so a hierarchical  |
|             |        |      | instance does not drive any primary outputs anymore. To |
|             |        |      | see the list of deleted hierarchical instances, set the |
|             |        |      | 'information_level' attribute to 2 or above. If the     |
|             |        |      | message is truncated set the message attribute          |
|             |        |      | 'truncate' to false to see the complete list. To        |
|             |        |      | prevent this optimization, set the                      |
|             |        |      | 'delete_unloaded_insts' root/subdesign attribute to     |
|             |        |      | 'false' or 'preserve' instance attribute to 'true'.     |
| LBR-40      |Info    |  834 |An unsupported construct was detected in this library.   |
|             |        |      |Check to see if this construct is really needed for      |
|             |        |      | synthesis. Many liberty constructs are not actually     |
|             |        |      | required.                                               |
| LBR-68      |Error   |    1 |A library file does not exist.                           |
|             |        |      |Make sure that the library file exists or check for a    |
|             |        |      | typo in the file name.                                  |
| LBR-162     |Info    |  172 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have  |
|             |        |      | been processed.                                         |
|             |        |      |Setting the 'timing_sense' to non_unate.                 |
| LBR-170     |Info    | 2080 |Ignoring specified timing sense.                         |
|             |        |      |Timing sense should never be set with 'rising_edge' or   |
|             |        |      | 'falling_edge' timing type.                             |
| LBR-412     |Info    |    2 |Created nominal operating condition.                     |
|             |        |      |The nominal operating condition is represented, either   |
|             |        |      | by the nominal PVT values specified in the library      |
|             |        |      | source                                                  |
|             |        |      | (via nom_process,nom_voltage and nom_temperature respec |
|             |        |      | tively), or by the default PVT values (1.0,1.0,1.0).    |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.             |
| RTLOPT-30   |Info    |    7 |Accepted resource sharing opportunity.                   |
| SYNTH-1     |Info    |    1 |Synthesizing.                                            |
| TIM-101     |Warning |    1 |Replacing existing clock definition.                     |
|             |        |      |A new clock has been defined with the same name as an    |
|             |        |      | existing clock.                                         |
| TIM-304     |Info    |    1 |Replacing an existing timing exception with another.     |
|             |        |      |Existing exception had a name conflict with the newly    |
|             |        |      | created exception. The exception created at a later     |
|             |        |      | time is maintained.                                     |
| TIM-1000    |Info    |    1 |Multimode clock gating check is disabled.                |
| TUI-24      |Error   |    1 |The data value for this attribute is invalid.            |
|             |        |      |To see the usage/description for this attribute, type    |
|             |        |      | '::legacy::set_attribute -h <attr_name> *'              |
|             |        |      | (in legacy UI mode)                                     |
|             |        |      | or 'help * <attr_name> -detail' (in CUI mode).          |
-----------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 615 combo usable cells and 143 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'pc_reg_reg[1]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'pc_reg_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc_reg_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pc_reg_reg[1]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 20 sequential instances.
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 32 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------
|   Id   |Sev  |Count |                          Message Text                           |
-----------------------------------------------------------------------------------------
| GLO-12 |Info |    2 |Replacing a flip-flop with a logic constant 0.                   |
|        |     |      |To prevent this optimization, set the                            |
|        |     |      | 'optimize_constant_0_flops' root attribute to 'false' or        |
|        |     |      | 'optimize_constant_0_seq' instance attribute to 'false'. You    |
|        |     |      | can also see the complete list of deleted sequential with       |
|        |     |      | command 'report sequential -deleted' (on Reason 'constant0').   |
| GLO-34 |Info |    2 |Deleting instances not driving any primary outputs.              |
|        |     |      |Optimizations such as constant propagation or redundancy removal |
|        |     |      | could change the connections so a hierarchical instance does    |
|        |     |      | not drive any primary outputs anymore. To see the list of       |
|        |     |      | deleted hierarchical instances, set the 'information_level'     |
|        |     |      | attribute to 2 or above. If the message is truncated set the    |
|        |     |      | message attribute 'truncate' to false to see the complete list. |
|        |     |      | To prevent this optimization, set the 'delete_unloaded_insts'   |
|        |     |      | root/subdesign attribute to 'false' or 'preserve' instance      |
|        |     |      | attribute to 'true'.                                            |
| GLO-42 |Info |   20 |Equivalent sequential instances have been merged.                |
|        |     |      |To prevent merging of sequential instances, set the              |
|        |     |      | 'optimize_merge_flops' and 'optimize_merge_latches' root        |
|        |     |      | attributes to 'false' or the 'optimize_merge_seq' instance      |
|        |     |      | attribute to 'false'.                                           |
| GLO-45 |Info |    2 |Replacing the synchronous part of an always feeding back         |
|        |     |      | flip-flop with a logic constant.                                |
|        |     |      |To prevent this optimization, set                                |
|        |     |      | 'optimize_constant_feedback_seqs' root attribute to 'false'.    |
|        |     |      | The instance attribute 'optimize_constant_feedback_seq'         |
|        |     |      | controls this optimization.                                     |
| GLO-51 |Info |    3 |Hierarchical instance automatically ungrouped.                   |
|        |     |      |Hierarchical instances can be automatically ungrouped to allow   |
|        |     |      | for better area or timing optimization. To prevent this         |
|        |     |      | ungroup, set the root-level attribute 'auto_ungroup' to 'none'. |
|        |     |      | You can also prevent individual ungroup with setting the        |
|        |     |      | attribute 'ungroup_ok' of instances or modules to 'false'.      |
-----------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack:    28 ps
Target path end-point (Pin: EX_MEM_alu_result_reg[0]/d)


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                  1293        100.0
Excluded from State Retention    1293        100.0
    - Will not convert           1293        100.0
      - Preserved                   0          0.0
      - Power intent excluded    1293        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 32, CPU_Time 31.916207999999997
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:01:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:46:55 (Apr17) |  269.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:49(00:01:49) |  00:00:31(00:00:32) | 100.0(100.0) |   10:47:27 (Apr17) |  834.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:01:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:46:55 (Apr17) |  269.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:49(00:01:49) |  00:00:31(00:00:32) |  97.0(100.0) |   10:47:27 (Apr17) |  834.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:49) |  00:00:01(00:00:00) |   3.0(  0.0) |   10:47:27 (Apr17) |  834.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -      3818      5977       269
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      8024      6741       834
##>G:Misc                              32
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       32
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'riscv_stub' to generic gates.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(synth_step_by_step.tcl) 56: set_db / .syn_map_effort medium
  Setting attribute of root '/': 'syn_map_effort' = medium
@file(synth_step_by_step.tcl) 62: set_db [get_db lib_cells *b0mc*] .avoid false
  Setting attribute of lib_cell 'b0mcilao5hn1n02x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcilao5hn1n04x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcilao5hn1n06x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcilao5hn1n08x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcilao5hn1n12x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcilao5hn1n16x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcilb05hn1n02x3': 'avoid' = false
  Setting attribute of lib_cell 'b0mcilb05hn1n02x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcilb05hn1n03x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcilb05hn1n04x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcilb05hn1n06x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcilb05hn1n08x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcilb05hn1n12x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcilb05hn1n16x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcilb05hn1n24x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcilb05hn1n32x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcilb05hn1n48x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcilb05hn1n64x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcilb05hn1n80x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcilb85hn1n02x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcilb85hn1n03x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcilb85hn1n04x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcilb85hn1n08x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcilb85hn1n12x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcilb85hn1n16x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcilb85hn1n24x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcilb85hn1n32x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcilb85hn1n64x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcdiar2hn1n04x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcdiar2hn1n08x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcdiyr2hn1n04x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcdiyr2hn1n08x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcand02an1n02x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcand02an1n03x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcand02an1n04x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcand02an1n08x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcand02an1n12x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcand02an1n16x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcand02an1n24x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcand02an1n32x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcand02an1n64x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcbf000an1n02x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcbf000an1n03x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcbf000an1n04x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcbf000an1n06x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcbf000an1n08x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcbf000an1n12x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcbf000an1n16x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcbf000an1n24x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcbf000an1n32x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcbf000an1n48x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcbf000an1n64x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcbf000an1n80x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcbf034an1n02x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcbf034an1n03x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcbf034an1n04x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcbf034an1n08x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcbf034an1n12x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcbf034an1n16x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcbf034an1n24x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcbf034an1n32x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcbf034an1n64x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcinv00an1n02x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcinv00an1n03x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcinv00an1n04x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcinv00an1n06x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcinv00an1n08x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcinv00an1n12x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcinv00an1n16x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcinv00an1n20x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcinv00an1n24x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcinv00an1n28x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcinv00an1n32x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcinv00an1n40x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcinv00an1n48x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcinv00an1n56x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcinv00an1n64x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcinv00an1n80x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mclb0a2an1n02x3': 'avoid' = false
  Setting attribute of lib_cell 'b0mclb0a2an1n02x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mclb0a2an1n03x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mclb0a2an1n04x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mclb0a2an1n06x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mclb0a2an1n08x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mclb0a2an1n12x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mclb0a2an1n16x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mclb0a2an1n24x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mclb0a2an1n32x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mclb0a2an1n48x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mclb0a2an1n64x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mclb0a2an1n80x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mclb0o2an1n02x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mclb0o2an1n03x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mclb0o2an1n04x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mclb0o2an1n08x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mclb0o2an1n12x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mclb0o2an1n16x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mclb0o2an1n24x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mclb0o2an1n32x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mclb0o2an1n64x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcmbn22an1n02x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcmbn22an1n03x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcmbn22an1n04x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcmbn22an1n08x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcmbn22an1n12x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcmbn22an1n16x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcmbn22an1n24x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcmbn22an1n32x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcmbn22an1n64x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcorn02an1n02x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcorn02an1n03x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcorn02an1n04x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcorn02an1n08x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcorn02an1n12x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcorn02an1n16x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcorn02an1n24x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcorn02an1n32x5': 'avoid' = false
  Setting attribute of lib_cell 'b0mcorn02an1n64x5': 'avoid' = false
@file(synth_step_by_step.tcl) 63: set_db [get_db lib_cells *b0mc*] .dont_use false
  Setting attribute of lib_cell 'b0mcilao5hn1n02x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcilao5hn1n04x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcilao5hn1n06x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcilao5hn1n08x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcilao5hn1n12x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcilao5hn1n16x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcilb05hn1n02x3': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcilb05hn1n02x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcilb05hn1n03x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcilb05hn1n04x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcilb05hn1n06x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcilb05hn1n08x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcilb05hn1n12x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcilb05hn1n16x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcilb05hn1n24x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcilb05hn1n32x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcilb05hn1n48x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcilb05hn1n64x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcilb05hn1n80x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcilb85hn1n02x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcilb85hn1n03x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcilb85hn1n04x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcilb85hn1n08x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcilb85hn1n12x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcilb85hn1n16x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcilb85hn1n24x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcilb85hn1n32x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcilb85hn1n64x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcdiar2hn1n04x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcdiar2hn1n08x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcdiyr2hn1n04x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcdiyr2hn1n08x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcand02an1n02x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcand02an1n03x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcand02an1n04x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcand02an1n08x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcand02an1n12x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcand02an1n16x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcand02an1n24x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcand02an1n32x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcand02an1n64x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcbf000an1n02x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcbf000an1n03x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcbf000an1n04x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcbf000an1n06x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcbf000an1n08x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcbf000an1n12x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcbf000an1n16x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcbf000an1n24x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcbf000an1n32x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcbf000an1n48x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcbf000an1n64x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcbf000an1n80x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcbf034an1n02x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcbf034an1n03x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcbf034an1n04x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcbf034an1n08x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcbf034an1n12x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcbf034an1n16x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcbf034an1n24x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcbf034an1n32x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcbf034an1n64x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcinv00an1n02x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcinv00an1n03x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcinv00an1n04x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcinv00an1n06x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcinv00an1n08x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcinv00an1n12x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcinv00an1n16x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcinv00an1n20x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcinv00an1n24x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcinv00an1n28x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcinv00an1n32x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcinv00an1n40x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcinv00an1n48x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcinv00an1n56x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcinv00an1n64x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcinv00an1n80x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mclb0a2an1n02x3': 'dont_use' = false
  Setting attribute of lib_cell 'b0mclb0a2an1n02x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mclb0a2an1n03x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mclb0a2an1n04x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mclb0a2an1n06x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mclb0a2an1n08x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mclb0a2an1n12x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mclb0a2an1n16x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mclb0a2an1n24x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mclb0a2an1n32x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mclb0a2an1n48x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mclb0a2an1n64x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mclb0a2an1n80x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mclb0o2an1n02x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mclb0o2an1n03x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mclb0o2an1n04x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mclb0o2an1n08x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mclb0o2an1n12x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mclb0o2an1n16x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mclb0o2an1n24x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mclb0o2an1n32x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mclb0o2an1n64x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcmbn22an1n02x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcmbn22an1n03x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcmbn22an1n04x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcmbn22an1n08x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcmbn22an1n12x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcmbn22an1n16x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcmbn22an1n24x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcmbn22an1n32x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcmbn22an1n64x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcorn02an1n02x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcorn02an1n03x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcorn02an1n04x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcorn02an1n08x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcorn02an1n12x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcorn02an1n16x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcorn02an1n24x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcorn02an1n32x5': 'dont_use' = false
  Setting attribute of lib_cell 'b0mcorn02an1n64x5': 'dont_use' = false
@file(synth_step_by_step.tcl) 65: syn_map
##Generic Timing Info for library domain: _default_ typical gate delay: 15.5 ps std_slew: 3.8 ps std_load: 2.4 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'riscv_stub' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 615 combo usable cells and 143 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:01:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:46:55 (Apr17) |  269.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:49(00:01:49) |  00:00:31(00:00:32) |  97.0( 97.0) |   10:47:27 (Apr17) |  834.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:49) |  00:00:01(00:00:00) |   3.0(  0.0) |   10:47:27 (Apr17) |  834.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:50) |  00:00:00(00:00:01) |   0.0(  3.0) |   10:47:28 (Apr17) |  834.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:01:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:46:55 (Apr17) |  269.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:49(00:01:49) |  00:00:31(00:00:32) |  97.0( 97.0) |   10:47:27 (Apr17) |  834.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:49) |  00:00:01(00:00:00) |   3.0(  0.0) |   10:47:27 (Apr17) |  834.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:50) |  00:00:00(00:00:01) |   0.0(  3.0) |   10:47:28 (Apr17) |  834.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:50) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:47:28 (Apr17) |  834.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 615 combo usable cells and 143 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 32 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------
|    Id    |Sev  |Count |                Message Text                 |
-----------------------------------------------------------------------
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped. |
| SYNTH-2  |Info |    1 |Done synthesizing.                           |
| SYNTH-4  |Info |    1 |Mapping.                                     |
-----------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack:    28 ps
Target path end-point (Pin: EX_MEM_alu_result_reg[0]/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 32 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 2961       -1 
            Worst cost_group: clk, WNS: -1.9
            Path: ID_EX_alu_op_reg[0]/clk --> EX_MEM_alu_result_reg[0]/d

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk                28       -2      -3%     1000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:    -2 ps
Target path end-point (Pin: EX_MEM_alu_result_reg[0]/d (b0mfqn003hn1n02x5/d))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------
|  Id  |Sev  |Count |                 Message Text                  |
---------------------------------------------------------------------
| PA-7 |Info |   10 |Resetting power analysis results.              |
|      |     |      |All computed switching activities are removed. |
---------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                2924       -1 
            Worst cost_group: clk, WNS: -1.0
            Path: ID_EX_alu_op_reg[0]/clk --> EX_MEM_alu_result_reg[0]/d

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk                -2       -1      +0%     1000 


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                  1293        100.0
Excluded from State Retention    1293        100.0
    - Will not convert           1293        100.0
      - Preserved                   0          0.0
      - Power intent excluded    1293        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 28, CPU_Time 28.74727799999998
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:01:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:46:55 (Apr17) |  269.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:49(00:01:49) |  00:00:31(00:00:32) |  51.8( 52.5) |   10:47:27 (Apr17) |  834.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:49) |  00:00:01(00:00:00) |   1.6(  0.0) |   10:47:27 (Apr17) |  834.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:50) |  00:00:00(00:00:01) |   0.0(  1.6) |   10:47:28 (Apr17) |  834.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:50) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:47:28 (Apr17) |  834.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:02:18) |  00:00:28(00:00:28) |  46.6( 45.9) |   10:47:56 (Apr17) |  838.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/riscv_stub/fv_map.fv.json' for netlist 'fv/riscv_stub/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/riscv_stub/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 2.901155999999986
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:01:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:46:55 (Apr17) |  269.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:49(00:01:49) |  00:00:31(00:00:32) |  49.4( 50.8) |   10:47:27 (Apr17) |  834.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:49) |  00:00:01(00:00:00) |   1.5(  0.0) |   10:47:27 (Apr17) |  834.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:50) |  00:00:00(00:00:01) |   0.0(  1.6) |   10:47:28 (Apr17) |  834.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:50) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:47:28 (Apr17) |  834.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:02:18) |  00:00:28(00:00:28) |  44.5( 44.4) |   10:47:56 (Apr17) |  838.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:02:20) |  00:00:02(00:00:02) |   4.5(  3.2) |   10:47:58 (Apr17) |  838.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.10102599999999029
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:01:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:46:55 (Apr17) |  269.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:49(00:01:49) |  00:00:31(00:00:32) |  49.5( 50.8) |   10:47:27 (Apr17) |  834.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:49) |  00:00:01(00:00:00) |   1.6(  0.0) |   10:47:27 (Apr17) |  834.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:50) |  00:00:00(00:00:01) |   0.0(  1.6) |   10:47:28 (Apr17) |  834.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:50) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:47:28 (Apr17) |  834.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:02:18) |  00:00:28(00:00:28) |  44.6( 44.4) |   10:47:56 (Apr17) |  838.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:02:20) |  00:00:02(00:00:02) |   4.5(  3.2) |   10:47:58 (Apr17) |  838.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:02:20) |  00:00:00(00:00:00) |  -0.2(  0.0) |   10:47:58 (Apr17) |  838.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:riscv_stub ... 

Time taken by ConstProp Step: 00:00:01
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:01:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:46:55 (Apr17) |  269.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:49(00:01:49) |  00:00:31(00:00:32) |  49.5( 50.0) |   10:47:27 (Apr17) |  834.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:49) |  00:00:01(00:00:00) |   1.6(  0.0) |   10:47:27 (Apr17) |  834.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:50) |  00:00:00(00:00:01) |   0.0(  1.6) |   10:47:28 (Apr17) |  834.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:50) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:47:28 (Apr17) |  834.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:02:18) |  00:00:28(00:00:28) |  44.6( 43.8) |   10:47:56 (Apr17) |  838.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:02:20) |  00:00:02(00:00:02) |   4.5(  3.1) |   10:47:58 (Apr17) |  838.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:02:20) |  00:00:00(00:00:00) |  -0.2(  0.0) |   10:47:58 (Apr17) |  838.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:02:21) |  00:00:00(00:00:01) |   0.0(  1.6) |   10:47:59 (Apr17) |  838.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  2924       -1        -1     65000        0
            Worst cost_group: clk, WNS: -1.0
            Path: ID_EX_alu_op_reg[0]/clk --> EX_MEM_alu_result_reg[0]/d

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 2924       -1        -1     65000        0
            Worst cost_group: clk, WNS: -1.0
            Path: ID_EX_alu_op_reg[0]/clk --> EX_MEM_alu_result_reg[0]/d
 incr_delay                 2924        0         0     65000        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         1  (        1 /        1 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                   2924        0         0     65000        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.10235000000000127
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:01:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:46:55 (Apr17) |  269.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:49(00:01:49) |  00:00:31(00:00:32) |  49.6( 50.0) |   10:47:27 (Apr17) |  834.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:49) |  00:00:01(00:00:00) |   1.6(  0.0) |   10:47:27 (Apr17) |  834.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:50) |  00:00:00(00:00:01) |   0.0(  1.6) |   10:47:28 (Apr17) |  834.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:50) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:47:28 (Apr17) |  834.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:02:18) |  00:00:28(00:00:28) |  44.7( 43.8) |   10:47:56 (Apr17) |  838.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:02:20) |  00:00:02(00:00:02) |   4.5(  3.1) |   10:47:58 (Apr17) |  838.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:02:20) |  00:00:00(00:00:00) |  -0.2(  0.0) |   10:47:58 (Apr17) |  838.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:02:21) |  00:00:00(00:00:01) |   0.0(  1.6) |   10:47:59 (Apr17) |  838.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:02:21) |  00:00:00(00:00:00) |  -0.2(  0.0) |   10:47:59 (Apr17) |  838.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:01:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:46:55 (Apr17) |  269.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:49(00:01:49) |  00:00:31(00:00:32) |  49.6( 50.0) |   10:47:27 (Apr17) |  834.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:49) |  00:00:01(00:00:00) |   1.6(  0.0) |   10:47:27 (Apr17) |  834.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:50) |  00:00:00(00:00:01) |   0.0(  1.6) |   10:47:28 (Apr17) |  834.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:50) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:47:28 (Apr17) |  834.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:02:18) |  00:00:28(00:00:28) |  44.7( 43.8) |   10:47:56 (Apr17) |  838.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:02:20) |  00:00:02(00:00:02) |   4.5(  3.1) |   10:47:58 (Apr17) |  838.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:02:20) |  00:00:00(00:00:00) |  -0.2(  0.0) |   10:47:58 (Apr17) |  838.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:02:21) |  00:00:00(00:00:01) |   0.0(  1.6) |   10:47:59 (Apr17) |  838.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:02:21) |  00:00:00(00:00:00) |  -0.2(  0.0) |   10:47:59 (Apr17) |  838.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:02:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:47:59 (Apr17) |  838.2 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      8024      6741       834
##>M:Pre Cleanup                        0         -         -      8024      6741       834
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -      3782      2924       838
##>M:Const Prop                         0        -1         1      3782      2924       838
##>M:Cleanup                            0         0         0      3781      2924       838
##>M:MBCI                               0         -         -      3781      2924       838
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              29
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       31
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'riscv_stub'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(synth_step_by_step.tcl) 68: set_db / .syn_opt_effort medium
  Setting attribute of root '/': 'syn_opt_effort' = medium
@file(synth_step_by_step.tcl) 74: set_db [get_db lib_cells *b0mc*] .avoid true 
  Setting attribute of lib_cell 'b0mcilao5hn1n02x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcilao5hn1n04x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcilao5hn1n06x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcilao5hn1n08x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcilao5hn1n12x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcilao5hn1n16x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcilb05hn1n02x3': 'avoid' = true
  Setting attribute of lib_cell 'b0mcilb05hn1n02x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcilb05hn1n03x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcilb05hn1n04x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcilb05hn1n06x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcilb05hn1n08x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcilb05hn1n12x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcilb05hn1n16x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcilb05hn1n24x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcilb05hn1n32x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcilb05hn1n48x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcilb05hn1n64x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcilb05hn1n80x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcilb85hn1n02x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcilb85hn1n03x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcilb85hn1n04x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcilb85hn1n08x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcilb85hn1n12x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcilb85hn1n16x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcilb85hn1n24x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcilb85hn1n32x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcilb85hn1n64x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcdiar2hn1n04x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcdiar2hn1n08x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcdiyr2hn1n04x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcdiyr2hn1n08x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcand02an1n02x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcand02an1n03x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcand02an1n04x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcand02an1n08x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcand02an1n12x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcand02an1n16x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcand02an1n24x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcand02an1n32x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcand02an1n64x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcbf000an1n02x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcbf000an1n03x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcbf000an1n04x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcbf000an1n06x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcbf000an1n08x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcbf000an1n12x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcbf000an1n16x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcbf000an1n24x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcbf000an1n32x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcbf000an1n48x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcbf000an1n64x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcbf000an1n80x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcbf034an1n02x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcbf034an1n03x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcbf034an1n04x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcbf034an1n08x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcbf034an1n12x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcbf034an1n16x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcbf034an1n24x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcbf034an1n32x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcbf034an1n64x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcinv00an1n02x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcinv00an1n03x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcinv00an1n04x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcinv00an1n06x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcinv00an1n08x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcinv00an1n12x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcinv00an1n16x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcinv00an1n20x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcinv00an1n24x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcinv00an1n28x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcinv00an1n32x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcinv00an1n40x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcinv00an1n48x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcinv00an1n56x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcinv00an1n64x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcinv00an1n80x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mclb0a2an1n02x3': 'avoid' = true
  Setting attribute of lib_cell 'b0mclb0a2an1n02x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mclb0a2an1n03x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mclb0a2an1n04x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mclb0a2an1n06x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mclb0a2an1n08x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mclb0a2an1n12x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mclb0a2an1n16x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mclb0a2an1n24x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mclb0a2an1n32x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mclb0a2an1n48x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mclb0a2an1n64x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mclb0a2an1n80x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mclb0o2an1n02x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mclb0o2an1n03x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mclb0o2an1n04x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mclb0o2an1n08x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mclb0o2an1n12x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mclb0o2an1n16x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mclb0o2an1n24x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mclb0o2an1n32x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mclb0o2an1n64x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcmbn22an1n02x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcmbn22an1n03x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcmbn22an1n04x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcmbn22an1n08x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcmbn22an1n12x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcmbn22an1n16x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcmbn22an1n24x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcmbn22an1n32x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcmbn22an1n64x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcorn02an1n02x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcorn02an1n03x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcorn02an1n04x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcorn02an1n08x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcorn02an1n12x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcorn02an1n16x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcorn02an1n24x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcorn02an1n32x5': 'avoid' = true
  Setting attribute of lib_cell 'b0mcorn02an1n64x5': 'avoid' = true
@file(synth_step_by_step.tcl) 75: set_db [get_db lib_cells *b0mc*] .dont_use true
  Setting attribute of lib_cell 'b0mcilao5hn1n02x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcilao5hn1n04x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcilao5hn1n06x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcilao5hn1n08x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcilao5hn1n12x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcilao5hn1n16x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcilb05hn1n02x3': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcilb05hn1n02x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcilb05hn1n03x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcilb05hn1n04x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcilb05hn1n06x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcilb05hn1n08x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcilb05hn1n12x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcilb05hn1n16x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcilb05hn1n24x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcilb05hn1n32x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcilb05hn1n48x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcilb05hn1n64x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcilb05hn1n80x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcilb85hn1n02x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcilb85hn1n03x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcilb85hn1n04x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcilb85hn1n08x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcilb85hn1n12x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcilb85hn1n16x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcilb85hn1n24x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcilb85hn1n32x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcilb85hn1n64x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcdiar2hn1n04x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcdiar2hn1n08x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcdiyr2hn1n04x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcdiyr2hn1n08x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcand02an1n02x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcand02an1n03x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcand02an1n04x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcand02an1n08x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcand02an1n12x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcand02an1n16x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcand02an1n24x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcand02an1n32x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcand02an1n64x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcbf000an1n02x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcbf000an1n03x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcbf000an1n04x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcbf000an1n06x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcbf000an1n08x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcbf000an1n12x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcbf000an1n16x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcbf000an1n24x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcbf000an1n32x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcbf000an1n48x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcbf000an1n64x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcbf000an1n80x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcbf034an1n02x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcbf034an1n03x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcbf034an1n04x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcbf034an1n08x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcbf034an1n12x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcbf034an1n16x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcbf034an1n24x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcbf034an1n32x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcbf034an1n64x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcinv00an1n02x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcinv00an1n03x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcinv00an1n04x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcinv00an1n06x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcinv00an1n08x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcinv00an1n12x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcinv00an1n16x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcinv00an1n20x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcinv00an1n24x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcinv00an1n28x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcinv00an1n32x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcinv00an1n40x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcinv00an1n48x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcinv00an1n56x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcinv00an1n64x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcinv00an1n80x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mclb0a2an1n02x3': 'dont_use' = true
  Setting attribute of lib_cell 'b0mclb0a2an1n02x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mclb0a2an1n03x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mclb0a2an1n04x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mclb0a2an1n06x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mclb0a2an1n08x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mclb0a2an1n12x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mclb0a2an1n16x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mclb0a2an1n24x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mclb0a2an1n32x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mclb0a2an1n48x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mclb0a2an1n64x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mclb0a2an1n80x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mclb0o2an1n02x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mclb0o2an1n03x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mclb0o2an1n04x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mclb0o2an1n08x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mclb0o2an1n12x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mclb0o2an1n16x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mclb0o2an1n24x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mclb0o2an1n32x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mclb0o2an1n64x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcmbn22an1n02x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcmbn22an1n03x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcmbn22an1n04x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcmbn22an1n08x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcmbn22an1n12x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcmbn22an1n16x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcmbn22an1n24x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcmbn22an1n32x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcmbn22an1n64x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcorn02an1n02x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcorn02an1n03x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcorn02an1n04x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcorn02an1n08x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcorn02an1n12x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcorn02an1n16x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcorn02an1n24x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcorn02an1n32x5': 'dont_use' = true
  Setting attribute of lib_cell 'b0mcorn02an1n64x5': 'dont_use' = true
@file(synth_step_by_step.tcl) 77: syn_opt
  Libraries have 551 usable logic and 139 usable sequential lib-cells.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'riscv_stub' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                  2924        0         0     65000        0
-------------------------------------------------------------------------------
 const_prop                 2924        0         0     65000        0
 simp_cc_inputs             2924        0         0     65000        0
Info    : Replaced instances of avoided library cells. [GLO-30]
        : 9 instances (of 2 avoided library cells) were replaced by non-avoided library cells.
        : To disable this replacement, set the 'preserve' attribute on the affected instance(s) or the instances' library cell, or remove the 'avoid' attribute on the instances' library cell.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 2925        0         0     65000        0
            Worst cost_group: clk, WNS: 0.8
            Path: ID_EX_alu_op_reg[0]/clk --> EX_MEM_alu_result_reg[0]/d
 incr_delay                 2925        0         0     65000        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         5  (        1 /        1 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   2925        0         0     65000        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        65  (        0 /        0 )  0.00
        plc_star        65  (        0 /        0 )  0.00
        drc_bufs       129  (        0 /       64 )  0.04
        drc_fopt        65  (        0 /        0 )  0.02
        drc_bufb        65  (        0 /        0 )  0.00
      simple_buf        65  (        0 /        0 )  0.00
             dup        65  (        0 /        0 )  0.00
       crit_dnsz         1  (        0 /        0 )  0.00
       crit_upsz        65  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   2925        0         0     65000        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 init_area                  2925        0         0     65000        0
 rem_buf                    2905        0         0     65000        0
 rem_inv                    2904        0         0     65000        0
 merge_bi                   2904        0         0     65000        0
 io_phase                   2904        0         0     65000        0
 gate_comp                  2903        0         0     65000        0
 glob_area                  2903        0         0     65000        0
 area_down                  2900        0         0     65000        0
 rem_buf                    2900        0         0     65000        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.01
         rem_buf        75  (       73 /       74 )  0.11
         rem_inv         1  (        1 /        1 )  0.00
        merge_bi         3  (        3 /        3 )  0.04
      rem_inv_qb        25  (        0 /        0 )  0.00
        io_phase         7  (        1 /        1 )  0.02
       gate_comp        18  (        3 /        3 )  0.24
       gcomp_mog         7  (        0 /        0 )  0.10
       glob_area        46  (        4 /       46 )  0.11
       area_down        22  (       11 /       12 )  0.22
      size_n_buf         1  (        0 /        0 )  0.05
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         2  (        1 /        1 )  0.01
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.01
      rem_inv_qb        25  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 2900        0         0     65000        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   2900        0         0     65000        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        65  (        0 /        0 )  0.00
        plc_star        65  (        0 /        0 )  0.00
        drc_bufs       129  (        0 /       64 )  0.04
        drc_fopt        65  (        0 /        0 )  0.01
        drc_bufb        65  (        0 /        0 )  0.00
      simple_buf        65  (        0 /        0 )  0.00
             dup        65  (        0 /        0 )  0.00
       crit_dnsz         1  (        0 /        0 )  0.00
       crit_upsz        65  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                  2900        0         0     65000        0
 area_down                  2899        0         0     65000        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.01
         rem_buf         1  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb        25  (        0 /        0 )  0.00
        io_phase         6  (        0 /        0 )  0.01
       gate_comp        14  (        0 /        0 )  0.21
       gcomp_mog         7  (        0 /        0 )  0.09
       glob_area        44  (        0 /       44 )  0.10
       area_down        14  (        2 /        2 )  0.13
      size_n_buf         0  (        0 /        0 )  0.02
  gate_deco_area         0  (        0 /        0 )  0.00

  Inserting buffers to remove assign statements...
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 2899        0         0     65000        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_tns                   2899        0         0     65000        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 init_drc                   2899        0         0     65000        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        65  (        0 /        0 )  0.00
        plc_star        65  (        0 /        0 )  0.00
        drc_bufs       129  (        0 /       64 )  0.04
        drc_fopt        65  (        0 /        0 )  0.01
        drc_bufb        65  (        0 /        0 )  0.00
      simple_buf        65  (        0 /        0 )  0.00
             dup        65  (        0 /        0 )  0.00
       crit_dnsz         1  (        0 /        0 )  0.00
       crit_upsz        65  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------
|   Id    |Sev  |Count |                         Message Text                           |
-----------------------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                                   |
| CFM-5   |Info |    1 |Wrote formal verification information.                          |
| GLO-30  |Info |    1 |Replaced instances of avoided library cells.                    |
|         |     |      |To disable this replacement, set the 'preserve' attribute on    |
|         |     |      | the affected instance(s)                                       |
|         |     |      | or the instances' library cell, or remove the 'avoid'          |
|         |     |      | attribute on the instances' library cell.                      |
| GLO-31  |Info |    9 |Replaced instance of avoided library cell.                      |
|         |     |      |To prevent this replacement, set the 'preserve' attribute to    |
|         |     |      | 'true' on the affected instance(s)                             |
|         |     |      | or its library cell, or set the 'avoid' attribute to 'false'   |
|         |     |      | on the library cell of the instance.                           |
| LBR-170 |Info |    8 |Ignoring specified timing sense.                                |
|         |     |      |Timing sense should never be set with 'rising_edge' or          |
|         |     |      | 'falling_edge' timing type.                                    |
| PA-7    |Info |    4 |Resetting power analysis results.                               |
|         |     |      |All computed switching activities are removed.                  |
| SYNTH-5 |Info |    1 |Done mapping.                                                   |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                                       |
-----------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'riscv_stub'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(synth_step_by_step.tcl) 81: write_db ${DESIGN_NAME} -to_file ${DESIGN_NAME}.db 
Finished exporting design database to file 'riscv_stub.db' for 'riscv_stub' (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(synth_step_by_step.tcl) 82: write_hdl > ${DESIGN_NAME}_synth.v
@file(synth_step_by_step.tcl) 83: write_sdc > ${DESIGN_NAME}_synth.sdc 
Finished SDC export (command execution time mm:ss (real) = 00:00).
#@ End verbose source ./synth_step_by_step.tcl
@genus:design:riscv_stub 3> report_area
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Apr 17 2024  10:48:18 am
  Module:                 riscv_stub
  Technology libraries:   lib224_b0m_6t_108pp_seq_nom_tttt_1p000v_25c_tttt_ctyp_nldm pdk090_r1v0p0_fv
                          lib224_b0m_6t_108pp_base_nom_tttt_1p000v_25c_tttt_ctyp_nldm pdk090_r1v0p0_fv
                          lib224_b0m_6t_108pp_seq_nom_tttt_1p000v_25c_tttt_ctyp_nldm pdk090_r1v0p0_fv
                          lib224_b0m_6t_108pp_base_nom_tttt_1p000v_25c_tttt_ctyp_nldm pdk090_r1v0p0_fv
  Operating conditions:   typical_1.00 (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

 Instance  Module  Cell Count  Cell Area  Net Area   Total Area   Wireload  
----------------------------------------------------------------------------
riscv_stub               3698   2899.262     0.000     2899.262 <none> (D)  
  (D) = wireload is default in technology library
@genus:design:riscv_stub 4> exit

Lic Summary:
[10:58:02.038769] Cdslmd servers: linux4-lic
[10:58:02.038784] Feature usage summary:
[10:58:02.038785] Genus_Synthesis

Normal exit.