Classic Timing Analyzer report for ProjetoCPU
Wed Oct 16 16:46:30 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                     ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+--------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                      ; To                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+--------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 18.244 ns                        ; Controle:inst4|ALUSrcB[0] ; S[31]                          ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 93.43 MHz ( period = 10.703 ns ) ; Controle:inst4|ALUSrcB[0] ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                           ;                                ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+--------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S60F1020C3      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                           ; To                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 93.43 MHz ( period = 10.703 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 10.527 ns               ;
; N/A                                     ; 93.45 MHz ( period = 10.701 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 10.527 ns               ;
; N/A                                     ; 93.91 MHz ( period = 10.648 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 10.470 ns               ;
; N/A                                     ; 94.64 MHz ( period = 10.566 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 10.390 ns               ;
; N/A                                     ; 94.82 MHz ( period = 10.546 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 10.370 ns               ;
; N/A                                     ; 94.83 MHz ( period = 10.545 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 10.370 ns               ;
; N/A                                     ; 94.84 MHz ( period = 10.544 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 10.369 ns               ;
; N/A                                     ; 94.85 MHz ( period = 10.543 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 10.367 ns               ;
; N/A                                     ; 94.85 MHz ( period = 10.543 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 10.370 ns               ;
; N/A                                     ; 94.86 MHz ( period = 10.542 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 10.369 ns               ;
; N/A                                     ; 94.87 MHz ( period = 10.541 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 10.367 ns               ;
; N/A                                     ; 94.88 MHz ( period = 10.540 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 10.364 ns               ;
; N/A                                     ; 94.88 MHz ( period = 10.540 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 10.376 ns               ;
; N/A                                     ; 94.89 MHz ( period = 10.539 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 10.364 ns               ;
; N/A                                     ; 94.89 MHz ( period = 10.538 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 10.364 ns               ;
; N/A                                     ; 94.89 MHz ( period = 10.538 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 10.374 ns               ;
; N/A                                     ; 94.89 MHz ( period = 10.538 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 10.376 ns               ;
; N/A                                     ; 94.90 MHz ( period = 10.537 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 10.364 ns               ;
; N/A                                     ; 94.90 MHz ( period = 10.537 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 10.373 ns               ;
; N/A                                     ; 94.91 MHz ( period = 10.536 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 10.374 ns               ;
; N/A                                     ; 94.92 MHz ( period = 10.535 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 10.373 ns               ;
; N/A                                     ; 94.96 MHz ( period = 10.531 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 10.366 ns               ;
; N/A                                     ; 94.98 MHz ( period = 10.529 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 10.366 ns               ;
; N/A                                     ; 95.33 MHz ( period = 10.490 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 10.313 ns               ;
; N/A                                     ; 95.34 MHz ( period = 10.489 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 10.312 ns               ;
; N/A                                     ; 95.35 MHz ( period = 10.488 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 10.310 ns               ;
; N/A                                     ; 95.37 MHz ( period = 10.485 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 10.307 ns               ;
; N/A                                     ; 95.37 MHz ( period = 10.485 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 10.319 ns               ;
; N/A                                     ; 95.38 MHz ( period = 10.484 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 10.307 ns               ;
; N/A                                     ; 95.39 MHz ( period = 10.483 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 10.317 ns               ;
; N/A                                     ; 95.40 MHz ( period = 10.482 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 10.316 ns               ;
; N/A                                     ; 95.46 MHz ( period = 10.476 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 10.309 ns               ;
; N/A                                     ; 95.47 MHz ( period = 10.475 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 10.296 ns               ;
; N/A                                     ; 95.48 MHz ( period = 10.473 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 10.296 ns               ;
; N/A                                     ; 95.48 MHz ( period = 10.473 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 10.294 ns               ;
; N/A                                     ; 95.49 MHz ( period = 10.472 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 10.293 ns               ;
; N/A                                     ; 95.50 MHz ( period = 10.471 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 10.294 ns               ;
; N/A                                     ; 95.51 MHz ( period = 10.470 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 10.293 ns               ;
; N/A                                     ; 95.66 MHz ( period = 10.454 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 10.264 ns               ;
; N/A                                     ; 95.67 MHz ( period = 10.453 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 10.263 ns               ;
; N/A                                     ; 95.67 MHz ( period = 10.453 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 10.263 ns               ;
; N/A                                     ; 95.67 MHz ( period = 10.453 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 10.275 ns               ;
; N/A                                     ; 95.67 MHz ( period = 10.453 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 10.275 ns               ;
; N/A                                     ; 95.68 MHz ( period = 10.452 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 10.264 ns               ;
; N/A                                     ; 95.68 MHz ( period = 10.452 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 10.274 ns               ;
; N/A                                     ; 95.68 MHz ( period = 10.451 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 10.263 ns               ;
; N/A                                     ; 95.68 MHz ( period = 10.451 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 10.263 ns               ;
; N/A                                     ; 95.68 MHz ( period = 10.451 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 10.275 ns               ;
; N/A                                     ; 95.68 MHz ( period = 10.451 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 10.275 ns               ;
; N/A                                     ; 95.69 MHz ( period = 10.450 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 10.274 ns               ;
; N/A                                     ; 95.70 MHz ( period = 10.449 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 10.275 ns               ;
; N/A                                     ; 95.73 MHz ( period = 10.446 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 10.269 ns               ;
; N/A                                     ; 95.73 MHz ( period = 10.446 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 10.269 ns               ;
; N/A                                     ; 95.75 MHz ( period = 10.444 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 10.269 ns               ;
; N/A                                     ; 95.75 MHz ( period = 10.444 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 10.267 ns               ;
; N/A                                     ; 95.75 MHz ( period = 10.444 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 10.269 ns               ;
; N/A                                     ; 95.75 MHz ( period = 10.444 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 10.279 ns               ;
; N/A                                     ; 95.76 MHz ( period = 10.443 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 10.278 ns               ;
; N/A                                     ; 95.77 MHz ( period = 10.442 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 10.267 ns               ;
; N/A                                     ; 95.77 MHz ( period = 10.442 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 10.279 ns               ;
; N/A                                     ; 95.78 MHz ( period = 10.441 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 10.278 ns               ;
; N/A                                     ; 95.96 MHz ( period = 10.421 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 10.248 ns               ;
; N/A                                     ; 95.97 MHz ( period = 10.420 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 10.239 ns               ;
; N/A                                     ; 95.98 MHz ( period = 10.419 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 10.248 ns               ;
; N/A                                     ; 95.99 MHz ( period = 10.418 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 10.237 ns               ;
; N/A                                     ; 96.00 MHz ( period = 10.417 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 10.236 ns               ;
; N/A                                     ; 96.01 MHz ( period = 10.416 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 10.243 ns               ;
; N/A                                     ; 96.02 MHz ( period = 10.414 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 10.243 ns               ;
; N/A                                     ; 96.08 MHz ( period = 10.408 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 10.233 ns               ;
; N/A                                     ; 96.09 MHz ( period = 10.407 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 10.231 ns               ;
; N/A                                     ; 96.09 MHz ( period = 10.407 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 10.232 ns               ;
; N/A                                     ; 96.10 MHz ( period = 10.406 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 10.230 ns               ;
; N/A                                     ; 96.13 MHz ( period = 10.403 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 10.227 ns               ;
; N/A                                     ; 96.13 MHz ( period = 10.403 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 10.239 ns               ;
; N/A                                     ; 96.14 MHz ( period = 10.402 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 10.227 ns               ;
; N/A                                     ; 96.14 MHz ( period = 10.401 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 10.228 ns               ;
; N/A                                     ; 96.14 MHz ( period = 10.401 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 10.237 ns               ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 10.236 ns               ;
; N/A                                     ; 96.16 MHz ( period = 10.399 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 10.207 ns               ;
; N/A                                     ; 96.16 MHz ( period = 10.399 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 10.228 ns               ;
; N/A                                     ; 96.17 MHz ( period = 10.398 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 10.206 ns               ;
; N/A                                     ; 96.17 MHz ( period = 10.398 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 10.206 ns               ;
; N/A                                     ; 96.17 MHz ( period = 10.398 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 10.218 ns               ;
; N/A                                     ; 96.17 MHz ( period = 10.398 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 10.218 ns               ;
; N/A                                     ; 96.18 MHz ( period = 10.397 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 10.217 ns               ;
; N/A                                     ; 96.21 MHz ( period = 10.394 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 10.229 ns               ;
; N/A                                     ; 96.24 MHz ( period = 10.391 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 10.212 ns               ;
; N/A                                     ; 96.24 MHz ( period = 10.391 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 10.212 ns               ;
; N/A                                     ; 96.26 MHz ( period = 10.389 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 10.210 ns               ;
; N/A                                     ; 96.26 MHz ( period = 10.389 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 10.222 ns               ;
; N/A                                     ; 96.26 MHz ( period = 10.388 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 10.213 ns               ;
; N/A                                     ; 96.26 MHz ( period = 10.388 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 10.221 ns               ;
; N/A                                     ; 96.27 MHz ( period = 10.387 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 10.212 ns               ;
; N/A                                     ; 96.28 MHz ( period = 10.386 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 10.210 ns               ;
; N/A                                     ; 96.31 MHz ( period = 10.383 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 10.207 ns               ;
; N/A                                     ; 96.31 MHz ( period = 10.383 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 10.219 ns               ;
; N/A                                     ; 96.32 MHz ( period = 10.382 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 10.207 ns               ;
; N/A                                     ; 96.33 MHz ( period = 10.381 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 10.217 ns               ;
; N/A                                     ; 96.34 MHz ( period = 10.380 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 10.216 ns               ;
; N/A                                     ; 96.39 MHz ( period = 10.374 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 10.209 ns               ;
; N/A                                     ; 96.47 MHz ( period = 10.366 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 10.191 ns               ;
; N/A                                     ; 96.52 MHz ( period = 10.361 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 10.186 ns               ;
; N/A                                     ; 96.66 MHz ( period = 10.346 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 10.167 ns               ;
; N/A                                     ; 96.66 MHz ( period = 10.346 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 10.171 ns               ;
; N/A                                     ; 96.73 MHz ( period = 10.338 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 10.159 ns               ;
; N/A                                     ; 96.75 MHz ( period = 10.336 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 10.157 ns               ;
; N/A                                     ; 96.76 MHz ( period = 10.335 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 10.156 ns               ;
; N/A                                     ; 96.92 MHz ( period = 10.318 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 10.139 ns               ;
; N/A                                     ; 96.93 MHz ( period = 10.317 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 10.127 ns               ;
; N/A                                     ; 96.94 MHz ( period = 10.316 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 10.126 ns               ;
; N/A                                     ; 96.94 MHz ( period = 10.316 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 10.126 ns               ;
; N/A                                     ; 96.94 MHz ( period = 10.316 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 10.138 ns               ;
; N/A                                     ; 96.94 MHz ( period = 10.316 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 10.138 ns               ;
; N/A                                     ; 96.94 MHz ( period = 10.316 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 10.137 ns               ;
; N/A                                     ; 96.95 MHz ( period = 10.315 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 10.137 ns               ;
; N/A                                     ; 96.95 MHz ( period = 10.315 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 10.136 ns               ;
; N/A                                     ; 97.00 MHz ( period = 10.309 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 10.132 ns               ;
; N/A                                     ; 97.00 MHz ( period = 10.309 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 10.132 ns               ;
; N/A                                     ; 97.01 MHz ( period = 10.308 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Controle:inst4|PCWrite         ; clk        ; clk      ; None                        ; None                      ; 10.137 ns               ;
; N/A                                     ; 97.02 MHz ( period = 10.307 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 10.130 ns               ;
; N/A                                     ; 97.02 MHz ( period = 10.307 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 10.142 ns               ;
; N/A                                     ; 97.03 MHz ( period = 10.306 ns )                    ; Registrador:A_Control|Saida[0] ; Controle:inst4|PCWrite         ; clk        ; clk      ; None                        ; None                      ; 10.137 ns               ;
; N/A                                     ; 97.03 MHz ( period = 10.306 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 10.141 ns               ;
; N/A                                     ; 97.06 MHz ( period = 10.303 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 10.127 ns               ;
; N/A                                     ; 97.12 MHz ( period = 10.297 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 10.107 ns               ;
; N/A                                     ; 97.13 MHz ( period = 10.296 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 10.106 ns               ;
; N/A                                     ; 97.13 MHz ( period = 10.296 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 10.106 ns               ;
; N/A                                     ; 97.13 MHz ( period = 10.296 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 10.118 ns               ;
; N/A                                     ; 97.13 MHz ( period = 10.296 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 10.118 ns               ;
; N/A                                     ; 97.13 MHz ( period = 10.295 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 10.117 ns               ;
; N/A                                     ; 97.17 MHz ( period = 10.291 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 10.118 ns               ;
; N/A                                     ; 97.18 MHz ( period = 10.290 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 10.117 ns               ;
; N/A                                     ; 97.19 MHz ( period = 10.289 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 10.115 ns               ;
; N/A                                     ; 97.19 MHz ( period = 10.289 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 10.112 ns               ;
; N/A                                     ; 97.19 MHz ( period = 10.289 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 10.112 ns               ;
; N/A                                     ; 97.21 MHz ( period = 10.287 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 10.110 ns               ;
; N/A                                     ; 97.21 MHz ( period = 10.287 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 10.122 ns               ;
; N/A                                     ; 97.22 MHz ( period = 10.286 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 10.112 ns               ;
; N/A                                     ; 97.22 MHz ( period = 10.286 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 10.121 ns               ;
; N/A                                     ; 97.22 MHz ( period = 10.286 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 10.124 ns               ;
; N/A                                     ; 97.23 MHz ( period = 10.285 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 10.112 ns               ;
; N/A                                     ; 97.24 MHz ( period = 10.284 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 10.111 ns               ;
; N/A                                     ; 97.24 MHz ( period = 10.284 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 10.122 ns               ;
; N/A                                     ; 97.25 MHz ( period = 10.283 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 10.121 ns               ;
; N/A                                     ; 97.29 MHz ( period = 10.279 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 10.106 ns               ;
; N/A                                     ; 97.30 MHz ( period = 10.277 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 10.114 ns               ;
; N/A                                     ; 97.32 MHz ( period = 10.275 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 10.099 ns               ;
; N/A                                     ; 97.43 MHz ( period = 10.264 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 10.091 ns               ;
; N/A                                     ; 97.43 MHz ( period = 10.264 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 10.091 ns               ;
; N/A                                     ; 97.48 MHz ( period = 10.259 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 10.086 ns               ;
; N/A                                     ; 97.53 MHz ( period = 10.253 ns )                    ; Registrador:PCWrite|Saida[0]   ; Controle:inst4|PCWrite         ; clk        ; clk      ; None                        ; None                      ; 10.080 ns               ;
; N/A                                     ; 97.57 MHz ( period = 10.249 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 10.074 ns               ;
; N/A                                     ; 97.58 MHz ( period = 10.248 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 10.073 ns               ;
; N/A                                     ; 97.59 MHz ( period = 10.247 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 10.071 ns               ;
; N/A                                     ; 97.62 MHz ( period = 10.244 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 10.068 ns               ;
; N/A                                     ; 97.62 MHz ( period = 10.244 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 10.071 ns               ;
; N/A                                     ; 97.62 MHz ( period = 10.244 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 10.080 ns               ;
; N/A                                     ; 97.63 MHz ( period = 10.243 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 10.068 ns               ;
; N/A                                     ; 97.64 MHz ( period = 10.242 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 10.078 ns               ;
; N/A                                     ; 97.65 MHz ( period = 10.241 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 10.077 ns               ;
; N/A                                     ; 97.68 MHz ( period = 10.237 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 10.065 ns               ;
; N/A                                     ; 97.70 MHz ( period = 10.235 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 10.065 ns               ;
; N/A                                     ; 97.70 MHz ( period = 10.235 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 10.070 ns               ;
; N/A                                     ; 97.84 MHz ( period = 10.221 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 10.044 ns               ;
; N/A                                     ; 97.84 MHz ( period = 10.221 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg5[0]  ; clk        ; clk      ; None                        ; None                      ; 10.049 ns               ;
; N/A                                     ; 97.85 MHz ( period = 10.220 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg1[0]  ; clk        ; clk      ; None                        ; None                      ; 10.048 ns               ;
; N/A                                     ; 97.86 MHz ( period = 10.219 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg5[0]  ; clk        ; clk      ; None                        ; None                      ; 10.049 ns               ;
; N/A                                     ; 97.86 MHz ( period = 10.219 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 10.042 ns               ;
; N/A                                     ; 97.87 MHz ( period = 10.218 ns )                    ; Registrador:A_Control|Saida[0] ; Banco_reg:Reg_Control|Reg1[0]  ; clk        ; clk      ; None                        ; None                      ; 10.048 ns               ;
; N/A                                     ; 97.87 MHz ( period = 10.218 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 10.041 ns               ;
; N/A                                     ; 98.04 MHz ( period = 10.200 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 10.012 ns               ;
; N/A                                     ; 98.05 MHz ( period = 10.199 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 10.011 ns               ;
; N/A                                     ; 98.05 MHz ( period = 10.199 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 10.011 ns               ;
; N/A                                     ; 98.05 MHz ( period = 10.199 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 10.023 ns               ;
; N/A                                     ; 98.05 MHz ( period = 10.199 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 10.023 ns               ;
; N/A                                     ; 98.06 MHz ( period = 10.198 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 10.022 ns               ;
; N/A                                     ; 98.12 MHz ( period = 10.192 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 10.017 ns               ;
; N/A                                     ; 98.12 MHz ( period = 10.192 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 10.017 ns               ;
; N/A                                     ; 98.14 MHz ( period = 10.190 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 10.015 ns               ;
; N/A                                     ; 98.14 MHz ( period = 10.190 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 10.027 ns               ;
; N/A                                     ; 98.15 MHz ( period = 10.189 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 10.026 ns               ;
; N/A                                     ; 98.15 MHz ( period = 10.188 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 10.010 ns               ;
; N/A                                     ; 98.16 MHz ( period = 10.187 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 10.009 ns               ;
; N/A                                     ; 98.17 MHz ( period = 10.186 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 10.007 ns               ;
; N/A                                     ; 98.20 MHz ( period = 10.183 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 10.004 ns               ;
; N/A                                     ; 98.20 MHz ( period = 10.183 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 10.016 ns               ;
; N/A                                     ; 98.21 MHz ( period = 10.182 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 10.004 ns               ;
; N/A                                     ; 98.21 MHz ( period = 10.182 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 10.008 ns               ;
; N/A                                     ; 98.22 MHz ( period = 10.181 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 10.014 ns               ;
; N/A                                     ; 98.23 MHz ( period = 10.180 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 10.013 ns               ;
; N/A                                     ; 98.24 MHz ( period = 10.179 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 10.000 ns               ;
; N/A                                     ; 98.26 MHz ( period = 10.177 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 9.998 ns                ;
; N/A                                     ; 98.27 MHz ( period = 10.176 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 9.997 ns                ;
; N/A                                     ; 98.29 MHz ( period = 10.174 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 10.006 ns               ;
; N/A                                     ; 98.32 MHz ( period = 10.171 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Controle:inst4|PCWrite         ; clk        ; clk      ; None                        ; None                      ; 10.000 ns               ;
; N/A                                     ; 98.36 MHz ( period = 10.167 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 9.996 ns                ;
; N/A                                     ; 98.37 MHz ( period = 10.166 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg5[0]  ; clk        ; clk      ; None                        ; None                      ; 9.992 ns                ;
; N/A                                     ; 98.38 MHz ( period = 10.165 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg1[0]  ; clk        ; clk      ; None                        ; None                      ; 9.991 ns                ;
; N/A                                     ; 98.41 MHz ( period = 10.162 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 9.991 ns                ;
; N/A                                     ; 98.44 MHz ( period = 10.158 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 9.968 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                ;                                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+-------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                           ; To    ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+-------+------------+
; N/A                                     ; None                                                ; 18.244 ns  ; Controle:inst4|ALUSrcB[0]                      ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 18.242 ns  ; Registrador:A_Control|Saida[0]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 18.189 ns  ; Registrador:PCWrite|Saida[0]                   ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 18.107 ns  ; Instr_Reg:IRWrite|Instr15_0[0]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 18.087 ns  ; Controle:inst4|ALUSrcB[1]                      ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.990 ns  ; Registrador:B_Control|Saida[0]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.948 ns  ; Controle:inst4|ALUSrcA[0]                      ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.887 ns  ; Controle:inst4|ALUControl[2]                   ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.844 ns  ; Controle:inst4|ALUControl[0]                   ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.816 ns  ; Controle:inst4|ALUControl[1]                   ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.691 ns  ; Registrador:A_Control|Saida[1]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.612 ns  ; Instr_Reg:IRWrite|Instr15_0[2]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.588 ns  ; Instr_Reg:IRWrite|Instr15_0[7]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.584 ns  ; Registrador:PCWrite|Saida[1]                   ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.575 ns  ; Instr_Reg:IRWrite|Instr15_0[5]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.534 ns  ; Registrador:B_Control|Saida[2]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.523 ns  ; Instr_Reg:IRWrite|Instr15_0[3]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.495 ns  ; Registrador:B_Control|Saida[3]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.488 ns  ; Registrador:B_Control|Saida[5]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.446 ns  ; Registrador:A_Control|Saida[3]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.441 ns  ; Registrador:B_Control|Saida[1]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.422 ns  ; Instr_Reg:IRWrite|Instr15_0[6]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.404 ns  ; Registrador:PCWrite|Saida[3]                   ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.403 ns  ; Registrador:PCWrite|Saida[5]~DUPLICATE         ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.400 ns  ; Controle:inst4|ALUSrcB[0]                      ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 17.398 ns  ; Registrador:A_Control|Saida[0]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 17.345 ns  ; Registrador:PCWrite|Saida[0]                   ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 17.334 ns  ; Instr_Reg:IRWrite|Instr15_0[4]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.272 ns  ; Instr_Reg:IRWrite|Instr15_0[9]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.270 ns  ; Registrador:B_Control|Saida[4]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.263 ns  ; Instr_Reg:IRWrite|Instr15_0[0]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 17.243 ns  ; Controle:inst4|ALUSrcB[1]                      ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 17.237 ns  ; Instr_Reg:IRWrite|Instr15_0[15]                ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.229 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.205 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.190 ns  ; Instr_Reg:IRWrite|Instr15_0[1]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.176 ns  ; Registrador:A_Control|Saida[5]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.176 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.146 ns  ; Registrador:B_Control|Saida[0]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 17.118 ns  ; Instr_Reg:IRWrite|Instr15_0[10]                ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.104 ns  ; Controle:inst4|ALUSrcA[0]                      ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 17.085 ns  ; Registrador:B_Control|Saida[6]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.043 ns  ; Controle:inst4|ALUControl[2]                   ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 17.022 ns  ; Registrador:B_Control|Saida[7]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 17.000 ns  ; Controle:inst4|ALUControl[0]                   ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.972 ns  ; Controle:inst4|ALUControl[1]                   ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.954 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.896 ns  ; Registrador:A_Control|Saida[2]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.895 ns  ; Instr_Reg:IRWrite|Instr15_0[8]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.891 ns  ; Controle:inst4|ALUSrcB[0]                      ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.889 ns  ; Registrador:A_Control|Saida[0]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.847 ns  ; Registrador:A_Control|Saida[1]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.847 ns  ; Registrador:A_Control|Saida[7]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.844 ns  ; Registrador:PCWrite|Saida[2]~DUPLICATE         ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.836 ns  ; Registrador:PCWrite|Saida[0]                   ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.787 ns  ; Registrador:B_Control|Saida[10]                ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.774 ns  ; Registrador:PCWrite|Saida[4]~DUPLICATE         ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.768 ns  ; Instr_Reg:IRWrite|Instr15_0[2]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.767 ns  ; Registrador:A_Control|Saida[13]                ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.754 ns  ; Instr_Reg:IRWrite|Instr15_0[0]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.754 ns  ; Instr_Reg:IRWrite|Instr15_0[12]~DUPLICATE      ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.744 ns  ; Instr_Reg:IRWrite|Instr15_0[7]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.740 ns  ; Registrador:PCWrite|Saida[1]                   ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.734 ns  ; Controle:inst4|ALUSrcB[1]                      ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.731 ns  ; Instr_Reg:IRWrite|Instr15_0[5]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.694 ns  ; ShiftLeft2de32pra32:inst|outputSL[6]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.690 ns  ; Registrador:B_Control|Saida[2]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.679 ns  ; Instr_Reg:IRWrite|Instr15_0[3]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.651 ns  ; Registrador:B_Control|Saida[3]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.644 ns  ; Registrador:B_Control|Saida[5]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.637 ns  ; Registrador:B_Control|Saida[0]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.623 ns  ; Registrador:B_Control|Saida[13]                ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.610 ns  ; ShiftLeft2de32pra32:inst|outputSL[7]~DUPLICATE ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.602 ns  ; Registrador:A_Control|Saida[3]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.597 ns  ; Registrador:B_Control|Saida[1]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.595 ns  ; Controle:inst4|ALUSrcA[0]                      ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.578 ns  ; Instr_Reg:IRWrite|Instr15_0[6]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.575 ns  ; Registrador:B_Control|Saida[9]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.560 ns  ; Registrador:PCWrite|Saida[3]                   ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.559 ns  ; Registrador:PCWrite|Saida[5]~DUPLICATE         ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.559 ns  ; Registrador:B_Control|Saida[16]                ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.557 ns  ; Instr_Reg:IRWrite|Instr15_0[11]~DUPLICATE      ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.534 ns  ; Controle:inst4|ALUControl[2]                   ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.518 ns  ; Registrador:PCWrite|Saida[9]                   ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.491 ns  ; Controle:inst4|ALUControl[0]                   ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.490 ns  ; Instr_Reg:IRWrite|Instr15_0[4]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.487 ns  ; Registrador:PCWrite|Saida[7]                   ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.485 ns  ; ShiftLeft2de32pra32:inst|outputSL[10]          ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.463 ns  ; Controle:inst4|ALUControl[1]                   ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.462 ns  ; Registrador:B_Control|Saida[8]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.428 ns  ; Instr_Reg:IRWrite|Instr15_0[9]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.426 ns  ; Registrador:B_Control|Saida[4]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.421 ns  ; Registrador:B_Control|Saida[12]                ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.419 ns  ; Registrador:A_Control|Saida[8]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.388 ns  ; Registrador:PCWrite|Saida[11]                  ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.387 ns  ; Registrador:A_Control|Saida[4]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.385 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]           ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.385 ns  ; Instr_Reg:IRWrite|Instr15_0[13]                ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.361 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]           ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.346 ns  ; Instr_Reg:IRWrite|Instr15_0[1]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.338 ns  ; Registrador:A_Control|Saida[1]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.332 ns  ; Registrador:A_Control|Saida[5]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.332 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]           ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.322 ns  ; ShiftLeft2de32pra32:inst|outputSL[16]          ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.291 ns  ; ShiftLeft2de32pra32:inst|outputSL[9]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.274 ns  ; Instr_Reg:IRWrite|Instr15_0[10]                ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.260 ns  ; Registrador:B_Control|Saida[15]                ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.259 ns  ; Instr_Reg:IRWrite|Instr15_0[2]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.241 ns  ; Registrador:B_Control|Saida[6]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.235 ns  ; Instr_Reg:IRWrite|Instr15_0[7]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.233 ns  ; Registrador:PCWrite|Saida[2]                   ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.231 ns  ; Registrador:PCWrite|Saida[1]                   ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.222 ns  ; Instr_Reg:IRWrite|Instr15_0[5]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.181 ns  ; Registrador:B_Control|Saida[2]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.178 ns  ; Registrador:B_Control|Saida[7]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.170 ns  ; Instr_Reg:IRWrite|Instr15_0[3]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.142 ns  ; Registrador:B_Control|Saida[3]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.139 ns  ; ShiftLeft2de32pra32:inst|outputSL[8]           ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.135 ns  ; Registrador:B_Control|Saida[5]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.110 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]           ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.096 ns  ; Registrador:B_Control|Saida[18]                ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.093 ns  ; Registrador:A_Control|Saida[3]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.088 ns  ; Registrador:B_Control|Saida[1]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.087 ns  ; Registrador:B_Control|Saida[14]                ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.069 ns  ; Instr_Reg:IRWrite|Instr15_0[6]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.061 ns  ; Registrador:A_Control|Saida[9]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.057 ns  ; Registrador:B_Control|Saida[19]                ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.052 ns  ; Registrador:A_Control|Saida[2]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.051 ns  ; Instr_Reg:IRWrite|Instr15_0[8]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.051 ns  ; Registrador:PCWrite|Saida[3]                   ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.050 ns  ; Registrador:PCWrite|Saida[5]~DUPLICATE         ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.041 ns  ; Instr_Reg:IRWrite|Instr15_0[15]                ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.024 ns  ; Registrador:B_Control|Saida[11]                ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.003 ns  ; Registrador:A_Control|Saida[7]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 16.001 ns  ; Registrador:A_Control|Saida[11]                ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 16.000 ns  ; Registrador:PCWrite|Saida[2]~DUPLICATE         ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.981 ns  ; Instr_Reg:IRWrite|Instr15_0[4]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.972 ns  ; Instr_Reg:IRWrite|Instr15_0[14]                ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.959 ns  ; Registrador:A_Control|Saida[6]                 ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.943 ns  ; Registrador:B_Control|Saida[10]                ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.930 ns  ; Registrador:PCWrite|Saida[4]~DUPLICATE         ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.923 ns  ; Registrador:A_Control|Saida[13]                ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.919 ns  ; Instr_Reg:IRWrite|Instr15_0[9]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.917 ns  ; Registrador:B_Control|Saida[4]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.910 ns  ; Instr_Reg:IRWrite|Instr15_0[12]~DUPLICATE      ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.884 ns  ; Instr_Reg:IRWrite|Instr15_0[15]                ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.883 ns  ; ShiftLeft2de32pra32:inst|outputSL[15]          ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.876 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.852 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.850 ns  ; ShiftLeft2de32pra32:inst|outputSL[6]           ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.845 ns  ; Controle:inst4|ALUSrcB[0]                      ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.843 ns  ; Registrador:A_Control|Saida[0]                 ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.837 ns  ; Instr_Reg:IRWrite|Instr15_0[1]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.823 ns  ; Registrador:A_Control|Saida[5]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.823 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.812 ns  ; ShiftLeft2de32pra32:inst|outputSL[17]          ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.803 ns  ; Registrador:A_Control|Saida[15]                ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.802 ns  ; Controle:inst4|ALUSrcB[0]                      ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.800 ns  ; Registrador:A_Control|Saida[0]                 ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.790 ns  ; Registrador:PCWrite|Saida[0]                   ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.779 ns  ; Registrador:B_Control|Saida[13]                ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.772 ns  ; Registrador:A_Control|Saida[14]                ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.766 ns  ; ShiftLeft2de32pra32:inst|outputSL[7]~DUPLICATE ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.765 ns  ; Instr_Reg:IRWrite|Instr15_0[10]                ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.747 ns  ; Registrador:PCWrite|Saida[0]                   ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.738 ns  ; Registrador:A_Control|Saida[12]                ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.732 ns  ; Registrador:B_Control|Saida[6]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.732 ns  ; ShiftLeft2de32pra32:inst|outputSL[11]          ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.731 ns  ; Registrador:B_Control|Saida[9]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.713 ns  ; Instr_Reg:IRWrite|Instr15_0[11]~DUPLICATE      ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.708 ns  ; Instr_Reg:IRWrite|Instr15_0[0]                 ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.692 ns  ; ShiftLeft2de32pra32:inst|outputSL[14]          ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.688 ns  ; Controle:inst4|ALUSrcB[1]                      ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.674 ns  ; Registrador:PCWrite|Saida[9]                   ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.669 ns  ; Registrador:B_Control|Saida[7]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.665 ns  ; Instr_Reg:IRWrite|Instr15_0[0]                 ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.645 ns  ; Controle:inst4|ALUSrcB[1]                      ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.645 ns  ; Registrador:PCWrite|Saida[6]                   ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.643 ns  ; Registrador:PCWrite|Saida[7]                   ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.641 ns  ; ShiftLeft2de32pra32:inst|outputSL[10]          ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.618 ns  ; Registrador:B_Control|Saida[8]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.601 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.591 ns  ; Registrador:B_Control|Saida[0]                 ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.577 ns  ; Registrador:B_Control|Saida[12]                ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.570 ns  ; Registrador:B_Control|Saida[20]                ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.564 ns  ; ShiftLeft2de32pra32:inst|outputSL[12]          ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.563 ns  ; Registrador:B_Control|Saida[17]                ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.549 ns  ; Controle:inst4|ALUSrcA[0]                      ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.548 ns  ; Registrador:B_Control|Saida[0]                 ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.544 ns  ; Registrador:PCWrite|Saida[11]                  ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.543 ns  ; Registrador:A_Control|Saida[4]                 ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.543 ns  ; Registrador:A_Control|Saida[2]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.542 ns  ; Instr_Reg:IRWrite|Instr15_0[8]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.541 ns  ; Instr_Reg:IRWrite|Instr15_0[13]                ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.535 ns  ; ShiftLeft2de32pra32:inst|outputSL[13]          ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.506 ns  ; Controle:inst4|ALUSrcA[0]                      ; S[25] ; clk        ;
; N/A                                     ; None                                                ; 15.494 ns  ; Registrador:A_Control|Saida[7]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.491 ns  ; Registrador:PCWrite|Saida[2]~DUPLICATE         ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.488 ns  ; Controle:inst4|ALUControl[2]                   ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.466 ns  ; Controle:inst4|ALUSrcB[0]                      ; S[20] ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                ;       ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+-------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Oct 16 16:46:29 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 93.43 MHz between source register "Controle:inst4|ALUSrcB[0]" and destination register "Banco_reg:Reg_Control|Reg10[0]" (period= 10.703 ns)
    Info: + Longest register to register delay is 10.527 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y27_N15; Fanout = 36; REG Node = 'Controle:inst4|ALUSrcB[0]'
        Info: 2: + IC(0.282 ns) + CELL(0.346 ns) = 0.628 ns; Loc. = LCCOMB_X49_Y27_N8; Fanout = 5; COMB Node = 'ALUSrcB:inst6|Mux31~0'
        Info: 3: + IC(0.219 ns) + CELL(0.225 ns) = 1.072 ns; Loc. = LCCOMB_X49_Y27_N26; Fanout = 2; COMB Node = 'Ula32:ALUControl|carry_temp[0]~1'
        Info: 4: + IC(0.275 ns) + CELL(0.366 ns) = 1.713 ns; Loc. = LCCOMB_X49_Y27_N30; Fanout = 7; COMB Node = 'Ula32:ALUControl|carry_temp[1]~2'
        Info: 5: + IC(0.596 ns) + CELL(0.053 ns) = 2.362 ns; Loc. = LCCOMB_X50_Y29_N16; Fanout = 2; COMB Node = 'Ula32:ALUControl|carry_temp[3]~35'
        Info: 6: + IC(0.227 ns) + CELL(0.053 ns) = 2.642 ns; Loc. = LCCOMB_X50_Y29_N4; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[3]~5'
        Info: 7: + IC(0.203 ns) + CELL(0.053 ns) = 2.898 ns; Loc. = LCCOMB_X50_Y29_N14; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[5]~37'
        Info: 8: + IC(0.202 ns) + CELL(0.053 ns) = 3.153 ns; Loc. = LCCOMB_X50_Y29_N10; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[5]~8'
        Info: 9: + IC(0.215 ns) + CELL(0.053 ns) = 3.421 ns; Loc. = LCCOMB_X50_Y29_N28; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[7]~84'
        Info: 10: + IC(0.377 ns) + CELL(0.053 ns) = 3.851 ns; Loc. = LCCOMB_X50_Y29_N24; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[9]~80'
        Info: 11: + IC(0.309 ns) + CELL(0.053 ns) = 4.213 ns; Loc. = LCCOMB_X50_Y29_N20; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[11]~76'
        Info: 12: + IC(0.232 ns) + CELL(0.053 ns) = 4.498 ns; Loc. = LCCOMB_X50_Y29_N0; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[13]~72'
        Info: 13: + IC(0.542 ns) + CELL(0.053 ns) = 5.093 ns; Loc. = LCCOMB_X52_Y29_N28; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[14]~16'
        Info: 14: + IC(0.532 ns) + CELL(0.225 ns) = 5.850 ns; Loc. = LCCOMB_X51_Y30_N2; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[16]~17'
        Info: 15: + IC(0.210 ns) + CELL(0.225 ns) = 6.285 ns; Loc. = LCCOMB_X51_Y30_N6; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[18]~19'
        Info: 16: + IC(0.204 ns) + CELL(0.225 ns) = 6.714 ns; Loc. = LCCOMB_X51_Y30_N24; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[20]~21'
        Info: 17: + IC(0.236 ns) + CELL(0.228 ns) = 7.178 ns; Loc. = LCCOMB_X51_Y30_N30; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[22]~23'
        Info: 18: + IC(0.569 ns) + CELL(0.053 ns) = 7.800 ns; Loc. = LCCOMB_X50_Y28_N30; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[24]~25'
        Info: 19: + IC(0.290 ns) + CELL(0.053 ns) = 8.143 ns; Loc. = LCCOMB_X51_Y28_N14; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[26]~27'
        Info: 20: + IC(0.560 ns) + CELL(0.053 ns) = 8.756 ns; Loc. = LCCOMB_X46_Y28_N10; Fanout = 6; COMB Node = 'Ula32:ALUControl|carry_temp[29]~29'
        Info: 21: + IC(0.228 ns) + CELL(0.053 ns) = 9.037 ns; Loc. = LCCOMB_X46_Y28_N12; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[31]~33'
        Info: 22: + IC(0.225 ns) + CELL(0.154 ns) = 9.416 ns; Loc. = LCCOMB_X46_Y28_N20; Fanout = 15; COMB Node = 'DataSrc:inst3|Mux31~2DUPLICATE'
        Info: 23: + IC(0.802 ns) + CELL(0.309 ns) = 10.527 ns; Loc. = LCFF_X45_Y29_N29; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg10[0]'
        Info: Total cell delay = 2.992 ns ( 28.42 % )
        Info: Total interconnect delay = 7.535 ns ( 71.58 % )
    Info: - Smallest clock skew is 0.008 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.967 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1433; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.142 ns) + CELL(0.618 ns) = 2.967 ns; Loc. = LCFF_X45_Y29_N29; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg10[0]'
            Info: Total cell delay = 1.482 ns ( 49.95 % )
            Info: Total interconnect delay = 1.485 ns ( 50.05 % )
        Info: - Longest clock path from clock "clk" to source register is 2.959 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1433; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.134 ns) + CELL(0.618 ns) = 2.959 ns; Loc. = LCFF_X49_Y27_N15; Fanout = 36; REG Node = 'Controle:inst4|ALUSrcB[0]'
            Info: Total cell delay = 1.482 ns ( 50.08 % )
            Info: Total interconnect delay = 1.477 ns ( 49.92 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "clk" to destination pin "S[31]" through register "Controle:inst4|ALUSrcB[0]" is 18.244 ns
    Info: + Longest clock path from clock "clk" to source register is 2.959 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1433; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.134 ns) + CELL(0.618 ns) = 2.959 ns; Loc. = LCFF_X49_Y27_N15; Fanout = 36; REG Node = 'Controle:inst4|ALUSrcB[0]'
        Info: Total cell delay = 1.482 ns ( 50.08 % )
        Info: Total interconnect delay = 1.477 ns ( 49.92 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 15.191 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y27_N15; Fanout = 36; REG Node = 'Controle:inst4|ALUSrcB[0]'
        Info: 2: + IC(0.282 ns) + CELL(0.346 ns) = 0.628 ns; Loc. = LCCOMB_X49_Y27_N8; Fanout = 5; COMB Node = 'ALUSrcB:inst6|Mux31~0'
        Info: 3: + IC(0.219 ns) + CELL(0.225 ns) = 1.072 ns; Loc. = LCCOMB_X49_Y27_N26; Fanout = 2; COMB Node = 'Ula32:ALUControl|carry_temp[0]~1'
        Info: 4: + IC(0.275 ns) + CELL(0.366 ns) = 1.713 ns; Loc. = LCCOMB_X49_Y27_N30; Fanout = 7; COMB Node = 'Ula32:ALUControl|carry_temp[1]~2'
        Info: 5: + IC(0.596 ns) + CELL(0.053 ns) = 2.362 ns; Loc. = LCCOMB_X50_Y29_N16; Fanout = 2; COMB Node = 'Ula32:ALUControl|carry_temp[3]~35'
        Info: 6: + IC(0.227 ns) + CELL(0.053 ns) = 2.642 ns; Loc. = LCCOMB_X50_Y29_N4; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[3]~5'
        Info: 7: + IC(0.203 ns) + CELL(0.053 ns) = 2.898 ns; Loc. = LCCOMB_X50_Y29_N14; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[5]~37'
        Info: 8: + IC(0.202 ns) + CELL(0.053 ns) = 3.153 ns; Loc. = LCCOMB_X50_Y29_N10; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[5]~8'
        Info: 9: + IC(0.215 ns) + CELL(0.053 ns) = 3.421 ns; Loc. = LCCOMB_X50_Y29_N28; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[7]~84'
        Info: 10: + IC(0.377 ns) + CELL(0.053 ns) = 3.851 ns; Loc. = LCCOMB_X50_Y29_N24; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[9]~80'
        Info: 11: + IC(0.309 ns) + CELL(0.053 ns) = 4.213 ns; Loc. = LCCOMB_X50_Y29_N20; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[11]~76'
        Info: 12: + IC(0.232 ns) + CELL(0.053 ns) = 4.498 ns; Loc. = LCCOMB_X50_Y29_N0; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[13]~72'
        Info: 13: + IC(0.542 ns) + CELL(0.053 ns) = 5.093 ns; Loc. = LCCOMB_X52_Y29_N28; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[14]~16'
        Info: 14: + IC(0.532 ns) + CELL(0.225 ns) = 5.850 ns; Loc. = LCCOMB_X51_Y30_N2; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[16]~17'
        Info: 15: + IC(0.210 ns) + CELL(0.225 ns) = 6.285 ns; Loc. = LCCOMB_X51_Y30_N6; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[18]~19'
        Info: 16: + IC(0.204 ns) + CELL(0.225 ns) = 6.714 ns; Loc. = LCCOMB_X51_Y30_N24; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[20]~21'
        Info: 17: + IC(0.236 ns) + CELL(0.228 ns) = 7.178 ns; Loc. = LCCOMB_X51_Y30_N30; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[22]~23'
        Info: 18: + IC(0.569 ns) + CELL(0.053 ns) = 7.800 ns; Loc. = LCCOMB_X50_Y28_N30; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[24]~25'
        Info: 19: + IC(0.290 ns) + CELL(0.053 ns) = 8.143 ns; Loc. = LCCOMB_X51_Y28_N14; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[26]~27'
        Info: 20: + IC(0.560 ns) + CELL(0.053 ns) = 8.756 ns; Loc. = LCCOMB_X46_Y28_N10; Fanout = 6; COMB Node = 'Ula32:ALUControl|carry_temp[29]~29'
        Info: 21: + IC(0.571 ns) + CELL(0.053 ns) = 9.380 ns; Loc. = LCCOMB_X46_Y27_N10; Fanout = 4; COMB Node = 'Ula32:ALUControl|Mux0~1'
        Info: 22: + IC(3.677 ns) + CELL(2.134 ns) = 15.191 ns; Loc. = PIN_Y26; Fanout = 0; PIN Node = 'S[31]'
        Info: Total cell delay = 4.663 ns ( 30.70 % )
        Info: Total interconnect delay = 10.528 ns ( 69.30 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4400 megabytes
    Info: Processing ended: Wed Oct 16 16:46:30 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


