;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 121, 202
	ADD 1, <-1
	ADD 1, <-1
	ADD 3, 182
	ADD 3, 182
	SPL 0, <2
	SPL 0, <2
	ADD 270, 60
	ADD 270, 60
	DAT #827, #166
	SUB 210, 69
	JMP 3, <182
	ADD -33, 0
	DJN 0, #0
	MOV @-7, <27
	ADD 270, 60
	ADD 270, 60
	SUB @-7, <27
	MOV -1, <-20
	ADD 270, -60
	ADD 270, -60
	SUB @-7, <27
	SUB @-7, <27
	JMN @330, -9
	JMN @330, -9
	ADD 1, <-1
	MOV 1, <0
	ADD 1, <-1
	SUB 0, 2
	SLT @827, 166
	SLT @827, 166
	SUB @0, @2
	SLT @827, 166
	SLT 1, <-1
	SLT 121, 202
	ADD 1, <-1
	SUB @0, @2
	SLT 121, 202
	JMZ <121, 106
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	JMZ <121, 106
	JMZ <121, 106
	SPL 0, <402
	JMZ <121, 106
