v 4
file . "../core_vhdl_files/adder.vhdl" "17794d357592c9a9177876d4cfd465d42954e46c" "20260204173252.393":
  entity adder_32 at 3( 89) + 0 on 111;
  architecture behavioral of adder_32 at 16( 421) + 0 on 112;
file . "datapath_gen.vhdl" "f97747a48a0616204e1fc69db3be0203fa5b61d6" "20260204035100.522":
  entity datapath at 2( 29) + 0 on 31;
  architecture behavioral of datapath at 30( 1046) + 0 on 32;
file . "controller.vhdl" "7c2baf2b5c78717490bc00d7e6b91de0331c100b" "20260204035100.417":
  entity controller at 2( 18) + 0 on 29;
  architecture behavioral of controller at 28( 990) + 0 on 30;
file . "testbench.vhdl" "08ee9734b28e4e33d14277e5af75fbb21fa3cb68" "20260204173252.598":
  entity testbench at 2( 13) + 0 on 117;
  architecture behavioral of testbench at 8( 119) + 0 on 118;
file . "design.vhdl" "080c7d583baaa64c08bc82ce3cacd94873d85832" "20260204173252.456":
  entity design at 2( 24) + 0 on 115;
  architecture behavioral of design at 12( 251) + 0 on 116;
file . "../core_vhdl_files/dual_port_ram.vhdl" "36655bd31250679311fb52a799d012e7bb69cb66" "20260204173252.352":
  entity dual_port_ram at 21( 678) + 0 on 109;
  architecture arch of dual_port_ram at 42( 1220) + 0 on 110;
file . "../core_vhdl_files/multiplier.vhdl" "c84278452c4dd17b6a3caa5f4aa0c8763c698973" "20260204173252.420":
  entity multiplier_32 at 3( 90) + 0 on 113;
  architecture behavioral of multiplier_32 at 16( 432) + 0 on 114;
