$date
	Tue May 31 20:06:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module test_ram $end
$var reg 32 ! address [31:0] $end
$var reg 1 " clk $end
$var reg 32 # in [31:0] $end
$var reg 2 $ mem_ctrl [1:0] $end
$var reg 1 % we $end
$scope module dut $end
$var wire 32 & address [31:0] $end
$var wire 1 " clk $end
$var wire 32 ' data_in [31:0] $end
$var wire 2 ( mem_ctrl [1:0] $end
$var wire 32 ) temp_mem0 [31:0] $end
$var wire 32 * temp_mem1 [31:0] $end
$var wire 32 + temp_mem2 [31:0] $end
$var wire 32 , temp_mem3 [31:0] $end
$var wire 1 % we $end
$var wire 30 - word_addr [29:0] $end
$var reg 32 . data_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
b0 -
bx ,
bx +
bx *
bx )
b0 (
b10010001101000101011001111000 '
b0 &
1%
b0 $
b10010001101000101011001111000 #
0"
b0 !
$end
#10
bx01111000xxxxxxxx )
b1 !
b1 &
1"
#20
0"
#30
b10101100111100001111000xxxxxxxx )
1"
b1 $
b1 (
b10 !
b10 &
#40
0"
#50
b10010001101000101011001111000 +
b10 -
1"
b10 $
b10 (
b1000 !
b1000 &
#60
0"
#70
b10010001101000111100001111000 +
1"
b0 $
b0 (
b1001 !
b1001 &
#80
0"
#90
b101011001111000xxxxxxxxxxxxxxxx ,
b11 -
1"
b1 $
b1 (
b1110 !
b1110 &
#100
0"
#110
1"
#120
0"
#130
1"
#140
0"
#150
1"
#160
0"
#170
1"
#180
0"
#190
1"
#200
0"
