#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000020975929f80 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000020975bbd240_0 .net "PC", 31 0, L_0000020975c3e710;  1 drivers
v0000020975bbcd40_0 .net "cycles_consumed", 31 0, v0000020975bbc520_0;  1 drivers
v0000020975bbd6a0_0 .var "input_clk", 0 0;
v0000020975bbd7e0_0 .var "rst", 0 0;
S_00000209759396a0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000020975929f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000020975affa70 .functor NOR 1, v0000020975bbd6a0_0, v0000020975bacd10_0, C4<0>, C4<0>;
L_0000020975b00870 .functor AND 1, v0000020975b94370_0, v0000020975b94230_0, C4<1>, C4<1>;
L_0000020975b01440 .functor AND 1, L_0000020975b00870, L_0000020975bbd880, C4<1>, C4<1>;
L_0000020975affca0 .functor AND 1, v0000020975b82630_0, v0000020975b82ef0_0, C4<1>, C4<1>;
L_0000020975b006b0 .functor AND 1, L_0000020975affca0, L_0000020975bbd9c0, C4<1>, C4<1>;
L_0000020975b00100 .functor AND 1, v0000020975bac770_0, v0000020975bac1d0_0, C4<1>, C4<1>;
L_0000020975b00950 .functor AND 1, L_0000020975b00100, L_0000020975bbdb00, C4<1>, C4<1>;
L_0000020975affae0 .functor AND 1, v0000020975b94370_0, v0000020975b94230_0, C4<1>, C4<1>;
L_0000020975b00db0 .functor AND 1, L_0000020975affae0, L_0000020975bbde20, C4<1>, C4<1>;
L_0000020975afffb0 .functor AND 1, v0000020975b82630_0, v0000020975b82ef0_0, C4<1>, C4<1>;
L_0000020975b00e20 .functor AND 1, L_0000020975afffb0, L_0000020975bbe000, C4<1>, C4<1>;
L_0000020975affb50 .functor AND 1, v0000020975bac770_0, v0000020975bac1d0_0, C4<1>, C4<1>;
L_0000020975aff920 .functor AND 1, L_0000020975affb50, L_0000020975bbe0a0, C4<1>, C4<1>;
L_0000020975bc5320 .functor NOT 1, L_0000020975affa70, C4<0>, C4<0>, C4<0>;
L_0000020975bc55c0 .functor NOT 1, L_0000020975affa70, C4<0>, C4<0>, C4<0>;
L_0000020975c2a4a0 .functor NOT 1, L_0000020975affa70, C4<0>, C4<0>, C4<0>;
L_0000020975c2bc40 .functor NOT 1, L_0000020975affa70, C4<0>, C4<0>, C4<0>;
L_0000020975c2bb60 .functor NOT 1, L_0000020975affa70, C4<0>, C4<0>, C4<0>;
L_0000020975c3e710 .functor BUFZ 32, v0000020975ba9930_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020975bb0050_0 .net "EX1_ALU_OPER1", 31 0, L_0000020975bc5ef0;  1 drivers
v0000020975bb0ff0_0 .net "EX1_ALU_OPER2", 31 0, L_0000020975c2ae40;  1 drivers
v0000020975baed90_0 .net "EX1_PC", 31 0, v0000020975b926b0_0;  1 drivers
v0000020975bb09b0_0 .net "EX1_PFC", 31 0, v0000020975b918f0_0;  1 drivers
v0000020975baec50_0 .net "EX1_PFC_to_IF", 31 0, L_0000020975bc3320;  1 drivers
v0000020975baf830_0 .net "EX1_forward_to_B", 31 0, v0000020975b91ad0_0;  1 drivers
v0000020975bb0b90_0 .net "EX1_is_beq", 0 0, v0000020975b90e50_0;  1 drivers
v0000020975bb05f0_0 .net "EX1_is_bne", 0 0, v0000020975b90f90_0;  1 drivers
v0000020975baf0b0_0 .net "EX1_is_jal", 0 0, v0000020975b92a70_0;  1 drivers
v0000020975bb0190_0 .net "EX1_is_jr", 0 0, v0000020975b92b10_0;  1 drivers
v0000020975bb0a50_0 .net "EX1_is_oper2_immed", 0 0, v0000020975b915d0_0;  1 drivers
v0000020975baea70_0 .net "EX1_memread", 0 0, v0000020975b90bd0_0;  1 drivers
v0000020975baee30_0 .net "EX1_memwrite", 0 0, v0000020975b91170_0;  1 drivers
v0000020975baef70_0 .net "EX1_opcode", 11 0, v0000020975b91210_0;  1 drivers
v0000020975baf290_0 .net "EX1_predicted", 0 0, v0000020975b91030_0;  1 drivers
v0000020975baf150_0 .net "EX1_rd_ind", 4 0, v0000020975b91c10_0;  1 drivers
v0000020975bafdd0_0 .net "EX1_rd_indzero", 0 0, v0000020975b90770_0;  1 drivers
v0000020975bb0d70_0 .net "EX1_regwrite", 0 0, v0000020975b910d0_0;  1 drivers
v0000020975bb0e10_0 .net "EX1_rs1", 31 0, v0000020975b912b0_0;  1 drivers
v0000020975bb0550_0 .net "EX1_rs1_ind", 4 0, v0000020975b91710_0;  1 drivers
v0000020975bae9d0_0 .net "EX1_rs2", 31 0, v0000020975b91350_0;  1 drivers
v0000020975baeb10_0 .net "EX1_rs2_ind", 4 0, v0000020975b913f0_0;  1 drivers
v0000020975baebb0_0 .net "EX1_rs2_out", 31 0, L_0000020975c2a660;  1 drivers
v0000020975baf650_0 .net "EX2_ALU_OPER1", 31 0, v0000020975b93dd0_0;  1 drivers
v0000020975baf510_0 .net "EX2_ALU_OPER2", 31 0, v0000020975b93bf0_0;  1 drivers
v0000020975bb00f0_0 .net "EX2_ALU_OUT", 31 0, L_0000020975bc35a0;  1 drivers
v0000020975baeed0_0 .net "EX2_PC", 31 0, v0000020975b93790_0;  1 drivers
v0000020975bb0690_0 .net "EX2_PFC_to_IF", 31 0, v0000020975b93e70_0;  1 drivers
v0000020975baf1f0_0 .net "EX2_forward_to_B", 31 0, v0000020975b93f10_0;  1 drivers
v0000020975bb0c30_0 .net "EX2_is_beq", 0 0, v0000020975b93fb0_0;  1 drivers
v0000020975bafe70_0 .net "EX2_is_bne", 0 0, v0000020975b93470_0;  1 drivers
v0000020975bafb50_0 .net "EX2_is_jal", 0 0, v0000020975b94050_0;  1 drivers
v0000020975bb0730_0 .net "EX2_is_jr", 0 0, v0000020975b93ab0_0;  1 drivers
v0000020975baf010_0 .net "EX2_is_oper2_immed", 0 0, v0000020975b93510_0;  1 drivers
v0000020975baf330_0 .net "EX2_memread", 0 0, v0000020975b93830_0;  1 drivers
v0000020975bb0230_0 .net "EX2_memwrite", 0 0, v0000020975b936f0_0;  1 drivers
v0000020975baf970_0 .net "EX2_opcode", 11 0, v0000020975b93650_0;  1 drivers
v0000020975bb0cd0_0 .net "EX2_predicted", 0 0, v0000020975b940f0_0;  1 drivers
v0000020975baf3d0_0 .net "EX2_rd_ind", 4 0, v0000020975b93b50_0;  1 drivers
v0000020975bb0af0_0 .net "EX2_rd_indzero", 0 0, v0000020975b94230_0;  1 drivers
v0000020975baf470_0 .net "EX2_regwrite", 0 0, v0000020975b94370_0;  1 drivers
v0000020975baf5b0_0 .net "EX2_rs1", 31 0, v0000020975b94410_0;  1 drivers
v0000020975bafa10_0 .net "EX2_rs1_ind", 4 0, v0000020975b944b0_0;  1 drivers
v0000020975bb02d0_0 .net "EX2_rs2_ind", 4 0, v0000020975b94550_0;  1 drivers
v0000020975bb07d0_0 .net "EX2_rs2_out", 31 0, v0000020975b945f0_0;  1 drivers
v0000020975bb0eb0_0 .net "ID_INST", 31 0, v0000020975b9cb20_0;  1 drivers
v0000020975bb0370_0 .net "ID_PC", 31 0, v0000020975b9cda0_0;  1 drivers
v0000020975baf6f0_0 .net "ID_PFC_to_EX", 31 0, L_0000020975bbf0e0;  1 drivers
v0000020975bb0410_0 .net "ID_PFC_to_IF", 31 0, L_0000020975bc0760;  1 drivers
v0000020975baf790_0 .net "ID_forward_to_B", 31 0, L_0000020975bc0a80;  1 drivers
v0000020975bafbf0_0 .net "ID_is_beq", 0 0, L_0000020975bbfcc0;  1 drivers
v0000020975baf8d0_0 .net "ID_is_bne", 0 0, L_0000020975bbfe00;  1 drivers
v0000020975bb04b0_0 .net "ID_is_j", 0 0, L_0000020975bc33c0;  1 drivers
v0000020975baff10_0 .net "ID_is_jal", 0 0, L_0000020975bc1340;  1 drivers
v0000020975bafc90_0 .net "ID_is_jr", 0 0, L_0000020975bbfea0;  1 drivers
v0000020975bafd30_0 .net "ID_is_oper2_immed", 0 0, L_0000020975bc4ad0;  1 drivers
v0000020975bb0f50_0 .net "ID_memread", 0 0, L_0000020975bc1660;  1 drivers
v0000020975baffb0_0 .net "ID_memwrite", 0 0, L_0000020975bc1020;  1 drivers
v0000020975bae930_0 .net "ID_opcode", 11 0, v0000020975bab690_0;  1 drivers
v0000020975bb0870_0 .net "ID_predicted", 0 0, v0000020975b95fa0_0;  1 drivers
v0000020975bb16d0_0 .net "ID_rd_ind", 4 0, v0000020975baa330_0;  1 drivers
v0000020975bb1130_0 .net "ID_regwrite", 0 0, L_0000020975bc26a0;  1 drivers
v0000020975bb13b0_0 .net "ID_rs1", 31 0, v0000020975b9a8c0_0;  1 drivers
v0000020975bb11d0_0 .net "ID_rs1_ind", 4 0, v0000020975baaf10_0;  1 drivers
v0000020975bb14f0_0 .net "ID_rs2", 31 0, v0000020975b9a6e0_0;  1 drivers
v0000020975bb1450_0 .net "ID_rs2_ind", 4 0, v0000020975bab2d0_0;  1 drivers
v0000020975bb1630_0 .net "IF_INST", 31 0, L_0000020975bc5e10;  1 drivers
v0000020975bb1270_0 .net "IF_pc", 31 0, v0000020975ba9930_0;  1 drivers
v0000020975bb1310_0 .net "MEM_ALU_OUT", 31 0, v0000020975b81050_0;  1 drivers
v0000020975bb1590_0 .net "MEM_Data_mem_out", 31 0, v0000020975bacc70_0;  1 drivers
v0000020975bb1770_0 .net "MEM_memread", 0 0, v0000020975b82f90_0;  1 drivers
v0000020975bb1810_0 .net "MEM_memwrite", 0 0, v0000020975b83210_0;  1 drivers
v0000020975bbdc40_0 .net "MEM_opcode", 11 0, v0000020975b83170_0;  1 drivers
v0000020975bbbf80_0 .net "MEM_rd_ind", 4 0, v0000020975b82310_0;  1 drivers
v0000020975bbe1e0_0 .net "MEM_rd_indzero", 0 0, v0000020975b82ef0_0;  1 drivers
v0000020975bbe140_0 .net "MEM_regwrite", 0 0, v0000020975b82630_0;  1 drivers
v0000020975bbd420_0 .net "MEM_rs2", 31 0, v0000020975b80f10_0;  1 drivers
v0000020975bbe3c0_0 .net "PC", 31 0, L_0000020975c3e710;  alias, 1 drivers
v0000020975bbd560_0 .net "STALL_ID1_FLUSH", 0 0, v0000020975b97120_0;  1 drivers
v0000020975bbdf60_0 .net "STALL_ID2_FLUSH", 0 0, v0000020975b97260_0;  1 drivers
v0000020975bbc980_0 .net "STALL_IF_FLUSH", 0 0, v0000020975b987a0_0;  1 drivers
v0000020975bbd100_0 .net "WB_ALU_OUT", 31 0, v0000020975bac6d0_0;  1 drivers
v0000020975bbd740_0 .net "WB_Data_mem_out", 31 0, v0000020975bacef0_0;  1 drivers
v0000020975bbc840_0 .net "WB_memread", 0 0, v0000020975bac130_0;  1 drivers
v0000020975bbda60_0 .net "WB_rd_ind", 4 0, v0000020975bad490_0;  1 drivers
v0000020975bbd060_0 .net "WB_rd_indzero", 0 0, v0000020975bac1d0_0;  1 drivers
v0000020975bbc200_0 .net "WB_regwrite", 0 0, v0000020975bac770_0;  1 drivers
v0000020975bbe280_0 .net "Wrong_prediction", 0 0, L_0000020975c2bd20;  1 drivers
v0000020975bbe460_0 .net *"_ivl_1", 0 0, L_0000020975b00870;  1 drivers
v0000020975bbc480_0 .net *"_ivl_13", 0 0, L_0000020975b00100;  1 drivers
v0000020975bbd920_0 .net *"_ivl_14", 0 0, L_0000020975bbdb00;  1 drivers
v0000020975bbc160_0 .net *"_ivl_19", 0 0, L_0000020975affae0;  1 drivers
v0000020975bbc0c0_0 .net *"_ivl_2", 0 0, L_0000020975bbd880;  1 drivers
v0000020975bbcf20_0 .net *"_ivl_20", 0 0, L_0000020975bbde20;  1 drivers
v0000020975bbd1a0_0 .net *"_ivl_25", 0 0, L_0000020975afffb0;  1 drivers
v0000020975bbd4c0_0 .net *"_ivl_26", 0 0, L_0000020975bbe000;  1 drivers
v0000020975bbe320_0 .net *"_ivl_31", 0 0, L_0000020975affb50;  1 drivers
v0000020975bbcb60_0 .net *"_ivl_32", 0 0, L_0000020975bbe0a0;  1 drivers
v0000020975bbc020_0 .net *"_ivl_40", 31 0, L_0000020975bc1840;  1 drivers
L_0000020975be0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020975bbc660_0 .net *"_ivl_43", 26 0, L_0000020975be0c58;  1 drivers
L_0000020975be0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020975bbe500_0 .net/2u *"_ivl_44", 31 0, L_0000020975be0ca0;  1 drivers
v0000020975bbc2a0_0 .net *"_ivl_52", 31 0, L_0000020975c300b0;  1 drivers
L_0000020975be0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020975bbc340_0 .net *"_ivl_55", 26 0, L_0000020975be0d30;  1 drivers
L_0000020975be0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020975bbc8e0_0 .net/2u *"_ivl_56", 31 0, L_0000020975be0d78;  1 drivers
v0000020975bbbee0_0 .net *"_ivl_7", 0 0, L_0000020975affca0;  1 drivers
v0000020975bbc700_0 .net *"_ivl_8", 0 0, L_0000020975bbd9c0;  1 drivers
v0000020975bbd380_0 .net "alu_selA", 1 0, L_0000020975bbdd80;  1 drivers
v0000020975bbc3e0_0 .net "alu_selB", 1 0, L_0000020975bbf860;  1 drivers
v0000020975bbca20_0 .net "clk", 0 0, L_0000020975affa70;  1 drivers
v0000020975bbc520_0 .var "cycles_consumed", 31 0;
v0000020975bbc5c0_0 .net "exhaz", 0 0, L_0000020975b006b0;  1 drivers
v0000020975bbce80_0 .net "exhaz2", 0 0, L_0000020975b00e20;  1 drivers
v0000020975bbdce0_0 .net "hlt", 0 0, v0000020975bacd10_0;  1 drivers
v0000020975bbc7a0_0 .net "idhaz", 0 0, L_0000020975b01440;  1 drivers
v0000020975bbcde0_0 .net "idhaz2", 0 0, L_0000020975b00db0;  1 drivers
v0000020975bbd600_0 .net "if_id_write", 0 0, v0000020975b99380_0;  1 drivers
v0000020975bbcac0_0 .net "input_clk", 0 0, v0000020975bbd6a0_0;  1 drivers
v0000020975bbcfc0_0 .net "is_branch_and_taken", 0 0, L_0000020975bc4ec0;  1 drivers
v0000020975bbe5a0_0 .net "memhaz", 0 0, L_0000020975b00950;  1 drivers
v0000020975bbdec0_0 .net "memhaz2", 0 0, L_0000020975aff920;  1 drivers
v0000020975bbcc00_0 .net "pc_src", 2 0, L_0000020975bbee60;  1 drivers
v0000020975bbe640_0 .net "pc_write", 0 0, v0000020975b9a140_0;  1 drivers
v0000020975bbd2e0_0 .net "rst", 0 0, v0000020975bbd7e0_0;  1 drivers
v0000020975bbdba0_0 .net "store_rs2_forward", 1 0, L_0000020975bbf900;  1 drivers
v0000020975bbcca0_0 .net "wdata_to_reg_file", 31 0, L_0000020975c2bd90;  1 drivers
E_0000020975b18030/0 .event negedge, v0000020975b95a00_0;
E_0000020975b18030/1 .event posedge, v0000020975b81190_0;
E_0000020975b18030 .event/or E_0000020975b18030/0, E_0000020975b18030/1;
L_0000020975bbd880 .cmp/eq 5, v0000020975b93b50_0, v0000020975b91710_0;
L_0000020975bbd9c0 .cmp/eq 5, v0000020975b82310_0, v0000020975b91710_0;
L_0000020975bbdb00 .cmp/eq 5, v0000020975bad490_0, v0000020975b91710_0;
L_0000020975bbde20 .cmp/eq 5, v0000020975b93b50_0, v0000020975b913f0_0;
L_0000020975bbe000 .cmp/eq 5, v0000020975b82310_0, v0000020975b913f0_0;
L_0000020975bbe0a0 .cmp/eq 5, v0000020975bad490_0, v0000020975b913f0_0;
L_0000020975bc1840 .concat [ 5 27 0 0], v0000020975baa330_0, L_0000020975be0c58;
L_0000020975bc1c00 .cmp/ne 32, L_0000020975bc1840, L_0000020975be0ca0;
L_0000020975c300b0 .concat [ 5 27 0 0], v0000020975b93b50_0, L_0000020975be0d30;
L_0000020975c2e490 .cmp/ne 32, L_0000020975c300b0, L_0000020975be0d78;
S_00000209759dd800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_00000209759396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000020975b00170 .functor NOT 1, L_0000020975b006b0, C4<0>, C4<0>, C4<0>;
L_0000020975b009c0 .functor AND 1, L_0000020975b00950, L_0000020975b00170, C4<1>, C4<1>;
L_0000020975b00d40 .functor OR 1, L_0000020975b01440, L_0000020975b009c0, C4<0>, C4<0>;
L_0000020975aff8b0 .functor OR 1, L_0000020975b01440, L_0000020975b006b0, C4<0>, C4<0>;
v0000020975b26760_0 .net *"_ivl_12", 0 0, L_0000020975aff8b0;  1 drivers
v0000020975b261c0_0 .net *"_ivl_2", 0 0, L_0000020975b00170;  1 drivers
v0000020975b263a0_0 .net *"_ivl_5", 0 0, L_0000020975b009c0;  1 drivers
v0000020975b25c20_0 .net *"_ivl_7", 0 0, L_0000020975b00d40;  1 drivers
v0000020975b27340_0 .net "alu_selA", 1 0, L_0000020975bbdd80;  alias, 1 drivers
v0000020975b25fe0_0 .net "exhaz", 0 0, L_0000020975b006b0;  alias, 1 drivers
v0000020975b266c0_0 .net "idhaz", 0 0, L_0000020975b01440;  alias, 1 drivers
v0000020975b27660_0 .net "memhaz", 0 0, L_0000020975b00950;  alias, 1 drivers
L_0000020975bbdd80 .concat8 [ 1 1 0 0], L_0000020975b00d40, L_0000020975aff8b0;
S_00000209759dd990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_00000209759396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000020975b00e90 .functor NOT 1, L_0000020975b00e20, C4<0>, C4<0>, C4<0>;
L_0000020975affbc0 .functor AND 1, L_0000020975aff920, L_0000020975b00e90, C4<1>, C4<1>;
L_0000020975affc30 .functor OR 1, L_0000020975b00db0, L_0000020975affbc0, C4<0>, C4<0>;
L_0000020975affd10 .functor NOT 1, v0000020975b915d0_0, C4<0>, C4<0>, C4<0>;
L_0000020975affed0 .functor AND 1, L_0000020975affc30, L_0000020975affd10, C4<1>, C4<1>;
L_0000020975afff40 .functor OR 1, L_0000020975b00db0, L_0000020975b00e20, C4<0>, C4<0>;
L_0000020975affd80 .functor NOT 1, v0000020975b915d0_0, C4<0>, C4<0>, C4<0>;
L_0000020975affdf0 .functor AND 1, L_0000020975afff40, L_0000020975affd80, C4<1>, C4<1>;
v0000020975b26d00_0 .net "EX1_is_oper2_immed", 0 0, v0000020975b915d0_0;  alias, 1 drivers
v0000020975b26080_0 .net *"_ivl_11", 0 0, L_0000020975affed0;  1 drivers
v0000020975b26260_0 .net *"_ivl_16", 0 0, L_0000020975afff40;  1 drivers
v0000020975b26620_0 .net *"_ivl_17", 0 0, L_0000020975affd80;  1 drivers
v0000020975b26800_0 .net *"_ivl_2", 0 0, L_0000020975b00e90;  1 drivers
v0000020975b26a80_0 .net *"_ivl_20", 0 0, L_0000020975affdf0;  1 drivers
v0000020975b268a0_0 .net *"_ivl_5", 0 0, L_0000020975affbc0;  1 drivers
v0000020975b26940_0 .net *"_ivl_7", 0 0, L_0000020975affc30;  1 drivers
v0000020975b277a0_0 .net *"_ivl_8", 0 0, L_0000020975affd10;  1 drivers
v0000020975b27520_0 .net "alu_selB", 1 0, L_0000020975bbf860;  alias, 1 drivers
v0000020975b269e0_0 .net "exhaz", 0 0, L_0000020975b00e20;  alias, 1 drivers
v0000020975b26b20_0 .net "idhaz", 0 0, L_0000020975b00db0;  alias, 1 drivers
v0000020975b26c60_0 .net "memhaz", 0 0, L_0000020975aff920;  alias, 1 drivers
L_0000020975bbf860 .concat8 [ 1 1 0 0], L_0000020975affed0, L_0000020975affdf0;
S_00000209759d69c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_00000209759396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000020975b01750 .functor NOT 1, L_0000020975b00e20, C4<0>, C4<0>, C4<0>;
L_0000020975b01520 .functor AND 1, L_0000020975aff920, L_0000020975b01750, C4<1>, C4<1>;
L_0000020975b01600 .functor OR 1, L_0000020975b00db0, L_0000020975b01520, C4<0>, C4<0>;
L_0000020975b017c0 .functor OR 1, L_0000020975b00db0, L_0000020975b00e20, C4<0>, C4<0>;
v0000020975b270c0_0 .net *"_ivl_12", 0 0, L_0000020975b017c0;  1 drivers
v0000020975b27020_0 .net *"_ivl_2", 0 0, L_0000020975b01750;  1 drivers
v0000020975b27160_0 .net *"_ivl_5", 0 0, L_0000020975b01520;  1 drivers
v0000020975b27200_0 .net *"_ivl_7", 0 0, L_0000020975b01600;  1 drivers
v0000020975b275c0_0 .net "exhaz", 0 0, L_0000020975b00e20;  alias, 1 drivers
v0000020975b25ae0_0 .net "idhaz", 0 0, L_0000020975b00db0;  alias, 1 drivers
v0000020975aa54a0_0 .net "memhaz", 0 0, L_0000020975aff920;  alias, 1 drivers
v0000020975aa5900_0 .net "store_rs2_forward", 1 0, L_0000020975bbf900;  alias, 1 drivers
L_0000020975bbf900 .concat8 [ 1 1 0 0], L_0000020975b01600, L_0000020975b017c0;
S_00000209759d6b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_00000209759396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000020975aa57c0_0 .net "EX_ALU_OUT", 31 0, L_0000020975bc35a0;  alias, 1 drivers
v0000020975aa6800_0 .net "EX_memread", 0 0, v0000020975b93830_0;  alias, 1 drivers
v0000020975a8d550_0 .net "EX_memwrite", 0 0, v0000020975b936f0_0;  alias, 1 drivers
v0000020975a8d7d0_0 .net "EX_opcode", 11 0, v0000020975b93650_0;  alias, 1 drivers
v0000020975b82e50_0 .net "EX_rd_ind", 4 0, v0000020975b93b50_0;  alias, 1 drivers
v0000020975b82090_0 .net "EX_rd_indzero", 0 0, L_0000020975c2e490;  1 drivers
v0000020975b829f0_0 .net "EX_regwrite", 0 0, v0000020975b94370_0;  alias, 1 drivers
v0000020975b821d0_0 .net "EX_rs2_out", 31 0, v0000020975b945f0_0;  alias, 1 drivers
v0000020975b81050_0 .var "MEM_ALU_OUT", 31 0;
v0000020975b82f90_0 .var "MEM_memread", 0 0;
v0000020975b83210_0 .var "MEM_memwrite", 0 0;
v0000020975b83170_0 .var "MEM_opcode", 11 0;
v0000020975b82310_0 .var "MEM_rd_ind", 4 0;
v0000020975b82ef0_0 .var "MEM_rd_indzero", 0 0;
v0000020975b82630_0 .var "MEM_regwrite", 0 0;
v0000020975b80f10_0 .var "MEM_rs2", 31 0;
v0000020975b82810_0 .net "clk", 0 0, L_0000020975c2bc40;  1 drivers
v0000020975b81190_0 .net "rst", 0 0, v0000020975bbd7e0_0;  alias, 1 drivers
E_0000020975b180f0 .event posedge, v0000020975b81190_0, v0000020975b82810_0;
S_0000020975919ad0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_00000209759396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000020975901470 .param/l "add" 0 9 6, C4<000000100000>;
P_00000209759014a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000209759014e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020975901518 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020975901550 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020975901588 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000209759015c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000209759015f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020975901630 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020975901668 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000209759016a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000209759016d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020975901710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020975901748 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020975901780 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000209759017b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000209759017f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020975901828 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020975901860 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020975901898 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000209759018d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020975901908 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020975901940 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020975901978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000209759019b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000020975c2aac0 .functor XOR 1, L_0000020975c2aa50, v0000020975b940f0_0, C4<0>, C4<0>;
L_0000020975c2ab30 .functor NOT 1, L_0000020975c2aac0, C4<0>, C4<0>, C4<0>;
L_0000020975c2be70 .functor OR 1, v0000020975bbd7e0_0, L_0000020975c2ab30, C4<0>, C4<0>;
L_0000020975c2bd20 .functor NOT 1, L_0000020975c2be70, C4<0>, C4<0>, C4<0>;
v0000020975b85ce0_0 .net "ALU_OP", 3 0, v0000020975b86960_0;  1 drivers
v0000020975b872c0_0 .net "BranchDecision", 0 0, L_0000020975c2aa50;  1 drivers
v0000020975b85d80_0 .net "CF", 0 0, v0000020975b86460_0;  1 drivers
v0000020975b86320_0 .net "EX_opcode", 11 0, v0000020975b93650_0;  alias, 1 drivers
v0000020975b863c0_0 .net "Wrong_prediction", 0 0, L_0000020975c2bd20;  alias, 1 drivers
v0000020975b85ec0_0 .net "ZF", 0 0, L_0000020975c2b850;  1 drivers
L_0000020975be0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020975b860a0_0 .net/2u *"_ivl_0", 31 0, L_0000020975be0ce8;  1 drivers
v0000020975b875e0_0 .net *"_ivl_11", 0 0, L_0000020975c2be70;  1 drivers
v0000020975b861e0_0 .net *"_ivl_2", 31 0, L_0000020975bc3500;  1 drivers
v0000020975b86be0_0 .net *"_ivl_6", 0 0, L_0000020975c2aac0;  1 drivers
v0000020975b865a0_0 .net *"_ivl_8", 0 0, L_0000020975c2ab30;  1 drivers
v0000020975b86fa0_0 .net "alu_out", 31 0, L_0000020975bc35a0;  alias, 1 drivers
v0000020975b874a0_0 .net "alu_outw", 31 0, v0000020975b85b00_0;  1 drivers
v0000020975b87400_0 .net "is_beq", 0 0, v0000020975b93fb0_0;  alias, 1 drivers
v0000020975b86640_0 .net "is_bne", 0 0, v0000020975b93470_0;  alias, 1 drivers
v0000020975b856a0_0 .net "is_jal", 0 0, v0000020975b94050_0;  alias, 1 drivers
v0000020975b86820_0 .net "oper1", 31 0, v0000020975b93dd0_0;  alias, 1 drivers
v0000020975b85420_0 .net "oper2", 31 0, v0000020975b93bf0_0;  alias, 1 drivers
v0000020975b86d20_0 .net "pc", 31 0, v0000020975b93790_0;  alias, 1 drivers
v0000020975b86780_0 .net "predicted", 0 0, v0000020975b940f0_0;  alias, 1 drivers
v0000020975b854c0_0 .net "rst", 0 0, v0000020975bbd7e0_0;  alias, 1 drivers
L_0000020975bc3500 .arith/sum 32, v0000020975b93790_0, L_0000020975be0ce8;
L_0000020975bc35a0 .functor MUXZ 32, v0000020975b85b00_0, L_0000020975bc3500, v0000020975b94050_0, C4<>;
S_0000020975919c60 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000020975919ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000020975c2a190 .functor AND 1, v0000020975b93fb0_0, L_0000020975c29f60, C4<1>, C4<1>;
L_0000020975c2a350 .functor NOT 1, L_0000020975c29f60, C4<0>, C4<0>, C4<0>;
L_0000020975c2a970 .functor AND 1, v0000020975b93470_0, L_0000020975c2a350, C4<1>, C4<1>;
L_0000020975c2aa50 .functor OR 1, L_0000020975c2a190, L_0000020975c2a970, C4<0>, C4<0>;
v0000020975b85880_0 .net "BranchDecision", 0 0, L_0000020975c2aa50;  alias, 1 drivers
v0000020975b86000_0 .net *"_ivl_2", 0 0, L_0000020975c2a350;  1 drivers
v0000020975b85c40_0 .net "is_beq", 0 0, v0000020975b93fb0_0;  alias, 1 drivers
v0000020975b85f60_0 .net "is_beq_taken", 0 0, L_0000020975c2a190;  1 drivers
v0000020975b87220_0 .net "is_bne", 0 0, v0000020975b93470_0;  alias, 1 drivers
v0000020975b85e20_0 .net "is_bne_taken", 0 0, L_0000020975c2a970;  1 drivers
v0000020975b85600_0 .net "is_eq", 0 0, L_0000020975c29f60;  1 drivers
v0000020975b86a00_0 .net "oper1", 31 0, v0000020975b93dd0_0;  alias, 1 drivers
v0000020975b851a0_0 .net "oper2", 31 0, v0000020975b93bf0_0;  alias, 1 drivers
S_0000020975963170 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000020975919c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000020975c2aeb0 .functor XOR 1, L_0000020975bc3aa0, L_0000020975bc3d20, C4<0>, C4<0>;
L_0000020975c2b7e0 .functor XOR 1, L_0000020975bc36e0, L_0000020975bc3820, C4<0>, C4<0>;
L_0000020975c2a0b0 .functor XOR 1, L_0000020975bc38c0, L_0000020975bc3b40, C4<0>, C4<0>;
L_0000020975c2a430 .functor XOR 1, L_0000020975bc3960, L_0000020975bc3a00, C4<0>, C4<0>;
L_0000020975c2af90 .functor XOR 1, L_0000020975bc3be0, L_0000020975bc3c80, C4<0>, C4<0>;
L_0000020975c2ac10 .functor XOR 1, L_0000020975bc3dc0, L_0000020975bc3780, C4<0>, C4<0>;
L_0000020975c2b380 .functor XOR 1, L_0000020975c33f30, L_0000020975c34d90, C4<0>, C4<0>;
L_0000020975c2a510 .functor XOR 1, L_0000020975c35470, L_0000020975c355b0, C4<0>, C4<0>;
L_0000020975c2a270 .functor XOR 1, L_0000020975c33710, L_0000020975c347f0, C4<0>, C4<0>;
L_0000020975c2b3f0 .functor XOR 1, L_0000020975c338f0, L_0000020975c34b10, C4<0>, C4<0>;
L_0000020975c2a9e0 .functor XOR 1, L_0000020975c344d0, L_0000020975c34f70, C4<0>, C4<0>;
L_0000020975c2acf0 .functor XOR 1, L_0000020975c33cb0, L_0000020975c33b70, C4<0>, C4<0>;
L_0000020975c2b000 .functor XOR 1, L_0000020975c33d50, L_0000020975c350b0, C4<0>, C4<0>;
L_0000020975c2ac80 .functor XOR 1, L_0000020975c33df0, L_0000020975c33350, C4<0>, C4<0>;
L_0000020975c2b4d0 .functor XOR 1, L_0000020975c34570, L_0000020975c34930, C4<0>, C4<0>;
L_0000020975c2b620 .functor XOR 1, L_0000020975c34390, L_0000020975c34a70, C4<0>, C4<0>;
L_0000020975c2a6d0 .functor XOR 1, L_0000020975c34890, L_0000020975c35010, C4<0>, C4<0>;
L_0000020975c2a580 .functor XOR 1, L_0000020975c35650, L_0000020975c35330, C4<0>, C4<0>;
L_0000020975c2a820 .functor XOR 1, L_0000020975c33530, L_0000020975c33fd0, C4<0>, C4<0>;
L_0000020975c2b9a0 .functor XOR 1, L_0000020975c35150, L_0000020975c332b0, C4<0>, C4<0>;
L_0000020975c2b540 .functor XOR 1, L_0000020975c34610, L_0000020975c346b0, C4<0>, C4<0>;
L_0000020975c2b700 .functor XOR 1, L_0000020975c34c50, L_0000020975c33030, C4<0>, C4<0>;
L_0000020975c2a5f0 .functor XOR 1, L_0000020975c33850, L_0000020975c34250, C4<0>, C4<0>;
L_0000020975c2b770 .functor XOR 1, L_0000020975c34110, L_0000020975c353d0, C4<0>, C4<0>;
L_0000020975c2a740 .functor XOR 1, L_0000020975c335d0, L_0000020975c337b0, C4<0>, C4<0>;
L_0000020975c2a2e0 .functor XOR 1, L_0000020975c34070, L_0000020975c35290, C4<0>, C4<0>;
L_0000020975c2b930 .functor XOR 1, L_0000020975c34cf0, L_0000020975c330d0, C4<0>, C4<0>;
L_0000020975c2ba10 .functor XOR 1, L_0000020975c33170, L_0000020975c341b0, C4<0>, C4<0>;
L_0000020975c2ba80 .functor XOR 1, L_0000020975c34430, L_0000020975c333f0, C4<0>, C4<0>;
L_0000020975c2a7b0 .functor XOR 1, L_0000020975c342f0, L_0000020975c33490, C4<0>, C4<0>;
L_0000020975c2baf0 .functor XOR 1, L_0000020975c351f0, L_0000020975c349d0, C4<0>, C4<0>;
L_0000020975c2aba0 .functor XOR 1, L_0000020975c33e90, L_0000020975c35510, C4<0>, C4<0>;
L_0000020975c29f60/0/0 .functor OR 1, L_0000020975c33a30, L_0000020975c34bb0, L_0000020975c33670, L_0000020975c34ed0;
L_0000020975c29f60/0/4 .functor OR 1, L_0000020975c356f0, L_0000020975c34750, L_0000020975c34e30, L_0000020975c33c10;
L_0000020975c29f60/0/8 .functor OR 1, L_0000020975c33990, L_0000020975c32f90, L_0000020975c33ad0, L_0000020975c35dd0;
L_0000020975c29f60/0/12 .functor OR 1, L_0000020975c35970, L_0000020975c35b50, L_0000020975c35790, L_0000020975c35830;
L_0000020975c29f60/0/16 .functor OR 1, L_0000020975c35bf0, L_0000020975c35e70, L_0000020975c35c90, L_0000020975c35d30;
L_0000020975c29f60/0/20 .functor OR 1, L_0000020975c35ab0, L_0000020975c358d0, L_0000020975c35a10, L_0000020975c2fa70;
L_0000020975c29f60/0/24 .functor OR 1, L_0000020975c2fed0, L_0000020975c2e3f0, L_0000020975c2f4d0, L_0000020975c2f930;
L_0000020975c29f60/0/28 .functor OR 1, L_0000020975c2ff70, L_0000020975c30330, L_0000020975c2df90, L_0000020975c305b0;
L_0000020975c29f60/1/0 .functor OR 1, L_0000020975c29f60/0/0, L_0000020975c29f60/0/4, L_0000020975c29f60/0/8, L_0000020975c29f60/0/12;
L_0000020975c29f60/1/4 .functor OR 1, L_0000020975c29f60/0/16, L_0000020975c29f60/0/20, L_0000020975c29f60/0/24, L_0000020975c29f60/0/28;
L_0000020975c29f60 .functor NOR 1, L_0000020975c29f60/1/0, L_0000020975c29f60/1/4, C4<0>, C4<0>;
v0000020975b835d0_0 .net *"_ivl_0", 0 0, L_0000020975c2aeb0;  1 drivers
v0000020975b82770_0 .net *"_ivl_101", 0 0, L_0000020975c35010;  1 drivers
v0000020975b815f0_0 .net *"_ivl_102", 0 0, L_0000020975c2a580;  1 drivers
v0000020975b832b0_0 .net *"_ivl_105", 0 0, L_0000020975c35650;  1 drivers
v0000020975b81370_0 .net *"_ivl_107", 0 0, L_0000020975c35330;  1 drivers
v0000020975b812d0_0 .net *"_ivl_108", 0 0, L_0000020975c2a820;  1 drivers
v0000020975b83030_0 .net *"_ivl_11", 0 0, L_0000020975bc3820;  1 drivers
v0000020975b81550_0 .net *"_ivl_111", 0 0, L_0000020975c33530;  1 drivers
v0000020975b81870_0 .net *"_ivl_113", 0 0, L_0000020975c33fd0;  1 drivers
v0000020975b82a90_0 .net *"_ivl_114", 0 0, L_0000020975c2b9a0;  1 drivers
v0000020975b81c30_0 .net *"_ivl_117", 0 0, L_0000020975c35150;  1 drivers
v0000020975b833f0_0 .net *"_ivl_119", 0 0, L_0000020975c332b0;  1 drivers
v0000020975b82b30_0 .net *"_ivl_12", 0 0, L_0000020975c2a0b0;  1 drivers
v0000020975b80fb0_0 .net *"_ivl_120", 0 0, L_0000020975c2b540;  1 drivers
v0000020975b81a50_0 .net *"_ivl_123", 0 0, L_0000020975c34610;  1 drivers
v0000020975b81410_0 .net *"_ivl_125", 0 0, L_0000020975c346b0;  1 drivers
v0000020975b81af0_0 .net *"_ivl_126", 0 0, L_0000020975c2b700;  1 drivers
v0000020975b826d0_0 .net *"_ivl_129", 0 0, L_0000020975c34c50;  1 drivers
v0000020975b82270_0 .net *"_ivl_131", 0 0, L_0000020975c33030;  1 drivers
v0000020975b81230_0 .net *"_ivl_132", 0 0, L_0000020975c2a5f0;  1 drivers
v0000020975b810f0_0 .net *"_ivl_135", 0 0, L_0000020975c33850;  1 drivers
v0000020975b82950_0 .net *"_ivl_137", 0 0, L_0000020975c34250;  1 drivers
v0000020975b82bd0_0 .net *"_ivl_138", 0 0, L_0000020975c2b770;  1 drivers
v0000020975b83350_0 .net *"_ivl_141", 0 0, L_0000020975c34110;  1 drivers
v0000020975b81690_0 .net *"_ivl_143", 0 0, L_0000020975c353d0;  1 drivers
v0000020975b814b0_0 .net *"_ivl_144", 0 0, L_0000020975c2a740;  1 drivers
v0000020975b828b0_0 .net *"_ivl_147", 0 0, L_0000020975c335d0;  1 drivers
v0000020975b82c70_0 .net *"_ivl_149", 0 0, L_0000020975c337b0;  1 drivers
v0000020975b81730_0 .net *"_ivl_15", 0 0, L_0000020975bc38c0;  1 drivers
v0000020975b82d10_0 .net *"_ivl_150", 0 0, L_0000020975c2a2e0;  1 drivers
v0000020975b82db0_0 .net *"_ivl_153", 0 0, L_0000020975c34070;  1 drivers
v0000020975b83490_0 .net *"_ivl_155", 0 0, L_0000020975c35290;  1 drivers
v0000020975b83530_0 .net *"_ivl_156", 0 0, L_0000020975c2b930;  1 drivers
v0000020975b817d0_0 .net *"_ivl_159", 0 0, L_0000020975c34cf0;  1 drivers
v0000020975b830d0_0 .net *"_ivl_161", 0 0, L_0000020975c330d0;  1 drivers
v0000020975b823b0_0 .net *"_ivl_162", 0 0, L_0000020975c2ba10;  1 drivers
v0000020975b83670_0 .net *"_ivl_165", 0 0, L_0000020975c33170;  1 drivers
v0000020975b81b90_0 .net *"_ivl_167", 0 0, L_0000020975c341b0;  1 drivers
v0000020975b819b0_0 .net *"_ivl_168", 0 0, L_0000020975c2ba80;  1 drivers
v0000020975b81cd0_0 .net *"_ivl_17", 0 0, L_0000020975bc3b40;  1 drivers
v0000020975b81f50_0 .net *"_ivl_171", 0 0, L_0000020975c34430;  1 drivers
v0000020975b81d70_0 .net *"_ivl_173", 0 0, L_0000020975c333f0;  1 drivers
v0000020975b81e10_0 .net *"_ivl_174", 0 0, L_0000020975c2a7b0;  1 drivers
v0000020975b81eb0_0 .net *"_ivl_177", 0 0, L_0000020975c342f0;  1 drivers
v0000020975b81ff0_0 .net *"_ivl_179", 0 0, L_0000020975c33490;  1 drivers
v0000020975b82450_0 .net *"_ivl_18", 0 0, L_0000020975c2a430;  1 drivers
v0000020975b82130_0 .net *"_ivl_180", 0 0, L_0000020975c2baf0;  1 drivers
v0000020975b824f0_0 .net *"_ivl_183", 0 0, L_0000020975c351f0;  1 drivers
v0000020975b82590_0 .net *"_ivl_185", 0 0, L_0000020975c349d0;  1 drivers
v0000020975b83cb0_0 .net *"_ivl_186", 0 0, L_0000020975c2aba0;  1 drivers
v0000020975b84cf0_0 .net *"_ivl_190", 0 0, L_0000020975c33e90;  1 drivers
v0000020975b84570_0 .net *"_ivl_192", 0 0, L_0000020975c35510;  1 drivers
v0000020975b84070_0 .net *"_ivl_194", 0 0, L_0000020975c33a30;  1 drivers
v0000020975b83990_0 .net *"_ivl_196", 0 0, L_0000020975c34bb0;  1 drivers
v0000020975b84c50_0 .net *"_ivl_198", 0 0, L_0000020975c33670;  1 drivers
v0000020975b83710_0 .net *"_ivl_200", 0 0, L_0000020975c34ed0;  1 drivers
v0000020975b83a30_0 .net *"_ivl_202", 0 0, L_0000020975c356f0;  1 drivers
v0000020975b837b0_0 .net *"_ivl_204", 0 0, L_0000020975c34750;  1 drivers
v0000020975b83ad0_0 .net *"_ivl_206", 0 0, L_0000020975c34e30;  1 drivers
v0000020975b842f0_0 .net *"_ivl_208", 0 0, L_0000020975c33c10;  1 drivers
v0000020975b83850_0 .net *"_ivl_21", 0 0, L_0000020975bc3960;  1 drivers
v0000020975b84930_0 .net *"_ivl_210", 0 0, L_0000020975c33990;  1 drivers
v0000020975b84110_0 .net *"_ivl_212", 0 0, L_0000020975c32f90;  1 drivers
v0000020975b83b70_0 .net *"_ivl_214", 0 0, L_0000020975c33ad0;  1 drivers
v0000020975b84390_0 .net *"_ivl_216", 0 0, L_0000020975c35dd0;  1 drivers
v0000020975b841b0_0 .net *"_ivl_218", 0 0, L_0000020975c35970;  1 drivers
v0000020975b838f0_0 .net *"_ivl_220", 0 0, L_0000020975c35b50;  1 drivers
v0000020975b83c10_0 .net *"_ivl_222", 0 0, L_0000020975c35790;  1 drivers
v0000020975b84250_0 .net *"_ivl_224", 0 0, L_0000020975c35830;  1 drivers
v0000020975b846b0_0 .net *"_ivl_226", 0 0, L_0000020975c35bf0;  1 drivers
v0000020975b83f30_0 .net *"_ivl_228", 0 0, L_0000020975c35e70;  1 drivers
v0000020975b83d50_0 .net *"_ivl_23", 0 0, L_0000020975bc3a00;  1 drivers
v0000020975b83df0_0 .net *"_ivl_230", 0 0, L_0000020975c35c90;  1 drivers
v0000020975b84750_0 .net *"_ivl_232", 0 0, L_0000020975c35d30;  1 drivers
v0000020975b84610_0 .net *"_ivl_234", 0 0, L_0000020975c35ab0;  1 drivers
v0000020975b84430_0 .net *"_ivl_236", 0 0, L_0000020975c358d0;  1 drivers
v0000020975b83e90_0 .net *"_ivl_238", 0 0, L_0000020975c35a10;  1 drivers
v0000020975b844d0_0 .net *"_ivl_24", 0 0, L_0000020975c2af90;  1 drivers
v0000020975b83fd0_0 .net *"_ivl_240", 0 0, L_0000020975c2fa70;  1 drivers
v0000020975b847f0_0 .net *"_ivl_242", 0 0, L_0000020975c2fed0;  1 drivers
v0000020975b84890_0 .net *"_ivl_244", 0 0, L_0000020975c2e3f0;  1 drivers
v0000020975b849d0_0 .net *"_ivl_246", 0 0, L_0000020975c2f4d0;  1 drivers
v0000020975b84a70_0 .net *"_ivl_248", 0 0, L_0000020975c2f930;  1 drivers
v0000020975b84d90_0 .net *"_ivl_250", 0 0, L_0000020975c2ff70;  1 drivers
v0000020975b84b10_0 .net *"_ivl_252", 0 0, L_0000020975c30330;  1 drivers
v0000020975b84bb0_0 .net *"_ivl_254", 0 0, L_0000020975c2df90;  1 drivers
v0000020975aa61c0_0 .net *"_ivl_256", 0 0, L_0000020975c305b0;  1 drivers
v0000020975b88b20_0 .net *"_ivl_27", 0 0, L_0000020975bc3be0;  1 drivers
v0000020975b88440_0 .net *"_ivl_29", 0 0, L_0000020975bc3c80;  1 drivers
v0000020975b88080_0 .net *"_ivl_3", 0 0, L_0000020975bc3aa0;  1 drivers
v0000020975b88120_0 .net *"_ivl_30", 0 0, L_0000020975c2ac10;  1 drivers
v0000020975b88bc0_0 .net *"_ivl_33", 0 0, L_0000020975bc3dc0;  1 drivers
v0000020975b87cc0_0 .net *"_ivl_35", 0 0, L_0000020975bc3780;  1 drivers
v0000020975b87e00_0 .net *"_ivl_36", 0 0, L_0000020975c2b380;  1 drivers
v0000020975b87ea0_0 .net *"_ivl_39", 0 0, L_0000020975c33f30;  1 drivers
v0000020975b88a80_0 .net *"_ivl_41", 0 0, L_0000020975c34d90;  1 drivers
v0000020975b88260_0 .net *"_ivl_42", 0 0, L_0000020975c2a510;  1 drivers
v0000020975b88940_0 .net *"_ivl_45", 0 0, L_0000020975c35470;  1 drivers
v0000020975b87d60_0 .net *"_ivl_47", 0 0, L_0000020975c355b0;  1 drivers
v0000020975b87b80_0 .net *"_ivl_48", 0 0, L_0000020975c2a270;  1 drivers
v0000020975b889e0_0 .net *"_ivl_5", 0 0, L_0000020975bc3d20;  1 drivers
v0000020975b87f40_0 .net *"_ivl_51", 0 0, L_0000020975c33710;  1 drivers
v0000020975b879a0_0 .net *"_ivl_53", 0 0, L_0000020975c347f0;  1 drivers
v0000020975b87fe0_0 .net *"_ivl_54", 0 0, L_0000020975c2b3f0;  1 drivers
v0000020975b88c60_0 .net *"_ivl_57", 0 0, L_0000020975c338f0;  1 drivers
v0000020975b87720_0 .net *"_ivl_59", 0 0, L_0000020975c34b10;  1 drivers
v0000020975b87ae0_0 .net *"_ivl_6", 0 0, L_0000020975c2b7e0;  1 drivers
v0000020975b886c0_0 .net *"_ivl_60", 0 0, L_0000020975c2a9e0;  1 drivers
v0000020975b88d00_0 .net *"_ivl_63", 0 0, L_0000020975c344d0;  1 drivers
v0000020975b884e0_0 .net *"_ivl_65", 0 0, L_0000020975c34f70;  1 drivers
v0000020975b877c0_0 .net *"_ivl_66", 0 0, L_0000020975c2acf0;  1 drivers
v0000020975b87c20_0 .net *"_ivl_69", 0 0, L_0000020975c33cb0;  1 drivers
v0000020975b88300_0 .net *"_ivl_71", 0 0, L_0000020975c33b70;  1 drivers
v0000020975b881c0_0 .net *"_ivl_72", 0 0, L_0000020975c2b000;  1 drivers
v0000020975b88da0_0 .net *"_ivl_75", 0 0, L_0000020975c33d50;  1 drivers
v0000020975b87860_0 .net *"_ivl_77", 0 0, L_0000020975c350b0;  1 drivers
v0000020975b883a0_0 .net *"_ivl_78", 0 0, L_0000020975c2ac80;  1 drivers
v0000020975b87900_0 .net *"_ivl_81", 0 0, L_0000020975c33df0;  1 drivers
v0000020975b88580_0 .net *"_ivl_83", 0 0, L_0000020975c33350;  1 drivers
v0000020975b88620_0 .net *"_ivl_84", 0 0, L_0000020975c2b4d0;  1 drivers
v0000020975b88760_0 .net *"_ivl_87", 0 0, L_0000020975c34570;  1 drivers
v0000020975b88800_0 .net *"_ivl_89", 0 0, L_0000020975c34930;  1 drivers
v0000020975b87a40_0 .net *"_ivl_9", 0 0, L_0000020975bc36e0;  1 drivers
v0000020975b888a0_0 .net *"_ivl_90", 0 0, L_0000020975c2b620;  1 drivers
v0000020975b859c0_0 .net *"_ivl_93", 0 0, L_0000020975c34390;  1 drivers
v0000020975b85100_0 .net *"_ivl_95", 0 0, L_0000020975c34a70;  1 drivers
v0000020975b86aa0_0 .net *"_ivl_96", 0 0, L_0000020975c2a6d0;  1 drivers
v0000020975b85560_0 .net *"_ivl_99", 0 0, L_0000020975c34890;  1 drivers
v0000020975b86500_0 .net "a", 31 0, v0000020975b93dd0_0;  alias, 1 drivers
v0000020975b86140_0 .net "b", 31 0, v0000020975b93bf0_0;  alias, 1 drivers
v0000020975b86f00_0 .net "out", 0 0, L_0000020975c29f60;  alias, 1 drivers
v0000020975b86c80_0 .net "temp", 31 0, L_0000020975c33210;  1 drivers
L_0000020975bc3aa0 .part v0000020975b93dd0_0, 0, 1;
L_0000020975bc3d20 .part v0000020975b93bf0_0, 0, 1;
L_0000020975bc36e0 .part v0000020975b93dd0_0, 1, 1;
L_0000020975bc3820 .part v0000020975b93bf0_0, 1, 1;
L_0000020975bc38c0 .part v0000020975b93dd0_0, 2, 1;
L_0000020975bc3b40 .part v0000020975b93bf0_0, 2, 1;
L_0000020975bc3960 .part v0000020975b93dd0_0, 3, 1;
L_0000020975bc3a00 .part v0000020975b93bf0_0, 3, 1;
L_0000020975bc3be0 .part v0000020975b93dd0_0, 4, 1;
L_0000020975bc3c80 .part v0000020975b93bf0_0, 4, 1;
L_0000020975bc3dc0 .part v0000020975b93dd0_0, 5, 1;
L_0000020975bc3780 .part v0000020975b93bf0_0, 5, 1;
L_0000020975c33f30 .part v0000020975b93dd0_0, 6, 1;
L_0000020975c34d90 .part v0000020975b93bf0_0, 6, 1;
L_0000020975c35470 .part v0000020975b93dd0_0, 7, 1;
L_0000020975c355b0 .part v0000020975b93bf0_0, 7, 1;
L_0000020975c33710 .part v0000020975b93dd0_0, 8, 1;
L_0000020975c347f0 .part v0000020975b93bf0_0, 8, 1;
L_0000020975c338f0 .part v0000020975b93dd0_0, 9, 1;
L_0000020975c34b10 .part v0000020975b93bf0_0, 9, 1;
L_0000020975c344d0 .part v0000020975b93dd0_0, 10, 1;
L_0000020975c34f70 .part v0000020975b93bf0_0, 10, 1;
L_0000020975c33cb0 .part v0000020975b93dd0_0, 11, 1;
L_0000020975c33b70 .part v0000020975b93bf0_0, 11, 1;
L_0000020975c33d50 .part v0000020975b93dd0_0, 12, 1;
L_0000020975c350b0 .part v0000020975b93bf0_0, 12, 1;
L_0000020975c33df0 .part v0000020975b93dd0_0, 13, 1;
L_0000020975c33350 .part v0000020975b93bf0_0, 13, 1;
L_0000020975c34570 .part v0000020975b93dd0_0, 14, 1;
L_0000020975c34930 .part v0000020975b93bf0_0, 14, 1;
L_0000020975c34390 .part v0000020975b93dd0_0, 15, 1;
L_0000020975c34a70 .part v0000020975b93bf0_0, 15, 1;
L_0000020975c34890 .part v0000020975b93dd0_0, 16, 1;
L_0000020975c35010 .part v0000020975b93bf0_0, 16, 1;
L_0000020975c35650 .part v0000020975b93dd0_0, 17, 1;
L_0000020975c35330 .part v0000020975b93bf0_0, 17, 1;
L_0000020975c33530 .part v0000020975b93dd0_0, 18, 1;
L_0000020975c33fd0 .part v0000020975b93bf0_0, 18, 1;
L_0000020975c35150 .part v0000020975b93dd0_0, 19, 1;
L_0000020975c332b0 .part v0000020975b93bf0_0, 19, 1;
L_0000020975c34610 .part v0000020975b93dd0_0, 20, 1;
L_0000020975c346b0 .part v0000020975b93bf0_0, 20, 1;
L_0000020975c34c50 .part v0000020975b93dd0_0, 21, 1;
L_0000020975c33030 .part v0000020975b93bf0_0, 21, 1;
L_0000020975c33850 .part v0000020975b93dd0_0, 22, 1;
L_0000020975c34250 .part v0000020975b93bf0_0, 22, 1;
L_0000020975c34110 .part v0000020975b93dd0_0, 23, 1;
L_0000020975c353d0 .part v0000020975b93bf0_0, 23, 1;
L_0000020975c335d0 .part v0000020975b93dd0_0, 24, 1;
L_0000020975c337b0 .part v0000020975b93bf0_0, 24, 1;
L_0000020975c34070 .part v0000020975b93dd0_0, 25, 1;
L_0000020975c35290 .part v0000020975b93bf0_0, 25, 1;
L_0000020975c34cf0 .part v0000020975b93dd0_0, 26, 1;
L_0000020975c330d0 .part v0000020975b93bf0_0, 26, 1;
L_0000020975c33170 .part v0000020975b93dd0_0, 27, 1;
L_0000020975c341b0 .part v0000020975b93bf0_0, 27, 1;
L_0000020975c34430 .part v0000020975b93dd0_0, 28, 1;
L_0000020975c333f0 .part v0000020975b93bf0_0, 28, 1;
L_0000020975c342f0 .part v0000020975b93dd0_0, 29, 1;
L_0000020975c33490 .part v0000020975b93bf0_0, 29, 1;
L_0000020975c351f0 .part v0000020975b93dd0_0, 30, 1;
L_0000020975c349d0 .part v0000020975b93bf0_0, 30, 1;
LS_0000020975c33210_0_0 .concat8 [ 1 1 1 1], L_0000020975c2aeb0, L_0000020975c2b7e0, L_0000020975c2a0b0, L_0000020975c2a430;
LS_0000020975c33210_0_4 .concat8 [ 1 1 1 1], L_0000020975c2af90, L_0000020975c2ac10, L_0000020975c2b380, L_0000020975c2a510;
LS_0000020975c33210_0_8 .concat8 [ 1 1 1 1], L_0000020975c2a270, L_0000020975c2b3f0, L_0000020975c2a9e0, L_0000020975c2acf0;
LS_0000020975c33210_0_12 .concat8 [ 1 1 1 1], L_0000020975c2b000, L_0000020975c2ac80, L_0000020975c2b4d0, L_0000020975c2b620;
LS_0000020975c33210_0_16 .concat8 [ 1 1 1 1], L_0000020975c2a6d0, L_0000020975c2a580, L_0000020975c2a820, L_0000020975c2b9a0;
LS_0000020975c33210_0_20 .concat8 [ 1 1 1 1], L_0000020975c2b540, L_0000020975c2b700, L_0000020975c2a5f0, L_0000020975c2b770;
LS_0000020975c33210_0_24 .concat8 [ 1 1 1 1], L_0000020975c2a740, L_0000020975c2a2e0, L_0000020975c2b930, L_0000020975c2ba10;
LS_0000020975c33210_0_28 .concat8 [ 1 1 1 1], L_0000020975c2ba80, L_0000020975c2a7b0, L_0000020975c2baf0, L_0000020975c2aba0;
LS_0000020975c33210_1_0 .concat8 [ 4 4 4 4], LS_0000020975c33210_0_0, LS_0000020975c33210_0_4, LS_0000020975c33210_0_8, LS_0000020975c33210_0_12;
LS_0000020975c33210_1_4 .concat8 [ 4 4 4 4], LS_0000020975c33210_0_16, LS_0000020975c33210_0_20, LS_0000020975c33210_0_24, LS_0000020975c33210_0_28;
L_0000020975c33210 .concat8 [ 16 16 0 0], LS_0000020975c33210_1_0, LS_0000020975c33210_1_4;
L_0000020975c33e90 .part v0000020975b93dd0_0, 31, 1;
L_0000020975c35510 .part v0000020975b93bf0_0, 31, 1;
L_0000020975c33a30 .part L_0000020975c33210, 0, 1;
L_0000020975c34bb0 .part L_0000020975c33210, 1, 1;
L_0000020975c33670 .part L_0000020975c33210, 2, 1;
L_0000020975c34ed0 .part L_0000020975c33210, 3, 1;
L_0000020975c356f0 .part L_0000020975c33210, 4, 1;
L_0000020975c34750 .part L_0000020975c33210, 5, 1;
L_0000020975c34e30 .part L_0000020975c33210, 6, 1;
L_0000020975c33c10 .part L_0000020975c33210, 7, 1;
L_0000020975c33990 .part L_0000020975c33210, 8, 1;
L_0000020975c32f90 .part L_0000020975c33210, 9, 1;
L_0000020975c33ad0 .part L_0000020975c33210, 10, 1;
L_0000020975c35dd0 .part L_0000020975c33210, 11, 1;
L_0000020975c35970 .part L_0000020975c33210, 12, 1;
L_0000020975c35b50 .part L_0000020975c33210, 13, 1;
L_0000020975c35790 .part L_0000020975c33210, 14, 1;
L_0000020975c35830 .part L_0000020975c33210, 15, 1;
L_0000020975c35bf0 .part L_0000020975c33210, 16, 1;
L_0000020975c35e70 .part L_0000020975c33210, 17, 1;
L_0000020975c35c90 .part L_0000020975c33210, 18, 1;
L_0000020975c35d30 .part L_0000020975c33210, 19, 1;
L_0000020975c35ab0 .part L_0000020975c33210, 20, 1;
L_0000020975c358d0 .part L_0000020975c33210, 21, 1;
L_0000020975c35a10 .part L_0000020975c33210, 22, 1;
L_0000020975c2fa70 .part L_0000020975c33210, 23, 1;
L_0000020975c2fed0 .part L_0000020975c33210, 24, 1;
L_0000020975c2e3f0 .part L_0000020975c33210, 25, 1;
L_0000020975c2f4d0 .part L_0000020975c33210, 26, 1;
L_0000020975c2f930 .part L_0000020975c33210, 27, 1;
L_0000020975c2ff70 .part L_0000020975c33210, 28, 1;
L_0000020975c30330 .part L_0000020975c33210, 29, 1;
L_0000020975c2df90 .part L_0000020975c33210, 30, 1;
L_0000020975c305b0 .part L_0000020975c33210, 31, 1;
S_0000020975963300 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000020975919ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000020975b18130 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000020975c2b850 .functor NOT 1, L_0000020975bc3460, C4<0>, C4<0>, C4<0>;
v0000020975b85920_0 .net "A", 31 0, v0000020975b93dd0_0;  alias, 1 drivers
v0000020975b86b40_0 .net "ALUOP", 3 0, v0000020975b86960_0;  alias, 1 drivers
v0000020975b87360_0 .net "B", 31 0, v0000020975b93bf0_0;  alias, 1 drivers
v0000020975b86460_0 .var "CF", 0 0;
v0000020975b85a60_0 .net "ZF", 0 0, L_0000020975c2b850;  alias, 1 drivers
v0000020975b86280_0 .net *"_ivl_1", 0 0, L_0000020975bc3460;  1 drivers
v0000020975b85b00_0 .var "res", 31 0;
E_0000020975b18530 .event anyedge, v0000020975b86b40_0, v0000020975b86500_0, v0000020975b86140_0, v0000020975b86460_0;
L_0000020975bc3460 .reduce/or v0000020975b85b00_0;
S_000002097595c8c0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000020975919ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000020975b3bed0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020975b3bf08 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020975b3bf40 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020975b3bf78 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020975b3bfb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020975b3bfe8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020975b3c020 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020975b3c058 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020975b3c090 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020975b3c0c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020975b3c100 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020975b3c138 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020975b3c170 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020975b3c1a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020975b3c1e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020975b3c218 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020975b3c250 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020975b3c288 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020975b3c2c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020975b3c2f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020975b3c330 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020975b3c368 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020975b3c3a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020975b3c3d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020975b3c410 .param/l "xori" 0 9 12, C4<001110000000>;
v0000020975b86960_0 .var "ALU_OP", 3 0;
v0000020975b85ba0_0 .net "opcode", 11 0, v0000020975b93650_0;  alias, 1 drivers
E_0000020975b184f0 .event anyedge, v0000020975a8d7d0_0;
S_000002097595ca50 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_00000209759396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000020975b929d0_0 .net "EX1_forward_to_B", 31 0, v0000020975b91ad0_0;  alias, 1 drivers
v0000020975b92c50_0 .net "EX_PFC", 31 0, v0000020975b918f0_0;  alias, 1 drivers
v0000020975b90c70_0 .net "EX_PFC_to_IF", 31 0, L_0000020975bc3320;  alias, 1 drivers
v0000020975b924d0_0 .net "alu_selA", 1 0, L_0000020975bbdd80;  alias, 1 drivers
v0000020975b90d10_0 .net "alu_selB", 1 0, L_0000020975bbf860;  alias, 1 drivers
v0000020975b92570_0 .net "ex_haz", 31 0, v0000020975b81050_0;  alias, 1 drivers
v0000020975b90a90_0 .net "id_haz", 31 0, L_0000020975bc35a0;  alias, 1 drivers
v0000020975b92cf0_0 .net "is_jr", 0 0, v0000020975b92b10_0;  alias, 1 drivers
v0000020975b90db0_0 .net "mem_haz", 31 0, L_0000020975c2bd90;  alias, 1 drivers
v0000020975b908b0_0 .net "oper1", 31 0, L_0000020975bc5ef0;  alias, 1 drivers
v0000020975b90950_0 .net "oper2", 31 0, L_0000020975c2ae40;  alias, 1 drivers
v0000020975b92bb0_0 .net "pc", 31 0, v0000020975b926b0_0;  alias, 1 drivers
v0000020975b91cb0_0 .net "rs1", 31 0, v0000020975b912b0_0;  alias, 1 drivers
v0000020975b91a30_0 .net "rs2_in", 31 0, v0000020975b91350_0;  alias, 1 drivers
v0000020975b909f0_0 .net "rs2_out", 31 0, L_0000020975c2a660;  alias, 1 drivers
v0000020975b90ef0_0 .net "store_rs2_forward", 1 0, L_0000020975bbf900;  alias, 1 drivers
L_0000020975bc3320 .functor MUXZ 32, v0000020975b918f0_0, L_0000020975bc5ef0, v0000020975b92b10_0, C4<>;
S_0000020975918230 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000002097595ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000020975b186f0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000020975bc4c20 .functor NOT 1, L_0000020975bc10c0, C4<0>, C4<0>, C4<0>;
L_0000020975bc4d00 .functor NOT 1, L_0000020975bc1ca0, C4<0>, C4<0>, C4<0>;
L_0000020975bc5400 .functor NOT 1, L_0000020975bc2560, C4<0>, C4<0>, C4<0>;
L_0000020975bc5be0 .functor NOT 1, L_0000020975bc1d40, C4<0>, C4<0>, C4<0>;
L_0000020975bc5630 .functor AND 32, L_0000020975bc5390, v0000020975b912b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020975bc57f0 .functor AND 32, L_0000020975bc50f0, L_0000020975c2bd90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020975bc5860 .functor OR 32, L_0000020975bc5630, L_0000020975bc57f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020975bc5d30 .functor AND 32, L_0000020975bc58d0, v0000020975b81050_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020975bc5da0 .functor OR 32, L_0000020975bc5860, L_0000020975bc5d30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020975bc5fd0 .functor AND 32, L_0000020975bc5470, L_0000020975bc35a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020975bc5ef0 .functor OR 32, L_0000020975bc5da0, L_0000020975bc5fd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020975b87680_0 .net *"_ivl_1", 0 0, L_0000020975bc10c0;  1 drivers
v0000020975b84f20_0 .net *"_ivl_13", 0 0, L_0000020975bc2560;  1 drivers
v0000020975b84fc0_0 .net *"_ivl_14", 0 0, L_0000020975bc5400;  1 drivers
v0000020975b852e0_0 .net *"_ivl_19", 0 0, L_0000020975bc1200;  1 drivers
v0000020975b85380_0 .net *"_ivl_2", 0 0, L_0000020975bc4c20;  1 drivers
v0000020975b8ad90_0 .net *"_ivl_23", 0 0, L_0000020975bc29c0;  1 drivers
v0000020975b8b510_0 .net *"_ivl_27", 0 0, L_0000020975bc1d40;  1 drivers
v0000020975b8b650_0 .net *"_ivl_28", 0 0, L_0000020975bc5be0;  1 drivers
v0000020975b8b6f0_0 .net *"_ivl_33", 0 0, L_0000020975bc15c0;  1 drivers
v0000020975b8b970_0 .net *"_ivl_37", 0 0, L_0000020975bc1700;  1 drivers
v0000020975b8c730_0 .net *"_ivl_40", 31 0, L_0000020975bc5630;  1 drivers
v0000020975b8ab10_0 .net *"_ivl_42", 31 0, L_0000020975bc57f0;  1 drivers
v0000020975b8ceb0_0 .net *"_ivl_44", 31 0, L_0000020975bc5860;  1 drivers
v0000020975b8b0b0_0 .net *"_ivl_46", 31 0, L_0000020975bc5d30;  1 drivers
v0000020975b8b830_0 .net *"_ivl_48", 31 0, L_0000020975bc5da0;  1 drivers
v0000020975b8c7d0_0 .net *"_ivl_50", 31 0, L_0000020975bc5fd0;  1 drivers
v0000020975b8b5b0_0 .net *"_ivl_7", 0 0, L_0000020975bc1ca0;  1 drivers
v0000020975b8b470_0 .net *"_ivl_8", 0 0, L_0000020975bc4d00;  1 drivers
v0000020975b8b330_0 .net "ina", 31 0, v0000020975b912b0_0;  alias, 1 drivers
v0000020975b8b790_0 .net "inb", 31 0, L_0000020975c2bd90;  alias, 1 drivers
v0000020975b8bab0_0 .net "inc", 31 0, v0000020975b81050_0;  alias, 1 drivers
v0000020975b8a750_0 .net "ind", 31 0, L_0000020975bc35a0;  alias, 1 drivers
v0000020975b8b8d0_0 .net "out", 31 0, L_0000020975bc5ef0;  alias, 1 drivers
v0000020975b8b1f0_0 .net "s0", 31 0, L_0000020975bc5390;  1 drivers
v0000020975b8bb50_0 .net "s1", 31 0, L_0000020975bc50f0;  1 drivers
v0000020975b8abb0_0 .net "s2", 31 0, L_0000020975bc58d0;  1 drivers
v0000020975b8b010_0 .net "s3", 31 0, L_0000020975bc5470;  1 drivers
v0000020975b8bd30_0 .net "sel", 1 0, L_0000020975bbdd80;  alias, 1 drivers
L_0000020975bc10c0 .part L_0000020975bbdd80, 1, 1;
LS_0000020975bc2920_0_0 .concat [ 1 1 1 1], L_0000020975bc4c20, L_0000020975bc4c20, L_0000020975bc4c20, L_0000020975bc4c20;
LS_0000020975bc2920_0_4 .concat [ 1 1 1 1], L_0000020975bc4c20, L_0000020975bc4c20, L_0000020975bc4c20, L_0000020975bc4c20;
LS_0000020975bc2920_0_8 .concat [ 1 1 1 1], L_0000020975bc4c20, L_0000020975bc4c20, L_0000020975bc4c20, L_0000020975bc4c20;
LS_0000020975bc2920_0_12 .concat [ 1 1 1 1], L_0000020975bc4c20, L_0000020975bc4c20, L_0000020975bc4c20, L_0000020975bc4c20;
LS_0000020975bc2920_0_16 .concat [ 1 1 1 1], L_0000020975bc4c20, L_0000020975bc4c20, L_0000020975bc4c20, L_0000020975bc4c20;
LS_0000020975bc2920_0_20 .concat [ 1 1 1 1], L_0000020975bc4c20, L_0000020975bc4c20, L_0000020975bc4c20, L_0000020975bc4c20;
LS_0000020975bc2920_0_24 .concat [ 1 1 1 1], L_0000020975bc4c20, L_0000020975bc4c20, L_0000020975bc4c20, L_0000020975bc4c20;
LS_0000020975bc2920_0_28 .concat [ 1 1 1 1], L_0000020975bc4c20, L_0000020975bc4c20, L_0000020975bc4c20, L_0000020975bc4c20;
LS_0000020975bc2920_1_0 .concat [ 4 4 4 4], LS_0000020975bc2920_0_0, LS_0000020975bc2920_0_4, LS_0000020975bc2920_0_8, LS_0000020975bc2920_0_12;
LS_0000020975bc2920_1_4 .concat [ 4 4 4 4], LS_0000020975bc2920_0_16, LS_0000020975bc2920_0_20, LS_0000020975bc2920_0_24, LS_0000020975bc2920_0_28;
L_0000020975bc2920 .concat [ 16 16 0 0], LS_0000020975bc2920_1_0, LS_0000020975bc2920_1_4;
L_0000020975bc1ca0 .part L_0000020975bbdd80, 0, 1;
LS_0000020975bc1a20_0_0 .concat [ 1 1 1 1], L_0000020975bc4d00, L_0000020975bc4d00, L_0000020975bc4d00, L_0000020975bc4d00;
LS_0000020975bc1a20_0_4 .concat [ 1 1 1 1], L_0000020975bc4d00, L_0000020975bc4d00, L_0000020975bc4d00, L_0000020975bc4d00;
LS_0000020975bc1a20_0_8 .concat [ 1 1 1 1], L_0000020975bc4d00, L_0000020975bc4d00, L_0000020975bc4d00, L_0000020975bc4d00;
LS_0000020975bc1a20_0_12 .concat [ 1 1 1 1], L_0000020975bc4d00, L_0000020975bc4d00, L_0000020975bc4d00, L_0000020975bc4d00;
LS_0000020975bc1a20_0_16 .concat [ 1 1 1 1], L_0000020975bc4d00, L_0000020975bc4d00, L_0000020975bc4d00, L_0000020975bc4d00;
LS_0000020975bc1a20_0_20 .concat [ 1 1 1 1], L_0000020975bc4d00, L_0000020975bc4d00, L_0000020975bc4d00, L_0000020975bc4d00;
LS_0000020975bc1a20_0_24 .concat [ 1 1 1 1], L_0000020975bc4d00, L_0000020975bc4d00, L_0000020975bc4d00, L_0000020975bc4d00;
LS_0000020975bc1a20_0_28 .concat [ 1 1 1 1], L_0000020975bc4d00, L_0000020975bc4d00, L_0000020975bc4d00, L_0000020975bc4d00;
LS_0000020975bc1a20_1_0 .concat [ 4 4 4 4], LS_0000020975bc1a20_0_0, LS_0000020975bc1a20_0_4, LS_0000020975bc1a20_0_8, LS_0000020975bc1a20_0_12;
LS_0000020975bc1a20_1_4 .concat [ 4 4 4 4], LS_0000020975bc1a20_0_16, LS_0000020975bc1a20_0_20, LS_0000020975bc1a20_0_24, LS_0000020975bc1a20_0_28;
L_0000020975bc1a20 .concat [ 16 16 0 0], LS_0000020975bc1a20_1_0, LS_0000020975bc1a20_1_4;
L_0000020975bc2560 .part L_0000020975bbdd80, 1, 1;
LS_0000020975bc1480_0_0 .concat [ 1 1 1 1], L_0000020975bc5400, L_0000020975bc5400, L_0000020975bc5400, L_0000020975bc5400;
LS_0000020975bc1480_0_4 .concat [ 1 1 1 1], L_0000020975bc5400, L_0000020975bc5400, L_0000020975bc5400, L_0000020975bc5400;
LS_0000020975bc1480_0_8 .concat [ 1 1 1 1], L_0000020975bc5400, L_0000020975bc5400, L_0000020975bc5400, L_0000020975bc5400;
LS_0000020975bc1480_0_12 .concat [ 1 1 1 1], L_0000020975bc5400, L_0000020975bc5400, L_0000020975bc5400, L_0000020975bc5400;
LS_0000020975bc1480_0_16 .concat [ 1 1 1 1], L_0000020975bc5400, L_0000020975bc5400, L_0000020975bc5400, L_0000020975bc5400;
LS_0000020975bc1480_0_20 .concat [ 1 1 1 1], L_0000020975bc5400, L_0000020975bc5400, L_0000020975bc5400, L_0000020975bc5400;
LS_0000020975bc1480_0_24 .concat [ 1 1 1 1], L_0000020975bc5400, L_0000020975bc5400, L_0000020975bc5400, L_0000020975bc5400;
LS_0000020975bc1480_0_28 .concat [ 1 1 1 1], L_0000020975bc5400, L_0000020975bc5400, L_0000020975bc5400, L_0000020975bc5400;
LS_0000020975bc1480_1_0 .concat [ 4 4 4 4], LS_0000020975bc1480_0_0, LS_0000020975bc1480_0_4, LS_0000020975bc1480_0_8, LS_0000020975bc1480_0_12;
LS_0000020975bc1480_1_4 .concat [ 4 4 4 4], LS_0000020975bc1480_0_16, LS_0000020975bc1480_0_20, LS_0000020975bc1480_0_24, LS_0000020975bc1480_0_28;
L_0000020975bc1480 .concat [ 16 16 0 0], LS_0000020975bc1480_1_0, LS_0000020975bc1480_1_4;
L_0000020975bc1200 .part L_0000020975bbdd80, 0, 1;
LS_0000020975bc1520_0_0 .concat [ 1 1 1 1], L_0000020975bc1200, L_0000020975bc1200, L_0000020975bc1200, L_0000020975bc1200;
LS_0000020975bc1520_0_4 .concat [ 1 1 1 1], L_0000020975bc1200, L_0000020975bc1200, L_0000020975bc1200, L_0000020975bc1200;
LS_0000020975bc1520_0_8 .concat [ 1 1 1 1], L_0000020975bc1200, L_0000020975bc1200, L_0000020975bc1200, L_0000020975bc1200;
LS_0000020975bc1520_0_12 .concat [ 1 1 1 1], L_0000020975bc1200, L_0000020975bc1200, L_0000020975bc1200, L_0000020975bc1200;
LS_0000020975bc1520_0_16 .concat [ 1 1 1 1], L_0000020975bc1200, L_0000020975bc1200, L_0000020975bc1200, L_0000020975bc1200;
LS_0000020975bc1520_0_20 .concat [ 1 1 1 1], L_0000020975bc1200, L_0000020975bc1200, L_0000020975bc1200, L_0000020975bc1200;
LS_0000020975bc1520_0_24 .concat [ 1 1 1 1], L_0000020975bc1200, L_0000020975bc1200, L_0000020975bc1200, L_0000020975bc1200;
LS_0000020975bc1520_0_28 .concat [ 1 1 1 1], L_0000020975bc1200, L_0000020975bc1200, L_0000020975bc1200, L_0000020975bc1200;
LS_0000020975bc1520_1_0 .concat [ 4 4 4 4], LS_0000020975bc1520_0_0, LS_0000020975bc1520_0_4, LS_0000020975bc1520_0_8, LS_0000020975bc1520_0_12;
LS_0000020975bc1520_1_4 .concat [ 4 4 4 4], LS_0000020975bc1520_0_16, LS_0000020975bc1520_0_20, LS_0000020975bc1520_0_24, LS_0000020975bc1520_0_28;
L_0000020975bc1520 .concat [ 16 16 0 0], LS_0000020975bc1520_1_0, LS_0000020975bc1520_1_4;
L_0000020975bc29c0 .part L_0000020975bbdd80, 1, 1;
LS_0000020975bc1b60_0_0 .concat [ 1 1 1 1], L_0000020975bc29c0, L_0000020975bc29c0, L_0000020975bc29c0, L_0000020975bc29c0;
LS_0000020975bc1b60_0_4 .concat [ 1 1 1 1], L_0000020975bc29c0, L_0000020975bc29c0, L_0000020975bc29c0, L_0000020975bc29c0;
LS_0000020975bc1b60_0_8 .concat [ 1 1 1 1], L_0000020975bc29c0, L_0000020975bc29c0, L_0000020975bc29c0, L_0000020975bc29c0;
LS_0000020975bc1b60_0_12 .concat [ 1 1 1 1], L_0000020975bc29c0, L_0000020975bc29c0, L_0000020975bc29c0, L_0000020975bc29c0;
LS_0000020975bc1b60_0_16 .concat [ 1 1 1 1], L_0000020975bc29c0, L_0000020975bc29c0, L_0000020975bc29c0, L_0000020975bc29c0;
LS_0000020975bc1b60_0_20 .concat [ 1 1 1 1], L_0000020975bc29c0, L_0000020975bc29c0, L_0000020975bc29c0, L_0000020975bc29c0;
LS_0000020975bc1b60_0_24 .concat [ 1 1 1 1], L_0000020975bc29c0, L_0000020975bc29c0, L_0000020975bc29c0, L_0000020975bc29c0;
LS_0000020975bc1b60_0_28 .concat [ 1 1 1 1], L_0000020975bc29c0, L_0000020975bc29c0, L_0000020975bc29c0, L_0000020975bc29c0;
LS_0000020975bc1b60_1_0 .concat [ 4 4 4 4], LS_0000020975bc1b60_0_0, LS_0000020975bc1b60_0_4, LS_0000020975bc1b60_0_8, LS_0000020975bc1b60_0_12;
LS_0000020975bc1b60_1_4 .concat [ 4 4 4 4], LS_0000020975bc1b60_0_16, LS_0000020975bc1b60_0_20, LS_0000020975bc1b60_0_24, LS_0000020975bc1b60_0_28;
L_0000020975bc1b60 .concat [ 16 16 0 0], LS_0000020975bc1b60_1_0, LS_0000020975bc1b60_1_4;
L_0000020975bc1d40 .part L_0000020975bbdd80, 0, 1;
LS_0000020975bc2a60_0_0 .concat [ 1 1 1 1], L_0000020975bc5be0, L_0000020975bc5be0, L_0000020975bc5be0, L_0000020975bc5be0;
LS_0000020975bc2a60_0_4 .concat [ 1 1 1 1], L_0000020975bc5be0, L_0000020975bc5be0, L_0000020975bc5be0, L_0000020975bc5be0;
LS_0000020975bc2a60_0_8 .concat [ 1 1 1 1], L_0000020975bc5be0, L_0000020975bc5be0, L_0000020975bc5be0, L_0000020975bc5be0;
LS_0000020975bc2a60_0_12 .concat [ 1 1 1 1], L_0000020975bc5be0, L_0000020975bc5be0, L_0000020975bc5be0, L_0000020975bc5be0;
LS_0000020975bc2a60_0_16 .concat [ 1 1 1 1], L_0000020975bc5be0, L_0000020975bc5be0, L_0000020975bc5be0, L_0000020975bc5be0;
LS_0000020975bc2a60_0_20 .concat [ 1 1 1 1], L_0000020975bc5be0, L_0000020975bc5be0, L_0000020975bc5be0, L_0000020975bc5be0;
LS_0000020975bc2a60_0_24 .concat [ 1 1 1 1], L_0000020975bc5be0, L_0000020975bc5be0, L_0000020975bc5be0, L_0000020975bc5be0;
LS_0000020975bc2a60_0_28 .concat [ 1 1 1 1], L_0000020975bc5be0, L_0000020975bc5be0, L_0000020975bc5be0, L_0000020975bc5be0;
LS_0000020975bc2a60_1_0 .concat [ 4 4 4 4], LS_0000020975bc2a60_0_0, LS_0000020975bc2a60_0_4, LS_0000020975bc2a60_0_8, LS_0000020975bc2a60_0_12;
LS_0000020975bc2a60_1_4 .concat [ 4 4 4 4], LS_0000020975bc2a60_0_16, LS_0000020975bc2a60_0_20, LS_0000020975bc2a60_0_24, LS_0000020975bc2a60_0_28;
L_0000020975bc2a60 .concat [ 16 16 0 0], LS_0000020975bc2a60_1_0, LS_0000020975bc2a60_1_4;
L_0000020975bc15c0 .part L_0000020975bbdd80, 1, 1;
LS_0000020975bc1160_0_0 .concat [ 1 1 1 1], L_0000020975bc15c0, L_0000020975bc15c0, L_0000020975bc15c0, L_0000020975bc15c0;
LS_0000020975bc1160_0_4 .concat [ 1 1 1 1], L_0000020975bc15c0, L_0000020975bc15c0, L_0000020975bc15c0, L_0000020975bc15c0;
LS_0000020975bc1160_0_8 .concat [ 1 1 1 1], L_0000020975bc15c0, L_0000020975bc15c0, L_0000020975bc15c0, L_0000020975bc15c0;
LS_0000020975bc1160_0_12 .concat [ 1 1 1 1], L_0000020975bc15c0, L_0000020975bc15c0, L_0000020975bc15c0, L_0000020975bc15c0;
LS_0000020975bc1160_0_16 .concat [ 1 1 1 1], L_0000020975bc15c0, L_0000020975bc15c0, L_0000020975bc15c0, L_0000020975bc15c0;
LS_0000020975bc1160_0_20 .concat [ 1 1 1 1], L_0000020975bc15c0, L_0000020975bc15c0, L_0000020975bc15c0, L_0000020975bc15c0;
LS_0000020975bc1160_0_24 .concat [ 1 1 1 1], L_0000020975bc15c0, L_0000020975bc15c0, L_0000020975bc15c0, L_0000020975bc15c0;
LS_0000020975bc1160_0_28 .concat [ 1 1 1 1], L_0000020975bc15c0, L_0000020975bc15c0, L_0000020975bc15c0, L_0000020975bc15c0;
LS_0000020975bc1160_1_0 .concat [ 4 4 4 4], LS_0000020975bc1160_0_0, LS_0000020975bc1160_0_4, LS_0000020975bc1160_0_8, LS_0000020975bc1160_0_12;
LS_0000020975bc1160_1_4 .concat [ 4 4 4 4], LS_0000020975bc1160_0_16, LS_0000020975bc1160_0_20, LS_0000020975bc1160_0_24, LS_0000020975bc1160_0_28;
L_0000020975bc1160 .concat [ 16 16 0 0], LS_0000020975bc1160_1_0, LS_0000020975bc1160_1_4;
L_0000020975bc1700 .part L_0000020975bbdd80, 0, 1;
LS_0000020975bc2b00_0_0 .concat [ 1 1 1 1], L_0000020975bc1700, L_0000020975bc1700, L_0000020975bc1700, L_0000020975bc1700;
LS_0000020975bc2b00_0_4 .concat [ 1 1 1 1], L_0000020975bc1700, L_0000020975bc1700, L_0000020975bc1700, L_0000020975bc1700;
LS_0000020975bc2b00_0_8 .concat [ 1 1 1 1], L_0000020975bc1700, L_0000020975bc1700, L_0000020975bc1700, L_0000020975bc1700;
LS_0000020975bc2b00_0_12 .concat [ 1 1 1 1], L_0000020975bc1700, L_0000020975bc1700, L_0000020975bc1700, L_0000020975bc1700;
LS_0000020975bc2b00_0_16 .concat [ 1 1 1 1], L_0000020975bc1700, L_0000020975bc1700, L_0000020975bc1700, L_0000020975bc1700;
LS_0000020975bc2b00_0_20 .concat [ 1 1 1 1], L_0000020975bc1700, L_0000020975bc1700, L_0000020975bc1700, L_0000020975bc1700;
LS_0000020975bc2b00_0_24 .concat [ 1 1 1 1], L_0000020975bc1700, L_0000020975bc1700, L_0000020975bc1700, L_0000020975bc1700;
LS_0000020975bc2b00_0_28 .concat [ 1 1 1 1], L_0000020975bc1700, L_0000020975bc1700, L_0000020975bc1700, L_0000020975bc1700;
LS_0000020975bc2b00_1_0 .concat [ 4 4 4 4], LS_0000020975bc2b00_0_0, LS_0000020975bc2b00_0_4, LS_0000020975bc2b00_0_8, LS_0000020975bc2b00_0_12;
LS_0000020975bc2b00_1_4 .concat [ 4 4 4 4], LS_0000020975bc2b00_0_16, LS_0000020975bc2b00_0_20, LS_0000020975bc2b00_0_24, LS_0000020975bc2b00_0_28;
L_0000020975bc2b00 .concat [ 16 16 0 0], LS_0000020975bc2b00_1_0, LS_0000020975bc2b00_1_4;
S_00000209759183c0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000020975918230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020975bc5390 .functor AND 32, L_0000020975bc2920, L_0000020975bc1a20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020975b85060_0 .net "in1", 31 0, L_0000020975bc2920;  1 drivers
v0000020975b87040_0 .net "in2", 31 0, L_0000020975bc1a20;  1 drivers
v0000020975b87180_0 .net "out", 31 0, L_0000020975bc5390;  alias, 1 drivers
S_0000020975951570 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000020975918230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020975bc50f0 .functor AND 32, L_0000020975bc1480, L_0000020975bc1520, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020975b85740_0 .net "in1", 31 0, L_0000020975bc1480;  1 drivers
v0000020975b85240_0 .net "in2", 31 0, L_0000020975bc1520;  1 drivers
v0000020975b866e0_0 .net "out", 31 0, L_0000020975bc50f0;  alias, 1 drivers
S_0000020975951700 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000020975918230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020975bc58d0 .functor AND 32, L_0000020975bc1b60, L_0000020975bc2a60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020975b868c0_0 .net "in1", 31 0, L_0000020975bc1b60;  1 drivers
v0000020975b86dc0_0 .net "in2", 31 0, L_0000020975bc2a60;  1 drivers
v0000020975b86e60_0 .net "out", 31 0, L_0000020975bc58d0;  alias, 1 drivers
S_0000020975b8a540 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000020975918230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020975bc5470 .functor AND 32, L_0000020975bc1160, L_0000020975bc2b00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020975b870e0_0 .net "in1", 31 0, L_0000020975bc1160;  1 drivers
v0000020975b87540_0 .net "in2", 31 0, L_0000020975bc2b00;  1 drivers
v0000020975b857e0_0 .net "out", 31 0, L_0000020975bc5470;  alias, 1 drivers
S_0000020975b89a50 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000002097595ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000020975b19730 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000020975bc5f60 .functor NOT 1, L_0000020975bc17a0, C4<0>, C4<0>, C4<0>;
L_0000020975bc6200 .functor NOT 1, L_0000020975bc2740, C4<0>, C4<0>, C4<0>;
L_0000020975bc6120 .functor NOT 1, L_0000020975bc2e20, C4<0>, C4<0>, C4<0>;
L_0000020975b00f70 .functor NOT 1, L_0000020975bc27e0, C4<0>, C4<0>, C4<0>;
L_0000020975c2b070 .functor AND 32, L_0000020975bc60b0, v0000020975b91ad0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020975c2a200 .functor AND 32, L_0000020975bc6040, L_0000020975c2bd90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020975c2b0e0 .functor OR 32, L_0000020975c2b070, L_0000020975c2a200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020975c2add0 .functor AND 32, L_0000020975bc6190, v0000020975b81050_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020975c2a890 .functor OR 32, L_0000020975c2b0e0, L_0000020975c2add0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020975c2b5b0 .functor AND 32, L_0000020975c2b2a0, L_0000020975bc35a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020975c2ae40 .functor OR 32, L_0000020975c2a890, L_0000020975c2b5b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020975b8c370_0 .net *"_ivl_1", 0 0, L_0000020975bc17a0;  1 drivers
v0000020975b8bbf0_0 .net *"_ivl_13", 0 0, L_0000020975bc2e20;  1 drivers
v0000020975b8c0f0_0 .net *"_ivl_14", 0 0, L_0000020975bc6120;  1 drivers
v0000020975b8c190_0 .net *"_ivl_19", 0 0, L_0000020975bc22e0;  1 drivers
v0000020975b8c4b0_0 .net *"_ivl_2", 0 0, L_0000020975bc5f60;  1 drivers
v0000020975b8b290_0 .net *"_ivl_23", 0 0, L_0000020975bc1e80;  1 drivers
v0000020975b8c550_0 .net *"_ivl_27", 0 0, L_0000020975bc27e0;  1 drivers
v0000020975b8aa70_0 .net *"_ivl_28", 0 0, L_0000020975b00f70;  1 drivers
v0000020975b8b3d0_0 .net *"_ivl_33", 0 0, L_0000020975bc31e0;  1 drivers
v0000020975b8a930_0 .net *"_ivl_37", 0 0, L_0000020975bc2060;  1 drivers
v0000020975b8a9d0_0 .net *"_ivl_40", 31 0, L_0000020975c2b070;  1 drivers
v0000020975b8cc30_0 .net *"_ivl_42", 31 0, L_0000020975c2a200;  1 drivers
v0000020975b8bdd0_0 .net *"_ivl_44", 31 0, L_0000020975c2b0e0;  1 drivers
v0000020975b8bf10_0 .net *"_ivl_46", 31 0, L_0000020975c2add0;  1 drivers
v0000020975b8acf0_0 .net *"_ivl_48", 31 0, L_0000020975c2a890;  1 drivers
v0000020975b8aed0_0 .net *"_ivl_50", 31 0, L_0000020975c2b5b0;  1 drivers
v0000020975b8ca50_0 .net *"_ivl_7", 0 0, L_0000020975bc2740;  1 drivers
v0000020975b8c230_0 .net *"_ivl_8", 0 0, L_0000020975bc6200;  1 drivers
v0000020975b8c2d0_0 .net "ina", 31 0, v0000020975b91ad0_0;  alias, 1 drivers
v0000020975b8c410_0 .net "inb", 31 0, L_0000020975c2bd90;  alias, 1 drivers
v0000020975b8c870_0 .net "inc", 31 0, v0000020975b81050_0;  alias, 1 drivers
v0000020975b8c5f0_0 .net "ind", 31 0, L_0000020975bc35a0;  alias, 1 drivers
v0000020975b8af70_0 .net "out", 31 0, L_0000020975c2ae40;  alias, 1 drivers
v0000020975b8c690_0 .net "s0", 31 0, L_0000020975bc60b0;  1 drivers
v0000020975b8c910_0 .net "s1", 31 0, L_0000020975bc6040;  1 drivers
v0000020975b8c9b0_0 .net "s2", 31 0, L_0000020975bc6190;  1 drivers
v0000020975b8caf0_0 .net "s3", 31 0, L_0000020975c2b2a0;  1 drivers
v0000020975b8ccd0_0 .net "sel", 1 0, L_0000020975bbf860;  alias, 1 drivers
L_0000020975bc17a0 .part L_0000020975bbf860, 1, 1;
LS_0000020975bc18e0_0_0 .concat [ 1 1 1 1], L_0000020975bc5f60, L_0000020975bc5f60, L_0000020975bc5f60, L_0000020975bc5f60;
LS_0000020975bc18e0_0_4 .concat [ 1 1 1 1], L_0000020975bc5f60, L_0000020975bc5f60, L_0000020975bc5f60, L_0000020975bc5f60;
LS_0000020975bc18e0_0_8 .concat [ 1 1 1 1], L_0000020975bc5f60, L_0000020975bc5f60, L_0000020975bc5f60, L_0000020975bc5f60;
LS_0000020975bc18e0_0_12 .concat [ 1 1 1 1], L_0000020975bc5f60, L_0000020975bc5f60, L_0000020975bc5f60, L_0000020975bc5f60;
LS_0000020975bc18e0_0_16 .concat [ 1 1 1 1], L_0000020975bc5f60, L_0000020975bc5f60, L_0000020975bc5f60, L_0000020975bc5f60;
LS_0000020975bc18e0_0_20 .concat [ 1 1 1 1], L_0000020975bc5f60, L_0000020975bc5f60, L_0000020975bc5f60, L_0000020975bc5f60;
LS_0000020975bc18e0_0_24 .concat [ 1 1 1 1], L_0000020975bc5f60, L_0000020975bc5f60, L_0000020975bc5f60, L_0000020975bc5f60;
LS_0000020975bc18e0_0_28 .concat [ 1 1 1 1], L_0000020975bc5f60, L_0000020975bc5f60, L_0000020975bc5f60, L_0000020975bc5f60;
LS_0000020975bc18e0_1_0 .concat [ 4 4 4 4], LS_0000020975bc18e0_0_0, LS_0000020975bc18e0_0_4, LS_0000020975bc18e0_0_8, LS_0000020975bc18e0_0_12;
LS_0000020975bc18e0_1_4 .concat [ 4 4 4 4], LS_0000020975bc18e0_0_16, LS_0000020975bc18e0_0_20, LS_0000020975bc18e0_0_24, LS_0000020975bc18e0_0_28;
L_0000020975bc18e0 .concat [ 16 16 0 0], LS_0000020975bc18e0_1_0, LS_0000020975bc18e0_1_4;
L_0000020975bc2740 .part L_0000020975bbf860, 0, 1;
LS_0000020975bc21a0_0_0 .concat [ 1 1 1 1], L_0000020975bc6200, L_0000020975bc6200, L_0000020975bc6200, L_0000020975bc6200;
LS_0000020975bc21a0_0_4 .concat [ 1 1 1 1], L_0000020975bc6200, L_0000020975bc6200, L_0000020975bc6200, L_0000020975bc6200;
LS_0000020975bc21a0_0_8 .concat [ 1 1 1 1], L_0000020975bc6200, L_0000020975bc6200, L_0000020975bc6200, L_0000020975bc6200;
LS_0000020975bc21a0_0_12 .concat [ 1 1 1 1], L_0000020975bc6200, L_0000020975bc6200, L_0000020975bc6200, L_0000020975bc6200;
LS_0000020975bc21a0_0_16 .concat [ 1 1 1 1], L_0000020975bc6200, L_0000020975bc6200, L_0000020975bc6200, L_0000020975bc6200;
LS_0000020975bc21a0_0_20 .concat [ 1 1 1 1], L_0000020975bc6200, L_0000020975bc6200, L_0000020975bc6200, L_0000020975bc6200;
LS_0000020975bc21a0_0_24 .concat [ 1 1 1 1], L_0000020975bc6200, L_0000020975bc6200, L_0000020975bc6200, L_0000020975bc6200;
LS_0000020975bc21a0_0_28 .concat [ 1 1 1 1], L_0000020975bc6200, L_0000020975bc6200, L_0000020975bc6200, L_0000020975bc6200;
LS_0000020975bc21a0_1_0 .concat [ 4 4 4 4], LS_0000020975bc21a0_0_0, LS_0000020975bc21a0_0_4, LS_0000020975bc21a0_0_8, LS_0000020975bc21a0_0_12;
LS_0000020975bc21a0_1_4 .concat [ 4 4 4 4], LS_0000020975bc21a0_0_16, LS_0000020975bc21a0_0_20, LS_0000020975bc21a0_0_24, LS_0000020975bc21a0_0_28;
L_0000020975bc21a0 .concat [ 16 16 0 0], LS_0000020975bc21a0_1_0, LS_0000020975bc21a0_1_4;
L_0000020975bc2e20 .part L_0000020975bbf860, 1, 1;
LS_0000020975bc1de0_0_0 .concat [ 1 1 1 1], L_0000020975bc6120, L_0000020975bc6120, L_0000020975bc6120, L_0000020975bc6120;
LS_0000020975bc1de0_0_4 .concat [ 1 1 1 1], L_0000020975bc6120, L_0000020975bc6120, L_0000020975bc6120, L_0000020975bc6120;
LS_0000020975bc1de0_0_8 .concat [ 1 1 1 1], L_0000020975bc6120, L_0000020975bc6120, L_0000020975bc6120, L_0000020975bc6120;
LS_0000020975bc1de0_0_12 .concat [ 1 1 1 1], L_0000020975bc6120, L_0000020975bc6120, L_0000020975bc6120, L_0000020975bc6120;
LS_0000020975bc1de0_0_16 .concat [ 1 1 1 1], L_0000020975bc6120, L_0000020975bc6120, L_0000020975bc6120, L_0000020975bc6120;
LS_0000020975bc1de0_0_20 .concat [ 1 1 1 1], L_0000020975bc6120, L_0000020975bc6120, L_0000020975bc6120, L_0000020975bc6120;
LS_0000020975bc1de0_0_24 .concat [ 1 1 1 1], L_0000020975bc6120, L_0000020975bc6120, L_0000020975bc6120, L_0000020975bc6120;
LS_0000020975bc1de0_0_28 .concat [ 1 1 1 1], L_0000020975bc6120, L_0000020975bc6120, L_0000020975bc6120, L_0000020975bc6120;
LS_0000020975bc1de0_1_0 .concat [ 4 4 4 4], LS_0000020975bc1de0_0_0, LS_0000020975bc1de0_0_4, LS_0000020975bc1de0_0_8, LS_0000020975bc1de0_0_12;
LS_0000020975bc1de0_1_4 .concat [ 4 4 4 4], LS_0000020975bc1de0_0_16, LS_0000020975bc1de0_0_20, LS_0000020975bc1de0_0_24, LS_0000020975bc1de0_0_28;
L_0000020975bc1de0 .concat [ 16 16 0 0], LS_0000020975bc1de0_1_0, LS_0000020975bc1de0_1_4;
L_0000020975bc22e0 .part L_0000020975bbf860, 0, 1;
LS_0000020975bc1980_0_0 .concat [ 1 1 1 1], L_0000020975bc22e0, L_0000020975bc22e0, L_0000020975bc22e0, L_0000020975bc22e0;
LS_0000020975bc1980_0_4 .concat [ 1 1 1 1], L_0000020975bc22e0, L_0000020975bc22e0, L_0000020975bc22e0, L_0000020975bc22e0;
LS_0000020975bc1980_0_8 .concat [ 1 1 1 1], L_0000020975bc22e0, L_0000020975bc22e0, L_0000020975bc22e0, L_0000020975bc22e0;
LS_0000020975bc1980_0_12 .concat [ 1 1 1 1], L_0000020975bc22e0, L_0000020975bc22e0, L_0000020975bc22e0, L_0000020975bc22e0;
LS_0000020975bc1980_0_16 .concat [ 1 1 1 1], L_0000020975bc22e0, L_0000020975bc22e0, L_0000020975bc22e0, L_0000020975bc22e0;
LS_0000020975bc1980_0_20 .concat [ 1 1 1 1], L_0000020975bc22e0, L_0000020975bc22e0, L_0000020975bc22e0, L_0000020975bc22e0;
LS_0000020975bc1980_0_24 .concat [ 1 1 1 1], L_0000020975bc22e0, L_0000020975bc22e0, L_0000020975bc22e0, L_0000020975bc22e0;
LS_0000020975bc1980_0_28 .concat [ 1 1 1 1], L_0000020975bc22e0, L_0000020975bc22e0, L_0000020975bc22e0, L_0000020975bc22e0;
LS_0000020975bc1980_1_0 .concat [ 4 4 4 4], LS_0000020975bc1980_0_0, LS_0000020975bc1980_0_4, LS_0000020975bc1980_0_8, LS_0000020975bc1980_0_12;
LS_0000020975bc1980_1_4 .concat [ 4 4 4 4], LS_0000020975bc1980_0_16, LS_0000020975bc1980_0_20, LS_0000020975bc1980_0_24, LS_0000020975bc1980_0_28;
L_0000020975bc1980 .concat [ 16 16 0 0], LS_0000020975bc1980_1_0, LS_0000020975bc1980_1_4;
L_0000020975bc1e80 .part L_0000020975bbf860, 1, 1;
LS_0000020975bc1f20_0_0 .concat [ 1 1 1 1], L_0000020975bc1e80, L_0000020975bc1e80, L_0000020975bc1e80, L_0000020975bc1e80;
LS_0000020975bc1f20_0_4 .concat [ 1 1 1 1], L_0000020975bc1e80, L_0000020975bc1e80, L_0000020975bc1e80, L_0000020975bc1e80;
LS_0000020975bc1f20_0_8 .concat [ 1 1 1 1], L_0000020975bc1e80, L_0000020975bc1e80, L_0000020975bc1e80, L_0000020975bc1e80;
LS_0000020975bc1f20_0_12 .concat [ 1 1 1 1], L_0000020975bc1e80, L_0000020975bc1e80, L_0000020975bc1e80, L_0000020975bc1e80;
LS_0000020975bc1f20_0_16 .concat [ 1 1 1 1], L_0000020975bc1e80, L_0000020975bc1e80, L_0000020975bc1e80, L_0000020975bc1e80;
LS_0000020975bc1f20_0_20 .concat [ 1 1 1 1], L_0000020975bc1e80, L_0000020975bc1e80, L_0000020975bc1e80, L_0000020975bc1e80;
LS_0000020975bc1f20_0_24 .concat [ 1 1 1 1], L_0000020975bc1e80, L_0000020975bc1e80, L_0000020975bc1e80, L_0000020975bc1e80;
LS_0000020975bc1f20_0_28 .concat [ 1 1 1 1], L_0000020975bc1e80, L_0000020975bc1e80, L_0000020975bc1e80, L_0000020975bc1e80;
LS_0000020975bc1f20_1_0 .concat [ 4 4 4 4], LS_0000020975bc1f20_0_0, LS_0000020975bc1f20_0_4, LS_0000020975bc1f20_0_8, LS_0000020975bc1f20_0_12;
LS_0000020975bc1f20_1_4 .concat [ 4 4 4 4], LS_0000020975bc1f20_0_16, LS_0000020975bc1f20_0_20, LS_0000020975bc1f20_0_24, LS_0000020975bc1f20_0_28;
L_0000020975bc1f20 .concat [ 16 16 0 0], LS_0000020975bc1f20_1_0, LS_0000020975bc1f20_1_4;
L_0000020975bc27e0 .part L_0000020975bbf860, 0, 1;
LS_0000020975bc0ee0_0_0 .concat [ 1 1 1 1], L_0000020975b00f70, L_0000020975b00f70, L_0000020975b00f70, L_0000020975b00f70;
LS_0000020975bc0ee0_0_4 .concat [ 1 1 1 1], L_0000020975b00f70, L_0000020975b00f70, L_0000020975b00f70, L_0000020975b00f70;
LS_0000020975bc0ee0_0_8 .concat [ 1 1 1 1], L_0000020975b00f70, L_0000020975b00f70, L_0000020975b00f70, L_0000020975b00f70;
LS_0000020975bc0ee0_0_12 .concat [ 1 1 1 1], L_0000020975b00f70, L_0000020975b00f70, L_0000020975b00f70, L_0000020975b00f70;
LS_0000020975bc0ee0_0_16 .concat [ 1 1 1 1], L_0000020975b00f70, L_0000020975b00f70, L_0000020975b00f70, L_0000020975b00f70;
LS_0000020975bc0ee0_0_20 .concat [ 1 1 1 1], L_0000020975b00f70, L_0000020975b00f70, L_0000020975b00f70, L_0000020975b00f70;
LS_0000020975bc0ee0_0_24 .concat [ 1 1 1 1], L_0000020975b00f70, L_0000020975b00f70, L_0000020975b00f70, L_0000020975b00f70;
LS_0000020975bc0ee0_0_28 .concat [ 1 1 1 1], L_0000020975b00f70, L_0000020975b00f70, L_0000020975b00f70, L_0000020975b00f70;
LS_0000020975bc0ee0_1_0 .concat [ 4 4 4 4], LS_0000020975bc0ee0_0_0, LS_0000020975bc0ee0_0_4, LS_0000020975bc0ee0_0_8, LS_0000020975bc0ee0_0_12;
LS_0000020975bc0ee0_1_4 .concat [ 4 4 4 4], LS_0000020975bc0ee0_0_16, LS_0000020975bc0ee0_0_20, LS_0000020975bc0ee0_0_24, LS_0000020975bc0ee0_0_28;
L_0000020975bc0ee0 .concat [ 16 16 0 0], LS_0000020975bc0ee0_1_0, LS_0000020975bc0ee0_1_4;
L_0000020975bc31e0 .part L_0000020975bbf860, 1, 1;
LS_0000020975bc1ac0_0_0 .concat [ 1 1 1 1], L_0000020975bc31e0, L_0000020975bc31e0, L_0000020975bc31e0, L_0000020975bc31e0;
LS_0000020975bc1ac0_0_4 .concat [ 1 1 1 1], L_0000020975bc31e0, L_0000020975bc31e0, L_0000020975bc31e0, L_0000020975bc31e0;
LS_0000020975bc1ac0_0_8 .concat [ 1 1 1 1], L_0000020975bc31e0, L_0000020975bc31e0, L_0000020975bc31e0, L_0000020975bc31e0;
LS_0000020975bc1ac0_0_12 .concat [ 1 1 1 1], L_0000020975bc31e0, L_0000020975bc31e0, L_0000020975bc31e0, L_0000020975bc31e0;
LS_0000020975bc1ac0_0_16 .concat [ 1 1 1 1], L_0000020975bc31e0, L_0000020975bc31e0, L_0000020975bc31e0, L_0000020975bc31e0;
LS_0000020975bc1ac0_0_20 .concat [ 1 1 1 1], L_0000020975bc31e0, L_0000020975bc31e0, L_0000020975bc31e0, L_0000020975bc31e0;
LS_0000020975bc1ac0_0_24 .concat [ 1 1 1 1], L_0000020975bc31e0, L_0000020975bc31e0, L_0000020975bc31e0, L_0000020975bc31e0;
LS_0000020975bc1ac0_0_28 .concat [ 1 1 1 1], L_0000020975bc31e0, L_0000020975bc31e0, L_0000020975bc31e0, L_0000020975bc31e0;
LS_0000020975bc1ac0_1_0 .concat [ 4 4 4 4], LS_0000020975bc1ac0_0_0, LS_0000020975bc1ac0_0_4, LS_0000020975bc1ac0_0_8, LS_0000020975bc1ac0_0_12;
LS_0000020975bc1ac0_1_4 .concat [ 4 4 4 4], LS_0000020975bc1ac0_0_16, LS_0000020975bc1ac0_0_20, LS_0000020975bc1ac0_0_24, LS_0000020975bc1ac0_0_28;
L_0000020975bc1ac0 .concat [ 16 16 0 0], LS_0000020975bc1ac0_1_0, LS_0000020975bc1ac0_1_4;
L_0000020975bc2060 .part L_0000020975bbf860, 0, 1;
LS_0000020975bc2880_0_0 .concat [ 1 1 1 1], L_0000020975bc2060, L_0000020975bc2060, L_0000020975bc2060, L_0000020975bc2060;
LS_0000020975bc2880_0_4 .concat [ 1 1 1 1], L_0000020975bc2060, L_0000020975bc2060, L_0000020975bc2060, L_0000020975bc2060;
LS_0000020975bc2880_0_8 .concat [ 1 1 1 1], L_0000020975bc2060, L_0000020975bc2060, L_0000020975bc2060, L_0000020975bc2060;
LS_0000020975bc2880_0_12 .concat [ 1 1 1 1], L_0000020975bc2060, L_0000020975bc2060, L_0000020975bc2060, L_0000020975bc2060;
LS_0000020975bc2880_0_16 .concat [ 1 1 1 1], L_0000020975bc2060, L_0000020975bc2060, L_0000020975bc2060, L_0000020975bc2060;
LS_0000020975bc2880_0_20 .concat [ 1 1 1 1], L_0000020975bc2060, L_0000020975bc2060, L_0000020975bc2060, L_0000020975bc2060;
LS_0000020975bc2880_0_24 .concat [ 1 1 1 1], L_0000020975bc2060, L_0000020975bc2060, L_0000020975bc2060, L_0000020975bc2060;
LS_0000020975bc2880_0_28 .concat [ 1 1 1 1], L_0000020975bc2060, L_0000020975bc2060, L_0000020975bc2060, L_0000020975bc2060;
LS_0000020975bc2880_1_0 .concat [ 4 4 4 4], LS_0000020975bc2880_0_0, LS_0000020975bc2880_0_4, LS_0000020975bc2880_0_8, LS_0000020975bc2880_0_12;
LS_0000020975bc2880_1_4 .concat [ 4 4 4 4], LS_0000020975bc2880_0_16, LS_0000020975bc2880_0_20, LS_0000020975bc2880_0_24, LS_0000020975bc2880_0_28;
L_0000020975bc2880 .concat [ 16 16 0 0], LS_0000020975bc2880_1_0, LS_0000020975bc2880_1_4;
S_0000020975b898c0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000020975b89a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020975bc60b0 .functor AND 32, L_0000020975bc18e0, L_0000020975bc21a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020975b8ce10_0 .net "in1", 31 0, L_0000020975bc18e0;  1 drivers
v0000020975b8bfb0_0 .net "in2", 31 0, L_0000020975bc21a0;  1 drivers
v0000020975b8ae30_0 .net "out", 31 0, L_0000020975bc60b0;  alias, 1 drivers
S_0000020975b89730 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000020975b89a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020975bc6040 .functor AND 32, L_0000020975bc1de0, L_0000020975bc1980, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020975b8be70_0 .net "in1", 31 0, L_0000020975bc1de0;  1 drivers
v0000020975b8ac50_0 .net "in2", 31 0, L_0000020975bc1980;  1 drivers
v0000020975b8b150_0 .net "out", 31 0, L_0000020975bc6040;  alias, 1 drivers
S_0000020975b89be0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000020975b89a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020975bc6190 .functor AND 32, L_0000020975bc1f20, L_0000020975bc0ee0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020975b8cb90_0 .net "in1", 31 0, L_0000020975bc1f20;  1 drivers
v0000020975b8bc90_0 .net "in2", 31 0, L_0000020975bc0ee0;  1 drivers
v0000020975b8a7f0_0 .net "out", 31 0, L_0000020975bc6190;  alias, 1 drivers
S_0000020975b89d70 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000020975b89a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020975c2b2a0 .functor AND 32, L_0000020975bc1ac0, L_0000020975bc2880, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020975b8a890_0 .net "in1", 31 0, L_0000020975bc1ac0;  1 drivers
v0000020975b8ba10_0 .net "in2", 31 0, L_0000020975bc2880;  1 drivers
v0000020975b8c050_0 .net "out", 31 0, L_0000020975c2b2a0;  alias, 1 drivers
S_0000020975b89f00 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000002097595ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000020975b189b0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000020975c2b690 .functor NOT 1, L_0000020975bc2240, C4<0>, C4<0>, C4<0>;
L_0000020975c2af20 .functor NOT 1, L_0000020975bc2ec0, C4<0>, C4<0>, C4<0>;
L_0000020975c2b230 .functor NOT 1, L_0000020975bc2420, C4<0>, C4<0>, C4<0>;
L_0000020975c2a040 .functor NOT 1, L_0000020975bc2ce0, C4<0>, C4<0>, C4<0>;
L_0000020975c2a120 .functor AND 32, L_0000020975c2b1c0, v0000020975b91350_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020975c2b8c0 .functor AND 32, L_0000020975c2b460, L_0000020975c2bd90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020975c2b310 .functor OR 32, L_0000020975c2a120, L_0000020975c2b8c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020975c2a3c0 .functor AND 32, L_0000020975c29fd0, v0000020975b81050_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020975c2a900 .functor OR 32, L_0000020975c2b310, L_0000020975c2a3c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020975c2ad60 .functor AND 32, L_0000020975c2b150, L_0000020975bc35a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020975c2a660 .functor OR 32, L_0000020975c2a900, L_0000020975c2ad60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020975b8e030_0 .net *"_ivl_1", 0 0, L_0000020975bc2240;  1 drivers
v0000020975b8e5d0_0 .net *"_ivl_13", 0 0, L_0000020975bc2420;  1 drivers
v0000020975b8d630_0 .net *"_ivl_14", 0 0, L_0000020975c2b230;  1 drivers
v0000020975b8ddb0_0 .net *"_ivl_19", 0 0, L_0000020975bc24c0;  1 drivers
v0000020975b8dc70_0 .net *"_ivl_2", 0 0, L_0000020975c2b690;  1 drivers
v0000020975b8e350_0 .net *"_ivl_23", 0 0, L_0000020975bc2c40;  1 drivers
v0000020975b8d8b0_0 .net *"_ivl_27", 0 0, L_0000020975bc2ce0;  1 drivers
v0000020975b8dd10_0 .net *"_ivl_28", 0 0, L_0000020975c2a040;  1 drivers
v0000020975b8e490_0 .net *"_ivl_33", 0 0, L_0000020975bc3000;  1 drivers
v0000020975b8d130_0 .net *"_ivl_37", 0 0, L_0000020975bc3140;  1 drivers
v0000020975b8cf50_0 .net *"_ivl_40", 31 0, L_0000020975c2a120;  1 drivers
v0000020975b8d090_0 .net *"_ivl_42", 31 0, L_0000020975c2b8c0;  1 drivers
v0000020975b8d1d0_0 .net *"_ivl_44", 31 0, L_0000020975c2b310;  1 drivers
v0000020975b8e2b0_0 .net *"_ivl_46", 31 0, L_0000020975c2a3c0;  1 drivers
v0000020975b8d450_0 .net *"_ivl_48", 31 0, L_0000020975c2a900;  1 drivers
v0000020975b8d4f0_0 .net *"_ivl_50", 31 0, L_0000020975c2ad60;  1 drivers
v0000020975b8df90_0 .net *"_ivl_7", 0 0, L_0000020975bc2ec0;  1 drivers
v0000020975b8d950_0 .net *"_ivl_8", 0 0, L_0000020975c2af20;  1 drivers
v0000020975b8cff0_0 .net "ina", 31 0, v0000020975b91350_0;  alias, 1 drivers
v0000020975b8d310_0 .net "inb", 31 0, L_0000020975c2bd90;  alias, 1 drivers
v0000020975b8d6d0_0 .net "inc", 31 0, v0000020975b81050_0;  alias, 1 drivers
v0000020975b8d9f0_0 .net "ind", 31 0, L_0000020975bc35a0;  alias, 1 drivers
v0000020975b8d590_0 .net "out", 31 0, L_0000020975c2a660;  alias, 1 drivers
v0000020975b8def0_0 .net "s0", 31 0, L_0000020975c2b1c0;  1 drivers
v0000020975b8e0d0_0 .net "s1", 31 0, L_0000020975c2b460;  1 drivers
v0000020975b8e210_0 .net "s2", 31 0, L_0000020975c29fd0;  1 drivers
v0000020975b90810_0 .net "s3", 31 0, L_0000020975c2b150;  1 drivers
v0000020975b91d50_0 .net "sel", 1 0, L_0000020975bbf900;  alias, 1 drivers
L_0000020975bc2240 .part L_0000020975bbf900, 1, 1;
LS_0000020975bc2ba0_0_0 .concat [ 1 1 1 1], L_0000020975c2b690, L_0000020975c2b690, L_0000020975c2b690, L_0000020975c2b690;
LS_0000020975bc2ba0_0_4 .concat [ 1 1 1 1], L_0000020975c2b690, L_0000020975c2b690, L_0000020975c2b690, L_0000020975c2b690;
LS_0000020975bc2ba0_0_8 .concat [ 1 1 1 1], L_0000020975c2b690, L_0000020975c2b690, L_0000020975c2b690, L_0000020975c2b690;
LS_0000020975bc2ba0_0_12 .concat [ 1 1 1 1], L_0000020975c2b690, L_0000020975c2b690, L_0000020975c2b690, L_0000020975c2b690;
LS_0000020975bc2ba0_0_16 .concat [ 1 1 1 1], L_0000020975c2b690, L_0000020975c2b690, L_0000020975c2b690, L_0000020975c2b690;
LS_0000020975bc2ba0_0_20 .concat [ 1 1 1 1], L_0000020975c2b690, L_0000020975c2b690, L_0000020975c2b690, L_0000020975c2b690;
LS_0000020975bc2ba0_0_24 .concat [ 1 1 1 1], L_0000020975c2b690, L_0000020975c2b690, L_0000020975c2b690, L_0000020975c2b690;
LS_0000020975bc2ba0_0_28 .concat [ 1 1 1 1], L_0000020975c2b690, L_0000020975c2b690, L_0000020975c2b690, L_0000020975c2b690;
LS_0000020975bc2ba0_1_0 .concat [ 4 4 4 4], LS_0000020975bc2ba0_0_0, LS_0000020975bc2ba0_0_4, LS_0000020975bc2ba0_0_8, LS_0000020975bc2ba0_0_12;
LS_0000020975bc2ba0_1_4 .concat [ 4 4 4 4], LS_0000020975bc2ba0_0_16, LS_0000020975bc2ba0_0_20, LS_0000020975bc2ba0_0_24, LS_0000020975bc2ba0_0_28;
L_0000020975bc2ba0 .concat [ 16 16 0 0], LS_0000020975bc2ba0_1_0, LS_0000020975bc2ba0_1_4;
L_0000020975bc2ec0 .part L_0000020975bbf900, 0, 1;
LS_0000020975bc2380_0_0 .concat [ 1 1 1 1], L_0000020975c2af20, L_0000020975c2af20, L_0000020975c2af20, L_0000020975c2af20;
LS_0000020975bc2380_0_4 .concat [ 1 1 1 1], L_0000020975c2af20, L_0000020975c2af20, L_0000020975c2af20, L_0000020975c2af20;
LS_0000020975bc2380_0_8 .concat [ 1 1 1 1], L_0000020975c2af20, L_0000020975c2af20, L_0000020975c2af20, L_0000020975c2af20;
LS_0000020975bc2380_0_12 .concat [ 1 1 1 1], L_0000020975c2af20, L_0000020975c2af20, L_0000020975c2af20, L_0000020975c2af20;
LS_0000020975bc2380_0_16 .concat [ 1 1 1 1], L_0000020975c2af20, L_0000020975c2af20, L_0000020975c2af20, L_0000020975c2af20;
LS_0000020975bc2380_0_20 .concat [ 1 1 1 1], L_0000020975c2af20, L_0000020975c2af20, L_0000020975c2af20, L_0000020975c2af20;
LS_0000020975bc2380_0_24 .concat [ 1 1 1 1], L_0000020975c2af20, L_0000020975c2af20, L_0000020975c2af20, L_0000020975c2af20;
LS_0000020975bc2380_0_28 .concat [ 1 1 1 1], L_0000020975c2af20, L_0000020975c2af20, L_0000020975c2af20, L_0000020975c2af20;
LS_0000020975bc2380_1_0 .concat [ 4 4 4 4], LS_0000020975bc2380_0_0, LS_0000020975bc2380_0_4, LS_0000020975bc2380_0_8, LS_0000020975bc2380_0_12;
LS_0000020975bc2380_1_4 .concat [ 4 4 4 4], LS_0000020975bc2380_0_16, LS_0000020975bc2380_0_20, LS_0000020975bc2380_0_24, LS_0000020975bc2380_0_28;
L_0000020975bc2380 .concat [ 16 16 0 0], LS_0000020975bc2380_1_0, LS_0000020975bc2380_1_4;
L_0000020975bc2420 .part L_0000020975bbf900, 1, 1;
LS_0000020975bc2f60_0_0 .concat [ 1 1 1 1], L_0000020975c2b230, L_0000020975c2b230, L_0000020975c2b230, L_0000020975c2b230;
LS_0000020975bc2f60_0_4 .concat [ 1 1 1 1], L_0000020975c2b230, L_0000020975c2b230, L_0000020975c2b230, L_0000020975c2b230;
LS_0000020975bc2f60_0_8 .concat [ 1 1 1 1], L_0000020975c2b230, L_0000020975c2b230, L_0000020975c2b230, L_0000020975c2b230;
LS_0000020975bc2f60_0_12 .concat [ 1 1 1 1], L_0000020975c2b230, L_0000020975c2b230, L_0000020975c2b230, L_0000020975c2b230;
LS_0000020975bc2f60_0_16 .concat [ 1 1 1 1], L_0000020975c2b230, L_0000020975c2b230, L_0000020975c2b230, L_0000020975c2b230;
LS_0000020975bc2f60_0_20 .concat [ 1 1 1 1], L_0000020975c2b230, L_0000020975c2b230, L_0000020975c2b230, L_0000020975c2b230;
LS_0000020975bc2f60_0_24 .concat [ 1 1 1 1], L_0000020975c2b230, L_0000020975c2b230, L_0000020975c2b230, L_0000020975c2b230;
LS_0000020975bc2f60_0_28 .concat [ 1 1 1 1], L_0000020975c2b230, L_0000020975c2b230, L_0000020975c2b230, L_0000020975c2b230;
LS_0000020975bc2f60_1_0 .concat [ 4 4 4 4], LS_0000020975bc2f60_0_0, LS_0000020975bc2f60_0_4, LS_0000020975bc2f60_0_8, LS_0000020975bc2f60_0_12;
LS_0000020975bc2f60_1_4 .concat [ 4 4 4 4], LS_0000020975bc2f60_0_16, LS_0000020975bc2f60_0_20, LS_0000020975bc2f60_0_24, LS_0000020975bc2f60_0_28;
L_0000020975bc2f60 .concat [ 16 16 0 0], LS_0000020975bc2f60_1_0, LS_0000020975bc2f60_1_4;
L_0000020975bc24c0 .part L_0000020975bbf900, 0, 1;
LS_0000020975bc2600_0_0 .concat [ 1 1 1 1], L_0000020975bc24c0, L_0000020975bc24c0, L_0000020975bc24c0, L_0000020975bc24c0;
LS_0000020975bc2600_0_4 .concat [ 1 1 1 1], L_0000020975bc24c0, L_0000020975bc24c0, L_0000020975bc24c0, L_0000020975bc24c0;
LS_0000020975bc2600_0_8 .concat [ 1 1 1 1], L_0000020975bc24c0, L_0000020975bc24c0, L_0000020975bc24c0, L_0000020975bc24c0;
LS_0000020975bc2600_0_12 .concat [ 1 1 1 1], L_0000020975bc24c0, L_0000020975bc24c0, L_0000020975bc24c0, L_0000020975bc24c0;
LS_0000020975bc2600_0_16 .concat [ 1 1 1 1], L_0000020975bc24c0, L_0000020975bc24c0, L_0000020975bc24c0, L_0000020975bc24c0;
LS_0000020975bc2600_0_20 .concat [ 1 1 1 1], L_0000020975bc24c0, L_0000020975bc24c0, L_0000020975bc24c0, L_0000020975bc24c0;
LS_0000020975bc2600_0_24 .concat [ 1 1 1 1], L_0000020975bc24c0, L_0000020975bc24c0, L_0000020975bc24c0, L_0000020975bc24c0;
LS_0000020975bc2600_0_28 .concat [ 1 1 1 1], L_0000020975bc24c0, L_0000020975bc24c0, L_0000020975bc24c0, L_0000020975bc24c0;
LS_0000020975bc2600_1_0 .concat [ 4 4 4 4], LS_0000020975bc2600_0_0, LS_0000020975bc2600_0_4, LS_0000020975bc2600_0_8, LS_0000020975bc2600_0_12;
LS_0000020975bc2600_1_4 .concat [ 4 4 4 4], LS_0000020975bc2600_0_16, LS_0000020975bc2600_0_20, LS_0000020975bc2600_0_24, LS_0000020975bc2600_0_28;
L_0000020975bc2600 .concat [ 16 16 0 0], LS_0000020975bc2600_1_0, LS_0000020975bc2600_1_4;
L_0000020975bc2c40 .part L_0000020975bbf900, 1, 1;
LS_0000020975bc0f80_0_0 .concat [ 1 1 1 1], L_0000020975bc2c40, L_0000020975bc2c40, L_0000020975bc2c40, L_0000020975bc2c40;
LS_0000020975bc0f80_0_4 .concat [ 1 1 1 1], L_0000020975bc2c40, L_0000020975bc2c40, L_0000020975bc2c40, L_0000020975bc2c40;
LS_0000020975bc0f80_0_8 .concat [ 1 1 1 1], L_0000020975bc2c40, L_0000020975bc2c40, L_0000020975bc2c40, L_0000020975bc2c40;
LS_0000020975bc0f80_0_12 .concat [ 1 1 1 1], L_0000020975bc2c40, L_0000020975bc2c40, L_0000020975bc2c40, L_0000020975bc2c40;
LS_0000020975bc0f80_0_16 .concat [ 1 1 1 1], L_0000020975bc2c40, L_0000020975bc2c40, L_0000020975bc2c40, L_0000020975bc2c40;
LS_0000020975bc0f80_0_20 .concat [ 1 1 1 1], L_0000020975bc2c40, L_0000020975bc2c40, L_0000020975bc2c40, L_0000020975bc2c40;
LS_0000020975bc0f80_0_24 .concat [ 1 1 1 1], L_0000020975bc2c40, L_0000020975bc2c40, L_0000020975bc2c40, L_0000020975bc2c40;
LS_0000020975bc0f80_0_28 .concat [ 1 1 1 1], L_0000020975bc2c40, L_0000020975bc2c40, L_0000020975bc2c40, L_0000020975bc2c40;
LS_0000020975bc0f80_1_0 .concat [ 4 4 4 4], LS_0000020975bc0f80_0_0, LS_0000020975bc0f80_0_4, LS_0000020975bc0f80_0_8, LS_0000020975bc0f80_0_12;
LS_0000020975bc0f80_1_4 .concat [ 4 4 4 4], LS_0000020975bc0f80_0_16, LS_0000020975bc0f80_0_20, LS_0000020975bc0f80_0_24, LS_0000020975bc0f80_0_28;
L_0000020975bc0f80 .concat [ 16 16 0 0], LS_0000020975bc0f80_1_0, LS_0000020975bc0f80_1_4;
L_0000020975bc2ce0 .part L_0000020975bbf900, 0, 1;
LS_0000020975bc2d80_0_0 .concat [ 1 1 1 1], L_0000020975c2a040, L_0000020975c2a040, L_0000020975c2a040, L_0000020975c2a040;
LS_0000020975bc2d80_0_4 .concat [ 1 1 1 1], L_0000020975c2a040, L_0000020975c2a040, L_0000020975c2a040, L_0000020975c2a040;
LS_0000020975bc2d80_0_8 .concat [ 1 1 1 1], L_0000020975c2a040, L_0000020975c2a040, L_0000020975c2a040, L_0000020975c2a040;
LS_0000020975bc2d80_0_12 .concat [ 1 1 1 1], L_0000020975c2a040, L_0000020975c2a040, L_0000020975c2a040, L_0000020975c2a040;
LS_0000020975bc2d80_0_16 .concat [ 1 1 1 1], L_0000020975c2a040, L_0000020975c2a040, L_0000020975c2a040, L_0000020975c2a040;
LS_0000020975bc2d80_0_20 .concat [ 1 1 1 1], L_0000020975c2a040, L_0000020975c2a040, L_0000020975c2a040, L_0000020975c2a040;
LS_0000020975bc2d80_0_24 .concat [ 1 1 1 1], L_0000020975c2a040, L_0000020975c2a040, L_0000020975c2a040, L_0000020975c2a040;
LS_0000020975bc2d80_0_28 .concat [ 1 1 1 1], L_0000020975c2a040, L_0000020975c2a040, L_0000020975c2a040, L_0000020975c2a040;
LS_0000020975bc2d80_1_0 .concat [ 4 4 4 4], LS_0000020975bc2d80_0_0, LS_0000020975bc2d80_0_4, LS_0000020975bc2d80_0_8, LS_0000020975bc2d80_0_12;
LS_0000020975bc2d80_1_4 .concat [ 4 4 4 4], LS_0000020975bc2d80_0_16, LS_0000020975bc2d80_0_20, LS_0000020975bc2d80_0_24, LS_0000020975bc2d80_0_28;
L_0000020975bc2d80 .concat [ 16 16 0 0], LS_0000020975bc2d80_1_0, LS_0000020975bc2d80_1_4;
L_0000020975bc3000 .part L_0000020975bbf900, 1, 1;
LS_0000020975bc30a0_0_0 .concat [ 1 1 1 1], L_0000020975bc3000, L_0000020975bc3000, L_0000020975bc3000, L_0000020975bc3000;
LS_0000020975bc30a0_0_4 .concat [ 1 1 1 1], L_0000020975bc3000, L_0000020975bc3000, L_0000020975bc3000, L_0000020975bc3000;
LS_0000020975bc30a0_0_8 .concat [ 1 1 1 1], L_0000020975bc3000, L_0000020975bc3000, L_0000020975bc3000, L_0000020975bc3000;
LS_0000020975bc30a0_0_12 .concat [ 1 1 1 1], L_0000020975bc3000, L_0000020975bc3000, L_0000020975bc3000, L_0000020975bc3000;
LS_0000020975bc30a0_0_16 .concat [ 1 1 1 1], L_0000020975bc3000, L_0000020975bc3000, L_0000020975bc3000, L_0000020975bc3000;
LS_0000020975bc30a0_0_20 .concat [ 1 1 1 1], L_0000020975bc3000, L_0000020975bc3000, L_0000020975bc3000, L_0000020975bc3000;
LS_0000020975bc30a0_0_24 .concat [ 1 1 1 1], L_0000020975bc3000, L_0000020975bc3000, L_0000020975bc3000, L_0000020975bc3000;
LS_0000020975bc30a0_0_28 .concat [ 1 1 1 1], L_0000020975bc3000, L_0000020975bc3000, L_0000020975bc3000, L_0000020975bc3000;
LS_0000020975bc30a0_1_0 .concat [ 4 4 4 4], LS_0000020975bc30a0_0_0, LS_0000020975bc30a0_0_4, LS_0000020975bc30a0_0_8, LS_0000020975bc30a0_0_12;
LS_0000020975bc30a0_1_4 .concat [ 4 4 4 4], LS_0000020975bc30a0_0_16, LS_0000020975bc30a0_0_20, LS_0000020975bc30a0_0_24, LS_0000020975bc30a0_0_28;
L_0000020975bc30a0 .concat [ 16 16 0 0], LS_0000020975bc30a0_1_0, LS_0000020975bc30a0_1_4;
L_0000020975bc3140 .part L_0000020975bbf900, 0, 1;
LS_0000020975bc3280_0_0 .concat [ 1 1 1 1], L_0000020975bc3140, L_0000020975bc3140, L_0000020975bc3140, L_0000020975bc3140;
LS_0000020975bc3280_0_4 .concat [ 1 1 1 1], L_0000020975bc3140, L_0000020975bc3140, L_0000020975bc3140, L_0000020975bc3140;
LS_0000020975bc3280_0_8 .concat [ 1 1 1 1], L_0000020975bc3140, L_0000020975bc3140, L_0000020975bc3140, L_0000020975bc3140;
LS_0000020975bc3280_0_12 .concat [ 1 1 1 1], L_0000020975bc3140, L_0000020975bc3140, L_0000020975bc3140, L_0000020975bc3140;
LS_0000020975bc3280_0_16 .concat [ 1 1 1 1], L_0000020975bc3140, L_0000020975bc3140, L_0000020975bc3140, L_0000020975bc3140;
LS_0000020975bc3280_0_20 .concat [ 1 1 1 1], L_0000020975bc3140, L_0000020975bc3140, L_0000020975bc3140, L_0000020975bc3140;
LS_0000020975bc3280_0_24 .concat [ 1 1 1 1], L_0000020975bc3140, L_0000020975bc3140, L_0000020975bc3140, L_0000020975bc3140;
LS_0000020975bc3280_0_28 .concat [ 1 1 1 1], L_0000020975bc3140, L_0000020975bc3140, L_0000020975bc3140, L_0000020975bc3140;
LS_0000020975bc3280_1_0 .concat [ 4 4 4 4], LS_0000020975bc3280_0_0, LS_0000020975bc3280_0_4, LS_0000020975bc3280_0_8, LS_0000020975bc3280_0_12;
LS_0000020975bc3280_1_4 .concat [ 4 4 4 4], LS_0000020975bc3280_0_16, LS_0000020975bc3280_0_20, LS_0000020975bc3280_0_24, LS_0000020975bc3280_0_28;
L_0000020975bc3280 .concat [ 16 16 0 0], LS_0000020975bc3280_1_0, LS_0000020975bc3280_1_4;
S_0000020975b8a090 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000020975b89f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020975c2b1c0 .functor AND 32, L_0000020975bc2ba0, L_0000020975bc2380, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020975b8cd70_0 .net "in1", 31 0, L_0000020975bc2ba0;  1 drivers
v0000020975b8e530_0 .net "in2", 31 0, L_0000020975bc2380;  1 drivers
v0000020975b8de50_0 .net "out", 31 0, L_0000020975c2b1c0;  alias, 1 drivers
S_0000020975b8a220 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000020975b89f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020975c2b460 .functor AND 32, L_0000020975bc2f60, L_0000020975bc2600, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020975b8e3f0_0 .net "in1", 31 0, L_0000020975bc2f60;  1 drivers
v0000020975b8db30_0 .net "in2", 31 0, L_0000020975bc2600;  1 drivers
v0000020975b8e170_0 .net "out", 31 0, L_0000020975c2b460;  alias, 1 drivers
S_0000020975b8a3b0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000020975b89f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020975c29fd0 .functor AND 32, L_0000020975bc0f80, L_0000020975bc2d80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020975b8d270_0 .net "in1", 31 0, L_0000020975bc0f80;  1 drivers
v0000020975b8d770_0 .net "in2", 31 0, L_0000020975bc2d80;  1 drivers
v0000020975b8da90_0 .net "out", 31 0, L_0000020975c29fd0;  alias, 1 drivers
S_0000020975b8ec00 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000020975b89f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020975c2b150 .functor AND 32, L_0000020975bc30a0, L_0000020975bc3280, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020975b8d3b0_0 .net "in1", 31 0, L_0000020975bc30a0;  1 drivers
v0000020975b8d810_0 .net "in2", 31 0, L_0000020975bc3280;  1 drivers
v0000020975b8dbd0_0 .net "out", 31 0, L_0000020975c2b150;  alias, 1 drivers
S_0000020975b8fec0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_00000209759396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000020975b94720 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020975b94758 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020975b94790 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020975b947c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020975b94800 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020975b94838 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020975b94870 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020975b948a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020975b948e0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020975b94918 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020975b94950 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020975b94988 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020975b949c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020975b949f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020975b94a30 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020975b94a68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020975b94aa0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020975b94ad8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020975b94b10 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020975b94b48 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020975b94b80 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020975b94bb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020975b94bf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020975b94c28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020975b94c60 .param/l "xori" 0 9 12, C4<001110000000>;
v0000020975b926b0_0 .var "EX1_PC", 31 0;
v0000020975b918f0_0 .var "EX1_PFC", 31 0;
v0000020975b91ad0_0 .var "EX1_forward_to_B", 31 0;
v0000020975b90e50_0 .var "EX1_is_beq", 0 0;
v0000020975b90f90_0 .var "EX1_is_bne", 0 0;
v0000020975b92a70_0 .var "EX1_is_jal", 0 0;
v0000020975b92b10_0 .var "EX1_is_jr", 0 0;
v0000020975b915d0_0 .var "EX1_is_oper2_immed", 0 0;
v0000020975b90bd0_0 .var "EX1_memread", 0 0;
v0000020975b91170_0 .var "EX1_memwrite", 0 0;
v0000020975b91210_0 .var "EX1_opcode", 11 0;
v0000020975b91030_0 .var "EX1_predicted", 0 0;
v0000020975b91c10_0 .var "EX1_rd_ind", 4 0;
v0000020975b90770_0 .var "EX1_rd_indzero", 0 0;
v0000020975b910d0_0 .var "EX1_regwrite", 0 0;
v0000020975b912b0_0 .var "EX1_rs1", 31 0;
v0000020975b91710_0 .var "EX1_rs1_ind", 4 0;
v0000020975b91350_0 .var "EX1_rs2", 31 0;
v0000020975b913f0_0 .var "EX1_rs2_ind", 4 0;
v0000020975b92070_0 .net "FLUSH", 0 0, v0000020975b97120_0;  alias, 1 drivers
v0000020975b92110_0 .net "ID_PC", 31 0, v0000020975b9cda0_0;  alias, 1 drivers
v0000020975b92750_0 .net "ID_PFC_to_EX", 31 0, L_0000020975bbf0e0;  alias, 1 drivers
v0000020975b91df0_0 .net "ID_forward_to_B", 31 0, L_0000020975bc0a80;  alias, 1 drivers
v0000020975b90b30_0 .net "ID_is_beq", 0 0, L_0000020975bbfcc0;  alias, 1 drivers
v0000020975b91490_0 .net "ID_is_bne", 0 0, L_0000020975bbfe00;  alias, 1 drivers
v0000020975b92d90_0 .net "ID_is_jal", 0 0, L_0000020975bc1340;  alias, 1 drivers
v0000020975b92390_0 .net "ID_is_jr", 0 0, L_0000020975bbfea0;  alias, 1 drivers
v0000020975b91e90_0 .net "ID_is_oper2_immed", 0 0, L_0000020975bc4ad0;  alias, 1 drivers
v0000020975b91f30_0 .net "ID_memread", 0 0, L_0000020975bc1660;  alias, 1 drivers
v0000020975b927f0_0 .net "ID_memwrite", 0 0, L_0000020975bc1020;  alias, 1 drivers
v0000020975b92e30_0 .net "ID_opcode", 11 0, v0000020975bab690_0;  alias, 1 drivers
v0000020975b92430_0 .net "ID_predicted", 0 0, v0000020975b95fa0_0;  alias, 1 drivers
v0000020975b91530_0 .net "ID_rd_ind", 4 0, v0000020975baa330_0;  alias, 1 drivers
v0000020975b91670_0 .net "ID_rd_indzero", 0 0, L_0000020975bc1c00;  1 drivers
v0000020975b917b0_0 .net "ID_regwrite", 0 0, L_0000020975bc26a0;  alias, 1 drivers
v0000020975b91990_0 .net "ID_rs1", 31 0, v0000020975b9a8c0_0;  alias, 1 drivers
v0000020975b91850_0 .net "ID_rs1_ind", 4 0, v0000020975baaf10_0;  alias, 1 drivers
v0000020975b92ed0_0 .net "ID_rs2", 31 0, v0000020975b9a6e0_0;  alias, 1 drivers
v0000020975b91b70_0 .net "ID_rs2_ind", 4 0, v0000020975bab2d0_0;  alias, 1 drivers
v0000020975b91fd0_0 .net "clk", 0 0, L_0000020975bc55c0;  1 drivers
v0000020975b921b0_0 .net "rst", 0 0, v0000020975bbd7e0_0;  alias, 1 drivers
E_0000020975b18a70 .event posedge, v0000020975b81190_0, v0000020975b91fd0_0;
S_0000020975b8ea70 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_00000209759396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000020975b94ca0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020975b94cd8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020975b94d10 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020975b94d48 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020975b94d80 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020975b94db8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020975b94df0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020975b94e28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020975b94e60 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020975b94e98 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020975b94ed0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020975b94f08 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020975b94f40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020975b94f78 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020975b94fb0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020975b94fe8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020975b95020 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020975b95058 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020975b95090 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020975b950c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020975b95100 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020975b95138 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020975b95170 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020975b951a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020975b951e0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000020975b92250_0 .net "EX1_ALU_OPER1", 31 0, L_0000020975bc5ef0;  alias, 1 drivers
v0000020975b922f0_0 .net "EX1_ALU_OPER2", 31 0, L_0000020975c2ae40;  alias, 1 drivers
v0000020975b92610_0 .net "EX1_PC", 31 0, v0000020975b926b0_0;  alias, 1 drivers
v0000020975b92890_0 .net "EX1_PFC_to_IF", 31 0, L_0000020975bc3320;  alias, 1 drivers
v0000020975b92930_0 .net "EX1_forward_to_B", 31 0, v0000020975b91ad0_0;  alias, 1 drivers
v0000020975b92f70_0 .net "EX1_is_beq", 0 0, v0000020975b90e50_0;  alias, 1 drivers
v0000020975b935b0_0 .net "EX1_is_bne", 0 0, v0000020975b90f90_0;  alias, 1 drivers
v0000020975b93330_0 .net "EX1_is_jal", 0 0, v0000020975b92a70_0;  alias, 1 drivers
v0000020975b93010_0 .net "EX1_is_jr", 0 0, v0000020975b92b10_0;  alias, 1 drivers
v0000020975b93c90_0 .net "EX1_is_oper2_immed", 0 0, v0000020975b915d0_0;  alias, 1 drivers
v0000020975b93d30_0 .net "EX1_memread", 0 0, v0000020975b90bd0_0;  alias, 1 drivers
v0000020975b942d0_0 .net "EX1_memwrite", 0 0, v0000020975b91170_0;  alias, 1 drivers
v0000020975b930b0_0 .net "EX1_opcode", 11 0, v0000020975b91210_0;  alias, 1 drivers
v0000020975b94190_0 .net "EX1_predicted", 0 0, v0000020975b91030_0;  alias, 1 drivers
v0000020975b93150_0 .net "EX1_rd_ind", 4 0, v0000020975b91c10_0;  alias, 1 drivers
v0000020975b93290_0 .net "EX1_rd_indzero", 0 0, v0000020975b90770_0;  alias, 1 drivers
v0000020975b93970_0 .net "EX1_regwrite", 0 0, v0000020975b910d0_0;  alias, 1 drivers
v0000020975b938d0_0 .net "EX1_rs1", 31 0, v0000020975b912b0_0;  alias, 1 drivers
v0000020975b93a10_0 .net "EX1_rs1_ind", 4 0, v0000020975b91710_0;  alias, 1 drivers
v0000020975b931f0_0 .net "EX1_rs2_ind", 4 0, v0000020975b913f0_0;  alias, 1 drivers
v0000020975b933d0_0 .net "EX1_rs2_out", 31 0, L_0000020975c2a660;  alias, 1 drivers
v0000020975b93dd0_0 .var "EX2_ALU_OPER1", 31 0;
v0000020975b93bf0_0 .var "EX2_ALU_OPER2", 31 0;
v0000020975b93790_0 .var "EX2_PC", 31 0;
v0000020975b93e70_0 .var "EX2_PFC_to_IF", 31 0;
v0000020975b93f10_0 .var "EX2_forward_to_B", 31 0;
v0000020975b93fb0_0 .var "EX2_is_beq", 0 0;
v0000020975b93470_0 .var "EX2_is_bne", 0 0;
v0000020975b94050_0 .var "EX2_is_jal", 0 0;
v0000020975b93ab0_0 .var "EX2_is_jr", 0 0;
v0000020975b93510_0 .var "EX2_is_oper2_immed", 0 0;
v0000020975b93830_0 .var "EX2_memread", 0 0;
v0000020975b936f0_0 .var "EX2_memwrite", 0 0;
v0000020975b93650_0 .var "EX2_opcode", 11 0;
v0000020975b940f0_0 .var "EX2_predicted", 0 0;
v0000020975b93b50_0 .var "EX2_rd_ind", 4 0;
v0000020975b94230_0 .var "EX2_rd_indzero", 0 0;
v0000020975b94370_0 .var "EX2_regwrite", 0 0;
v0000020975b94410_0 .var "EX2_rs1", 31 0;
v0000020975b944b0_0 .var "EX2_rs1_ind", 4 0;
v0000020975b94550_0 .var "EX2_rs2_ind", 4 0;
v0000020975b945f0_0 .var "EX2_rs2_out", 31 0;
v0000020975b978a0_0 .net "FLUSH", 0 0, v0000020975b97260_0;  alias, 1 drivers
v0000020975b96180_0 .net "clk", 0 0, L_0000020975c2a4a0;  1 drivers
v0000020975b96a40_0 .net "rst", 0 0, v0000020975bbd7e0_0;  alias, 1 drivers
E_0000020975b19930 .event posedge, v0000020975b81190_0, v0000020975b96180_0;
S_0000020975b8e750 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_00000209759396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000020975b9d230 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020975b9d268 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020975b9d2a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020975b9d2d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020975b9d310 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020975b9d348 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020975b9d380 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020975b9d3b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020975b9d3f0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020975b9d428 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020975b9d460 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020975b9d498 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020975b9d4d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020975b9d508 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020975b9d540 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020975b9d578 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020975b9d5b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020975b9d5e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020975b9d620 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020975b9d658 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020975b9d690 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020975b9d6c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020975b9d700 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020975b9d738 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020975b9d770 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000020975bc4980 .functor OR 1, L_0000020975bbfcc0, L_0000020975bbfe00, C4<0>, C4<0>;
L_0000020975bc4ec0 .functor AND 1, L_0000020975bc4980, L_0000020975bc52b0, C4<1>, C4<1>;
L_0000020975bc5780 .functor OR 1, L_0000020975bbfcc0, L_0000020975bbfe00, C4<0>, C4<0>;
L_0000020975bc4a60 .functor AND 1, L_0000020975bc5780, L_0000020975bc52b0, C4<1>, C4<1>;
L_0000020975bc5160 .functor OR 1, L_0000020975bbfcc0, L_0000020975bbfe00, C4<0>, C4<0>;
L_0000020975bc44b0 .functor AND 1, L_0000020975bc5160, v0000020975b95fa0_0, C4<1>, C4<1>;
v0000020975b9aaa0_0 .net "EX1_memread", 0 0, v0000020975b90bd0_0;  alias, 1 drivers
v0000020975b9a5a0_0 .net "EX1_opcode", 11 0, v0000020975b91210_0;  alias, 1 drivers
v0000020975b9b360_0 .net "EX1_rd_ind", 4 0, v0000020975b91c10_0;  alias, 1 drivers
v0000020975b9ba40_0 .net "EX1_rd_indzero", 0 0, v0000020975b90770_0;  alias, 1 drivers
v0000020975b9c4e0_0 .net "EX2_memread", 0 0, v0000020975b93830_0;  alias, 1 drivers
v0000020975b9bf40_0 .net "EX2_opcode", 11 0, v0000020975b93650_0;  alias, 1 drivers
v0000020975b9c800_0 .net "EX2_rd_ind", 4 0, v0000020975b93b50_0;  alias, 1 drivers
v0000020975b9aa00_0 .net "EX2_rd_indzero", 0 0, v0000020975b94230_0;  alias, 1 drivers
v0000020975b9a460_0 .net "ID_EX1_flush", 0 0, v0000020975b97120_0;  alias, 1 drivers
v0000020975b9ab40_0 .net "ID_EX2_flush", 0 0, v0000020975b97260_0;  alias, 1 drivers
v0000020975b9a960_0 .net "ID_is_beq", 0 0, L_0000020975bbfcc0;  alias, 1 drivers
v0000020975b9bc20_0 .net "ID_is_bne", 0 0, L_0000020975bbfe00;  alias, 1 drivers
v0000020975b9b2c0_0 .net "ID_is_j", 0 0, L_0000020975bc33c0;  alias, 1 drivers
v0000020975b9be00_0 .net "ID_is_jal", 0 0, L_0000020975bc1340;  alias, 1 drivers
v0000020975b9b720_0 .net "ID_is_jr", 0 0, L_0000020975bbfea0;  alias, 1 drivers
v0000020975b9b040_0 .net "ID_opcode", 11 0, v0000020975bab690_0;  alias, 1 drivers
v0000020975b9b0e0_0 .net "ID_rs1_ind", 4 0, v0000020975baaf10_0;  alias, 1 drivers
v0000020975b9b7c0_0 .net "ID_rs2_ind", 4 0, v0000020975bab2d0_0;  alias, 1 drivers
v0000020975b9ad20_0 .net "IF_ID_flush", 0 0, v0000020975b987a0_0;  alias, 1 drivers
v0000020975b9a320_0 .net "IF_ID_write", 0 0, v0000020975b99380_0;  alias, 1 drivers
v0000020975b9a500_0 .net "PC_src", 2 0, L_0000020975bbee60;  alias, 1 drivers
v0000020975b9a780_0 .net "PFC_to_EX", 31 0, L_0000020975bbf0e0;  alias, 1 drivers
v0000020975b9a280_0 .net "PFC_to_IF", 31 0, L_0000020975bc0760;  alias, 1 drivers
v0000020975b9bae0_0 .net "WB_rd_ind", 4 0, v0000020975bad490_0;  alias, 1 drivers
v0000020975b9c1c0_0 .net "Wrong_prediction", 0 0, L_0000020975c2bd20;  alias, 1 drivers
v0000020975b9ac80_0 .net *"_ivl_11", 0 0, L_0000020975bc4a60;  1 drivers
v0000020975b9a820_0 .net *"_ivl_13", 9 0, L_0000020975bc0120;  1 drivers
v0000020975b9b860_0 .net *"_ivl_15", 9 0, L_0000020975bbf040;  1 drivers
v0000020975b9c260_0 .net *"_ivl_16", 9 0, L_0000020975bc01c0;  1 drivers
v0000020975b9c8a0_0 .net *"_ivl_19", 9 0, L_0000020975bc0c60;  1 drivers
v0000020975b9c580_0 .net *"_ivl_20", 9 0, L_0000020975bc04e0;  1 drivers
v0000020975b9b900_0 .net *"_ivl_25", 0 0, L_0000020975bc5160;  1 drivers
v0000020975b9c760_0 .net *"_ivl_27", 0 0, L_0000020975bc44b0;  1 drivers
v0000020975b9adc0_0 .net *"_ivl_29", 9 0, L_0000020975bbe960;  1 drivers
v0000020975b9bcc0_0 .net *"_ivl_3", 0 0, L_0000020975bc4980;  1 drivers
L_0000020975be01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000020975b9b180_0 .net/2u *"_ivl_30", 9 0, L_0000020975be01f0;  1 drivers
v0000020975b9b220_0 .net *"_ivl_32", 9 0, L_0000020975bbf4a0;  1 drivers
v0000020975b9c940_0 .net *"_ivl_35", 9 0, L_0000020975bbfa40;  1 drivers
v0000020975b9b4a0_0 .net *"_ivl_37", 9 0, L_0000020975bc0580;  1 drivers
v0000020975b9c620_0 .net *"_ivl_38", 9 0, L_0000020975bc0d00;  1 drivers
v0000020975b9b540_0 .net *"_ivl_40", 9 0, L_0000020975bbe6e0;  1 drivers
L_0000020975be0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020975b9b5e0_0 .net/2s *"_ivl_45", 21 0, L_0000020975be0238;  1 drivers
L_0000020975be0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020975b9b680_0 .net/2s *"_ivl_50", 21 0, L_0000020975be0280;  1 drivers
v0000020975b9c6c0_0 .net *"_ivl_9", 0 0, L_0000020975bc5780;  1 drivers
v0000020975b9bd60_0 .net "clk", 0 0, L_0000020975affa70;  alias, 1 drivers
v0000020975b9bea0_0 .net "forward_to_B", 31 0, L_0000020975bc0a80;  alias, 1 drivers
v0000020975b9bfe0_0 .net "imm", 31 0, v0000020975b991a0_0;  1 drivers
v0000020975b9c080_0 .net "inst", 31 0, v0000020975b9cb20_0;  alias, 1 drivers
v0000020975b9c120_0 .net "is_branch_and_taken", 0 0, L_0000020975bc4ec0;  alias, 1 drivers
v0000020975b9c300_0 .net "is_oper2_immed", 0 0, L_0000020975bc4ad0;  alias, 1 drivers
v0000020975b9c3a0_0 .net "mem_read", 0 0, L_0000020975bc1660;  alias, 1 drivers
v0000020975b9c440_0 .net "mem_write", 0 0, L_0000020975bc1020;  alias, 1 drivers
v0000020975b9ce40_0 .net "pc", 31 0, v0000020975b9cda0_0;  alias, 1 drivers
v0000020975b9d020_0 .net "pc_write", 0 0, v0000020975b9a140_0;  alias, 1 drivers
v0000020975b9cee0_0 .net "predicted", 0 0, L_0000020975bc52b0;  1 drivers
v0000020975b9ca80_0 .net "predicted_to_EX", 0 0, v0000020975b95fa0_0;  alias, 1 drivers
v0000020975b9d0c0_0 .net "reg_write", 0 0, L_0000020975bc26a0;  alias, 1 drivers
v0000020975b9cf80_0 .net "reg_write_from_wb", 0 0, v0000020975bac770_0;  alias, 1 drivers
v0000020975b9d160_0 .net "rs1", 31 0, v0000020975b9a8c0_0;  alias, 1 drivers
v0000020975b9cd00_0 .net "rs2", 31 0, v0000020975b9a6e0_0;  alias, 1 drivers
v0000020975b9cbc0_0 .net "rst", 0 0, v0000020975bbd7e0_0;  alias, 1 drivers
v0000020975b9cc60_0 .net "wr_reg_data", 31 0, L_0000020975c2bd90;  alias, 1 drivers
L_0000020975bc0a80 .functor MUXZ 32, v0000020975b9a6e0_0, v0000020975b991a0_0, L_0000020975bc4ad0, C4<>;
L_0000020975bc0120 .part v0000020975b9cda0_0, 0, 10;
L_0000020975bbf040 .part v0000020975b9cb20_0, 0, 10;
L_0000020975bc01c0 .arith/sum 10, L_0000020975bc0120, L_0000020975bbf040;
L_0000020975bc0c60 .part v0000020975b9cb20_0, 0, 10;
L_0000020975bc04e0 .functor MUXZ 10, L_0000020975bc0c60, L_0000020975bc01c0, L_0000020975bc4a60, C4<>;
L_0000020975bbe960 .part v0000020975b9cda0_0, 0, 10;
L_0000020975bbf4a0 .arith/sum 10, L_0000020975bbe960, L_0000020975be01f0;
L_0000020975bbfa40 .part v0000020975b9cda0_0, 0, 10;
L_0000020975bc0580 .part v0000020975b9cb20_0, 0, 10;
L_0000020975bc0d00 .arith/sum 10, L_0000020975bbfa40, L_0000020975bc0580;
L_0000020975bbe6e0 .functor MUXZ 10, L_0000020975bc0d00, L_0000020975bbf4a0, L_0000020975bc44b0, C4<>;
L_0000020975bc0760 .concat8 [ 10 22 0 0], L_0000020975bc04e0, L_0000020975be0238;
L_0000020975bbf0e0 .concat8 [ 10 22 0 0], L_0000020975bbe6e0, L_0000020975be0280;
S_0000020975b8ed90 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000020975b8e750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000020975b9d7b0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020975b9d7e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020975b9d820 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020975b9d858 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020975b9d890 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020975b9d8c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020975b9d900 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020975b9d938 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020975b9d970 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020975b9d9a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020975b9d9e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020975b9da18 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020975b9da50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020975b9da88 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020975b9dac0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020975b9daf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020975b9db30 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020975b9db68 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020975b9dba0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020975b9dbd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020975b9dc10 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020975b9dc48 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020975b9dc80 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020975b9dcb8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020975b9dcf0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000020975bc4520 .functor OR 1, L_0000020975bc52b0, L_0000020975bbedc0, C4<0>, C4<0>;
L_0000020975bc5c50 .functor OR 1, L_0000020975bc4520, L_0000020975bbfb80, C4<0>, C4<0>;
v0000020975b960e0_0 .net "EX1_opcode", 11 0, v0000020975b91210_0;  alias, 1 drivers
v0000020975b96c20_0 .net "EX2_opcode", 11 0, v0000020975b93650_0;  alias, 1 drivers
v0000020975b971c0_0 .net "ID_opcode", 11 0, v0000020975bab690_0;  alias, 1 drivers
v0000020975b95320_0 .net "PC_src", 2 0, L_0000020975bbee60;  alias, 1 drivers
v0000020975b96860_0 .net "Wrong_prediction", 0 0, L_0000020975c2bd20;  alias, 1 drivers
L_0000020975be03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000020975b953c0_0 .net/2u *"_ivl_0", 2 0, L_0000020975be03e8;  1 drivers
v0000020975b96900_0 .net *"_ivl_10", 0 0, L_0000020975bc0800;  1 drivers
L_0000020975be0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000020975b97800_0 .net/2u *"_ivl_12", 2 0, L_0000020975be0508;  1 drivers
L_0000020975be0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000020975b96e00_0 .net/2u *"_ivl_14", 11 0, L_0000020975be0550;  1 drivers
v0000020975b97580_0 .net *"_ivl_16", 0 0, L_0000020975bbedc0;  1 drivers
v0000020975b96220_0 .net *"_ivl_19", 0 0, L_0000020975bc4520;  1 drivers
L_0000020975be0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000020975b95dc0_0 .net/2u *"_ivl_2", 11 0, L_0000020975be0430;  1 drivers
L_0000020975be0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000020975b95460_0 .net/2u *"_ivl_20", 11 0, L_0000020975be0598;  1 drivers
v0000020975b96cc0_0 .net *"_ivl_22", 0 0, L_0000020975bbfb80;  1 drivers
v0000020975b95780_0 .net *"_ivl_25", 0 0, L_0000020975bc5c50;  1 drivers
L_0000020975be05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000020975b96d60_0 .net/2u *"_ivl_26", 2 0, L_0000020975be05e0;  1 drivers
L_0000020975be0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000020975b95e60_0 .net/2u *"_ivl_28", 2 0, L_0000020975be0628;  1 drivers
v0000020975b96400_0 .net *"_ivl_30", 2 0, L_0000020975bc08a0;  1 drivers
v0000020975b974e0_0 .net *"_ivl_32", 2 0, L_0000020975bbfc20;  1 drivers
v0000020975b95820_0 .net *"_ivl_34", 2 0, L_0000020975bbeaa0;  1 drivers
v0000020975b95500_0 .net *"_ivl_4", 0 0, L_0000020975bbffe0;  1 drivers
L_0000020975be0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000020975b96ea0_0 .net/2u *"_ivl_6", 2 0, L_0000020975be0478;  1 drivers
L_0000020975be04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000020975b962c0_0 .net/2u *"_ivl_8", 11 0, L_0000020975be04c0;  1 drivers
v0000020975b964a0_0 .net "clk", 0 0, L_0000020975affa70;  alias, 1 drivers
v0000020975b96f40_0 .net "predicted", 0 0, L_0000020975bc52b0;  alias, 1 drivers
v0000020975b96540_0 .net "predicted_to_EX", 0 0, v0000020975b95fa0_0;  alias, 1 drivers
v0000020975b95f00_0 .net "rst", 0 0, v0000020975bbd7e0_0;  alias, 1 drivers
v0000020975b95960_0 .net "state", 1 0, v0000020975b97620_0;  1 drivers
L_0000020975bbffe0 .cmp/eq 12, v0000020975bab690_0, L_0000020975be0430;
L_0000020975bc0800 .cmp/eq 12, v0000020975b91210_0, L_0000020975be04c0;
L_0000020975bbedc0 .cmp/eq 12, v0000020975bab690_0, L_0000020975be0550;
L_0000020975bbfb80 .cmp/eq 12, v0000020975bab690_0, L_0000020975be0598;
L_0000020975bc08a0 .functor MUXZ 3, L_0000020975be0628, L_0000020975be05e0, L_0000020975bc5c50, C4<>;
L_0000020975bbfc20 .functor MUXZ 3, L_0000020975bc08a0, L_0000020975be0508, L_0000020975bc0800, C4<>;
L_0000020975bbeaa0 .functor MUXZ 3, L_0000020975bbfc20, L_0000020975be0478, L_0000020975bbffe0, C4<>;
L_0000020975bbee60 .functor MUXZ 3, L_0000020975bbeaa0, L_0000020975be03e8, L_0000020975c2bd20, C4<>;
S_0000020975b8ef20 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000020975b8ed90;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000020975b9dd30 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020975b9dd68 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020975b9dda0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020975b9ddd8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020975b9de10 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020975b9de48 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020975b9de80 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020975b9deb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020975b9def0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020975b9df28 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020975b9df60 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020975b9df98 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020975b9dfd0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020975b9e008 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020975b9e040 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020975b9e078 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020975b9e0b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020975b9e0e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020975b9e120 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020975b9e158 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020975b9e190 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020975b9e1c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020975b9e200 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020975b9e238 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020975b9e270 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000020975bc59b0 .functor OR 1, L_0000020975bbf5e0, L_0000020975bbea00, C4<0>, C4<0>;
L_0000020975bc4750 .functor OR 1, L_0000020975bbed20, L_0000020975bbfae0, C4<0>, C4<0>;
L_0000020975bc54e0 .functor AND 1, L_0000020975bc59b0, L_0000020975bc4750, C4<1>, C4<1>;
L_0000020975bc56a0 .functor NOT 1, L_0000020975bc54e0, C4<0>, C4<0>, C4<0>;
L_0000020975bc51d0 .functor OR 1, v0000020975bbd7e0_0, L_0000020975bc56a0, C4<0>, C4<0>;
L_0000020975bc52b0 .functor NOT 1, L_0000020975bc51d0, C4<0>, C4<0>, C4<0>;
v0000020975b95be0_0 .net "EX_opcode", 11 0, v0000020975b93650_0;  alias, 1 drivers
v0000020975b958c0_0 .net "ID_opcode", 11 0, v0000020975bab690_0;  alias, 1 drivers
v0000020975b969a0_0 .net "Wrong_prediction", 0 0, L_0000020975c2bd20;  alias, 1 drivers
L_0000020975be02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000020975b97940_0 .net/2u *"_ivl_0", 11 0, L_0000020975be02c8;  1 drivers
L_0000020975be0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000020975b956e0_0 .net/2u *"_ivl_10", 1 0, L_0000020975be0358;  1 drivers
v0000020975b95aa0_0 .net *"_ivl_12", 0 0, L_0000020975bbed20;  1 drivers
L_0000020975be03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000020975b955a0_0 .net/2u *"_ivl_14", 1 0, L_0000020975be03a0;  1 drivers
v0000020975b96360_0 .net *"_ivl_16", 0 0, L_0000020975bbfae0;  1 drivers
v0000020975b95640_0 .net *"_ivl_19", 0 0, L_0000020975bc4750;  1 drivers
v0000020975b979e0_0 .net *"_ivl_2", 0 0, L_0000020975bbf5e0;  1 drivers
v0000020975b96ae0_0 .net *"_ivl_21", 0 0, L_0000020975bc54e0;  1 drivers
v0000020975b96b80_0 .net *"_ivl_22", 0 0, L_0000020975bc56a0;  1 drivers
v0000020975b967c0_0 .net *"_ivl_25", 0 0, L_0000020975bc51d0;  1 drivers
L_0000020975be0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000020975b95b40_0 .net/2u *"_ivl_4", 11 0, L_0000020975be0310;  1 drivers
v0000020975b95c80_0 .net *"_ivl_6", 0 0, L_0000020975bbea00;  1 drivers
v0000020975b95d20_0 .net *"_ivl_9", 0 0, L_0000020975bc59b0;  1 drivers
v0000020975b95a00_0 .net "clk", 0 0, L_0000020975affa70;  alias, 1 drivers
v0000020975b96720_0 .net "predicted", 0 0, L_0000020975bc52b0;  alias, 1 drivers
v0000020975b95fa0_0 .var "predicted_to_EX", 0 0;
v0000020975b96040_0 .net "rst", 0 0, v0000020975bbd7e0_0;  alias, 1 drivers
v0000020975b97620_0 .var "state", 1 0;
E_0000020975b189f0 .event posedge, v0000020975b95a00_0, v0000020975b81190_0;
L_0000020975bbf5e0 .cmp/eq 12, v0000020975bab690_0, L_0000020975be02c8;
L_0000020975bbea00 .cmp/eq 12, v0000020975bab690_0, L_0000020975be0310;
L_0000020975bbed20 .cmp/eq 2, v0000020975b97620_0, L_0000020975be0358;
L_0000020975bbfae0 .cmp/eq 2, v0000020975b97620_0, L_0000020975be03a0;
S_0000020975b8fd30 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000020975b8e750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000020975ba02c0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020975ba02f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020975ba0330 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020975ba0368 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020975ba03a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020975ba03d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020975ba0410 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020975ba0448 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020975ba0480 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020975ba04b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020975ba04f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020975ba0528 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020975ba0560 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020975ba0598 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020975ba05d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020975ba0608 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020975ba0640 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020975ba0678 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020975ba06b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020975ba06e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020975ba0720 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020975ba0758 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020975ba0790 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020975ba07c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020975ba0800 .param/l "xori" 0 9 12, C4<001110000000>;
v0000020975b976c0_0 .net "EX1_memread", 0 0, v0000020975b90bd0_0;  alias, 1 drivers
v0000020975b965e0_0 .net "EX1_rd_ind", 4 0, v0000020975b91c10_0;  alias, 1 drivers
v0000020975b96680_0 .net "EX1_rd_indzero", 0 0, v0000020975b90770_0;  alias, 1 drivers
v0000020975b96fe0_0 .net "EX2_memread", 0 0, v0000020975b93830_0;  alias, 1 drivers
v0000020975b97760_0 .net "EX2_rd_ind", 4 0, v0000020975b93b50_0;  alias, 1 drivers
v0000020975b97080_0 .net "EX2_rd_indzero", 0 0, v0000020975b94230_0;  alias, 1 drivers
v0000020975b97120_0 .var "ID_EX1_flush", 0 0;
v0000020975b97260_0 .var "ID_EX2_flush", 0 0;
v0000020975b97300_0 .net "ID_opcode", 11 0, v0000020975bab690_0;  alias, 1 drivers
v0000020975b973a0_0 .net "ID_rs1_ind", 4 0, v0000020975baaf10_0;  alias, 1 drivers
v0000020975b97440_0 .net "ID_rs2_ind", 4 0, v0000020975bab2d0_0;  alias, 1 drivers
v0000020975b99380_0 .var "IF_ID_Write", 0 0;
v0000020975b987a0_0 .var "IF_ID_flush", 0 0;
v0000020975b9a140_0 .var "PC_Write", 0 0;
v0000020975b9a1e0_0 .net "Wrong_prediction", 0 0, L_0000020975c2bd20;  alias, 1 drivers
E_0000020975b19070/0 .event anyedge, v0000020975b863c0_0, v0000020975b90bd0_0, v0000020975b90770_0, v0000020975b91850_0;
E_0000020975b19070/1 .event anyedge, v0000020975b91c10_0, v0000020975b91b70_0, v0000020975aa6800_0, v0000020975b94230_0;
E_0000020975b19070/2 .event anyedge, v0000020975b82e50_0, v0000020975b92e30_0;
E_0000020975b19070 .event/or E_0000020975b19070/0, E_0000020975b19070/1, E_0000020975b19070/2;
S_0000020975b8e8e0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000020975b8e750;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000020975ba8850 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020975ba8888 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020975ba88c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020975ba88f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020975ba8930 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020975ba8968 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020975ba89a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020975ba89d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020975ba8a10 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020975ba8a48 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020975ba8a80 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020975ba8ab8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020975ba8af0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020975ba8b28 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020975ba8b60 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020975ba8b98 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020975ba8bd0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020975ba8c08 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020975ba8c40 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020975ba8c78 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020975ba8cb0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020975ba8ce8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020975ba8d20 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020975ba8d58 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020975ba8d90 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000020975bc5240 .functor OR 1, L_0000020975bbeb40, L_0000020975bbf220, C4<0>, C4<0>;
L_0000020975bc5a90 .functor OR 1, L_0000020975bc5240, L_0000020975bc0940, C4<0>, C4<0>;
L_0000020975bc5010 .functor OR 1, L_0000020975bc5a90, L_0000020975bbf360, C4<0>, C4<0>;
L_0000020975bc4c90 .functor OR 1, L_0000020975bc5010, L_0000020975bbf400, C4<0>, C4<0>;
L_0000020975bc5550 .functor OR 1, L_0000020975bc4c90, L_0000020975bbf540, C4<0>, C4<0>;
L_0000020975bc47c0 .functor OR 1, L_0000020975bc5550, L_0000020975bbf680, C4<0>, C4<0>;
L_0000020975bc5080 .functor OR 1, L_0000020975bc47c0, L_0000020975bc0260, C4<0>, C4<0>;
L_0000020975bc4ad0 .functor OR 1, L_0000020975bc5080, L_0000020975bbf720, C4<0>, C4<0>;
L_0000020975bc5a20 .functor OR 1, L_0000020975bc1fc0, L_0000020975bc3640, C4<0>, C4<0>;
L_0000020975bc5b70 .functor OR 1, L_0000020975bc5a20, L_0000020975bc12a0, C4<0>, C4<0>;
L_0000020975bc4590 .functor OR 1, L_0000020975bc5b70, L_0000020975bc2100, C4<0>, C4<0>;
L_0000020975bc4670 .functor OR 1, L_0000020975bc4590, L_0000020975bc13e0, C4<0>, C4<0>;
v0000020975b9a000_0 .net "ID_opcode", 11 0, v0000020975bab690_0;  alias, 1 drivers
L_0000020975be0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000020975b97bc0_0 .net/2u *"_ivl_0", 11 0, L_0000020975be0670;  1 drivers
L_0000020975be0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000020975b994c0_0 .net/2u *"_ivl_10", 11 0, L_0000020975be0700;  1 drivers
L_0000020975be0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000020975b983e0_0 .net/2u *"_ivl_102", 11 0, L_0000020975be0bc8;  1 drivers
L_0000020975be0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000020975b99600_0 .net/2u *"_ivl_106", 11 0, L_0000020975be0c10;  1 drivers
v0000020975b98840_0 .net *"_ivl_12", 0 0, L_0000020975bc0940;  1 drivers
v0000020975b988e0_0 .net *"_ivl_15", 0 0, L_0000020975bc5a90;  1 drivers
L_0000020975be0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000020975b99e20_0 .net/2u *"_ivl_16", 11 0, L_0000020975be0748;  1 drivers
v0000020975b98520_0 .net *"_ivl_18", 0 0, L_0000020975bbf360;  1 drivers
v0000020975b98de0_0 .net *"_ivl_2", 0 0, L_0000020975bbeb40;  1 drivers
v0000020975b985c0_0 .net *"_ivl_21", 0 0, L_0000020975bc5010;  1 drivers
L_0000020975be0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000020975b97b20_0 .net/2u *"_ivl_22", 11 0, L_0000020975be0790;  1 drivers
v0000020975b97a80_0 .net *"_ivl_24", 0 0, L_0000020975bbf400;  1 drivers
v0000020975b99560_0 .net *"_ivl_27", 0 0, L_0000020975bc4c90;  1 drivers
L_0000020975be07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000020975b98c00_0 .net/2u *"_ivl_28", 11 0, L_0000020975be07d8;  1 drivers
v0000020975b97c60_0 .net *"_ivl_30", 0 0, L_0000020975bbf540;  1 drivers
v0000020975b98980_0 .net *"_ivl_33", 0 0, L_0000020975bc5550;  1 drivers
L_0000020975be0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000020975b992e0_0 .net/2u *"_ivl_34", 11 0, L_0000020975be0820;  1 drivers
v0000020975b9a0a0_0 .net *"_ivl_36", 0 0, L_0000020975bbf680;  1 drivers
v0000020975b996a0_0 .net *"_ivl_39", 0 0, L_0000020975bc47c0;  1 drivers
L_0000020975be06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000020975b97d00_0 .net/2u *"_ivl_4", 11 0, L_0000020975be06b8;  1 drivers
L_0000020975be0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000020975b99d80_0 .net/2u *"_ivl_40", 11 0, L_0000020975be0868;  1 drivers
v0000020975b98fc0_0 .net *"_ivl_42", 0 0, L_0000020975bc0260;  1 drivers
v0000020975b99f60_0 .net *"_ivl_45", 0 0, L_0000020975bc5080;  1 drivers
L_0000020975be08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000020975b97da0_0 .net/2u *"_ivl_46", 11 0, L_0000020975be08b0;  1 drivers
v0000020975b99420_0 .net *"_ivl_48", 0 0, L_0000020975bbf720;  1 drivers
L_0000020975be08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000020975b97e40_0 .net/2u *"_ivl_52", 11 0, L_0000020975be08f8;  1 drivers
L_0000020975be0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000020975b97ee0_0 .net/2u *"_ivl_56", 11 0, L_0000020975be0940;  1 drivers
v0000020975b97f80_0 .net *"_ivl_6", 0 0, L_0000020975bbf220;  1 drivers
L_0000020975be0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000020975b99880_0 .net/2u *"_ivl_60", 11 0, L_0000020975be0988;  1 drivers
L_0000020975be09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000020975b98020_0 .net/2u *"_ivl_64", 11 0, L_0000020975be09d0;  1 drivers
L_0000020975be0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000020975b98660_0 .net/2u *"_ivl_68", 11 0, L_0000020975be0a18;  1 drivers
L_0000020975be0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000020975b99740_0 .net/2u *"_ivl_72", 11 0, L_0000020975be0a60;  1 drivers
v0000020975b997e0_0 .net *"_ivl_74", 0 0, L_0000020975bc1fc0;  1 drivers
L_0000020975be0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000020975b999c0_0 .net/2u *"_ivl_76", 11 0, L_0000020975be0aa8;  1 drivers
v0000020975b98d40_0 .net *"_ivl_78", 0 0, L_0000020975bc3640;  1 drivers
v0000020975b99060_0 .net *"_ivl_81", 0 0, L_0000020975bc5a20;  1 drivers
L_0000020975be0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000020975b99ec0_0 .net/2u *"_ivl_82", 11 0, L_0000020975be0af0;  1 drivers
v0000020975b98480_0 .net *"_ivl_84", 0 0, L_0000020975bc12a0;  1 drivers
v0000020975b980c0_0 .net *"_ivl_87", 0 0, L_0000020975bc5b70;  1 drivers
L_0000020975be0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000020975b98200_0 .net/2u *"_ivl_88", 11 0, L_0000020975be0b38;  1 drivers
v0000020975b98160_0 .net *"_ivl_9", 0 0, L_0000020975bc5240;  1 drivers
v0000020975b99ce0_0 .net *"_ivl_90", 0 0, L_0000020975bc2100;  1 drivers
v0000020975b98a20_0 .net *"_ivl_93", 0 0, L_0000020975bc4590;  1 drivers
L_0000020975be0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000020975b982a0_0 .net/2u *"_ivl_94", 11 0, L_0000020975be0b80;  1 drivers
v0000020975b98700_0 .net *"_ivl_96", 0 0, L_0000020975bc13e0;  1 drivers
v0000020975b98ac0_0 .net *"_ivl_99", 0 0, L_0000020975bc4670;  1 drivers
v0000020975b99ba0_0 .net "is_beq", 0 0, L_0000020975bbfcc0;  alias, 1 drivers
v0000020975b99920_0 .net "is_bne", 0 0, L_0000020975bbfe00;  alias, 1 drivers
v0000020975b99a60_0 .net "is_j", 0 0, L_0000020975bc33c0;  alias, 1 drivers
v0000020975b98340_0 .net "is_jal", 0 0, L_0000020975bc1340;  alias, 1 drivers
v0000020975b98b60_0 .net "is_jr", 0 0, L_0000020975bbfea0;  alias, 1 drivers
v0000020975b98ca0_0 .net "is_oper2_immed", 0 0, L_0000020975bc4ad0;  alias, 1 drivers
v0000020975b98e80_0 .net "memread", 0 0, L_0000020975bc1660;  alias, 1 drivers
v0000020975b98f20_0 .net "memwrite", 0 0, L_0000020975bc1020;  alias, 1 drivers
v0000020975b99100_0 .net "regwrite", 0 0, L_0000020975bc26a0;  alias, 1 drivers
L_0000020975bbeb40 .cmp/eq 12, v0000020975bab690_0, L_0000020975be0670;
L_0000020975bbf220 .cmp/eq 12, v0000020975bab690_0, L_0000020975be06b8;
L_0000020975bc0940 .cmp/eq 12, v0000020975bab690_0, L_0000020975be0700;
L_0000020975bbf360 .cmp/eq 12, v0000020975bab690_0, L_0000020975be0748;
L_0000020975bbf400 .cmp/eq 12, v0000020975bab690_0, L_0000020975be0790;
L_0000020975bbf540 .cmp/eq 12, v0000020975bab690_0, L_0000020975be07d8;
L_0000020975bbf680 .cmp/eq 12, v0000020975bab690_0, L_0000020975be0820;
L_0000020975bc0260 .cmp/eq 12, v0000020975bab690_0, L_0000020975be0868;
L_0000020975bbf720 .cmp/eq 12, v0000020975bab690_0, L_0000020975be08b0;
L_0000020975bbfcc0 .cmp/eq 12, v0000020975bab690_0, L_0000020975be08f8;
L_0000020975bbfe00 .cmp/eq 12, v0000020975bab690_0, L_0000020975be0940;
L_0000020975bbfea0 .cmp/eq 12, v0000020975bab690_0, L_0000020975be0988;
L_0000020975bc1340 .cmp/eq 12, v0000020975bab690_0, L_0000020975be09d0;
L_0000020975bc33c0 .cmp/eq 12, v0000020975bab690_0, L_0000020975be0a18;
L_0000020975bc1fc0 .cmp/eq 12, v0000020975bab690_0, L_0000020975be0a60;
L_0000020975bc3640 .cmp/eq 12, v0000020975bab690_0, L_0000020975be0aa8;
L_0000020975bc12a0 .cmp/eq 12, v0000020975bab690_0, L_0000020975be0af0;
L_0000020975bc2100 .cmp/eq 12, v0000020975bab690_0, L_0000020975be0b38;
L_0000020975bc13e0 .cmp/eq 12, v0000020975bab690_0, L_0000020975be0b80;
L_0000020975bc26a0 .reduce/nor L_0000020975bc4670;
L_0000020975bc1660 .cmp/eq 12, v0000020975bab690_0, L_0000020975be0bc8;
L_0000020975bc1020 .cmp/eq 12, v0000020975bab690_0, L_0000020975be0c10;
S_0000020975b90050 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000020975b8e750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000020975ba8dd0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020975ba8e08 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020975ba8e40 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020975ba8e78 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020975ba8eb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020975ba8ee8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020975ba8f20 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020975ba8f58 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020975ba8f90 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020975ba8fc8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020975ba9000 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020975ba9038 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020975ba9070 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020975ba90a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020975ba90e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020975ba9118 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020975ba9150 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020975ba9188 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020975ba91c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020975ba91f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020975ba9230 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020975ba9268 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020975ba92a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020975ba92d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020975ba9310 .param/l "xori" 0 9 12, C4<001110000000>;
v0000020975b991a0_0 .var "Immed", 31 0;
v0000020975b99240_0 .net "Inst", 31 0, v0000020975b9cb20_0;  alias, 1 drivers
v0000020975b99b00_0 .net "opcode", 11 0, v0000020975bab690_0;  alias, 1 drivers
E_0000020975b190f0 .event anyedge, v0000020975b92e30_0, v0000020975b99240_0;
S_0000020975b8fba0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000020975b8e750;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000020975b9a8c0_0 .var "Read_data1", 31 0;
v0000020975b9a6e0_0 .var "Read_data2", 31 0;
v0000020975b9b9a0_0 .net "Read_reg1", 4 0, v0000020975baaf10_0;  alias, 1 drivers
v0000020975b9ae60_0 .net "Read_reg2", 4 0, v0000020975bab2d0_0;  alias, 1 drivers
v0000020975b9abe0_0 .net "Write_data", 31 0, L_0000020975c2bd90;  alias, 1 drivers
v0000020975b9a640_0 .net "Write_en", 0 0, v0000020975bac770_0;  alias, 1 drivers
v0000020975b9a3c0_0 .net "Write_reg", 4 0, v0000020975bad490_0;  alias, 1 drivers
v0000020975b9c9e0_0 .net "clk", 0 0, L_0000020975affa70;  alias, 1 drivers
v0000020975b9af00_0 .var/i "i", 31 0;
v0000020975b9bb80 .array "reg_file", 0 31, 31 0;
v0000020975b9afa0_0 .net "rst", 0 0, v0000020975bbd7e0_0;  alias, 1 drivers
E_0000020975b18cb0 .event posedge, v0000020975b95a00_0;
S_0000020975b8f0b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000020975b8fba0;
 .timescale 0 0;
v0000020975b9b400_0 .var/i "i", 31 0;
S_0000020975b8f240 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_00000209759396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000020975ba9350 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020975ba9388 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020975ba93c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020975ba93f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020975ba9430 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020975ba9468 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020975ba94a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020975ba94d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020975ba9510 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020975ba9548 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020975ba9580 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020975ba95b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020975ba95f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020975ba9628 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020975ba9660 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020975ba9698 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020975ba96d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020975ba9708 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020975ba9740 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020975ba9778 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020975ba97b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020975ba97e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020975ba9820 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020975ba9858 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020975ba9890 .param/l "xori" 0 9 12, C4<001110000000>;
v0000020975b9cb20_0 .var "ID_INST", 31 0;
v0000020975b9cda0_0 .var "ID_PC", 31 0;
v0000020975bab690_0 .var "ID_opcode", 11 0;
v0000020975baa330_0 .var "ID_rd_ind", 4 0;
v0000020975baaf10_0 .var "ID_rs1_ind", 4 0;
v0000020975bab2d0_0 .var "ID_rs2_ind", 4 0;
v0000020975bab910_0 .net "IF_FLUSH", 0 0, v0000020975b987a0_0;  alias, 1 drivers
v0000020975ba9bb0_0 .net "IF_INST", 31 0, L_0000020975bc5e10;  alias, 1 drivers
v0000020975babff0_0 .net "IF_PC", 31 0, v0000020975ba9930_0;  alias, 1 drivers
v0000020975baa650_0 .net "clk", 0 0, L_0000020975bc5320;  1 drivers
v0000020975bac090_0 .net "if_id_Write", 0 0, v0000020975b99380_0;  alias, 1 drivers
v0000020975babc30_0 .net "rst", 0 0, v0000020975bbd7e0_0;  alias, 1 drivers
E_0000020975b191b0 .event posedge, v0000020975b81190_0, v0000020975baa650_0;
S_0000020975b8f3d0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_00000209759396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000020975bac630_0 .net "EX1_PFC", 31 0, L_0000020975bc3320;  alias, 1 drivers
v0000020975badd50_0 .net "EX2_PFC", 31 0, v0000020975b93e70_0;  alias, 1 drivers
v0000020975bad350_0 .net "ID_PFC", 31 0, L_0000020975bc0760;  alias, 1 drivers
v0000020975bae110_0 .net "PC_src", 2 0, L_0000020975bbee60;  alias, 1 drivers
v0000020975bac3b0_0 .net "PC_write", 0 0, v0000020975b9a140_0;  alias, 1 drivers
L_0000020975be0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020975bae2f0_0 .net/2u *"_ivl_0", 31 0, L_0000020975be0088;  1 drivers
v0000020975bad530_0 .net "clk", 0 0, L_0000020975affa70;  alias, 1 drivers
v0000020975baddf0_0 .net "inst", 31 0, L_0000020975bc5e10;  alias, 1 drivers
v0000020975bae890_0 .net "inst_mem_in", 31 0, v0000020975ba9930_0;  alias, 1 drivers
v0000020975bad030_0 .net "pc_reg_in", 31 0, L_0000020975bc49f0;  1 drivers
v0000020975bae070_0 .net "rst", 0 0, v0000020975bbd7e0_0;  alias, 1 drivers
L_0000020975bbef00 .arith/sum 32, v0000020975ba9930_0, L_0000020975be0088;
S_0000020975b901e0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000020975b8f3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000020975bc5e10 .functor BUFZ 32, L_0000020975bbf2c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020975baa970_0 .net "Data_Out", 31 0, L_0000020975bc5e10;  alias, 1 drivers
v0000020975babb90 .array "InstMem", 0 1023, 31 0;
v0000020975baa8d0_0 .net *"_ivl_0", 31 0, L_0000020975bbf2c0;  1 drivers
v0000020975ba9ed0_0 .net *"_ivl_3", 9 0, L_0000020975bc06c0;  1 drivers
v0000020975baad30_0 .net *"_ivl_4", 11 0, L_0000020975bbefa0;  1 drivers
L_0000020975be01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020975bab190_0 .net *"_ivl_7", 1 0, L_0000020975be01a8;  1 drivers
v0000020975bab050_0 .net "addr", 31 0, v0000020975ba9930_0;  alias, 1 drivers
v0000020975babcd0_0 .net "clk", 0 0, L_0000020975affa70;  alias, 1 drivers
v0000020975baab50_0 .var/i "i", 31 0;
L_0000020975bbf2c0 .array/port v0000020975babb90, L_0000020975bbefa0;
L_0000020975bc06c0 .part v0000020975ba9930_0, 0, 10;
L_0000020975bbefa0 .concat [ 10 2 0 0], L_0000020975bc06c0, L_0000020975be01a8;
S_0000020975b8f560 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000020975b8f3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000020975b18a30 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000020975bab230_0 .net "DataIn", 31 0, L_0000020975bc49f0;  alias, 1 drivers
v0000020975ba9930_0 .var "DataOut", 31 0;
v0000020975bab370_0 .net "PC_Write", 0 0, v0000020975b9a140_0;  alias, 1 drivers
v0000020975ba9d90_0 .net "clk", 0 0, L_0000020975affa70;  alias, 1 drivers
v0000020975bab9b0_0 .net "rst", 0 0, v0000020975bbd7e0_0;  alias, 1 drivers
S_0000020975b8f880 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000020975b8f3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000020975b18af0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000020975b01590 .functor NOT 1, L_0000020975bbe8c0, C4<0>, C4<0>, C4<0>;
L_0000020975b01670 .functor NOT 1, L_0000020975bbf7c0, C4<0>, C4<0>, C4<0>;
L_0000020975b016e0 .functor AND 1, L_0000020975b01590, L_0000020975b01670, C4<1>, C4<1>;
L_0000020975b014b0 .functor NOT 1, L_0000020975bbff40, C4<0>, C4<0>, C4<0>;
L_0000020975a9da60 .functor AND 1, L_0000020975b016e0, L_0000020975b014b0, C4<1>, C4<1>;
L_0000020975a9e160 .functor AND 32, L_0000020975bc0b20, L_0000020975bbef00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020975a9d280 .functor NOT 1, L_0000020975bbe780, C4<0>, C4<0>, C4<0>;
L_0000020975a9d4b0 .functor NOT 1, L_0000020975bc0620, C4<0>, C4<0>, C4<0>;
L_0000020975bc4fa0 .functor AND 1, L_0000020975a9d280, L_0000020975a9d4b0, C4<1>, C4<1>;
L_0000020975bc4d70 .functor AND 1, L_0000020975bc4fa0, L_0000020975bc09e0, C4<1>, C4<1>;
L_0000020975bc42f0 .functor AND 32, L_0000020975bbfd60, L_0000020975bc0760, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020975bc4f30 .functor OR 32, L_0000020975a9e160, L_0000020975bc42f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020975bc43d0 .functor NOT 1, L_0000020975bbec80, C4<0>, C4<0>, C4<0>;
L_0000020975bc46e0 .functor AND 1, L_0000020975bc43d0, L_0000020975bc0080, C4<1>, C4<1>;
L_0000020975bc5cc0 .functor NOT 1, L_0000020975bc0300, C4<0>, C4<0>, C4<0>;
L_0000020975bc4440 .functor AND 1, L_0000020975bc46e0, L_0000020975bc5cc0, C4<1>, C4<1>;
L_0000020975bc4bb0 .functor AND 32, L_0000020975bc0bc0, v0000020975ba9930_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020975bc4830 .functor OR 32, L_0000020975bc4f30, L_0000020975bc4bb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020975bc4600 .functor NOT 1, L_0000020975bbe820, C4<0>, C4<0>, C4<0>;
L_0000020975bc48a0 .functor AND 1, L_0000020975bc4600, L_0000020975bbf180, C4<1>, C4<1>;
L_0000020975bc4360 .functor AND 1, L_0000020975bc48a0, L_0000020975bc03a0, C4<1>, C4<1>;
L_0000020975bc4e50 .functor AND 32, L_0000020975bbebe0, L_0000020975bc3320, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020975bc5940 .functor OR 32, L_0000020975bc4830, L_0000020975bc4e50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020975bc5e80 .functor NOT 1, L_0000020975bc0440, C4<0>, C4<0>, C4<0>;
L_0000020975bc4de0 .functor AND 1, L_0000020975bc0da0, L_0000020975bc5e80, C4<1>, C4<1>;
L_0000020975bc5710 .functor NOT 1, L_0000020975bc0e40, C4<0>, C4<0>, C4<0>;
L_0000020975bc5b00 .functor AND 1, L_0000020975bc4de0, L_0000020975bc5710, C4<1>, C4<1>;
L_0000020975bc4910 .functor AND 32, L_0000020975bbf9a0, v0000020975b93e70_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020975bc49f0 .functor OR 32, L_0000020975bc5940, L_0000020975bc4910, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020975bab7d0_0 .net *"_ivl_1", 0 0, L_0000020975bbe8c0;  1 drivers
v0000020975baa1f0_0 .net *"_ivl_11", 0 0, L_0000020975bbff40;  1 drivers
v0000020975bab410_0 .net *"_ivl_12", 0 0, L_0000020975b014b0;  1 drivers
v0000020975bab4b0_0 .net *"_ivl_14", 0 0, L_0000020975a9da60;  1 drivers
v0000020975baa830_0 .net *"_ivl_16", 31 0, L_0000020975bc0b20;  1 drivers
v0000020975babe10_0 .net *"_ivl_18", 31 0, L_0000020975a9e160;  1 drivers
v0000020975bab550_0 .net *"_ivl_2", 0 0, L_0000020975b01590;  1 drivers
v0000020975ba99d0_0 .net *"_ivl_21", 0 0, L_0000020975bbe780;  1 drivers
v0000020975baa6f0_0 .net *"_ivl_22", 0 0, L_0000020975a9d280;  1 drivers
v0000020975ba9a70_0 .net *"_ivl_25", 0 0, L_0000020975bc0620;  1 drivers
v0000020975ba9f70_0 .net *"_ivl_26", 0 0, L_0000020975a9d4b0;  1 drivers
v0000020975baba50_0 .net *"_ivl_28", 0 0, L_0000020975bc4fa0;  1 drivers
v0000020975ba9c50_0 .net *"_ivl_31", 0 0, L_0000020975bc09e0;  1 drivers
v0000020975baaa10_0 .net *"_ivl_32", 0 0, L_0000020975bc4d70;  1 drivers
v0000020975bab0f0_0 .net *"_ivl_34", 31 0, L_0000020975bbfd60;  1 drivers
v0000020975bab5f0_0 .net *"_ivl_36", 31 0, L_0000020975bc42f0;  1 drivers
v0000020975baa010_0 .net *"_ivl_38", 31 0, L_0000020975bc4f30;  1 drivers
v0000020975bab730_0 .net *"_ivl_41", 0 0, L_0000020975bbec80;  1 drivers
v0000020975baa0b0_0 .net *"_ivl_42", 0 0, L_0000020975bc43d0;  1 drivers
v0000020975baa290_0 .net *"_ivl_45", 0 0, L_0000020975bc0080;  1 drivers
v0000020975bab870_0 .net *"_ivl_46", 0 0, L_0000020975bc46e0;  1 drivers
v0000020975baaab0_0 .net *"_ivl_49", 0 0, L_0000020975bc0300;  1 drivers
v0000020975baa790_0 .net *"_ivl_5", 0 0, L_0000020975bbf7c0;  1 drivers
v0000020975baae70_0 .net *"_ivl_50", 0 0, L_0000020975bc5cc0;  1 drivers
v0000020975babaf0_0 .net *"_ivl_52", 0 0, L_0000020975bc4440;  1 drivers
v0000020975ba9b10_0 .net *"_ivl_54", 31 0, L_0000020975bc0bc0;  1 drivers
v0000020975ba9cf0_0 .net *"_ivl_56", 31 0, L_0000020975bc4bb0;  1 drivers
v0000020975baa150_0 .net *"_ivl_58", 31 0, L_0000020975bc4830;  1 drivers
v0000020975babd70_0 .net *"_ivl_6", 0 0, L_0000020975b01670;  1 drivers
v0000020975babeb0_0 .net *"_ivl_61", 0 0, L_0000020975bbe820;  1 drivers
v0000020975baabf0_0 .net *"_ivl_62", 0 0, L_0000020975bc4600;  1 drivers
v0000020975babf50_0 .net *"_ivl_65", 0 0, L_0000020975bbf180;  1 drivers
v0000020975baa3d0_0 .net *"_ivl_66", 0 0, L_0000020975bc48a0;  1 drivers
v0000020975baa470_0 .net *"_ivl_69", 0 0, L_0000020975bc03a0;  1 drivers
v0000020975baa510_0 .net *"_ivl_70", 0 0, L_0000020975bc4360;  1 drivers
v0000020975baac90_0 .net *"_ivl_72", 31 0, L_0000020975bbebe0;  1 drivers
v0000020975baa5b0_0 .net *"_ivl_74", 31 0, L_0000020975bc4e50;  1 drivers
v0000020975baadd0_0 .net *"_ivl_76", 31 0, L_0000020975bc5940;  1 drivers
v0000020975baafb0_0 .net *"_ivl_79", 0 0, L_0000020975bc0da0;  1 drivers
v0000020975bad990_0 .net *"_ivl_8", 0 0, L_0000020975b016e0;  1 drivers
v0000020975baca90_0 .net *"_ivl_81", 0 0, L_0000020975bc0440;  1 drivers
v0000020975badf30_0 .net *"_ivl_82", 0 0, L_0000020975bc5e80;  1 drivers
v0000020975bac450_0 .net *"_ivl_84", 0 0, L_0000020975bc4de0;  1 drivers
v0000020975bacbd0_0 .net *"_ivl_87", 0 0, L_0000020975bc0e40;  1 drivers
v0000020975badb70_0 .net *"_ivl_88", 0 0, L_0000020975bc5710;  1 drivers
v0000020975badc10_0 .net *"_ivl_90", 0 0, L_0000020975bc5b00;  1 drivers
v0000020975bad170_0 .net *"_ivl_92", 31 0, L_0000020975bbf9a0;  1 drivers
v0000020975bad2b0_0 .net *"_ivl_94", 31 0, L_0000020975bc4910;  1 drivers
v0000020975bae570_0 .net "ina", 31 0, L_0000020975bbef00;  1 drivers
v0000020975bacb30_0 .net "inb", 31 0, L_0000020975bc0760;  alias, 1 drivers
v0000020975bacdb0_0 .net "inc", 31 0, v0000020975ba9930_0;  alias, 1 drivers
v0000020975bae1b0_0 .net "ind", 31 0, L_0000020975bc3320;  alias, 1 drivers
v0000020975bad210_0 .net "ine", 31 0, v0000020975b93e70_0;  alias, 1 drivers
L_0000020975be00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020975bacf90_0 .net "inf", 31 0, L_0000020975be00d0;  1 drivers
L_0000020975be0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020975badcb0_0 .net "ing", 31 0, L_0000020975be0118;  1 drivers
L_0000020975be0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020975bad850_0 .net "inh", 31 0, L_0000020975be0160;  1 drivers
v0000020975bae250_0 .net "out", 31 0, L_0000020975bc49f0;  alias, 1 drivers
v0000020975bad5d0_0 .net "sel", 2 0, L_0000020975bbee60;  alias, 1 drivers
L_0000020975bbe8c0 .part L_0000020975bbee60, 2, 1;
L_0000020975bbf7c0 .part L_0000020975bbee60, 1, 1;
L_0000020975bbff40 .part L_0000020975bbee60, 0, 1;
LS_0000020975bc0b20_0_0 .concat [ 1 1 1 1], L_0000020975a9da60, L_0000020975a9da60, L_0000020975a9da60, L_0000020975a9da60;
LS_0000020975bc0b20_0_4 .concat [ 1 1 1 1], L_0000020975a9da60, L_0000020975a9da60, L_0000020975a9da60, L_0000020975a9da60;
LS_0000020975bc0b20_0_8 .concat [ 1 1 1 1], L_0000020975a9da60, L_0000020975a9da60, L_0000020975a9da60, L_0000020975a9da60;
LS_0000020975bc0b20_0_12 .concat [ 1 1 1 1], L_0000020975a9da60, L_0000020975a9da60, L_0000020975a9da60, L_0000020975a9da60;
LS_0000020975bc0b20_0_16 .concat [ 1 1 1 1], L_0000020975a9da60, L_0000020975a9da60, L_0000020975a9da60, L_0000020975a9da60;
LS_0000020975bc0b20_0_20 .concat [ 1 1 1 1], L_0000020975a9da60, L_0000020975a9da60, L_0000020975a9da60, L_0000020975a9da60;
LS_0000020975bc0b20_0_24 .concat [ 1 1 1 1], L_0000020975a9da60, L_0000020975a9da60, L_0000020975a9da60, L_0000020975a9da60;
LS_0000020975bc0b20_0_28 .concat [ 1 1 1 1], L_0000020975a9da60, L_0000020975a9da60, L_0000020975a9da60, L_0000020975a9da60;
LS_0000020975bc0b20_1_0 .concat [ 4 4 4 4], LS_0000020975bc0b20_0_0, LS_0000020975bc0b20_0_4, LS_0000020975bc0b20_0_8, LS_0000020975bc0b20_0_12;
LS_0000020975bc0b20_1_4 .concat [ 4 4 4 4], LS_0000020975bc0b20_0_16, LS_0000020975bc0b20_0_20, LS_0000020975bc0b20_0_24, LS_0000020975bc0b20_0_28;
L_0000020975bc0b20 .concat [ 16 16 0 0], LS_0000020975bc0b20_1_0, LS_0000020975bc0b20_1_4;
L_0000020975bbe780 .part L_0000020975bbee60, 2, 1;
L_0000020975bc0620 .part L_0000020975bbee60, 1, 1;
L_0000020975bc09e0 .part L_0000020975bbee60, 0, 1;
LS_0000020975bbfd60_0_0 .concat [ 1 1 1 1], L_0000020975bc4d70, L_0000020975bc4d70, L_0000020975bc4d70, L_0000020975bc4d70;
LS_0000020975bbfd60_0_4 .concat [ 1 1 1 1], L_0000020975bc4d70, L_0000020975bc4d70, L_0000020975bc4d70, L_0000020975bc4d70;
LS_0000020975bbfd60_0_8 .concat [ 1 1 1 1], L_0000020975bc4d70, L_0000020975bc4d70, L_0000020975bc4d70, L_0000020975bc4d70;
LS_0000020975bbfd60_0_12 .concat [ 1 1 1 1], L_0000020975bc4d70, L_0000020975bc4d70, L_0000020975bc4d70, L_0000020975bc4d70;
LS_0000020975bbfd60_0_16 .concat [ 1 1 1 1], L_0000020975bc4d70, L_0000020975bc4d70, L_0000020975bc4d70, L_0000020975bc4d70;
LS_0000020975bbfd60_0_20 .concat [ 1 1 1 1], L_0000020975bc4d70, L_0000020975bc4d70, L_0000020975bc4d70, L_0000020975bc4d70;
LS_0000020975bbfd60_0_24 .concat [ 1 1 1 1], L_0000020975bc4d70, L_0000020975bc4d70, L_0000020975bc4d70, L_0000020975bc4d70;
LS_0000020975bbfd60_0_28 .concat [ 1 1 1 1], L_0000020975bc4d70, L_0000020975bc4d70, L_0000020975bc4d70, L_0000020975bc4d70;
LS_0000020975bbfd60_1_0 .concat [ 4 4 4 4], LS_0000020975bbfd60_0_0, LS_0000020975bbfd60_0_4, LS_0000020975bbfd60_0_8, LS_0000020975bbfd60_0_12;
LS_0000020975bbfd60_1_4 .concat [ 4 4 4 4], LS_0000020975bbfd60_0_16, LS_0000020975bbfd60_0_20, LS_0000020975bbfd60_0_24, LS_0000020975bbfd60_0_28;
L_0000020975bbfd60 .concat [ 16 16 0 0], LS_0000020975bbfd60_1_0, LS_0000020975bbfd60_1_4;
L_0000020975bbec80 .part L_0000020975bbee60, 2, 1;
L_0000020975bc0080 .part L_0000020975bbee60, 1, 1;
L_0000020975bc0300 .part L_0000020975bbee60, 0, 1;
LS_0000020975bc0bc0_0_0 .concat [ 1 1 1 1], L_0000020975bc4440, L_0000020975bc4440, L_0000020975bc4440, L_0000020975bc4440;
LS_0000020975bc0bc0_0_4 .concat [ 1 1 1 1], L_0000020975bc4440, L_0000020975bc4440, L_0000020975bc4440, L_0000020975bc4440;
LS_0000020975bc0bc0_0_8 .concat [ 1 1 1 1], L_0000020975bc4440, L_0000020975bc4440, L_0000020975bc4440, L_0000020975bc4440;
LS_0000020975bc0bc0_0_12 .concat [ 1 1 1 1], L_0000020975bc4440, L_0000020975bc4440, L_0000020975bc4440, L_0000020975bc4440;
LS_0000020975bc0bc0_0_16 .concat [ 1 1 1 1], L_0000020975bc4440, L_0000020975bc4440, L_0000020975bc4440, L_0000020975bc4440;
LS_0000020975bc0bc0_0_20 .concat [ 1 1 1 1], L_0000020975bc4440, L_0000020975bc4440, L_0000020975bc4440, L_0000020975bc4440;
LS_0000020975bc0bc0_0_24 .concat [ 1 1 1 1], L_0000020975bc4440, L_0000020975bc4440, L_0000020975bc4440, L_0000020975bc4440;
LS_0000020975bc0bc0_0_28 .concat [ 1 1 1 1], L_0000020975bc4440, L_0000020975bc4440, L_0000020975bc4440, L_0000020975bc4440;
LS_0000020975bc0bc0_1_0 .concat [ 4 4 4 4], LS_0000020975bc0bc0_0_0, LS_0000020975bc0bc0_0_4, LS_0000020975bc0bc0_0_8, LS_0000020975bc0bc0_0_12;
LS_0000020975bc0bc0_1_4 .concat [ 4 4 4 4], LS_0000020975bc0bc0_0_16, LS_0000020975bc0bc0_0_20, LS_0000020975bc0bc0_0_24, LS_0000020975bc0bc0_0_28;
L_0000020975bc0bc0 .concat [ 16 16 0 0], LS_0000020975bc0bc0_1_0, LS_0000020975bc0bc0_1_4;
L_0000020975bbe820 .part L_0000020975bbee60, 2, 1;
L_0000020975bbf180 .part L_0000020975bbee60, 1, 1;
L_0000020975bc03a0 .part L_0000020975bbee60, 0, 1;
LS_0000020975bbebe0_0_0 .concat [ 1 1 1 1], L_0000020975bc4360, L_0000020975bc4360, L_0000020975bc4360, L_0000020975bc4360;
LS_0000020975bbebe0_0_4 .concat [ 1 1 1 1], L_0000020975bc4360, L_0000020975bc4360, L_0000020975bc4360, L_0000020975bc4360;
LS_0000020975bbebe0_0_8 .concat [ 1 1 1 1], L_0000020975bc4360, L_0000020975bc4360, L_0000020975bc4360, L_0000020975bc4360;
LS_0000020975bbebe0_0_12 .concat [ 1 1 1 1], L_0000020975bc4360, L_0000020975bc4360, L_0000020975bc4360, L_0000020975bc4360;
LS_0000020975bbebe0_0_16 .concat [ 1 1 1 1], L_0000020975bc4360, L_0000020975bc4360, L_0000020975bc4360, L_0000020975bc4360;
LS_0000020975bbebe0_0_20 .concat [ 1 1 1 1], L_0000020975bc4360, L_0000020975bc4360, L_0000020975bc4360, L_0000020975bc4360;
LS_0000020975bbebe0_0_24 .concat [ 1 1 1 1], L_0000020975bc4360, L_0000020975bc4360, L_0000020975bc4360, L_0000020975bc4360;
LS_0000020975bbebe0_0_28 .concat [ 1 1 1 1], L_0000020975bc4360, L_0000020975bc4360, L_0000020975bc4360, L_0000020975bc4360;
LS_0000020975bbebe0_1_0 .concat [ 4 4 4 4], LS_0000020975bbebe0_0_0, LS_0000020975bbebe0_0_4, LS_0000020975bbebe0_0_8, LS_0000020975bbebe0_0_12;
LS_0000020975bbebe0_1_4 .concat [ 4 4 4 4], LS_0000020975bbebe0_0_16, LS_0000020975bbebe0_0_20, LS_0000020975bbebe0_0_24, LS_0000020975bbebe0_0_28;
L_0000020975bbebe0 .concat [ 16 16 0 0], LS_0000020975bbebe0_1_0, LS_0000020975bbebe0_1_4;
L_0000020975bc0da0 .part L_0000020975bbee60, 2, 1;
L_0000020975bc0440 .part L_0000020975bbee60, 1, 1;
L_0000020975bc0e40 .part L_0000020975bbee60, 0, 1;
LS_0000020975bbf9a0_0_0 .concat [ 1 1 1 1], L_0000020975bc5b00, L_0000020975bc5b00, L_0000020975bc5b00, L_0000020975bc5b00;
LS_0000020975bbf9a0_0_4 .concat [ 1 1 1 1], L_0000020975bc5b00, L_0000020975bc5b00, L_0000020975bc5b00, L_0000020975bc5b00;
LS_0000020975bbf9a0_0_8 .concat [ 1 1 1 1], L_0000020975bc5b00, L_0000020975bc5b00, L_0000020975bc5b00, L_0000020975bc5b00;
LS_0000020975bbf9a0_0_12 .concat [ 1 1 1 1], L_0000020975bc5b00, L_0000020975bc5b00, L_0000020975bc5b00, L_0000020975bc5b00;
LS_0000020975bbf9a0_0_16 .concat [ 1 1 1 1], L_0000020975bc5b00, L_0000020975bc5b00, L_0000020975bc5b00, L_0000020975bc5b00;
LS_0000020975bbf9a0_0_20 .concat [ 1 1 1 1], L_0000020975bc5b00, L_0000020975bc5b00, L_0000020975bc5b00, L_0000020975bc5b00;
LS_0000020975bbf9a0_0_24 .concat [ 1 1 1 1], L_0000020975bc5b00, L_0000020975bc5b00, L_0000020975bc5b00, L_0000020975bc5b00;
LS_0000020975bbf9a0_0_28 .concat [ 1 1 1 1], L_0000020975bc5b00, L_0000020975bc5b00, L_0000020975bc5b00, L_0000020975bc5b00;
LS_0000020975bbf9a0_1_0 .concat [ 4 4 4 4], LS_0000020975bbf9a0_0_0, LS_0000020975bbf9a0_0_4, LS_0000020975bbf9a0_0_8, LS_0000020975bbf9a0_0_12;
LS_0000020975bbf9a0_1_4 .concat [ 4 4 4 4], LS_0000020975bbf9a0_0_16, LS_0000020975bbf9a0_0_20, LS_0000020975bbf9a0_0_24, LS_0000020975bbf9a0_0_28;
L_0000020975bbf9a0 .concat [ 16 16 0 0], LS_0000020975bbf9a0_1_0, LS_0000020975bbf9a0_1_4;
S_0000020975b8f6f0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_00000209759396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000020975badad0_0 .net "Write_Data", 31 0, v0000020975b80f10_0;  alias, 1 drivers
v0000020975bade90_0 .net "addr", 31 0, v0000020975b81050_0;  alias, 1 drivers
v0000020975bac270_0 .net "clk", 0 0, L_0000020975affa70;  alias, 1 drivers
v0000020975bad3f0_0 .net "mem_out", 31 0, v0000020975bacc70_0;  alias, 1 drivers
v0000020975bae7f0_0 .net "mem_read", 0 0, v0000020975b82f90_0;  alias, 1 drivers
v0000020975bac310_0 .net "mem_write", 0 0, v0000020975b83210_0;  alias, 1 drivers
S_0000020975b90370 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000020975b8f6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000020975bae6b0 .array "DataMem", 1023 0, 31 0;
v0000020975bae390_0 .net "Data_In", 31 0, v0000020975b80f10_0;  alias, 1 drivers
v0000020975bacc70_0 .var "Data_Out", 31 0;
v0000020975bae430_0 .net "Write_en", 0 0, v0000020975b83210_0;  alias, 1 drivers
v0000020975bad670_0 .net "addr", 31 0, v0000020975b81050_0;  alias, 1 drivers
v0000020975bac590_0 .net "clk", 0 0, L_0000020975affa70;  alias, 1 drivers
v0000020975bada30_0 .var/i "i", 31 0;
S_0000020975b8fa10 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_00000209759396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000020975bb38f0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020975bb3928 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020975bb3960 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020975bb3998 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020975bb39d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020975bb3a08 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020975bb3a40 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020975bb3a78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020975bb3ab0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020975bb3ae8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020975bb3b20 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020975bb3b58 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020975bb3b90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020975bb3bc8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020975bb3c00 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020975bb3c38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020975bb3c70 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020975bb3ca8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020975bb3ce0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020975bb3d18 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020975bb3d50 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020975bb3d88 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020975bb3dc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020975bb3df8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020975bb3e30 .param/l "xori" 0 9 12, C4<001110000000>;
v0000020975bad0d0_0 .net "MEM_ALU_OUT", 31 0, v0000020975b81050_0;  alias, 1 drivers
v0000020975bace50_0 .net "MEM_Data_mem_out", 31 0, v0000020975bacc70_0;  alias, 1 drivers
v0000020975badfd0_0 .net "MEM_memread", 0 0, v0000020975b82f90_0;  alias, 1 drivers
v0000020975bae4d0_0 .net "MEM_opcode", 11 0, v0000020975b83170_0;  alias, 1 drivers
v0000020975bae750_0 .net "MEM_rd_ind", 4 0, v0000020975b82310_0;  alias, 1 drivers
v0000020975bac4f0_0 .net "MEM_rd_indzero", 0 0, v0000020975b82ef0_0;  alias, 1 drivers
v0000020975bae610_0 .net "MEM_regwrite", 0 0, v0000020975b82630_0;  alias, 1 drivers
v0000020975bac6d0_0 .var "WB_ALU_OUT", 31 0;
v0000020975bacef0_0 .var "WB_Data_mem_out", 31 0;
v0000020975bac130_0 .var "WB_memread", 0 0;
v0000020975bad490_0 .var "WB_rd_ind", 4 0;
v0000020975bac1d0_0 .var "WB_rd_indzero", 0 0;
v0000020975bac770_0 .var "WB_regwrite", 0 0;
v0000020975bac810_0 .net "clk", 0 0, L_0000020975c2bb60;  1 drivers
v0000020975bacd10_0 .var "hlt", 0 0;
v0000020975bad710_0 .net "rst", 0 0, v0000020975bbd7e0_0;  alias, 1 drivers
E_0000020975b18b30 .event posedge, v0000020975b81190_0, v0000020975bac810_0;
S_0000020975b90500 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_00000209759396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000020975c2be00 .functor AND 32, v0000020975bacef0_0, L_0000020975c2ec10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020975c2bbd0 .functor NOT 1, v0000020975bac130_0, C4<0>, C4<0>, C4<0>;
L_0000020975c2bcb0 .functor AND 32, v0000020975bac6d0_0, L_0000020975c30150, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020975c2bd90 .functor OR 32, L_0000020975c2be00, L_0000020975c2bcb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020975bac8b0_0 .net "Write_Data_RegFile", 31 0, L_0000020975c2bd90;  alias, 1 drivers
v0000020975bad7b0_0 .net *"_ivl_0", 31 0, L_0000020975c2ec10;  1 drivers
v0000020975bac950_0 .net *"_ivl_2", 31 0, L_0000020975c2be00;  1 drivers
v0000020975bad8f0_0 .net *"_ivl_4", 0 0, L_0000020975c2bbd0;  1 drivers
v0000020975bac9f0_0 .net *"_ivl_6", 31 0, L_0000020975c30150;  1 drivers
v0000020975bb0910_0 .net *"_ivl_8", 31 0, L_0000020975c2bcb0;  1 drivers
v0000020975baecf0_0 .net "alu_out", 31 0, v0000020975bac6d0_0;  alias, 1 drivers
v0000020975bb1090_0 .net "mem_out", 31 0, v0000020975bacef0_0;  alias, 1 drivers
v0000020975bafab0_0 .net "mem_read", 0 0, v0000020975bac130_0;  alias, 1 drivers
LS_0000020975c2ec10_0_0 .concat [ 1 1 1 1], v0000020975bac130_0, v0000020975bac130_0, v0000020975bac130_0, v0000020975bac130_0;
LS_0000020975c2ec10_0_4 .concat [ 1 1 1 1], v0000020975bac130_0, v0000020975bac130_0, v0000020975bac130_0, v0000020975bac130_0;
LS_0000020975c2ec10_0_8 .concat [ 1 1 1 1], v0000020975bac130_0, v0000020975bac130_0, v0000020975bac130_0, v0000020975bac130_0;
LS_0000020975c2ec10_0_12 .concat [ 1 1 1 1], v0000020975bac130_0, v0000020975bac130_0, v0000020975bac130_0, v0000020975bac130_0;
LS_0000020975c2ec10_0_16 .concat [ 1 1 1 1], v0000020975bac130_0, v0000020975bac130_0, v0000020975bac130_0, v0000020975bac130_0;
LS_0000020975c2ec10_0_20 .concat [ 1 1 1 1], v0000020975bac130_0, v0000020975bac130_0, v0000020975bac130_0, v0000020975bac130_0;
LS_0000020975c2ec10_0_24 .concat [ 1 1 1 1], v0000020975bac130_0, v0000020975bac130_0, v0000020975bac130_0, v0000020975bac130_0;
LS_0000020975c2ec10_0_28 .concat [ 1 1 1 1], v0000020975bac130_0, v0000020975bac130_0, v0000020975bac130_0, v0000020975bac130_0;
LS_0000020975c2ec10_1_0 .concat [ 4 4 4 4], LS_0000020975c2ec10_0_0, LS_0000020975c2ec10_0_4, LS_0000020975c2ec10_0_8, LS_0000020975c2ec10_0_12;
LS_0000020975c2ec10_1_4 .concat [ 4 4 4 4], LS_0000020975c2ec10_0_16, LS_0000020975c2ec10_0_20, LS_0000020975c2ec10_0_24, LS_0000020975c2ec10_0_28;
L_0000020975c2ec10 .concat [ 16 16 0 0], LS_0000020975c2ec10_1_0, LS_0000020975c2ec10_1_4;
LS_0000020975c30150_0_0 .concat [ 1 1 1 1], L_0000020975c2bbd0, L_0000020975c2bbd0, L_0000020975c2bbd0, L_0000020975c2bbd0;
LS_0000020975c30150_0_4 .concat [ 1 1 1 1], L_0000020975c2bbd0, L_0000020975c2bbd0, L_0000020975c2bbd0, L_0000020975c2bbd0;
LS_0000020975c30150_0_8 .concat [ 1 1 1 1], L_0000020975c2bbd0, L_0000020975c2bbd0, L_0000020975c2bbd0, L_0000020975c2bbd0;
LS_0000020975c30150_0_12 .concat [ 1 1 1 1], L_0000020975c2bbd0, L_0000020975c2bbd0, L_0000020975c2bbd0, L_0000020975c2bbd0;
LS_0000020975c30150_0_16 .concat [ 1 1 1 1], L_0000020975c2bbd0, L_0000020975c2bbd0, L_0000020975c2bbd0, L_0000020975c2bbd0;
LS_0000020975c30150_0_20 .concat [ 1 1 1 1], L_0000020975c2bbd0, L_0000020975c2bbd0, L_0000020975c2bbd0, L_0000020975c2bbd0;
LS_0000020975c30150_0_24 .concat [ 1 1 1 1], L_0000020975c2bbd0, L_0000020975c2bbd0, L_0000020975c2bbd0, L_0000020975c2bbd0;
LS_0000020975c30150_0_28 .concat [ 1 1 1 1], L_0000020975c2bbd0, L_0000020975c2bbd0, L_0000020975c2bbd0, L_0000020975c2bbd0;
LS_0000020975c30150_1_0 .concat [ 4 4 4 4], LS_0000020975c30150_0_0, LS_0000020975c30150_0_4, LS_0000020975c30150_0_8, LS_0000020975c30150_0_12;
LS_0000020975c30150_1_4 .concat [ 4 4 4 4], LS_0000020975c30150_0_16, LS_0000020975c30150_0_20, LS_0000020975c30150_0_24, LS_0000020975c30150_0_28;
L_0000020975c30150 .concat [ 16 16 0 0], LS_0000020975c30150_1_0, LS_0000020975c30150_1_4;
    .scope S_0000020975b8f560;
T_0 ;
    %wait E_0000020975b189f0;
    %load/vec4 v0000020975bab9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000020975ba9930_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020975bab370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000020975bab230_0;
    %assign/vec4 v0000020975ba9930_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020975b901e0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020975baab50_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000020975baab50_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020975baab50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975babb90, 0, 4;
    %load/vec4 v0000020975baab50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020975baab50_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975babb90, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975babb90, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975babb90, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975babb90, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975babb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975babb90, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975babb90, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975babb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975babb90, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975babb90, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975babb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975babb90, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975babb90, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975babb90, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975babb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975babb90, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975babb90, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975babb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975babb90, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975babb90, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975babb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975babb90, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975babb90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975babb90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975babb90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975babb90, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975babb90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975babb90, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000020975b8f240;
T_2 ;
    %wait E_0000020975b191b0;
    %load/vec4 v0000020975babc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000020975b9cda0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020975b9cb20_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020975baa330_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020975bab2d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020975baaf10_0, 0;
    %assign/vec4 v0000020975bab690_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000020975bac090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000020975bab910_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000020975b9cda0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020975b9cb20_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020975baa330_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020975bab2d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020975baaf10_0, 0;
    %assign/vec4 v0000020975bab690_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000020975bac090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000020975ba9bb0_0;
    %assign/vec4 v0000020975b9cb20_0, 0;
    %load/vec4 v0000020975babff0_0;
    %assign/vec4 v0000020975b9cda0_0, 0;
    %load/vec4 v0000020975ba9bb0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000020975bab2d0_0, 0;
    %load/vec4 v0000020975ba9bb0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020975bab690_0, 4, 5;
    %load/vec4 v0000020975ba9bb0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000020975ba9bb0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020975bab690_0, 4, 5;
    %load/vec4 v0000020975ba9bb0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000020975ba9bb0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020975ba9bb0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000020975ba9bb0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000020975ba9bb0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000020975ba9bb0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000020975baaf10_0, 0;
    %load/vec4 v0000020975ba9bb0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000020975ba9bb0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000020975baa330_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000020975ba9bb0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000020975baa330_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000020975ba9bb0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000020975baa330_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020975b8fba0;
T_3 ;
    %wait E_0000020975b189f0;
    %load/vec4 v0000020975b9afa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020975b9af00_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000020975b9af00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020975b9af00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975b9bb80, 0, 4;
    %load/vec4 v0000020975b9af00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020975b9af00_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000020975b9a3c0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000020975b9a640_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000020975b9abe0_0;
    %load/vec4 v0000020975b9a3c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975b9bb80, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975b9bb80, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000020975b8fba0;
T_4 ;
    %wait E_0000020975b18cb0;
    %load/vec4 v0000020975b9a3c0_0;
    %load/vec4 v0000020975b9b9a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000020975b9a3c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000020975b9a640_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000020975b9abe0_0;
    %assign/vec4 v0000020975b9a8c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020975b9b9a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020975b9bb80, 4;
    %assign/vec4 v0000020975b9a8c0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020975b8fba0;
T_5 ;
    %wait E_0000020975b18cb0;
    %load/vec4 v0000020975b9a3c0_0;
    %load/vec4 v0000020975b9ae60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000020975b9a3c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000020975b9a640_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000020975b9abe0_0;
    %assign/vec4 v0000020975b9a6e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000020975b9ae60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020975b9bb80, 4;
    %assign/vec4 v0000020975b9a6e0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000020975b8fba0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000020975b8f0b0;
    %jmp t_0;
    .scope S_0000020975b8f0b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020975b9b400_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000020975b9b400_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000020975b9b400_0;
    %ix/getv/s 4, v0000020975b9b400_0;
    %load/vec4a v0000020975b9bb80, 4;
    %ix/getv/s 4, v0000020975b9b400_0;
    %load/vec4a v0000020975b9bb80, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000020975b9b400_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020975b9b400_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000020975b8fba0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000020975b90050;
T_7 ;
    %wait E_0000020975b190f0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020975b991a0_0, 0, 32;
    %load/vec4 v0000020975b99b00_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020975b99b00_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020975b99240_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000020975b991a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000020975b99b00_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020975b99b00_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020975b99b00_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020975b99240_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000020975b991a0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000020975b99240_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000020975b99240_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000020975b991a0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000020975b8ef20;
T_8 ;
    %wait E_0000020975b189f0;
    %load/vec4 v0000020975b96040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020975b97620_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000020975b95be0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020975b95be0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000020975b97620_0;
    %load/vec4 v0000020975b969a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000020975b97620_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020975b97620_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020975b97620_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000020975b97620_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000020975b97620_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020975b97620_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000020975b8ef20;
T_9 ;
    %wait E_0000020975b189f0;
    %load/vec4 v0000020975b96040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020975b95fa0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000020975b96720_0;
    %assign/vec4 v0000020975b95fa0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000020975b8fd30;
T_10 ;
    %wait E_0000020975b19070;
    %load/vec4 v0000020975b9a1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020975b9a140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020975b99380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020975b987a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020975b97120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020975b97260_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000020975b976c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000020975b96680_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000020975b973a0_0;
    %load/vec4 v0000020975b965e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000020975b97440_0;
    %load/vec4 v0000020975b965e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000020975b96fe0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000020975b97080_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000020975b973a0_0;
    %load/vec4 v0000020975b97760_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000020975b97440_0;
    %load/vec4 v0000020975b97760_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020975b9a140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020975b99380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020975b987a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020975b97120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020975b97260_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000020975b97300_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020975b9a140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020975b99380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020975b987a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020975b97120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020975b97260_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020975b9a140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020975b99380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020975b987a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020975b97120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020975b97260_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000020975b8fec0;
T_11 ;
    %wait E_0000020975b18a70;
    %load/vec4 v0000020975b921b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000020975b90770_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020975b91ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b92a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b92b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b90f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b90e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b915d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b91030_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020975b918f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b91170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b90bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b910d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020975b91350_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020975b912b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020975b926b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020975b91c10_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020975b913f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020975b91710_0, 0;
    %assign/vec4 v0000020975b91210_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000020975b92070_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000020975b92e30_0;
    %assign/vec4 v0000020975b91210_0, 0;
    %load/vec4 v0000020975b91850_0;
    %assign/vec4 v0000020975b91710_0, 0;
    %load/vec4 v0000020975b91b70_0;
    %assign/vec4 v0000020975b913f0_0, 0;
    %load/vec4 v0000020975b91530_0;
    %assign/vec4 v0000020975b91c10_0, 0;
    %load/vec4 v0000020975b92110_0;
    %assign/vec4 v0000020975b926b0_0, 0;
    %load/vec4 v0000020975b91990_0;
    %assign/vec4 v0000020975b912b0_0, 0;
    %load/vec4 v0000020975b92ed0_0;
    %assign/vec4 v0000020975b91350_0, 0;
    %load/vec4 v0000020975b917b0_0;
    %assign/vec4 v0000020975b910d0_0, 0;
    %load/vec4 v0000020975b91f30_0;
    %assign/vec4 v0000020975b90bd0_0, 0;
    %load/vec4 v0000020975b927f0_0;
    %assign/vec4 v0000020975b91170_0, 0;
    %load/vec4 v0000020975b92750_0;
    %assign/vec4 v0000020975b918f0_0, 0;
    %load/vec4 v0000020975b92430_0;
    %assign/vec4 v0000020975b91030_0, 0;
    %load/vec4 v0000020975b91e90_0;
    %assign/vec4 v0000020975b915d0_0, 0;
    %load/vec4 v0000020975b90b30_0;
    %assign/vec4 v0000020975b90e50_0, 0;
    %load/vec4 v0000020975b91490_0;
    %assign/vec4 v0000020975b90f90_0, 0;
    %load/vec4 v0000020975b92390_0;
    %assign/vec4 v0000020975b92b10_0, 0;
    %load/vec4 v0000020975b92d90_0;
    %assign/vec4 v0000020975b92a70_0, 0;
    %load/vec4 v0000020975b91df0_0;
    %assign/vec4 v0000020975b91ad0_0, 0;
    %load/vec4 v0000020975b91670_0;
    %assign/vec4 v0000020975b90770_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000020975b90770_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020975b91ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b92a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b92b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b90f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b90e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b915d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b91030_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020975b918f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b91170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b90bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b910d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020975b91350_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020975b912b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020975b926b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020975b91c10_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020975b913f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020975b91710_0, 0;
    %assign/vec4 v0000020975b91210_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000020975b8ea70;
T_12 ;
    %wait E_0000020975b19930;
    %load/vec4 v0000020975b96a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000020975b94230_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020975b93e70_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020975b93f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b94050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b93ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b93470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b93fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b93510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b940f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b936f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b93830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b94370_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020975b945f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020975b94410_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020975b93790_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020975b93b50_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020975b94550_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020975b944b0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000020975b93650_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020975b93bf0_0, 0;
    %assign/vec4 v0000020975b93dd0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000020975b978a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000020975b92250_0;
    %assign/vec4 v0000020975b93dd0_0, 0;
    %load/vec4 v0000020975b922f0_0;
    %assign/vec4 v0000020975b93bf0_0, 0;
    %load/vec4 v0000020975b930b0_0;
    %assign/vec4 v0000020975b93650_0, 0;
    %load/vec4 v0000020975b93a10_0;
    %assign/vec4 v0000020975b944b0_0, 0;
    %load/vec4 v0000020975b931f0_0;
    %assign/vec4 v0000020975b94550_0, 0;
    %load/vec4 v0000020975b93150_0;
    %assign/vec4 v0000020975b93b50_0, 0;
    %load/vec4 v0000020975b92610_0;
    %assign/vec4 v0000020975b93790_0, 0;
    %load/vec4 v0000020975b938d0_0;
    %assign/vec4 v0000020975b94410_0, 0;
    %load/vec4 v0000020975b933d0_0;
    %assign/vec4 v0000020975b945f0_0, 0;
    %load/vec4 v0000020975b93970_0;
    %assign/vec4 v0000020975b94370_0, 0;
    %load/vec4 v0000020975b93d30_0;
    %assign/vec4 v0000020975b93830_0, 0;
    %load/vec4 v0000020975b942d0_0;
    %assign/vec4 v0000020975b936f0_0, 0;
    %load/vec4 v0000020975b94190_0;
    %assign/vec4 v0000020975b940f0_0, 0;
    %load/vec4 v0000020975b93c90_0;
    %assign/vec4 v0000020975b93510_0, 0;
    %load/vec4 v0000020975b92f70_0;
    %assign/vec4 v0000020975b93fb0_0, 0;
    %load/vec4 v0000020975b935b0_0;
    %assign/vec4 v0000020975b93470_0, 0;
    %load/vec4 v0000020975b93010_0;
    %assign/vec4 v0000020975b93ab0_0, 0;
    %load/vec4 v0000020975b93330_0;
    %assign/vec4 v0000020975b94050_0, 0;
    %load/vec4 v0000020975b92930_0;
    %assign/vec4 v0000020975b93f10_0, 0;
    %load/vec4 v0000020975b92890_0;
    %assign/vec4 v0000020975b93e70_0, 0;
    %load/vec4 v0000020975b93290_0;
    %assign/vec4 v0000020975b94230_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000020975b94230_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020975b93e70_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020975b93f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b94050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b93ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b93470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b93fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b93510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b940f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b936f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b93830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b94370_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020975b945f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020975b94410_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020975b93790_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020975b93b50_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020975b94550_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020975b944b0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000020975b93650_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020975b93bf0_0, 0;
    %assign/vec4 v0000020975b93dd0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002097595c8c0;
T_13 ;
    %wait E_0000020975b184f0;
    %load/vec4 v0000020975b85ba0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020975b86960_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020975b86960_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020975b86960_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020975b86960_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020975b86960_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020975b86960_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020975b86960_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020975b86960_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020975b86960_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020975b86960_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020975b86960_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020975b86960_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020975b86960_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020975b86960_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020975b86960_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020975b86960_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000020975b86960_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000020975b86960_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000020975b86960_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000020975b86960_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000020975b86960_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000020975b86960_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000020975963300;
T_14 ;
    %wait E_0000020975b18530;
    %load/vec4 v0000020975b86b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000020975b85920_0;
    %pad/u 33;
    %load/vec4 v0000020975b87360_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000020975b85b00_0, 0;
    %assign/vec4 v0000020975b86460_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000020975b85920_0;
    %pad/u 33;
    %load/vec4 v0000020975b87360_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000020975b85b00_0, 0;
    %assign/vec4 v0000020975b86460_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000020975b85920_0;
    %pad/u 33;
    %load/vec4 v0000020975b87360_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000020975b85b00_0, 0;
    %assign/vec4 v0000020975b86460_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000020975b85920_0;
    %pad/u 33;
    %load/vec4 v0000020975b87360_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000020975b85b00_0, 0;
    %assign/vec4 v0000020975b86460_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000020975b85920_0;
    %pad/u 33;
    %load/vec4 v0000020975b87360_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000020975b85b00_0, 0;
    %assign/vec4 v0000020975b86460_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000020975b85920_0;
    %pad/u 33;
    %load/vec4 v0000020975b87360_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000020975b85b00_0, 0;
    %assign/vec4 v0000020975b86460_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000020975b87360_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000020975b86460_0;
    %load/vec4 v0000020975b87360_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000020975b85920_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000020975b87360_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000020975b87360_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000020975b86460_0, 0;
    %load/vec4 v0000020975b85920_0;
    %ix/getv 4, v0000020975b87360_0;
    %shiftl 4;
    %assign/vec4 v0000020975b85b00_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000020975b87360_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000020975b86460_0;
    %load/vec4 v0000020975b87360_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000020975b85920_0;
    %load/vec4 v0000020975b87360_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000020975b87360_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000020975b86460_0, 0;
    %load/vec4 v0000020975b85920_0;
    %ix/getv 4, v0000020975b87360_0;
    %shiftr 4;
    %assign/vec4 v0000020975b85b00_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020975b86460_0, 0;
    %load/vec4 v0000020975b85920_0;
    %load/vec4 v0000020975b87360_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000020975b85b00_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020975b86460_0, 0;
    %load/vec4 v0000020975b87360_0;
    %load/vec4 v0000020975b85920_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000020975b85b00_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000209759d6b50;
T_15 ;
    %wait E_0000020975b180f0;
    %load/vec4 v0000020975b81190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000020975b82ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b82630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b83210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975b82f90_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000020975b83170_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020975b82310_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020975b80f10_0, 0;
    %assign/vec4 v0000020975b81050_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000020975aa57c0_0;
    %assign/vec4 v0000020975b81050_0, 0;
    %load/vec4 v0000020975b821d0_0;
    %assign/vec4 v0000020975b80f10_0, 0;
    %load/vec4 v0000020975b82e50_0;
    %assign/vec4 v0000020975b82310_0, 0;
    %load/vec4 v0000020975a8d7d0_0;
    %assign/vec4 v0000020975b83170_0, 0;
    %load/vec4 v0000020975aa6800_0;
    %assign/vec4 v0000020975b82f90_0, 0;
    %load/vec4 v0000020975a8d550_0;
    %assign/vec4 v0000020975b83210_0, 0;
    %load/vec4 v0000020975b829f0_0;
    %assign/vec4 v0000020975b82630_0, 0;
    %load/vec4 v0000020975b82090_0;
    %assign/vec4 v0000020975b82ef0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000020975b90370;
T_16 ;
    %wait E_0000020975b18cb0;
    %load/vec4 v0000020975bae430_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000020975bae390_0;
    %load/vec4 v0000020975bad670_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975bae6b0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000020975b90370;
T_17 ;
    %wait E_0000020975b18cb0;
    %load/vec4 v0000020975bad670_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000020975bae6b0, 4;
    %assign/vec4 v0000020975bacc70_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000020975b90370;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020975bada30_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000020975bada30_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020975bada30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020975bae6b0, 0, 4;
    %load/vec4 v0000020975bada30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020975bada30_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_0000020975b90370;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020975bada30_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000020975bada30_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000020975bada30_0;
    %load/vec4a v0000020975bae6b0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000020975bada30_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000020975bada30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020975bada30_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000020975b8fa10;
T_20 ;
    %wait E_0000020975b18b30;
    %load/vec4 v0000020975bad710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000020975bac1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975bacd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975bac770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020975bac130_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020975bad490_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020975bacef0_0, 0;
    %assign/vec4 v0000020975bac6d0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000020975bad0d0_0;
    %assign/vec4 v0000020975bac6d0_0, 0;
    %load/vec4 v0000020975bace50_0;
    %assign/vec4 v0000020975bacef0_0, 0;
    %load/vec4 v0000020975badfd0_0;
    %assign/vec4 v0000020975bac130_0, 0;
    %load/vec4 v0000020975bae750_0;
    %assign/vec4 v0000020975bad490_0, 0;
    %load/vec4 v0000020975bae610_0;
    %assign/vec4 v0000020975bac770_0, 0;
    %load/vec4 v0000020975bac4f0_0;
    %assign/vec4 v0000020975bac1d0_0, 0;
    %load/vec4 v0000020975bae4d0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000020975bacd10_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000209759396a0;
T_21 ;
    %wait E_0000020975b18030;
    %load/vec4 v0000020975bbd2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020975bbc520_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000020975bbc520_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000020975bbc520_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000020975929f80;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020975bbd6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020975bbd7e0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000020975929f80;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000020975bbd6a0_0;
    %inv;
    %assign/vec4 v0000020975bbd6a0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000020975929f80;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./ControlFlowInstructions/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020975bbd7e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020975bbd7e0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000020975bbcd40_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
