Library(lib2.genlib)
  technology: cmos
  delay_model: generic_cmos
  bus_naming_style: 
  date: 
  revision: 
  comment: 
  time_unit: 
  voltage_unit: 
  current_unit: 
  pulling_resistance_unit: 
  capacitive_load_unit: 0
  leakage_power_unit: 

Clib#0 (inv1x) : Combinational Logic
  area = 928
  Pin#0[ a ]: Input#0
    Capacitance      = 0.0514
    Rise Capacitance = 0.0514
    Fall Capacitance = 0.0514
  Pin#1[ O ]: Output# 0
    Logic            = ~a
    Max Fanout       = 1.79769e+308
    Min Fanout       = 0
    Max Capacitance  = 1.79769e+308
    Min Capacitance  = 0
    Max Transition   = 1.79769e+308
    Min Transition   = 0
  Timing:
    Type             = combinational
    Input Pin        = a
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.42
    Rise Resistance  = 4.71
    Fall Intrinsic   = 0.42
    Fall Resistance  = 3.6

Clib#1 (inv2x) : Combinational Logic
  area = 928
  Pin#0[ a ]: Input#0
    Capacitance      = 0.1009
    Rise Capacitance = 0.1009
    Fall Capacitance = 0.1009
  Pin#1[ O ]: Output# 0
    Logic            = ~a
    Max Fanout       = 1.79769e+308
    Min Fanout       = 0
    Max Capacitance  = 1.79769e+308
    Min Capacitance  = 0
    Max Transition   = 1.79769e+308
    Min Transition   = 0
  Timing:
    Type             = combinational
    Input Pin        = a
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.3
    Rise Resistance  = 1.98
    Fall Intrinsic   = 0.29
    Fall Resistance  = 1.82

Clib#2 (inv4x) : Combinational Logic
  area = 1392
  Pin#0[ a ]: Input#0
    Capacitance      = 0.1897
    Rise Capacitance = 0.1897
    Fall Capacitance = 0.1897
  Pin#1[ O ]: Output# 0
    Logic            = ~a
    Max Fanout       = 1.79769e+308
    Min Fanout       = 0
    Max Capacitance  = 1.79769e+308
    Min Capacitance  = 0
    Max Transition   = 1.79769e+308
    Min Transition   = 0
  Timing:
    Type             = combinational
    Input Pin        = a
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.23
    Rise Resistance  = 1.08
    Fall Intrinsic   = 0.27
    Fall Resistance  = 0.85

Clib#3 (xor) : Combinational Logic
  area = 2320
  Pin#0[ a ]: Input#0
    Capacitance      = 0.1442
    Rise Capacitance = 0.1442
    Fall Capacitance = 0.1442
  Pin#1[ b ]: Input#1
    Capacitance      = 0.1381
    Rise Capacitance = 0.1381
    Fall Capacitance = 0.1381
  Pin#2[ O ]: Output# 0
    Logic            = ( ( ~a & b ) | ( a & ~b ) )
    Max Fanout       = 1.79769e+308
    Min Fanout       = 0
    Max Capacitance  = 1.79769e+308
    Min Capacitance  = 0
    Max Transition   = 1.79769e+308
    Min Transition   = 0
  Timing:
    Type             = combinational
    Input Pin        = a
    Output Pin       = O
    Sense            = positive unate
    Rise Intrinsic   = 1.77
    Rise Resistance  = 5.23
    Fall Intrinsic   = 0.96
    Fall Resistance  = 4.64
  Timing:
    Type             = combinational
    Input Pin        = a
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.77
    Rise Resistance  = 5.23
    Fall Intrinsic   = 0.96
    Fall Resistance  = 4.64
  Timing:
    Type             = combinational
    Input Pin        = b
    Output Pin       = O
    Sense            = positive unate
    Rise Intrinsic   = 1.94
    Rise Resistance  = 4.65
    Fall Intrinsic   = 1.14
    Fall Resistance  = 5.22
  Timing:
    Type             = combinational
    Input Pin        = b
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.94
    Rise Resistance  = 4.65
    Fall Intrinsic   = 1.14
    Fall Resistance  = 5.22

Clib#4 (xnor) : Combinational Logic
  area = 2320
  Pin#0[ a ]: Input#0
    Capacitance      = 0.1502
    Rise Capacitance = 0.1502
    Fall Capacitance = 0.1502
  Pin#1[ b ]: Input#1
    Capacitance      = 0.1352
    Rise Capacitance = 0.1352
    Fall Capacitance = 0.1352
  Pin#2[ O ]: Output# 0
    Logic            = ( ( ~a & ~b ) | ( a & b ) )
    Max Fanout       = 1.79769e+308
    Min Fanout       = 0
    Max Capacitance  = 1.79769e+308
    Min Capacitance  = 0
    Max Transition   = 1.79769e+308
    Min Transition   = 0
  Timing:
    Type             = combinational
    Input Pin        = a
    Output Pin       = O
    Sense            = positive unate
    Rise Intrinsic   = 1.11
    Rise Resistance  = 4.86
    Fall Intrinsic   = 1.07
    Fall Resistance  = 3.39
  Timing:
    Type             = combinational
    Input Pin        = a
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.11
    Rise Resistance  = 4.86
    Fall Intrinsic   = 1.07
    Fall Resistance  = 3.39
  Timing:
    Type             = combinational
    Input Pin        = b
    Output Pin       = O
    Sense            = positive unate
    Rise Intrinsic   = 1.55
    Rise Resistance  = 4.87
    Fall Intrinsic   = 1.07
    Fall Resistance  = 3.39
  Timing:
    Type             = combinational
    Input Pin        = b
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.55
    Rise Resistance  = 4.87
    Fall Intrinsic   = 1.07
    Fall Resistance  = 3.39

Clib#5 (nand2) : Combinational Logic
  area = 1392
  Pin#0[ a ]: Input#0
    Capacitance      = 0.0777
    Rise Capacitance = 0.0777
    Fall Capacitance = 0.0777
  Pin#1[ b ]: Input#1
    Capacitance      = 0.0716
    Rise Capacitance = 0.0716
    Fall Capacitance = 0.0716
  Pin#2[ O ]: Output# 0
    Logic            = ( ~a | ~b )
    Max Fanout       = 1.79769e+308
    Min Fanout       = 0
    Max Capacitance  = 1.79769e+308
    Min Capacitance  = 0
    Max Transition   = 1.79769e+308
    Min Transition   = 0
  Timing:
    Type             = combinational
    Input Pin        = a
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.64
    Rise Resistance  = 4.09
    Fall Intrinsic   = 0.4
    Fall Resistance  = 2.57
  Timing:
    Type             = combinational
    Input Pin        = b
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.46
    Rise Resistance  = 4.1
    Fall Intrinsic   = 0.37
    Fall Resistance  = 2.57

Clib#6 (nand3) : Combinational Logic
  area = 1856
  Pin#0[ a ]: Input#0
    Capacitance      = 0.1
    Rise Capacitance = 0.1
    Fall Capacitance = 0.1
  Pin#1[ b ]: Input#1
    Capacitance      = 0.0828
    Rise Capacitance = 0.0828
    Fall Capacitance = 0.0828
  Pin#2[ c ]: Input#2
    Capacitance      = 0.0777
    Rise Capacitance = 0.0777
    Fall Capacitance = 0.0777
  Pin#3[ O ]: Output# 0
    Logic            = ( ~a | ~b | ~c )
    Max Fanout       = 1.79769e+308
    Min Fanout       = 0
    Max Capacitance  = 1.79769e+308
    Min Capacitance  = 0
    Max Transition   = 1.79769e+308
    Min Transition   = 0
  Timing:
    Type             = combinational
    Input Pin        = a
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.89
    Rise Resistance  = 3.6
    Fall Intrinsic   = 0.51
    Fall Resistance  = 2.49
  Timing:
    Type             = combinational
    Input Pin        = b
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.71
    Rise Resistance  = 4.11
    Fall Intrinsic   = 0.42
    Fall Resistance  = 2.5
  Timing:
    Type             = combinational
    Input Pin        = c
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.56
    Rise Resistance  = 4.39
    Fall Intrinsic   = 0.35
    Fall Resistance  = 2.49

Clib#7 (nand4) : Combinational Logic
  area = 2320
  Pin#0[ a ]: Input#0
    Capacitance      = 0.103
    Rise Capacitance = 0.103
    Fall Capacitance = 0.103
  Pin#1[ b ]: Input#1
    Capacitance      = 0.098
    Rise Capacitance = 0.098
    Fall Capacitance = 0.098
  Pin#2[ c ]: Input#2
    Capacitance      = 0.098
    Rise Capacitance = 0.098
    Fall Capacitance = 0.098
  Pin#3[ d ]: Input#3
    Capacitance      = 0.105
    Rise Capacitance = 0.105
    Fall Capacitance = 0.105
  Pin#4[ O ]: Output# 0
    Logic            = ( ~a | ~b | ~c | ~d )
    Max Fanout       = 1.79769e+308
    Min Fanout       = 0
    Max Capacitance  = 1.79769e+308
    Min Capacitance  = 0
    Max Transition   = 1.79769e+308
    Min Transition   = 0
  Timing:
    Type             = combinational
    Input Pin        = a
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.27
    Rise Resistance  = 3.62
    Fall Intrinsic   = 0.67
    Fall Resistance  = 2.39
  Timing:
    Type             = combinational
    Input Pin        = b
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.09
    Rise Resistance  = 3.61
    Fall Intrinsic   = 0.61
    Fall Resistance  = 2.39
  Timing:
    Type             = combinational
    Input Pin        = c
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.82
    Rise Resistance  = 3.62
    Fall Intrinsic   = 0.55
    Fall Resistance  = 2.4
  Timing:
    Type             = combinational
    Input Pin        = d
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.58
    Rise Resistance  = 3.62
    Fall Intrinsic   = 0.38
    Fall Resistance  = 2.39

Clib#8 (nor2) : Combinational Logic
  area = 1392
  Pin#0[ a ]: Input#0
    Capacitance      = 0.0736
    Rise Capacitance = 0.0736
    Fall Capacitance = 0.0736
  Pin#1[ b ]: Input#1
    Capacitance      = 0.0968
    Rise Capacitance = 0.0968
    Fall Capacitance = 0.0968
  Pin#2[ O ]: Output# 0
    Logic            = ( ~a & ~b )
    Max Fanout       = 1.79769e+308
    Min Fanout       = 0
    Max Capacitance  = 1.79769e+308
    Min Capacitance  = 0
    Max Transition   = 1.79769e+308
    Min Transition   = 0
  Timing:
    Type             = combinational
    Input Pin        = a
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.33
    Rise Resistance  = 3.64
    Fall Intrinsic   = 0.45
    Fall Resistance  = 3.64
  Timing:
    Type             = combinational
    Input Pin        = b
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.5
    Rise Resistance  = 3.64
    Fall Intrinsic   = 0.7
    Fall Resistance  = 3.66

Clib#9 (nor3) : Combinational Logic
  area = 1856
  Pin#0[ a ]: Input#0
    Capacitance      = 0.0856
    Rise Capacitance = 0.0856
    Fall Capacitance = 0.0856
  Pin#1[ b ]: Input#1
    Capacitance      = 0.0806
    Rise Capacitance = 0.0806
    Fall Capacitance = 0.0806
  Pin#2[ c ]: Input#2
    Capacitance      = 0.0826
    Rise Capacitance = 0.0826
    Fall Capacitance = 0.0826
  Pin#3[ O ]: Output# 0
    Logic            = ( ~a & ~b & ~c )
    Max Fanout       = 1.79769e+308
    Min Fanout       = 0
    Max Capacitance  = 1.79769e+308
    Min Capacitance  = 0
    Max Transition   = 1.79769e+308
    Min Transition   = 0
  Timing:
    Type             = combinational
    Input Pin        = a
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.84
    Rise Resistance  = 5.04
    Fall Intrinsic   = 1.3
    Fall Resistance  = 3.45
  Timing:
    Type             = combinational
    Input Pin        = b
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.78
    Rise Resistance  = 5.03
    Fall Intrinsic   = 1.14
    Fall Resistance  = 3.43
  Timing:
    Type             = combinational
    Input Pin        = c
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.52
    Rise Resistance  = 5.03
    Fall Intrinsic   = 0.84
    Fall Resistance  = 3.44

Clib#10 (nor4) : Combinational Logic
  area = 2320
  Pin#0[ a ]: Input#0
    Capacitance      = 0.0887
    Rise Capacitance = 0.0887
    Fall Capacitance = 0.0887
  Pin#1[ b ]: Input#1
    Capacitance      = 0.0867
    Rise Capacitance = 0.0867
    Fall Capacitance = 0.0867
  Pin#2[ c ]: Input#2
    Capacitance      = 0.0867
    Rise Capacitance = 0.0867
    Fall Capacitance = 0.0867
  Pin#3[ d ]: Input#3
    Capacitance      = 0.0887
    Rise Capacitance = 0.0887
    Fall Capacitance = 0.0887
  Pin#4[ O ]: Output# 0
    Logic            = ( ~a & ~b & ~c & ~d )
    Max Fanout       = 1.79769e+308
    Min Fanout       = 0
    Max Capacitance  = 1.79769e+308
    Min Capacitance  = 0
    Max Transition   = 1.79769e+308
    Min Transition   = 0
  Timing:
    Type             = combinational
    Input Pin        = a
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.41
    Rise Resistance  = 5.91
    Fall Intrinsic   = 1.16
    Fall Resistance  = 3.2
  Timing:
    Type             = combinational
    Input Pin        = b
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.85
    Rise Resistance  = 5.91
    Fall Intrinsic   = 1.53
    Fall Resistance  = 3.18
  Timing:
    Type             = combinational
    Input Pin        = c
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.11
    Rise Resistance  = 5.92
    Fall Intrinsic   = 1.75
    Fall Resistance  = 3.19
  Timing:
    Type             = combinational
    Input Pin        = d
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.27
    Rise Resistance  = 5.91
    Fall Intrinsic   = 1.94
    Fall Resistance  = 3.2

Clib#11 (aoi21) : Combinational Logic
  area = 1856
  Pin#0[ a1 ]: Input#0
    Capacitance      = 0.1029
    Rise Capacitance = 0.1029
    Fall Capacitance = 0.1029
  Pin#1[ a2 ]: Input#1
    Capacitance      = 0.0908
    Rise Capacitance = 0.0908
    Fall Capacitance = 0.0908
  Pin#2[ b ]: Input#2
    Capacitance      = 0.111
    Rise Capacitance = 0.111
    Fall Capacitance = 0.111
  Pin#3[ O ]: Output# 0
    Logic            = ( ( ~a1 | ~a2 ) & ~b )
    Max Fanout       = 1.79769e+308
    Min Fanout       = 0
    Max Capacitance  = 1.79769e+308
    Min Capacitance  = 0
    Max Transition   = 1.79769e+308
    Min Transition   = 0
  Timing:
    Type             = combinational
    Input Pin        = a1
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.75
    Rise Resistance  = 3.52
    Fall Intrinsic   = 0.67
    Fall Resistance  = 2.53
  Timing:
    Type             = combinational
    Input Pin        = a2
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.67
    Rise Resistance  = 3.64
    Fall Intrinsic   = 0.62
    Fall Resistance  = 2.52
  Timing:
    Type             = combinational
    Input Pin        = b
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.58
    Rise Resistance  = 3.64
    Fall Intrinsic   = 0.21
    Fall Resistance  = 1.28

Clib#12 (aoi31) : Combinational Logic
  area = 2320
  Pin#0[ a1 ]: Input#0
    Capacitance      = 0.1009
    Rise Capacitance = 0.1009
    Fall Capacitance = 0.1009
  Pin#1[ a2 ]: Input#1
    Capacitance      = 0.1049
    Rise Capacitance = 0.1049
    Fall Capacitance = 0.1049
  Pin#2[ a3 ]: Input#2
    Capacitance      = 0.1059
    Rise Capacitance = 0.1059
    Fall Capacitance = 0.1059
  Pin#3[ b ]: Input#3
    Capacitance      = 0.0979
    Rise Capacitance = 0.0979
    Fall Capacitance = 0.0979
  Pin#4[ O ]: Output# 0
    Logic            = ( ( ~a1 | ~a2 | ~a3 ) & ~b )
    Max Fanout       = 1.79769e+308
    Min Fanout       = 0
    Max Capacitance  = 1.79769e+308
    Min Capacitance  = 0
    Max Transition   = 1.79769e+308
    Min Transition   = 0
  Timing:
    Type             = combinational
    Input Pin        = a1
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.91
    Rise Resistance  = 4.04
    Fall Intrinsic   = 0.81
    Fall Resistance  = 2.86
  Timing:
    Type             = combinational
    Input Pin        = a2
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.05
    Rise Resistance  = 3.93
    Fall Intrinsic   = 0.87
    Fall Resistance  = 2.87
  Timing:
    Type             = combinational
    Input Pin        = a3
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.15
    Rise Resistance  = 3.94
    Fall Intrinsic   = 0.94
    Fall Resistance  = 2.86
  Timing:
    Type             = combinational
    Input Pin        = b
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.89
    Rise Resistance  = 4.06
    Fall Intrinsic   = 0.25
    Fall Resistance  = 1.28

Clib#13 (aoi22) : Combinational Logic
  area = 2320
  Pin#0[ a1 ]: Input#0
    Capacitance      = 0.1019
    Rise Capacitance = 0.1019
    Fall Capacitance = 0.1019
  Pin#1[ a2 ]: Input#1
    Capacitance      = 0.0908
    Rise Capacitance = 0.0908
    Fall Capacitance = 0.0908
  Pin#2[ b1 ]: Input#2
    Capacitance      = 0.0958
    Rise Capacitance = 0.0958
    Fall Capacitance = 0.0958
  Pin#3[ b2 ]: Input#3
    Capacitance      = 0.0988
    Rise Capacitance = 0.0988
    Fall Capacitance = 0.0988
  Pin#4[ O ]: Output# 0
    Logic            = ( ( ~a1 | ~a2 ) & ( ~b1 | ~b2 ) )
    Max Fanout       = 1.79769e+308
    Min Fanout       = 0
    Max Capacitance  = 1.79769e+308
    Min Capacitance  = 0
    Max Transition   = 1.79769e+308
    Min Transition   = 0
  Timing:
    Type             = combinational
    Input Pin        = a1
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.92
    Rise Resistance  = 3.46
    Fall Intrinsic   = 0.94
    Fall Resistance  = 2.79
  Timing:
    Type             = combinational
    Input Pin        = a2
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.84
    Rise Resistance  = 3.64
    Fall Intrinsic   = 0.85
    Fall Resistance  = 2.79
  Timing:
    Type             = combinational
    Input Pin        = b1
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.61
    Rise Resistance  = 3.64
    Fall Intrinsic   = 0.49
    Fall Resistance  = 2.93
  Timing:
    Type             = combinational
    Input Pin        = b2
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.7
    Rise Resistance  = 3.64
    Fall Intrinsic   = 0.54
    Fall Resistance  = 2.93

Clib#14 (aoi32) : Combinational Logic
  area = 2784
  Pin#0[ a1 ]: Input#0
    Capacitance      = 0.1029
    Rise Capacitance = 0.1029
    Fall Capacitance = 0.1029
  Pin#1[ a2 ]: Input#1
    Capacitance      = 0.1009
    Rise Capacitance = 0.1009
    Fall Capacitance = 0.1009
  Pin#2[ a3 ]: Input#2
    Capacitance      = 0.106
    Rise Capacitance = 0.106
    Fall Capacitance = 0.106
  Pin#3[ b1 ]: Input#3
    Capacitance      = 0.0979
    Rise Capacitance = 0.0979
    Fall Capacitance = 0.0979
  Pin#4[ b2 ]: Input#4
    Capacitance      = 0.1049
    Rise Capacitance = 0.1049
    Fall Capacitance = 0.1049
  Pin#5[ O ]: Output# 0
    Logic            = ( ( ~a1 | ~a2 | ~a3 ) & ( ~b1 | ~b2 ) )
    Max Fanout       = 1.79769e+308
    Min Fanout       = 0
    Max Capacitance  = 1.79769e+308
    Min Capacitance  = 0
    Max Transition   = 1.79769e+308
    Min Transition   = 0
  Timing:
    Type             = combinational
    Input Pin        = a1
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.06
    Rise Resistance  = 3.81
    Fall Intrinsic   = 0.96
    Fall Resistance  = 2.91
  Timing:
    Type             = combinational
    Input Pin        = a2
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.2
    Rise Resistance  = 3.81
    Fall Intrinsic   = 1.03
    Fall Resistance  = 2.9
  Timing:
    Type             = combinational
    Input Pin        = a3
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.29
    Rise Resistance  = 3.69
    Fall Intrinsic   = 1.06
    Fall Resistance  = 2.91
  Timing:
    Type             = combinational
    Input Pin        = b1
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.91
    Rise Resistance  = 3.81
    Fall Intrinsic   = 0.43
    Fall Resistance  = 2.12
  Timing:
    Type             = combinational
    Input Pin        = b2
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.78
    Rise Resistance  = 3.59
    Fall Intrinsic   = 0.43
    Fall Resistance  = 2.12

Clib#15 (aoi33) : Combinational Logic
  area = 3248
  Pin#0[ a1 ]: Input#0
    Capacitance      = 0.1029
    Rise Capacitance = 0.1029
    Fall Capacitance = 0.1029
  Pin#1[ a2 ]: Input#1
    Capacitance      = 0.1029
    Rise Capacitance = 0.1029
    Fall Capacitance = 0.1029
  Pin#2[ a3 ]: Input#2
    Capacitance      = 0.112
    Rise Capacitance = 0.112
    Fall Capacitance = 0.112
  Pin#3[ b1 ]: Input#3
    Capacitance      = 0.1029
    Rise Capacitance = 0.1029
    Fall Capacitance = 0.1029
  Pin#4[ b2 ]: Input#4
    Capacitance      = 0.0949
    Rise Capacitance = 0.0949
    Fall Capacitance = 0.0949
  Pin#5[ b3 ]: Input#5
    Capacitance      = 0.1039
    Rise Capacitance = 0.1039
    Fall Capacitance = 0.1039
  Pin#6[ O ]: Output# 0
    Logic            = ( ( ~a1 | ~a2 | ~a3 ) & ( ~b1 | ~b2 | ~b3 ) )
    Max Fanout       = 1.79769e+308
    Min Fanout       = 0
    Max Capacitance  = 1.79769e+308
    Min Capacitance  = 0
    Max Transition   = 1.79769e+308
    Min Transition   = 0
  Timing:
    Type             = combinational
    Input Pin        = a1
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.33
    Rise Resistance  = 3.91
    Fall Intrinsic   = 1.3
    Fall Resistance  = 2.91
  Timing:
    Type             = combinational
    Input Pin        = a2
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.46
    Rise Resistance  = 3.84
    Fall Intrinsic   = 1.41
    Fall Resistance  = 2.91
  Timing:
    Type             = combinational
    Input Pin        = a3
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.47
    Rise Resistance  = 3.65
    Fall Intrinsic   = 1.41
    Fall Resistance  = 2.91
  Timing:
    Type             = combinational
    Input Pin        = b1
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.11
    Rise Resistance  = 3.59
    Fall Intrinsic   = 0.76
    Fall Resistance  = 2.9
  Timing:
    Type             = combinational
    Input Pin        = b2
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.04
    Rise Resistance  = 3.91
    Fall Intrinsic   = 0.68
    Fall Resistance  = 2.91
  Timing:
    Type             = combinational
    Input Pin        = b3
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.84
    Rise Resistance  = 3.58
    Fall Intrinsic   = 0.64
    Fall Resistance  = 2.9

Clib#16 (aoi211) : Combinational Logic
  area = 2320
  Pin#0[ a1 ]: Input#0
    Capacitance      = 0.1039
    Rise Capacitance = 0.1039
    Fall Capacitance = 0.1039
  Pin#1[ a2 ]: Input#1
    Capacitance      = 0.109
    Rise Capacitance = 0.109
    Fall Capacitance = 0.109
  Pin#2[ b ]: Input#2
    Capacitance      = 0.108
    Rise Capacitance = 0.108
    Fall Capacitance = 0.108
  Pin#3[ c ]: Input#3
    Capacitance      = 0.1008
    Rise Capacitance = 0.1008
    Fall Capacitance = 0.1008
  Pin#4[ O ]: Output# 0
    Logic            = ( ( ~a1 | ~a2 ) & ~b & ~c )
    Max Fanout       = 1.79769e+308
    Min Fanout       = 0
    Max Capacitance  = 1.79769e+308
    Min Capacitance  = 0
    Max Transition   = 1.79769e+308
    Min Transition   = 0
  Timing:
    Type             = combinational
    Input Pin        = a1
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.12
    Rise Resistance  = 4.81
    Fall Intrinsic   = 1.03
    Fall Resistance  = 2.38
  Timing:
    Type             = combinational
    Input Pin        = a2
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.29
    Rise Resistance  = 4.81
    Fall Intrinsic   = 1.03
    Fall Resistance  = 2.38
  Timing:
    Type             = combinational
    Input Pin        = b
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.04
    Rise Resistance  = 4.83
    Fall Intrinsic   = 0.52
    Fall Resistance  = 1.4
  Timing:
    Type             = combinational
    Input Pin        = c
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.68
    Rise Resistance  = 4.83
    Fall Intrinsic   = 0.51
    Fall Resistance  = 1.79

Clib#17 (aoi221) : Combinational Logic
  area = 2784
  Pin#0[ a1 ]: Input#0
    Capacitance      = 0.1089
    Rise Capacitance = 0.1089
    Fall Capacitance = 0.1089
  Pin#1[ a2 ]: Input#1
    Capacitance      = 0.0948
    Rise Capacitance = 0.0948
    Fall Capacitance = 0.0948
  Pin#2[ b1 ]: Input#2
    Capacitance      = 0.1029
    Rise Capacitance = 0.1029
    Fall Capacitance = 0.1029
  Pin#3[ b2 ]: Input#3
    Capacitance      = 0.1049
    Rise Capacitance = 0.1049
    Fall Capacitance = 0.1049
  Pin#4[ c ]: Input#4
    Capacitance      = 0.111
    Rise Capacitance = 0.111
    Fall Capacitance = 0.111
  Pin#5[ O ]: Output# 0
    Logic            = ( ( ~a1 | ~a2 ) & ( ~b1 | ~b2 ) & ~c )
    Max Fanout       = 1.79769e+308
    Min Fanout       = 0
    Max Capacitance  = 1.79769e+308
    Min Capacitance  = 0
    Max Transition   = 1.79769e+308
    Min Transition   = 0
  Timing:
    Type             = combinational
    Input Pin        = a1
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.48
    Rise Resistance  = 4.43
    Fall Intrinsic   = 1.33
    Fall Resistance  = 2.78
  Timing:
    Type             = combinational
    Input Pin        = a2
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.42
    Rise Resistance  = 4.56
    Fall Intrinsic   = 1.4
    Fall Resistance  = 2.75
  Timing:
    Type             = combinational
    Input Pin        = b1
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.76
    Rise Resistance  = 4.47
    Fall Intrinsic   = 0.79
    Fall Resistance  = 2.89
  Timing:
    Type             = combinational
    Input Pin        = b2
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.73
    Rise Resistance  = 4.58
    Fall Intrinsic   = 0.78
    Fall Resistance  = 2.91
  Timing:
    Type             = combinational
    Input Pin        = c
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.39
    Rise Resistance  = 4.56
    Fall Intrinsic   = 0.7
    Fall Resistance  = 1.51

Clib#18 (aoi222) : Combinational Logic
  area = 3712
  Pin#0[ a1 ]: Input#0
    Capacitance      = 0.1019
    Rise Capacitance = 0.1019
    Fall Capacitance = 0.1019
  Pin#1[ a2 ]: Input#1
    Capacitance      = 0.0958
    Rise Capacitance = 0.0958
    Fall Capacitance = 0.0958
  Pin#2[ b1 ]: Input#2
    Capacitance      = 0.1039
    Rise Capacitance = 0.1039
    Fall Capacitance = 0.1039
  Pin#3[ b2 ]: Input#3
    Capacitance      = 0.1039
    Rise Capacitance = 0.1039
    Fall Capacitance = 0.1039
  Pin#4[ c1 ]: Input#4
    Capacitance      = 0.0958
    Rise Capacitance = 0.0958
    Fall Capacitance = 0.0958
  Pin#5[ c2 ]: Input#5
    Capacitance      = 0.1039
    Rise Capacitance = 0.1039
    Fall Capacitance = 0.1039
  Pin#6[ O ]: Output# 0
    Logic            = ( ( ~a1 | ~a2 ) & ( ~b1 | ~b2 ) & ( ~c1 | ~c2 ) )
    Max Fanout       = 1.79769e+308
    Min Fanout       = 0
    Max Capacitance  = 1.79769e+308
    Min Capacitance  = 0
    Max Transition   = 1.79769e+308
    Min Transition   = 0
  Timing:
    Type             = combinational
    Input Pin        = a1
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.77
    Rise Resistance  = 4.58
    Fall Intrinsic   = 1.56
    Fall Resistance  = 2.95
  Timing:
    Type             = combinational
    Input Pin        = a2
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.73
    Rise Resistance  = 4.69
    Fall Intrinsic   = 1.6
    Fall Resistance  = 2.93
  Timing:
    Type             = combinational
    Input Pin        = b1
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.34
    Rise Resistance  = 4.68
    Fall Intrinsic   = 1.21
    Fall Resistance  = 2.92
  Timing:
    Type             = combinational
    Input Pin        = b2
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.5
    Rise Resistance  = 4.69
    Fall Intrinsic   = 1.22
    Fall Resistance  = 2.92
  Timing:
    Type             = combinational
    Input Pin        = c1
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.92
    Rise Resistance  = 4.67
    Fall Intrinsic   = 0.81
    Fall Resistance  = 2.92
  Timing:
    Type             = combinational
    Input Pin        = c2
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.77
    Rise Resistance  = 4.47
    Fall Intrinsic   = 0.76
    Fall Resistance  = 2.92

Clib#19 (oai21) : Combinational Logic
  area = 1856
  Pin#0[ a1 ]: Input#0
    Capacitance      = 0.1019
    Rise Capacitance = 0.1019
    Fall Capacitance = 0.1019
  Pin#1[ a2 ]: Input#1
    Capacitance      = 0.0979
    Rise Capacitance = 0.0979
    Fall Capacitance = 0.0979
  Pin#2[ b ]: Input#2
    Capacitance      = 0.0998
    Rise Capacitance = 0.0998
    Fall Capacitance = 0.0998
  Pin#3[ O ]: Output# 0
    Logic            = ( ( ~a1 & ~a2 ) | ~b )
    Max Fanout       = 1.79769e+308
    Min Fanout       = 0
    Max Capacitance  = 1.79769e+308
    Min Capacitance  = 0
    Max Transition   = 1.79769e+308
    Min Transition   = 0
  Timing:
    Type             = combinational
    Input Pin        = a1
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.69
    Rise Resistance  = 3.94
    Fall Intrinsic   = 0.53
    Fall Resistance  = 2.47
  Timing:
    Type             = combinational
    Input Pin        = a2
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.87
    Rise Resistance  = 3.93
    Fall Intrinsic   = 0.63
    Fall Resistance  = 2.47
  Timing:
    Type             = combinational
    Input Pin        = b
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.37
    Rise Resistance  = 2.05
    Fall Intrinsic   = 0.57
    Fall Resistance  = 2.51

Clib#20 (oai31) : Combinational Logic
  area = 2320
  Pin#0[ a1 ]: Input#0
    Capacitance      = 0.1089
    Rise Capacitance = 0.1089
    Fall Capacitance = 0.1089
  Pin#1[ a2 ]: Input#1
    Capacitance      = 0.1049
    Rise Capacitance = 0.1049
    Fall Capacitance = 0.1049
  Pin#2[ a3 ]: Input#2
    Capacitance      = 0.109
    Rise Capacitance = 0.109
    Fall Capacitance = 0.109
  Pin#3[ b ]: Input#3
    Capacitance      = 0.1059
    Rise Capacitance = 0.1059
    Fall Capacitance = 0.1059
  Pin#4[ O ]: Output# 0
    Logic            = ( ( ~a1 & ~a2 & ~a3 ) | ~b )
    Max Fanout       = 1.79769e+308
    Min Fanout       = 0
    Max Capacitance  = 1.79769e+308
    Min Capacitance  = 0
    Max Transition   = 1.79769e+308
    Min Transition   = 0
  Timing:
    Type             = combinational
    Input Pin        = a1
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.27
    Rise Resistance  = 4.71
    Fall Intrinsic   = 1.03
    Fall Resistance  = 2.43
  Timing:
    Type             = combinational
    Input Pin        = a2
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.11
    Rise Resistance  = 4.71
    Fall Intrinsic   = 1.04
    Fall Resistance  = 2.57
  Timing:
    Type             = combinational
    Input Pin        = a3
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.85
    Rise Resistance  = 4.71
    Fall Intrinsic   = 0.69
    Fall Resistance  = 2.38
  Timing:
    Type             = combinational
    Input Pin        = b
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.38
    Rise Resistance  = 1.86
    Fall Intrinsic   = 0.81
    Fall Resistance  = 2.73

Clib#21 (oai22) : Combinational Logic
  area = 2320
  Pin#0[ a1 ]: Input#0
    Capacitance      = 0.1009
    Rise Capacitance = 0.1009
    Fall Capacitance = 0.1009
  Pin#1[ a2 ]: Input#1
    Capacitance      = 0.1029
    Rise Capacitance = 0.1029
    Fall Capacitance = 0.1029
  Pin#2[ b1 ]: Input#2
    Capacitance      = 0.0958
    Rise Capacitance = 0.0958
    Fall Capacitance = 0.0958
  Pin#3[ b2 ]: Input#3
    Capacitance      = 0.1039
    Rise Capacitance = 0.1039
    Fall Capacitance = 0.1039
  Pin#4[ O ]: Output# 0
    Logic            = ( ( ~a1 & ~a2 ) | ( ~b1 & ~b2 ) )
    Max Fanout       = 1.79769e+308
    Min Fanout       = 0
    Max Capacitance  = 1.79769e+308
    Min Capacitance  = 0
    Max Transition   = 1.79769e+308
    Min Transition   = 0
  Timing:
    Type             = combinational
    Input Pin        = a1
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.1
    Rise Resistance  = 4.06
    Fall Intrinsic   = 0.9
    Fall Resistance  = 2.5
  Timing:
    Type             = combinational
    Input Pin        = a2
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.99
    Rise Resistance  = 4.06
    Fall Intrinsic   = 0.68
    Fall Resistance  = 2.36
  Timing:
    Type             = combinational
    Input Pin        = b1
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.69
    Rise Resistance  = 3.66
    Fall Intrinsic   = 0.74
    Fall Resistance  = 2.53
  Timing:
    Type             = combinational
    Input Pin        = b2
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.61
    Rise Resistance  = 3.66
    Fall Intrinsic   = 0.56
    Fall Resistance  = 2.06

Clib#22 (oai32) : Combinational Logic
  area = 2784
  Pin#0[ a1 ]: Input#0
    Capacitance      = 0.113
    Rise Capacitance = 0.113
    Fall Capacitance = 0.113
  Pin#1[ a2 ]: Input#1
    Capacitance      = 0.1069
    Rise Capacitance = 0.1069
    Fall Capacitance = 0.1069
  Pin#2[ a3 ]: Input#2
    Capacitance      = 0.114
    Rise Capacitance = 0.114
    Fall Capacitance = 0.114
  Pin#3[ b1 ]: Input#3
    Capacitance      = 0.1059
    Rise Capacitance = 0.1059
    Fall Capacitance = 0.1059
  Pin#4[ b2 ]: Input#4
    Capacitance      = 0.113
    Rise Capacitance = 0.113
    Fall Capacitance = 0.113
  Pin#5[ O ]: Output# 0
    Logic            = ( ( ~a1 & ~a2 & ~a3 ) | ( ~b1 & ~b2 ) )
    Max Fanout       = 1.79769e+308
    Min Fanout       = 0
    Max Capacitance  = 1.79769e+308
    Min Capacitance  = 0
    Max Transition   = 1.79769e+308
    Min Transition   = 0
  Timing:
    Type             = combinational
    Input Pin        = a1
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.39
    Rise Resistance  = 4.46
    Fall Intrinsic   = 1.04
    Fall Resistance  = 2.46
  Timing:
    Type             = combinational
    Input Pin        = a2
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.25
    Rise Resistance  = 4.46
    Fall Intrinsic   = 1.09
    Fall Resistance  = 2.63
  Timing:
    Type             = combinational
    Input Pin        = a3
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.99
    Rise Resistance  = 4.46
    Fall Intrinsic   = 0.74
    Fall Resistance  = 2.42
  Timing:
    Type             = combinational
    Input Pin        = b1
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.58
    Rise Resistance  = 3.2
    Fall Intrinsic   = 0.79
    Fall Resistance  = 2.71
  Timing:
    Type             = combinational
    Input Pin        = b2
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.68
    Rise Resistance  = 3.21
    Fall Intrinsic   = 0.83
    Fall Resistance  = 2.34

Clib#23 (oai33) : Combinational Logic
  area = 3248
  Pin#0[ a1 ]: Input#0
    Capacitance      = 0.117
    Rise Capacitance = 0.117
    Fall Capacitance = 0.117
  Pin#1[ a2 ]: Input#1
    Capacitance      = 0.1089
    Rise Capacitance = 0.1089
    Fall Capacitance = 0.1089
  Pin#2[ a3 ]: Input#2
    Capacitance      = 0.1079
    Rise Capacitance = 0.1079
    Fall Capacitance = 0.1079
  Pin#3[ b1 ]: Input#3
    Capacitance      = 0.117
    Rise Capacitance = 0.117
    Fall Capacitance = 0.117
  Pin#4[ b2 ]: Input#4
    Capacitance      = 0.1089
    Rise Capacitance = 0.1089
    Fall Capacitance = 0.1089
  Pin#5[ b3 ]: Input#5
    Capacitance      = 0.1109
    Rise Capacitance = 0.1109
    Fall Capacitance = 0.1109
  Pin#6[ O ]: Output# 0
    Logic            = ( ( ~a1 & ~a2 & ~a3 ) | ( ~b1 & ~b2 & ~b3 ) )
    Max Fanout       = 1.79769e+308
    Min Fanout       = 0
    Max Capacitance  = 1.79769e+308
    Min Capacitance  = 0
    Max Transition   = 1.79769e+308
    Min Transition   = 0
  Timing:
    Type             = combinational
    Input Pin        = a1
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.58
    Rise Resistance  = 4.3
    Fall Intrinsic   = 1.48
    Fall Resistance  = 2.47
  Timing:
    Type             = combinational
    Input Pin        = a2
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.5
    Rise Resistance  = 4.31
    Fall Intrinsic   = 1.42
    Fall Resistance  = 2.63
  Timing:
    Type             = combinational
    Input Pin        = a3
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.24
    Rise Resistance  = 4.31
    Fall Intrinsic   = 1.17
    Fall Resistance  = 2.65
  Timing:
    Type             = combinational
    Input Pin        = b1
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.8
    Rise Resistance  = 4.3
    Fall Intrinsic   = 0.82
    Fall Resistance  = 2.27
  Timing:
    Type             = combinational
    Input Pin        = b2
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0
    Rise Resistance  = 4.3
    Fall Intrinsic   = 1.17
    Fall Resistance  = 2.64
  Timing:
    Type             = combinational
    Input Pin        = b3
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.13
    Rise Resistance  = 4.31
    Fall Intrinsic   = 1.35
    Fall Resistance  = 2.65

Clib#24 (oai211) : Combinational Logic
  area = 2320
  Pin#0[ a1 ]: Input#0
    Capacitance      = 0.107
    Rise Capacitance = 0.107
    Fall Capacitance = 0.107
  Pin#1[ a2 ]: Input#1
    Capacitance      = 0.1131
    Rise Capacitance = 0.1131
    Fall Capacitance = 0.1131
  Pin#2[ b ]: Input#2
    Capacitance      = 0.105
    Rise Capacitance = 0.105
    Fall Capacitance = 0.105
  Pin#3[ c ]: Input#3
    Capacitance      = 0.105
    Rise Capacitance = 0.105
    Fall Capacitance = 0.105
  Pin#4[ O ]: Output# 0
    Logic            = ( ( ~a1 & ~a2 ) | ~b | ~c )
    Max Fanout       = 1.79769e+308
    Min Fanout       = 0
    Max Capacitance  = 1.79769e+308
    Min Capacitance  = 0
    Max Transition   = 1.79769e+308
    Min Transition   = 0
  Timing:
    Type             = combinational
    Input Pin        = a1
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.12
    Rise Resistance  = 4.17
    Fall Intrinsic   = 0.59
    Fall Resistance  = 2.31
  Timing:
    Type             = combinational
    Input Pin        = a2
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.3
    Rise Resistance  = 4.16
    Fall Intrinsic   = 0.79
    Fall Resistance  = 2.36
  Timing:
    Type             = combinational
    Input Pin        = b
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.51
    Rise Resistance  = 2.13
    Fall Intrinsic   = 0.69
    Fall Resistance  = 2.4
  Timing:
    Type             = combinational
    Input Pin        = c
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.5
    Rise Resistance  = 2.46
    Fall Intrinsic   = 0.52
    Fall Resistance  = 2.41

Clib#25 (oai221) : Combinational Logic
  area = 2784
  Pin#0[ a1 ]: Input#0
    Capacitance      = 0.1039
    Rise Capacitance = 0.1039
    Fall Capacitance = 0.1039
  Pin#1[ a2 ]: Input#1
    Capacitance      = 0.105
    Rise Capacitance = 0.105
    Fall Capacitance = 0.105
  Pin#2[ b1 ]: Input#2
    Capacitance      = 0.108
    Rise Capacitance = 0.108
    Fall Capacitance = 0.108
  Pin#3[ b2 ]: Input#3
    Capacitance      = 0.106
    Rise Capacitance = 0.106
    Fall Capacitance = 0.106
  Pin#4[ c ]: Input#4
    Capacitance      = 0.1019
    Rise Capacitance = 0.1019
    Fall Capacitance = 0.1019
  Pin#5[ O ]: Output# 0
    Logic            = ( ( ~a1 & ~a2 ) | ( ~b1 & ~b2 ) | ~c )
    Max Fanout       = 1.79769e+308
    Min Fanout       = 0
    Max Capacitance  = 1.79769e+308
    Min Capacitance  = 0
    Max Transition   = 1.79769e+308
    Min Transition   = 0
  Timing:
    Type             = combinational
    Input Pin        = a1
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.58
    Rise Resistance  = 4.17
    Fall Intrinsic   = 1.11
    Fall Resistance  = 2.47
  Timing:
    Type             = combinational
    Input Pin        = a2
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.48
    Rise Resistance  = 4.17
    Fall Intrinsic   = 0.86
    Fall Resistance  = 2.36
  Timing:
    Type             = combinational
    Input Pin        = b1
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.94
    Rise Resistance  = 4.03
    Fall Intrinsic   = 0.81
    Fall Resistance  = 2.5
  Timing:
    Type             = combinational
    Input Pin        = b2
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.76
    Rise Resistance  = 4.03
    Fall Intrinsic   = 0.64
    Fall Resistance  = 2.5
  Timing:
    Type             = combinational
    Input Pin        = c
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.78
    Rise Resistance  = 2.28
    Fall Intrinsic   = 0.9
    Fall Resistance  = 2.54

Clib#26 (oai222) : Combinational Logic
  area = 3248
  Pin#0[ a1 ]: Input#0
    Capacitance      = 0.1161
    Rise Capacitance = 0.1161
    Fall Capacitance = 0.1161
  Pin#1[ a2 ]: Input#1
    Capacitance      = 0.111
    Rise Capacitance = 0.111
    Fall Capacitance = 0.111
  Pin#2[ b1 ]: Input#2
    Capacitance      = 0.1009
    Rise Capacitance = 0.1009
    Fall Capacitance = 0.1009
  Pin#3[ b2 ]: Input#3
    Capacitance      = 0.1191
    Rise Capacitance = 0.1191
    Fall Capacitance = 0.1191
  Pin#4[ c1 ]: Input#4
    Capacitance      = 0.106
    Rise Capacitance = 0.106
    Fall Capacitance = 0.106
  Pin#5[ c2 ]: Input#5
    Capacitance      = 0.114
    Rise Capacitance = 0.114
    Fall Capacitance = 0.114
  Pin#6[ O ]: Output# 0
    Logic            = ( ( ~a1 & ~a2 ) | ( ~b1 & ~b2 ) | ( ~c1 & ~c2 ) )
    Max Fanout       = 1.79769e+308
    Min Fanout       = 0
    Max Capacitance  = 1.79769e+308
    Min Capacitance  = 0
    Max Transition   = 1.79769e+308
    Min Transition   = 0
  Timing:
    Type             = combinational
    Input Pin        = a1
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.77
    Rise Resistance  = 3.75
    Fall Intrinsic   = 1.21
    Fall Resistance  = 2.47
  Timing:
    Type             = combinational
    Input Pin        = a2
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.62
    Rise Resistance  = 3.75
    Fall Intrinsic   = 1.13
    Fall Resistance  = 2.48
  Timing:
    Type             = combinational
    Input Pin        = b1
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.17
    Rise Resistance  = 3.58
    Fall Intrinsic   = 1.07
    Fall Resistance  = 2.48
  Timing:
    Type             = combinational
    Input Pin        = b2
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 1.35
    Rise Resistance  = 3.58
    Fall Intrinsic   = 1.1
    Fall Resistance  = 2.35
  Timing:
    Type             = combinational
    Input Pin        = c1
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.99
    Rise Resistance  = 3.59
    Fall Intrinsic   = 0.93
    Fall Resistance  = 2.49
  Timing:
    Type             = combinational
    Input Pin        = c2
    Output Pin       = O
    Sense            = negative unate
    Rise Intrinsic   = 0.82
    Rise Resistance  = 3.58
    Fall Intrinsic   = 0.79
    Fall Resistance  = 2.48

Clib#27 (zero) : Combinational Logic
  area = 0
  Pin#0[ O ]: Output# 0
    Logic            = 0
    Max Fanout       = 1.79769e+308
    Min Fanout       = 0
    Max Capacitance  = 1.79769e+308
    Min Capacitance  = 0
    Max Transition   = 1.79769e+308
    Min Transition   = 0

Clib#28 (one) : Combinational Logic
  area = 0
  Pin#0[ O ]: Output# 0
    Logic            = 1
    Max Fanout       = 1.79769e+308
    Min Fanout       = 0
    Max Capacitance  = 1.79769e+308
    Min Capacitance  = 0
    Max Transition   = 1.79769e+308
    Min Transition   = 0

Cell Class
Class#0
  Idmap List = 
Input[], Output[ 0]

  Group: Map = Input[], Output[ 0]
         Cell =  zero
  Group: Map = Input[], Output[ 0~]
         Cell =  one

Class#1
  Idmap List = 
Input[ 0], Output[ 0]

  Group: Map = Input[ 0], Output[ 0]
         Cell = 
  Group: Map = Input[ 0~], Output[ 0]
         Cell =  inv1x inv2x inv4x

Class#2
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 
  Group: Map = Input[ 0 1], Output[ 0~]
         Cell =  nand2
  Group: Map = Input[ 0~ 1~], Output[ 0]
         Cell =  nor2

Class#3
  Idmap List = 
Input[ 0 1 2], Output[ 0]

  Group: Map = Input[ 0 1 2], Output[ 0]
         Cell = 
  Group: Map = Input[ 0 1 2], Output[ 0~]
         Cell =  nand3
  Group: Map = Input[ 0~ 1~ 2~], Output[ 0]
         Cell =  nor3

Class#4
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 0 1 2 3], Output[ 0]
         Cell = 
  Group: Map = Input[ 0 1 2 3], Output[ 0~]
         Cell =  nand4
  Group: Map = Input[ 0~ 1~ 2~ 3~], Output[ 0]
         Cell =  nor4

Class#5
  Idmap List = 
Input[ 0 1 2 3 4], Output[ 0]

  Group: Map = Input[ 0 1 2 3 4], Output[ 0]
         Cell = 

Class#6
  Idmap List = 
Input[ 0 1 2 3 4 5], Output[ 0]

  Group: Map = Input[ 0 1 2 3 4 5], Output[ 0]
         Cell = 

Class#7
  Idmap List = 
Input[ 0 1 2 3 4 5 6], Output[ 0]

  Group: Map = Input[ 0 1 2 3 4 5 6], Output[ 0]
         Cell = 

Class#8
  Idmap List = 
Input[ 0 1 2 3 4 5 6 7], Output[ 0]

  Group: Map = Input[ 0 1 2 3 4 5 6 7], Output[ 0]
         Cell = 

Class#9
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell =  xor
  Group: Map = Input[ 0 1], Output[ 0~]
         Cell =  xnor

Class#10
  Idmap List = 
Input[ 0 1 2], Output[ 0]

  Group: Map = Input[ 0 1 2], Output[ 0]
         Cell = 

Class#11
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 0 1 2 3], Output[ 0]
         Cell = 

Class#12
  Idmap List = 
Input[ 0 1 2], Output[ 0]

  Group: Map = Input[ 2 1 0], Output[ 0]
         Cell = 

Class#13
  Idmap List = 
Input[ 0 1 2 3 4 5], Output[ 0]
Input[ 1 0 2 4 3 5], Output[ 0]

  Group: Map = Input[ 5 4 3 2 0 1], Output[ 0]
         Cell = 

Class#14
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Class#15
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 1 0], Output[ 0]
         Cell = 

Class#16
  Idmap List = 
Input[ 0 1 2], Output[ 0]

  Group: Map = Input[ 1 2 0], Output[ 0]
         Cell = 

Class#17
  Idmap List = 
Input[ 0 1 2], Output[ 0]

  Group: Map = Input[ 2 0 1], Output[ 0]
         Cell = 

Class#18
  Idmap List = 
Input[ 0 1 2], Output[ 0]

  Group: Map = Input[ 1 2 0], Output[ 0]
         Cell = 

Class#19
  Idmap List = 
Input[ 0 1 2], Output[ 0]

  Group: Map = Input[ 2 0 1], Output[ 0]
         Cell = 

Class#20
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

Class#21
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 3 0 2 1], Output[ 0]
         Cell = 

Class#22
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

Class#23
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 3 0 2 1], Output[ 0]
         Cell = 

Class#24
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

Class#25
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 3 0 2 1], Output[ 0]
         Cell = 

Class#26
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

Class#27
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 3 0 2 1], Output[ 0]
         Cell = 

Class#28
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

Class#29
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 3 0 2 1], Output[ 0]
         Cell = 

Class#30
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

Class#31
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 3 0 2 1], Output[ 0]
         Cell = 

Class#32
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

Class#33
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 3 0 2 1], Output[ 0]
         Cell = 

Class#34
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

Class#35
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 3 0 2 1], Output[ 0]
         Cell = 

Class#36
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

Class#37
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 3 0 2 1], Output[ 0]
         Cell = 

Class#38
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

Class#39
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 3 0 2 1], Output[ 0]
         Cell = 

Class#40
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

Class#41
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 3 0 2 1], Output[ 0]
         Cell = 

Class#42
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

Class#43
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 3 0 2 1], Output[ 0]
         Cell = 

Class#44
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

Class#45
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 3 0 2 1], Output[ 0]
         Cell = 

Class#46
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

Class#47
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 3 0 2 1], Output[ 0]
         Cell = 

Class#48
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

Class#49
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 3 0 2 1], Output[ 0]
         Cell = 

Class#50
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

Class#51
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 3 0 2 1], Output[ 0]
         Cell = 

Class#52
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

Class#53
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 3 0 2 1], Output[ 0]
         Cell = 

Class#54
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

Class#55
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 3 0 2 1], Output[ 0]
         Cell = 

Class#56
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

Class#57
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 3 0 2 1], Output[ 0]
         Cell = 

Class#58
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

Class#59
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 3 0 2 1], Output[ 0]
         Cell = 

Class#60
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

Class#61
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 3 0 2 1], Output[ 0]
         Cell = 

Class#62
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

Class#63
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 3 0 2 1], Output[ 0]
         Cell = 

Class#64
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

Class#65
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 3 0 2 1], Output[ 0]
         Cell = 

Class#66
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

Class#67
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 3 0 2 1], Output[ 0]
         Cell = 

Class#68
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

Class#69
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 3 0 2 1], Output[ 0]
         Cell = 

Class#70
  Idmap List = 
Input[], Output[ 0]

  Group: Map = Input[], Output[ 0]
         Cell = 

Class#71
  Idmap List = 
Input[], Output[ 0]

  Group: Map = Input[], Output[ 0]
         Cell = 

Class#72
  Idmap List = 
Input[ 0], Output[ 0]

  Group: Map = Input[ 0], Output[ 0]
         Cell = 

Class#73
  Idmap List = 
Input[ 0], Output[ 0]

  Group: Map = Input[ 0], Output[ 0]
         Cell = 

Class#74
  Idmap List = 
Input[ 0], Output[ 0]

  Group: Map = Input[ 0], Output[ 0]
         Cell = 

Class#75
  Idmap List = 
Input[ 0], Output[ 0]

  Group: Map = Input[ 0], Output[ 0]
         Cell = 

Class#76
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Class#77
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 1 0], Output[ 0]
         Cell = 

Class#78
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Class#79
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 1 0], Output[ 0]
         Cell = 

Class#80
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Class#81
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 1 0], Output[ 0]
         Cell = 

Class#82
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Class#83
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 1 0], Output[ 0]
         Cell = 

Class#84
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Class#85
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 1 0], Output[ 0]
         Cell = 

Class#86
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Class#87
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 1 0], Output[ 0]
         Cell = 

Class#88
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Class#89
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 1 0], Output[ 0]
         Cell = 

Class#90
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Class#91
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 1 0], Output[ 0]
         Cell = 

Class#92
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Class#93
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 1 0], Output[ 0]
         Cell = 

Class#94
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Class#95
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 1 0], Output[ 0]
         Cell = 

Class#96
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Class#97
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 1 0], Output[ 0]
         Cell = 

Class#98
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Class#99
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 1 0], Output[ 0]
         Cell = 

Class#100
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Class#101
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 1 0], Output[ 0]
         Cell = 

Class#102
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Class#103
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 1 0], Output[ 0]
         Cell = 

Class#104
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Class#105
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 1 0], Output[ 0]
         Cell = 

Class#106
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Class#107
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 1 0], Output[ 0]
         Cell = 

Class#108
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Class#109
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 1 0], Output[ 0]
         Cell = 

Class#110
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Class#111
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 1 0], Output[ 0]
         Cell = 

Class#112
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Class#113
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 1 0], Output[ 0]
         Cell = 

Class#114
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Class#115
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 1 0], Output[ 0]
         Cell = 

Class#116
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Class#117
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 1 0], Output[ 0]
         Cell = 

Class#118
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Class#119
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 1 0], Output[ 0]
         Cell = 

Class#120
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Class#121
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 1 0], Output[ 0]
         Cell = 

Class#122
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Class#123
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 1 0], Output[ 0]
         Cell = 

Class#124
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Class#125
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 1 0], Output[ 0]
         Cell = 

Class#126
  Idmap List = 
Input[ 0 1 2], Output[ 0]

  Group: Map = Input[ 0~ 1~ 2~], Output[ 0]
         Cell =  aoi21
  Group: Map = Input[ 0 1 2], Output[ 0~]
         Cell =  oai21

Class#127
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 0~ 1~ 2~ 3~], Output[ 0]
         Cell =  aoi31
  Group: Map = Input[ 0 1 2 3], Output[ 0~]
         Cell =  oai31

Class#128
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]
Input[ 2 3 0 1], Output[ 0]

  Group: Map = Input[ 0 1 2 3], Output[ 0~]
         Cell =  aoi22
  Group: Map = Input[ 0~ 1~ 2~ 3~], Output[ 0]
         Cell =  oai22

Class#129
  Idmap List = 
Input[ 0 1 2 3 4], Output[ 0]

  Group: Map = Input[ 0 1 2 3 4], Output[ 0~]
         Cell =  aoi32
  Group: Map = Input[ 0~ 1~ 2~ 3~ 4~], Output[ 0]
         Cell =  oai32

Class#130
  Idmap List = 
Input[ 0 1 2 3 4 5], Output[ 0]
Input[ 3 4 5 0 1 2], Output[ 0]

  Group: Map = Input[ 0 1 2 3 4 5], Output[ 0~]
         Cell =  aoi33
  Group: Map = Input[ 0~ 1~ 2~ 3~ 4~ 5~], Output[ 0]
         Cell =  oai33

Class#131
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 0~ 1~ 2~ 3~], Output[ 0]
         Cell =  aoi211
  Group: Map = Input[ 0 1 2 3], Output[ 0~]
         Cell =  oai211

Class#132
  Idmap List = 
Input[ 0 1 2 3 4], Output[ 0]
Input[ 2 3 0 1 4], Output[ 0]

  Group: Map = Input[ 0~ 1~ 2~ 3~ 4~], Output[ 0]
         Cell =  aoi221
  Group: Map = Input[ 0 1 2 3 4], Output[ 0~]
         Cell =  oai221

Class#133
  Idmap List = 
Input[ 0 1 2 3 4 5], Output[ 0]
Input[ 0 1 4 5 2 3], Output[ 0]
Input[ 2 3 0 1 4 5], Output[ 0]
Input[ 4 5 0 1 2 3], Output[ 0]
Input[ 2 3 4 5 0 1], Output[ 0]
Input[ 4 5 2 3 0 1], Output[ 0]

  Group: Map = Input[ 0~ 1~ 2~ 3~ 4~ 5~], Output[ 0]
         Cell =  aoi222
  Group: Map = Input[ 0 1 2 3 4 5], Output[ 0~]
         Cell =  oai222

Const0 Group
  Cell = zero

Const1 Group
  Cell = one

Buffer Group
  Cell =

Inverter Group
  Cell = inv1x inv2x inv4x

DFF Class( Class#14 )
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group:         Cell = 

DFF_R Class( Class#16 )
  Idmap List = 
Input[ 0 1 2], Output[ 0]

  Group:         Cell = 

DFF_S Class( Class#18 )
  Idmap List = 
Input[ 0 1 2], Output[ 0]

  Group:         Cell = 

DFF_RS(LL) Class
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

DFF_RS(LH) Class
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

DFF_RS(LN) Class
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

DFF_RS(LT) Class
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

DFF_RS(LX) Class
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

DFF_RS(HL) Class
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

DFF_RS(HH) Class
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

DFF_RS(HN) Class
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

DFF_RS(HT) Class
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

DFF_RS(HX) Class
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

DFF_RS(NL) Class
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

DFF_RS(NH) Class
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

DFF_RS(NN) Class
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

DFF_RS(NT) Class
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

DFF_RS(NX) Class
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

DFF_RS(TL) Class
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

DFF_RS(TH) Class
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

DFF_RS(TN) Class
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

DFF_RS(TT) Class
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

DFF_RS(TX) Class
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

DFF_RS(XL) Class
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

DFF_RS(XH) Class
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

DFF_RS(XN) Class
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

DFF_RS(XT) Class
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

DFF_RS(XX) Class
  Idmap List = 
Input[ 0 1 2 3], Output[ 0]

  Group: Map = Input[ 2 3 1 0], Output[ 0]
         Cell = 

Latch Class
  Idmap List = 
Input[], Output[ 0]

  Group:         Cell = 

Latch_R Class
  Idmap List = 
Input[ 0], Output[ 0]

  Group:         Cell = 

Latch_S Class
  Idmap List = 
Input[ 0], Output[ 0]

  Group:         Cell = 

Latch_RS Class
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Latch_RS Class
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Latch_RS Class
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Latch_RS Class
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Latch_RS Class
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Latch_RS Class
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Latch_RS Class
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Latch_RS Class
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Latch_RS Class
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Latch_RS Class
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Latch_RS Class
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Latch_RS Class
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Latch_RS Class
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Latch_RS Class
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Latch_RS Class
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Latch_RS Class
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Latch_RS Class
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Latch_RS Class
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Latch_RS Class
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Latch_RS Class
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Latch_RS Class
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Latch_RS Class
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Latch_RS Class
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Latch_RS Class
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

Latch_RS Class
  Idmap List = 
Input[ 0 1], Output[ 0]

  Group: Map = Input[ 0 1], Output[ 0]
         Cell = 

==== PatMgr dump start ====
Node#0: INPUT#0
Node#1: INPUT#1
Node#2: AND
Node#3: INPUT#2
Node#4: AND
Node#5: AND
Node#6: AND
Node#7: INPUT#3
Node#8: AND
Node#9: AND
Node#10: AND
Node#11: AND
Node#12: AND
Node#13: AND
Node#14: AND
Node#15: AND
Node#16: XOR
Node#17: AND
Node#18: AND
Node#19: AND
Node#20: AND
Node#21: AND
Node#22: AND
Node#23: AND
Node#24: AND
Node#25: AND
Node#26: AND
Node#27: AND
Node#28: AND
Node#29: AND
Node#30: INPUT#4
Node#31: AND
Node#32: AND
Node#33: AND
Node#34: AND
Node#35: AND
Node#36: INPUT#5
Node#37: AND
Node#38: AND
Node#39: AND
Node#40: AND
Node#41: AND
Node#42: AND
Node#43: AND
Node#44: AND
Node#45: AND
Node#46: AND
Node#47: AND
Node#48: AND
Node#49: AND
Node#50: AND
Node#51: AND
Node#52: AND
Node#53: AND
Node#54: AND
Node#55: AND
Node#56: AND
Node#57: AND
Node#58: AND
Node#59: AND
Node#60: AND
Node#61: AND
Node#62: AND
Node#63: AND
Node#64: AND
Node#65: AND
Node#66: AND
Node#67: AND
Node#68: AND
Node#69: AND

Edge#0: 0 -> 0(0)
Edge#1: 0 -> 0(1)
Edge#2: 0 -> 1(0)
Edge#3: 0 -> 1(1)
Edge#4: 0 -> 2(0)
Edge#5: 1 -> 2(1)
Edge#6: 0 -> 3(0)
Edge#7: 0 -> 3(1)
Edge#8: 1 -> 4(0)
Edge#9: 3 -> 4(1)
Edge#10: 0 -> 5(0)
Edge#11: 4 -> 5(1)
Edge#12: 2 -> 6(0)
Edge#13: 3 -> 6(1)
Edge#14: 0 -> 7(0)
Edge#15: 0 -> 7(1)
Edge#16: 3 -> 8(0)
Edge#17: 7 -> 8(1)
Edge#18: 1 -> 9(0)
Edge#19: 8 -> 9(1)
Edge#20: 0 -> 10(0)
Edge#21: 9 -> 10(1)
Edge#22: 4 -> 11(0)
Edge#23: 7 -> 11(1)
Edge#24: 0 -> 12(0)
Edge#25: 11 -> 12(1)
Edge#26: 2 -> 13(0)
Edge#27: 8 -> 13(1)
Edge#28: 5 -> 14(0)
Edge#29: 7 -> 14(1)
Edge#30: 6 -> 15(0)
Edge#31: 7 -> 15(1)
Edge#32: 0 -> 16(0)
Edge#33: 1 -> 16(1)
Edge#34: 0 -> 17(0) ***
Edge#35: 1 -> 17(1) ***
Edge#36: 17 -> 18(0) ***
Edge#37: 2 -> 18(1) ***
Edge#38: 2 -> 19(0) ***
Edge#39: 17 -> 19(1) ***
Edge#40: 17 -> 20(0) ***
Edge#41: 3 -> 20(1)
Edge#42: 3 -> 21(0)
Edge#43: 17 -> 21(1) ***
Edge#44: 1 -> 22(0) ***
Edge#45: 3 -> 22(1) ***
Edge#46: 0 -> 23(0) ***
Edge#47: 22 -> 23(1)
Edge#48: 17 -> 24(0)
Edge#49: 3 -> 24(1) ***
Edge#50: 23 -> 25(0) ***
Edge#51: 7 -> 25(1)
Edge#52: 7 -> 26(0)
Edge#53: 23 -> 26(1) ***
Edge#54: 24 -> 27(0) ***
Edge#55: 7 -> 27(1)
Edge#56: 7 -> 28(0)
Edge#57: 24 -> 28(1) ***
Edge#58: 2 -> 29(0) ***
Edge#59: 8 -> 29(1) ***
Edge#60: 0 -> 30(0)
Edge#61: 0 -> 30(1)
Edge#62: 7 -> 31(0)
Edge#63: 30 -> 31(1)
Edge#64: 5 -> 32(0) ***
Edge#65: 31 -> 32(1) ***
Edge#66: 31 -> 33(0) ***
Edge#67: 5 -> 33(1) ***
Edge#68: 6 -> 34(0) ***
Edge#69: 31 -> 34(1) ***
Edge#70: 31 -> 35(0) ***
Edge#71: 6 -> 35(1) ***
Edge#72: 0 -> 36(0)
Edge#73: 0 -> 36(1)
Edge#74: 30 -> 37(0)
Edge#75: 36 -> 37(1)
Edge#76: 7 -> 38(0)
Edge#77: 37 -> 38(1)
Edge#78: 31 -> 39(0)
Edge#79: 36 -> 39(1)
Edge#80: 5 -> 40(0) ***
Edge#81: 38 -> 40(1) ***
Edge#82: 5 -> 41(0) ***
Edge#83: 39 -> 41(1) ***
Edge#84: 39 -> 42(0) ***
Edge#85: 5 -> 42(1) ***
Edge#86: 6 -> 43(0) ***
Edge#87: 38 -> 43(1) ***
Edge#88: 38 -> 44(0) ***
Edge#89: 6 -> 44(1) ***
Edge#90: 6 -> 45(0) ***
Edge#91: 39 -> 45(1) ***
Edge#92: 17 -> 46(0) ***
Edge#93: 8 -> 46(1)
Edge#94: 20 -> 47(0)
Edge#95: 7 -> 47(1)
Edge#96: 17 -> 48(0) ***
Edge#97: 7 -> 48(1)
Edge#98: 3 -> 49(0)
Edge#99: 48 -> 49(1)
Edge#100: 21 -> 50(0)
Edge#101: 7 -> 50(1)
Edge#102: 7 -> 51(0)
Edge#103: 17 -> 51(1) ***
Edge#104: 3 -> 52(0)
Edge#105: 51 -> 52(1)
Edge#106: 8 -> 53(0)
Edge#107: 17 -> 53(1) ***
Edge#108: 3 -> 54(0) ***
Edge#109: 7 -> 54(1) ***
Edge#110: 54 -> 55(0) ***
Edge#111: 30 -> 55(1)
Edge#112: 17 -> 56(0) ***
Edge#113: 55 -> 56(1)
Edge#114: 17 -> 57(0) ***
Edge#115: 54 -> 57(1) ***
Edge#116: 57 -> 58(0)
Edge#117: 30 -> 58(1)
Edge#118: 30 -> 59(0)
Edge#119: 54 -> 59(1) ***
Edge#120: 17 -> 60(0) ***
Edge#121: 59 -> 60(1)
Edge#122: 17 -> 61(0) ***
Edge#123: 30 -> 61(1)
Edge#124: 61 -> 62(0)
Edge#125: 54 -> 62(1) ***
Edge#126: 30 -> 63(0)
Edge#127: 57 -> 63(1)
Edge#128: 30 -> 64(0)
Edge#129: 17 -> 64(1) ***
Edge#130: 64 -> 65(0)
Edge#131: 54 -> 65(1) ***
Edge#132: 30 -> 66(0) ***
Edge#133: 36 -> 66(1) ***
Edge#134: 54 -> 67(0) ***
Edge#135: 66 -> 67(1) ***
Edge#136: 17 -> 68(0) ***
Edge#137: 67 -> 68(1)
Edge#138: 57 -> 69(0)
Edge#139: 66 -> 69(1) ***

Pat#0: Rep#2: (2),  4 5
Pat#1: Rep#3: (3),  10 11 8 9
Pat#2: Rep#3: (3),  12 4 5 13
Pat#3: Rep#4: (4),  20 21 18 19 16 17
Pat#4: Rep#4: (4),  24 25 22 8 9 23
Pat#5: Rep#4: (4),  26 4 5 27 16 17
Pat#6: Rep#4: (4),  28 10 11 8 9 29
Pat#7: Rep#4: (4),  30 12 4 5 13 31
Pat#8: Rep#9: (2),  32 33
Pat#9: Rep#9: (2),  36 34 35 37 4 5
Pat#10: Rep#9: (2),  38 4 5 39 34 35
Pat#11: Rep#126: (3),  40 34 35 41
Pat#12: Rep#126: (3),  42 43 34 35
Pat#13: Rep#127: (4),  50 46 47 44 45 51
Pat#14: Rep#127: (4),  52 53 46 47 44 45
Pat#15: Rep#127: (4),  54 48 34 35 49 55
Pat#16: Rep#127: (4),  56 57 48 34 35 49
Pat#17: Rep#128: [inv](4),  58 4 5 59 16 17
Pat#18: Rep#129: [inv](5),  64 10 11 8 9 65 62 63
Pat#19: Rep#129: [inv](5),  66 62 63 67 10 11 8 9
Pat#20: Rep#129: [inv](5),  68 12 4 5 13 69 62 63
Pat#21: Rep#129: [inv](5),  70 62 63 71 12 4 5 13
Pat#22: Rep#130: [inv](6),  80 10 11 8 9 81 76 77 74 75
Pat#23: Rep#130: [inv](6),  82 10 11 8 9 83 78 62 63 79
Pat#24: Rep#130: [inv](6),  84 78 62 63 79 85 10 11 8 9
Pat#25: Rep#130: [inv](6),  86 12 4 5 13 87 76 77 74 75
Pat#26: Rep#130: [inv](6),  88 76 77 74 75 89 12 4 5 13
Pat#27: Rep#130: [inv](6),  90 12 4 5 13 91 78 62 63 79
Pat#28: Rep#131: (4),  92 34 35 93 16 17
Pat#29: Rep#131: (4),  94 40 34 35 41 95
Pat#30: Rep#131: (4),  98 99 96 34 35 97
Pat#31: Rep#131: (4),  100 42 43 34 35 101
Pat#32: Rep#131: (4),  104 105 102 103 34 35
Pat#33: Rep#131: (4),  106 16 17 107 34 35
Pat#34: Rep#132: (5),  112 34 35 113 110 108 109 111
Pat#35: Rep#132: (5),  116 114 34 35 115 108 109 117
Pat#36: Rep#132: (5),  120 34 35 121 118 119 108 109
Pat#37: Rep#132: (5),  124 122 34 35 123 125 108 109
Pat#38: Rep#132: (5),  126 127 114 34 35 115 108 109
Pat#39: Rep#132: (5),  130 128 129 34 35 131 108 109
Pat#40: Rep#133: (6),  136 34 35 137 134 108 109 135 132 133
Pat#41: Rep#133: (6),  138 114 34 35 115 108 109 139 132 133
==== PatMgr dump end ====
