[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LMC7101BIM5x/NOPB production of TEXAS INSTRUMENTS from the text:–\n+OUTV+\nV–R2\nR1\nIN\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nLMC7101 ,LMC7101Q-Q1\nSNOS719G –SEPTEMBER 1999 –REVISED SEPTEMBER 2015\nLMC7101, LMC7101Q-Q1 TinyLow-Power Operational Amplifier\nWithRail-to-Rail InputandOutput\n1Features 3Description\nThe LMC7101 device isahigh-performance CMOS\n1•Tiny 5-Pin SOT-23 Package Saves\noperational amplifier available inthespace-saving 5-Space —Typical Circuit Layouts Take Half thepinSOT-23 tinypackage. This makes theLMC7101Space of8-Pin SOIC Designsideal forspace- and weight-critical designs. The\n•Ensured Specifications at2.7-V, 3-V, 5-V, 15-V performance issimilar toasingle amplifier ofthe\nSupplies LMC6482 and LMC6484 types, with rail-to-rail input\nand output, high open-loop gain, lowdistortion, and •Typical Supply Current 0.5mAat5V\nlow-supply currents.•Typical Total Harmonic Distortion of0.01% at5V\nThe main benefits ofthe tiny package are most •1-MHz Gain Bandwidth\napparent insmall portable electronic devices, such as•Similar toPopular LMC6482 andLMC6484mobile phones, pagers, notebook computers,\n•Rail-to-Rail Input andOutput personal digital assistants, and PCMCIA cards. The\ntinyamplifiers canbeplaced onaboard where they •Temperature Range –40°Cto125°C\nareneeded, thus simplifying board layout. (LMC7101Q-Q1)\nDevice Information(1)2Applications\nPART NUMBER PACKAGE BODY SIZE (NOM)•Mobile CommunicationsLMC7101,SOT-23 (5) 2.90 mm×1.60 mm•Notebooks andPDAs LMC7101Q-Q1\n•Battery Powered Products(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet. •Sensor Interface\n•Automotive Applications (LMC7101Q-Q1)\nExample Application\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nLMC7101 ,LMC7101Q-Q1\nSNOS719G –SEPTEMBER 1999 –REVISED SEPTEMBER 2015 www.ti.com\nTable ofContents\n7.1 Overview ................................................................. 20 1Features .................................................................. 1\n7.2 Functional Block Diagram ....................................... 20 2Applications ........................................................... 1\n7.3 Feature Description ................................................. 203Description ............................................................. 1\n7.4 Device Functional Modes ........................................ 214Revision History ..................................................... 2\n8Application andImplementation ........................ 225PinConfiguration andFunctions ......................... 3\n8.1 Application Information ............................................ 226Specifications ......................................................... 48.2 Typical Application ................................................. 236.1 Absolute Maximum Ratings ...................................... 49Power Supply Recommendations ...................... 256.2 ESD Ratings: LMC7101 ............................................ 4\n10Layout ................................................................... 256.3 ESD Ratings: LMC7101Q-Q1 ................................... 4\n10.1 Layout Guidelines ................................................. 256.4 Recommended Operating Conditions ....................... 4\n10.2 Layout Example .................................................... 256.5 Thermal Information .................................................. 5\n11Device andDocumentation Support ................. 26 6.6 Electrical Characteristics: 2.7V................................ 5\n11.1 Documentation Support ........................................ 26 6.7 DCElectrical Characteristics: 3V............................ 6\n11.2 Related Links ........................................................ 26 6.8 DCElectrical Characteristics: 5V............................. 7\n11.3 Community Resource ............................................ 26 6.9 DCElectrical Characteristics: 15V.......................... 8\n11.4 Trademarks ........................................................... 26 6.10 ACElectrical Characteristics: 5V........................... 9\n11.5 Electrostatic Discharge Caution ............................ 26 6.11 ACElectrical Characteristics: 15V......................... 9\n11.6 Glossary ................................................................ 26 6.12 Typical Characteristics .......................................... 10\n12Mechanical, Packaging, andOrderable 7Detailed Description ............................................ 20\nInformation ........................................................... 26\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision F(March 2013) toRevision G Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\nChanges from Revision E(March 2013) toRevision F Page\n•Changed layout ofNational Data Sheet toTIformat ........................................................................................................... 22\n2 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMC7101 LMC7101Q-Q1\nLMC7101 ,LMC7101Q-Q1\nwww.ti.com SNOS719G –SEPTEMBER 1999 –REVISED SEPTEMBER 2015\n5PinConfiguration andFunctions\nDBV Package\n5-Pin SOT-23\nTopView\nPinFunctions\nPIN\nTYPE DESCRIPTION\nNO. NAME\n1 OUTPUT O Output\n2 V+P Positive Supply\n3 INPUT+ I Noninverting Input\n4 INPUT – I Inverting Input\n5 V–P Negative Supply\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: LMC7101 LMC7101Q-Q1\nLMC7101 ,LMC7101Q-Q1\nSNOS719G –SEPTEMBER 1999 –REVISED SEPTEMBER 2015 www.ti.com\n6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)(2)\nMIN MAX UNIT\nDifference input voltage ±Supply Voltage\nVoltage atinput andoutput pins (V+)+0.3,(V–)–0.3 V\nSupply voltage (V+–V–) 16 V\nCurrent atinput pin –5 5 mA\nCurrent atoutput pin(3)–35 35 mA\nCurrent atpower supply pin 35 mA\nLead temperature (soldering, 10sec.) 260 °C\nJunction temperature(4)150 °C\nStorage temperature –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) IfMilitary/Aerospace specified devices arerequired, contact theTISales Office orDistributors foravailability andspecifications.\n(3) Applies toboth single-supply andsplit-supply operation. Continuous short operation atelevated ambient temperature canresult in\nexceeding themaximum allowed junction temperature at150°C.\n(4) Themaximum power dissipation isafunction ofTJ(MAX) ,RθJAandTA.Themaximum allowable power dissipation atanyambient\ntemperature isPD=(TJ(MAX) –TA)/RθJA.Allnumbers apply forpackages soldered directly intoaPCboard.\n6.2 ESD Ratings: LMC7101\nVALUE UNIT\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±1000\nV(ESD) Electrostatic discharge Charged-device model (CDM), perJEDEC specification JESD22-C101(2)±1000 V\nMachine model (MM) ±200\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n6.3 ESD Ratings: LMC7101Q-Q1\nVALUE UNIT\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±1000\nV(ESD) Electrostatic discharge Charged-device model (CDM), perJEDEC specification JESD22-C101 ±1000 V\nMachine model (MM) ±200\n(1) AEC Q100-002 indicates thatHBM stressing shall beinaccordance with theANSI/ESDA/JEDEC JS-001 specification.\n6.4 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted).(1)\nMIN MAX UNIT\nSupply voltage, V+2.7 15.5 V\nLMC7101AI, LMC7101BI –40 85 °C\nJunction Temperature, TJLMC7101Q-Q1 –40 125 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n4 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMC7101 LMC7101Q-Q1\nLMC7101 ,LMC7101Q-Q1\nwww.ti.com SNOS719G –SEPTEMBER 1999 –REVISED SEPTEMBER 2015\n6.5 Thermal Information\nLMC7101\nTHERMAL METRIC(1)DBV (SOT-23) UNIT\n5PINS\nRθJA Junction-to-ambient thermal resistance 170.9 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 124.7 °C/W\nRθJB Junction-to-board thermal resistance 30.8 °C/W\nψJT Junction-to-top characterization parameter 17.7 °C/W\nψJB Junction-to-board characterization parameter 30.2 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance n/a °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n6.6 Electrical Characteristics: 2.7V\nUnless otherwise specified, alllimits specified forTJ=25°C,V+=2.7V,V–=0V,VCM=VO=V+/2andRL>1MΩ.\nLMC7101AI LMC7101BI LMC7101Q-Q1(2)\nPARAMETER TEST CONDITIONS TYP(1)UNIT\nMIN MAX MIN MAX MIN MAX\nVOS Input offset voltage average drift 0.11 6 9 9 mV V+=2.7V\nTCV OS Input offset voltage 1 μV/°C\nIB Input bias current –40°C≤TJ≤125°C 1 64 64 1000 pA\nIOS Input offset current –40°C≤TJ≤125°C 0.5 32 32 2000 pA\nRIN Input resistance >1 TeraΩ\n0V≤VCM≤2.7VCMRR Common-mode rejection ratio 70 55 50 50 dBV+=2.7V\n0 0 0 0 VInput common mode voltageVCM ForCMRR≥50dBrange 3 2.7 2.7 2.7 V\nV+=1.35 Vto1.65 V\nPSRR Power supply rejection ratio 60 50 45 45 dB V–=–1.35 Vto–1.65 V\nVCM=0\nCIN Common-mode input capacitance 3 pF\nRL=2kΩ 2.45 2.15 2.15 2.15\nVO Output swing, min V\nRL=10kΩ 2.68 2.64 2.64 2.64\nRL=2kΩ 0.25 0.5 0.5 0.5\nVO Output swing, max V\nRL=10kΩ 0.025 0.06 0.06 0.06\n0.5 0.81 0.81 0.81\nIS Supply current mA\n–40°C≤TJ≤125°C 0.5 0.95 0.95 0.95\nSR Slew rate(3)0.7 V/μs\nGBW Gain-bandwidth product 0.6 MHz\n(1) Typical values represent themost likely parametric normal.\n(2) When operated attemperature between –40°Cand85°C,theLMC7101Q-Q1 willmeet LMC7101BI specifications.\n(3) V+=15V.Connected asavoltage follower with a10-V step input. Number specified istheslower ofthepositive andnegative slew\nrates. RL=100kΩconnected to7.5V.Amplifier excited with 1kHztoproduce VO=10VPP.\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: LMC7101 LMC7101Q-Q1\nLMC7101 ,LMC7101Q-Q1\nSNOS719G –SEPTEMBER 1999 –REVISED SEPTEMBER 2015 www.ti.com\n6.7 DCElectrical Characteristics: 3V\nUnless otherwise specified, alllimits specified forTJ=25°C,V+=3V,V–=0V,VCM=1.5V,VO=V+/2andRL=1MΩ.\nLMC7101AI LMC7101BI LMC7101Q-Q1(2)\nPARAMETER TEST CONDITIONS TYP(1)UNIT\nMIN MAX MIN MAX MIN MAX\n4 7 7\nVOS Input offset voltage mV\n–40°C≤TJ≤125°C 0.11 6 9\nTCV OS Input offset voltage average drift 1 μV/°C\nIB Input current –40°C≤TJ≤125°C 1 64 64 1000 pA\nIOS Input offset current –40°C≤TJ≤125°C 0.5 32 32 2000 pA\nRIN Input resistance >1 TeraΩ\n0V≤VCM≤3VCMRR Common-mode rejection ratio 74 64 60 60 dbV+=3V\n0 0 0 0Input common-mode voltageVCM ForCMRR≥50dB Vrange 3.3 3 3 3\nV+=1.5Vto7.5V\nPSRR Power supply rejection ratio 80 68 60 60 dB V–=–1.5Vto–7.5V\nVO=VCM=0\nCIN Common-mode input capacitance 3 pF\nRL=2kΩ 2.8 2.6 2.6 2.6\nVO Output swing, min V\nRL=600Ω 0.2 0.4 0.4 0.4\nRL=2kΩ 2.7 2.5 2.5 2.5\nVO Output swing, max V\nRL=600Ω 0.37 0.6 0.6 0.6\n0.81 0.81 0.81\nIS Supply current mA\n–40°C≤TJ≤125°C 0.5 0.95 0.95 0.95\n(1) Typical values represent themost likely parametric normal.\n(2) When operated attemperature between –40°Cand85°C,theLMC7101Q-Q1 willmeet LMC7101BI specifications.\n6 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMC7101 LMC7101Q-Q1\nLMC7101 ,LMC7101Q-Q1\nwww.ti.com SNOS719G –SEPTEMBER 1999 –REVISED SEPTEMBER 2015\n6.8 DCElectrical Characteristics: 5V\nUnless otherwise specified, alllimits specified forTJ=25°C,V+=5V,V–=0V,VCM=1.5V,VO=V+/2andRL=1MΩ.\nLMC7101AI LMC7101BI LMC7101Q-Q1(2)\nPARAMETER TEST CONDITIONS TYP(1)UNIT\nMIN MAX MIN MAX MIN MAX\n0.11 3 7 7 V+=5V\nVOS Input offset voltage mV\n0.11 5 9 9 V+=5V,–40°C≤TJ≤125°C\nInput offset voltageTCV OS 1 μV/°Caverage drift\nIB Input current –40°C≤TJ≤125°C 1 64 64 1000 pA\nIOS Input offset current –40°C≤TJ≤125°C 0.5 32 32 2000 pA\nRIN Input resistance >1 TeraΩ\n0V≤VCM≤5V\nLMC7101Q-Q1 at125°C 82 65 60 60\n0.2V≤VCM≤4.8V\nCommon-modeCMRR db0V≤VCM≤5V rejection ratio\nLMC7101Q-Q1 at125°C82 60 55 550.2V≤VCM≤4.8V\n–40°C≤TJ≤125°C\nV+=5Vto15V82 70 65 65V–=0V,VO=1.5V\nPositive power supply+PSRR dBV+=5Vto15V rejection ratio\n82 65 62 62 V–=0V,VO=1.5V\n–40°C≤TJ≤125°C\nV–=–5Vto–15V82 70 65 65V+=0V,VO=–1.5V\nNegative power supply–PSRR dBV–=–5Vto–15V rejection ratio\n82 65 62 62 V+=0V,VO=–1.5V\n–40°C≤TJ≤125°C\nForCMRR≥50dB –0.3 –0.2 –0.2 –0.2\nVForCMRR≥50dB–0.3 0 0 0.2 Input common-mode –40°C≤TJ≤125°C VCMvoltage range\n5.3 5.2 5.2 5.2\nV\n–40°C≤TJ≤125°C 5.3 5 5 4.8\nCommon-mode inputCIN 3 pFcapacitance\nRL=2kΩ 4.9 4.7 4.7 4.7\nV\nRL=2kΩ,–40°C≤TJ≤125°C 4.9 4.6 4.6 4.54\n0.1 0.18 0.18 0.18\nV\n–40°C≤TJ≤125°C 0.1 0.24 0.24 0.28\nVO Output swing\nRL=600Ω 4.7 4.5 4.5 4.5\nV\nRL=600Ω,–40°C≤TJ≤125°C 4.7 4.24 4.24 4.28\n0.3 0.5 0.5 0.5\nV\n–40°C≤TJ≤125°C 0.3 0.65 0.65 0.8\nVO=0V24 24 16 16 16\nSourcing mA VO=0V2424 11 11 9–40°C≤TJ≤125°C Output short circuitISCcurrent VO=5V 19 11 11 11\nSinking mAVO=5V19 7.5 7.5 5.8–40°C≤TJ≤125°C\n0.5 0.85 0.85 0.85\nIS Supply current mA\n–40°C≤TJ≤125°C 0.5 1 1 1\n(1) Typical values represent themost likely parametric normal.\n(2) When operated attemperature between –40°Cand85°C,theLMC7101Q-Q1 willmeet LMC7101BI specifications.\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: LMC7101 LMC7101Q-Q1\nLMC7101 ,LMC7101Q-Q1\nSNOS719G –SEPTEMBER 1999 –REVISED SEPTEMBER 2015 www.ti.com\n6.9 DCElectrical Characteristics: 15V\nUnless otherwise specified, alllimits specified forTJ=25°C,V+=15V,V–=0V,VCM=1.5V,VO=V+/2andRL=1MΩ.\nLMC7101AI LMC7101BI LMC7101Q-Q1(2)\nPARAMETER TEST CONDITIONS TYP(1)UNIT\nMIN MAX MIN MAX MIN MAX\nVOS Input offset voltage 0.11 mV\nInput offset voltageTCV OS 1 μV/°Caverage drift\nIB Input current –40°C≤TJ≤125°C 1 64 64 1000 pA\nIOS Input offset current –40°C≤TJ≤125°C 0.5 32 32 2000 pA\nRIN Input resistance >1 TeraΩ\n0V≤VCM≤15V\nLMC7101Q-Q1 at125°C 82 70 65 65\n0.2V≤VCM≤14.8 V\nCommon-modeCMRR dB0V≤VCM≤15V rejection ratio\nLMC7101Q-Q1 at125°C82 65 60 600.2V≤VCM≤14.8 V\n–40°C≤TJ≤125°C\nV+=5Vto15V82 70 65 65V–=0V,VO=1.5V\nPositive power supply+PSRR dBV+=5Vto15V rejection ratio\n82 65 62 62 V–=0V,VO=1.5V\n–40°C≤TJ≤125°C\nV–=–5Vto–15V82 70 65 65V+=0V,VO=–1.5V\nNegative power–PSRR dBV–=–5Vto–15V supply rejection ratio\n82 65 62 62 V+=0V,VO=–1.5V\n–40°C≤TJ≤125°C\nV+=5V–0.3 –0.2 –0.2 –0.2ForCMRR≥50dB\nVV+=5VInput common-mode-0.3 0 0 0.2 ForCMRR≥50dB VCMvoltage range–40°C≤TJ≤125°C\n15.3 15.2 15.2 15.2\nVmax\n–40°C≤TJ≤125°C 15.3 15 15 14.8\nRL=2kΩ 340 80 80 80\nSourcing RL=2kΩ340 40 40 30–40°C≤TJ≤125°C\nV/mV\nRL=2kΩ 24 15 15 15 Large signal voltageAVgain(3)SinkingRL=2kΩ24 10 10 4–40°C≤TJ≤125°C\nSourcing 300 34 34 34\nRL=600Ω V/mV\nSinking 15 6 6 6\nCIN Input capacitance 3 pF\nV+=15V14.7 14.4 14.4 14.4RL=2kΩ\nVV+=15V\n14.7 14.2 14.2 14.2 RL=2kΩ\n–40°C≤TJ≤125°C\n0.16 0.32 0.32 0.32\nV\n–40°C≤TJ≤125°C 0.16 0.45 0.45 0.45\nVO Output swing\nV+=15V14.1 13.4 13.4 13.4RL=600Ω\nVV+=15V\n14.1 13 13 12.85 RL=600Ω\n–40°C≤TJ≤125°C\n0.5 1 1 1\nV\n–40°C≤TJ≤125°C 0.5 1.3 1.3 1.5\n(1) Typical values represent themost likely parametric normal.\n(2) When operated attemperature between –40°Cand85°C,theLMC7101Q-Q1 willmeet LMC7101BI specifications.\n(3) V+=15V,VCM=1.5VandRLconnect to7.5V.Forsourcing tests, 7.5V≤VO≤12.5 V.Forsinking tests, 2.5V≤VO≤7.5V.\n8 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMC7101 LMC7101Q-Q1\nfA\nHz\nnV\nHz\nLMC7101 ,LMC7101Q-Q1\nwww.ti.com SNOS719G –SEPTEMBER 1999 –REVISED SEPTEMBER 2015\nDCElectrical Characteristics: 15V(continued)\nUnless otherwise specified, alllimits specified forTJ=25°C,V+=15V,V–=0V,VCM=1.5V,VO=V+/2andRL=1MΩ.\nLMC7101AI LMC7101BI LMC7101Q-Q1(2)\nPARAMETER TEST CONDITIONS TYP(1)UNIT\nMIN MAX MIN MAX MIN MAX\nVO=0V 50 30 30 30\nSourcing VO=0V50 20 20 20–40°C≤TJ≤125°COutput short circuitISC mAcurrent(4)VO=12V 50 30 30 30\nSinkingVO=12V50 20 20 20–40°C≤TJ≤125°C\n1.5 1.5 1.5\nIS Supply current 0.8 mA\n–40°C≤TJ≤125°C 1.71 1.71 1.75\n(4) Donotshort circuit output toV+when V+isgreater than 12Vorreliability willbeadversely affected.\n6.10 ACElectrical Characteristics: 5V\nUnless otherwise specified, alllimits specified forTJ=25°C,V+=5V,V–=0V,VCM=1.5V,VO=V+/2andRL=1MΩ.\nLMC7101AI LMC7101BIPARAMETER TEST CONDITIONS TYP(1)UNITLIMIT(2)LIMIT(2)\nf=10kHz, AV=–2THD Total harmonic distortion 0.01%RL=10kΩ,VO=4VPP\nSR Slew rate 1 V/μs\nGBW Gain bandwidth product 1 MHz\n(1) Typical values represent themost likely parametric normal.\n(2) Alllimits arespecified bytesting orstatistical analysis.\n6.11 ACElectrical Characteristics: 15V\nUnless otherwise specified, alllimits specified forTJ=25°C,V+=15V,V–=0V,VCM=1.5V,VO=V+/2andRL=1MΩ.\nLMC7101AI LMC7101BI LMC7101Q-Q1(2)\nPARAMETER TEST CONDITIONS TYP(1)UNIT\nMIN MAX MIN MAX MIN MAX\n0.5 0.5 0.5 V+=15VV/μsSR Slew rate(3)1.1min0.4 0.4 0.4 V+=15V,–40°C≤TJ≤125°C\nGain-bandwidthGBW 1.1 MHz V+=15Vproduct\nφm Phase margin 45 deg\nGm Gain margin 10 dB\nInput-referred voltageen f=1kHz, VCM=1V 37noise\nInput-referred currentIn f=1kHz 1.5noise\nf=10kHz, AV=–2Total harmonicRL=10kΩ THD 0.01%distortionVO=8.5VPP\n(1) Typical values represent themost likely parametric normal.\n(2) When operated attemperature between –40°Cand85°C,theLMC7101Q-Q1 willmeet LMC7101BI specifications.\n(3) V+=15V.Connected asavoltage follower with a10-V step input. Number specified istheslower ofthepositive andnegative slew\nrates. RL=100kΩconnected to7.5V.Amplifier excited with 1kHztoproduce VO=10VPP.\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: LMC7101 LMC7101Q-Q1\nLMC7101 ,LMC7101Q-Q1\nSNOS719G –SEPTEMBER 1999 –REVISED SEPTEMBER 2015 www.ti.com\n6.12 Typical Characteristics\n6.12.1 Typical Characteristics: 2.7V\nV+=2.7V,V–=0V,TA=25°C,unless otherwise specified.\nFigure 1.Open Loop Frequency Response Figure 2.Input Voltage vsOutput Voltage\nFigure 3.Gain andPhase vsCapacitance Load Figure 4.Gain andPhase vsCapacitance Load\nFigure 5.dVOSvsSupply Voltage Figure 6.dVOSvsCommon Mode Voltage\n10 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMC7101 LMC7101Q-Q1\nLMC7101 ,LMC7101Q-Q1\nwww.ti.com SNOS719G –SEPTEMBER 1999 –REVISED SEPTEMBER 2015\nTypical Characteristics: 2.7V(continued)\nFigure 7.Sinking Current vsOutput Voltage Figure 8.Sourcing Current vsOutput Voltage\n6.12.2 Typical Characteristics: 3V\nV+=3V,V–=0V,TA=25°C,unless otherwise specified.\nFigure 9.Open Loop Frequency Response Figure 10.Input Voltage vsOutput Voltage\nFigure 12.Sourcing Current vsOutput Voltage Figure 11.Input Voltage Noise vsInput Voltage\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: LMC7101 LMC7101Q-Q1\nLMC7101 ,LMC7101Q-Q1\nSNOS719G –SEPTEMBER 1999 –REVISED SEPTEMBER 2015 www.ti.com\nTypical Characteristics: 3V(continued)\nFigure 13.Sinking Current vsOutput Voltage Figure 14.CMRR vsInput Voltage\n6.12.3 Typical Characteristics: 5V\nV+=5V,V–=0V,TA=25°C,unless otherwise specified.\nFigure 16.Input Voltage vsOutput Voltage Figure 15.Open Loop Frequency Response\nFigure 17.Input Voltage Noise vsInput Voltage Figure 18.Sourcing Current vsOutput Voltage\n12 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMC7101 LMC7101Q-Q1\nLMC7101 ,LMC7101Q-Q1\nwww.ti.com SNOS719G –SEPTEMBER 1999 –REVISED SEPTEMBER 2015\nTypical Characteristics: 5V(continued)\nFigure 20.CMRR vsInput Voltage Figure 19.Sinking Current vsOutput Voltage\n6.12.4 Typical Characteristics: 15V\nV+=+15V,V–=0V,TA=25°C,unless otherwise specified.\nFigure 21.Open Loop Frequency Response Figure 22.Input Voltage vsOutput Voltage\nFigure 24.Sourcing Current vsOutput VoltageFigure 23.Input Voltage Noise vsInput Voltage\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: LMC7101 LMC7101Q-Q1\nLMC7101 ,LMC7101Q-Q1\nSNOS719G –SEPTEMBER 1999 –REVISED SEPTEMBER 2015 www.ti.com\nTypical Characteristics: 15V(continued)\nFigure 25.Sinking Current vsOutput Voltage Figure 26.CMRR vsInput Voltage\nFigure 27.Supply Current vsSupply Voltage Figure 28.Input Current vsTemperature\nFigure 29.Output Voltage Swing vsSupply Voltage Figure 30.Input Voltage Noise vsFrequency\n14 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMC7101 LMC7101Q-Q1\nLMC7101 ,LMC7101Q-Q1\nwww.ti.com SNOS719G –SEPTEMBER 1999 –REVISED SEPTEMBER 2015\nTypical Characteristics: 15V(continued)\nFigure 31.Positive PSRR vsFrequency Figure 32.Negative PSRR vsFrequency\nFigure 33.CMRR vsFrequency Figure 34.Open Loop Frequency Response at–40°C\nFigure 35.Open Loop Frequency Response at25°C Figure 36.Open Loop Frequency Response at85°C\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: LMC7101 LMC7101Q-Q1\nLMC7101 ,LMC7101Q-Q1\nSNOS719G –SEPTEMBER 1999 –REVISED SEPTEMBER 2015 www.ti.com\nTypical Characteristics: 15V(continued)\nFigure 38.Gain andPhase vsCapacitive Load Figure 37.Maximum Output Swing vsFrequency\nFigure 39.Gain andPhase vsCapacitive Load Figure 40.Output Impedance vsFrequency\nFigure 42.Slew Rate vsSupply VoltageFigure 41.Slew Rate vsTemperature\n16 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMC7101 LMC7101Q-Q1\nLMC7101 ,LMC7101Q-Q1\nwww.ti.com SNOS719G –SEPTEMBER 1999 –REVISED SEPTEMBER 2015\nTypical Characteristics: 15V(continued)\nFigure 43.Inverting Small Signal Pulse Response Figure 44.Inverting Small Signal Pulse Response\nFigure 45.Inverting Small Signal Pulse Response Figure 46.Inverting Large Signal Pulse Response\nFigure 47.Inverting Large Signal Pulse Response Figure 48.Inverting Large Signal Pulse Response\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: LMC7101 LMC7101Q-Q1\nLMC7101 ,LMC7101Q-Q1\nSNOS719G –SEPTEMBER 1999 –REVISED SEPTEMBER 2015 www.ti.com\nTypical Characteristics: 15V(continued)\nFigure 49.Noninverting Small Signal Pulse Response Figure 50.Noninverting Small Signal Pulse Response\nFigure 51.Noninverting Small Signal Pulse Response Figure 52.Noninverting Large Signal Pulse Response\nFigure 53.Noninverting Large Signal Pulse Response Figure 54.Noninverting Large Signal Pulse Response\n18 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMC7101 LMC7101Q-Q1\nLMC7101 ,LMC7101Q-Q1\nwww.ti.com SNOS719G –SEPTEMBER 1999 –REVISED SEPTEMBER 2015\nTypical Characteristics: 15V(continued)\nFigure 55.Stability vsCapacitive Load Figure 56.Stability vsCapacitive Load\nFigure 57.Stability vsCapacitive Load Figure 58.Stability vsCapacitive Load\nFigure 59.Stability vsCapacitive Load Figure 60.Stability vsCapacitive Load\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: LMC7101 LMC7101Q-Q1\n+IN–\nIN+OUTV+\nV––\nLMC7101 ,LMC7101Q-Q1\nSNOS719G –SEPTEMBER 1999 –REVISED SEPTEMBER 2015 www.ti.com\n7Detailed Description\n7.1 Overview\nThe LMC7101 isasingle channel, low-power operational amplifier available inaspace-saving SOT-23 package,\noffering rail-to-rail input and output operation across awide range ofpower supply configurations. The\nLMC7101Q-Q1 istheautomotive Q-grade variant.\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Benefits oftheLMC7101 Tiny Amplifier\n7.3.1.1 Size\nThe small footprint oftheSOT-23-5 packaged tinyamplifier, (0.12 ×0.118 inches, 3.05 ×3mm) saves space on\nprinted circuit boards, and enable thedesign ofsmaller electronic products. Because they areeasier tocarry,\nmany customers prefer smaller andlighter products.\n7.3.1.2 Height\nThe 0.056 inches (1.43 mm) height ofthetinyamplifier makes issuitable foruseinawide range ofportable\napplications inwhich athinprofile isrequired.\n7.3.1.3 Signal Integrity\nSignals canpick upnoise between thesignal source and theamplifier. Byusing aphysically smaller amplifier\npackage, thetinyamplifier canbeplaced closer tothesignal source, thus reducing noise pickup andincreasing\nsignal integrity. The tinyamplifier can also beplaced next tothesignal destination, such asabuffer, forthe\nreference ofananalog-to-digital converter.\n7.3.1.4 Simplified Board Layout\nThetinyamplifier cansimplify board layout inseveral ways. Avoid long PCB traces bycorrectly placing amplifiers\ninstead ofrouting signals toadual orquad device.\nByusing multiple tinyamplifiers instead ofduals orquads, complex signal routing andpossibly crosstalk canbe\nreduced.\n7.3.1.5 Low THD\nThe high open-loop gain oftheLMC7101 amp allows ittoachieve very lowaudio distortion —typically 0.01% at\n10kHz with a10-kΩload at5-Vsupplies. This makes thetinyamplifier anexcellent foraudio, modems, andlow\nfrequency signal processing.\n7.3.1.6 Low Supply Current\nThe typical 0.5-mA supply current oftheLMC7101 extends battery lifeinportable applications, and may allow\nthereduction ofthesize ofbatteries insome applications.\n20 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMC7101 LMC7101Q-Q1\nLMC7101 ,LMC7101Q-Q1\nwww.ti.com SNOS719G –SEPTEMBER 1999 –REVISED SEPTEMBER 2015\nFeature Description (continued)\n7.3.1.7 Wide Voltage Range\nThe LMC7101 ischaracterized at15V,5Vand 3V.Performance data isprovided atthese popular voltages.\nThis wide voltage range makes theLMC7101 agood choice fordevices where thevoltage may vary over thelife\nofthebatteries.\n7.4 Device Functional Modes\n7.4.1 Input Common Mode\n7.4.1.1 Voltage Range\nThe LMC7101 does notexhibit phase inversion when aninput voltage exceeds thenegative supply voltage.\nFigure 61shows aninput voltage exceeding both supplies with noresulting phase inversion oftheoutput.\nThe absolute maximum input voltage is300-mV beyond either railatroom temperature. Voltages greatly\nexceeding thismaximum rating, asinFigure 62,cancause excessive current toflow inoroutoftheinput pins,\nthus adversely affecting reliability.\nAninput voltage signal exceeds theLMC7101 power supply A±7.5-V input signal greatly exceeds the3-Vsupply inFigure 63\nvoltages with nooutput phase inversion. causing nophase inversion duetoRI.\nFigure 61.Input Voltage Figure 62.Input Signal\nApplications that exceed this rating must externally limit themaximum input current to±5mAwith aninput\nresistor asshown inFigure 63.\nFigure 63.RIInput Current Protection for\nVoltages Exceeding theSupply Voltage\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: LMC7101 LMC7101Q-Q1\n1 IN 2 f1 1\n2 R C 2 R C/c179/c112 /c112\nLMC7101 ,LMC7101Q-Q1\nSNOS719G –SEPTEMBER 1999 –REVISED SEPTEMBER 2015 www.ti.com\n8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers must\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\n8.1.1 Rail-to-Rail Output\nThe approximate output resistance oftheLMC7101 is180-Ωsourcing and130-Ωsinking atVS=3Vand110-Ω\nsourcing and 80-Ωsinking atVS=5V.Using thecalculated output resistance, maximum output voltage swing\ncanbeestimated asafunction ofload.\n8.1.2 Capacitive Load Tolerance\nThe LMC7101 cantypically directly drive a100-pF load with VS=15Vatunity gain without oscillating. The unity\ngain follower isthemost sensitive configuration. Direct capacitive loading reduces thephase margin of\noperational amplifiers. The combination oftheoutput impedance and thecapacitive load oftheoperational\namplifier induces phase lag,which results ineither anunderdamped pulse response oroscillation.\nCapacitive load compensation canbeaccomplished using resistive isolation asshown inFigure 64.This simple\ntechnique isuseful forisolating thecapacitive input ofmultiplexers andA/Dconverters.\nFigure 64.Resistive Isolation\nofa330-pF Capacitive Load\n8.1.3 Compensating forInput Capacitance When Using Large Value Feedback Resistors\nWhen using very large value feedback resistors, (usually >500kΩ)thelarge feed back resistance canreact with\ntheinput capacitance duetotransducers, photo diodes, andcircuit board parasitics toreduce phase margins.\nThe effect ofinput capacitance canbecompensated forbyadding afeedback capacitor. The feedback capacitor\n(asinFigure 65),Cfisfirst estimated byEquation 1and Equation 2,which typically provides significant\novercompensation.\n(1)\nR1CIN≤R2Cf (2)\nPrinted circuit board stray capacitance may belarger orsmaller than thatofabreadboard, sotheactual optimum\nvalue forCFmay bedifferent. The values ofCFmust bechecked ontheactual circuit (refer toCMOS Quad\nOperational Amplifier (SNOSBZ3 )foramore detailed discussion).\n22 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMC7101 LMC7101Q-Q1\n–\n+OUTV+\nV–R2\nR1\nIN\nLMC7101 ,LMC7101Q-Q1\nwww.ti.com SNOS719G –SEPTEMBER 1999 –REVISED SEPTEMBER 2015\nApplication Information (continued)\nFigure 65.Cancelling theEffect ofInput Capacitance\n8.2 Typical Application\nFigure 66shows ahigh input impedance noninverting circuit. This circuit gives aclosed-loop gain equal tothe\nratio ofthesum ofR1and R2toR1and aclosed-loop 3-dB bandwidth equal totheamplifier unity-gain\nfrequency divided bytheclosed-loop gain. This design hasthebenefit ofavery high input impedance, which is\nequal tothedifferential input impedance multiplied byloop gain. (Open loop gain/Closed loop gain.) InDC\ncoupled applications, input impedance isnotasimportant asinput current anditsvoltage drop across thesource\nresistance. The amplifier output willgointosaturation iftheinput isallowed tofloat, which may beimportant if\ntheamplifier must beswitched from source tosource.\nFigure 66.Example Application\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: LMC7101 LMC7101Q-Q1\nVDD\nGain = 1 + R /R2 1\n= 101 (as shown)\nV (mV)INV (V)O\nLMC7101 ,LMC7101Q-Q1\nSNOS719G –SEPTEMBER 1999 –REVISED SEPTEMBER 2015 www.ti.com\nTypical Application (continued)\n8.2.1 Design Requirements\nForthisexample application, thesupply voltage is5V,and 100 ×±5%ofnoninverting gain isnecessary. The\nsignal input impedance isapproximately 10kΩ.\n8.2.2 Detailed Design Procedure\nUse theequation foranoninverting amplifier configuration; G=1+R2/R1,setR1to10kΩ,andR2to99×the\nvalue ofR1,which would be990kΩ.Replacing the990-kΩresistor with amore readily available 1-MΩresistor\nwillresult inagain of101, which iswithin thedesired gain tolerance. The gain-frequency characteristic ofthe\namplifier and itsfeedback network must besuch that oscillation does notoccur. Tomeet thiscondition, the\nphase shift through amplifier andfeedback network must never exceed 180°foranyfrequency where thegain of\ntheamplifier and itsfeedback network isgreater than unity. Inpractical applications, thephase shift must not\napproach 180°because this isthesituation ofconditional stability. The most critical case occurs when the\nattenuation ofthefeedback network iszero.\n8.2.3 Application Curve\nFigure 67.Output Response\n24 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMC7101 LMC7101Q-Q1\nLMC7101 ,LMC7101Q-Q1\nwww.ti.com SNOS719G –SEPTEMBER 1999 –REVISED SEPTEMBER 2015\n9Power Supply Recommendations\nForproper operation, thepower supplies must bedecoupled. Forsupply decoupling, TIrecommends placing\n10-nF to1-µFcapacitors asclose aspossible totheoperational-amplifier power supply pins. Forsingle supply\nconfigurations, place acapacitor between theV+and V–supply pins. Fordual supply configurations, place one\ncapacitor between V+and ground, and place asecond capacitor between V–and ground. Bypass capacitors\nmust have alowESR ofless than 0.1Ω.\n10Layout\n10.1 Layout Guidelines\nCare must betaken tominimize theloop area formed bythebypass capacitor connection between supply pins\nand ground. Aground plane underneath thedevice isrecommended; anybypass components toground must\nhave anearby viatotheground plane. The optimum bypass capacitor placement isclosest tothecorresponding\nsupply pin. Use ofthicker traces from thebypass capacitors tothecorresponding supply pins willlower the\npower-supply inductance andprovide amore stable power supply.\nThefeedback components must beplaced asclose aspossible tothedevice tominimize stray parasitics.\n10.2 Layout Example\nFigure 68.LMC7101 Example Layout\nCopyright ©1999 –2015, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: LMC7101 LMC7101Q-Q1\nLMC7101 ,LMC7101Q-Q1\nSNOS719G –SEPTEMBER 1999 –REVISED SEPTEMBER 2015 www.ti.com\n11Device andDocumentation Support\n11.1 Documentation Support\nForadditional information, seeLMC660 CMOS Quad Operational Amplifier (SNOSBZ3 ).\n11.2 Related Links\nTable 1lists quick access links. Categories include technical documents, support and community resources,\ntools andsoftware, andquick access tosample orbuy.\nTable 1.Related Links\nTECHNICAL TOOLS & SUPPORT &PARTS PRODUCT FOLDER SAMPLE &BUYDOCUMENTS SOFTWARE COMMUNITY\nLMC7101 Click here Click here Click here Click here Click here\nLMC7101Q-Q1 Click here Click here Click here Click here Click here\n11.3 Community Resource\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n26 Submit Documentation Feedback Copyright ©1999 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMC7101 LMC7101Q-Q1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 7-Jun-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLMC7101AIM5 NRND SOT-23 DBV 51000 Non-RoHS\n& GreenCall TI Level-1-260C-UNLIM -40 to 85 A00A\nLMC7101AIM5/NOPB ACTIVE SOT-23 DBV 51000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 85 A00ASamples\nLMC7101AIM5X/NOPB ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 85 A00ASamples\nLMC7101BIM5 NRND SOT-23 DBV 51000 Non-RoHS\n& GreenCall TI Level-1-260C-UNLIM -40 to 85 A00B\nLMC7101BIM5/NOPB ACTIVE SOT-23 DBV 51000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 85 A00BSamples\nLMC7101BIM5X NRND SOT-23 DBV 53000 Non-RoHS\n& GreenCall TI Level-1-260C-UNLIM -40 to 85 A00B\nLMC7101BIM5X/NOPB ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 85 A00BSamples\nLMC7101QM5/NOPB ACTIVE SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 AT6ASamples\nLMC7101QM5X/NOPB ACTIVE SOT-23 DBV 53000RoHS & Green Call TI | SN Level-1-260C-UNLIM -40 to 125 AT6ASamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 7-Jun-2022\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLMC7101AIM5 SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLMC7101AIM5/NOPB SOT-23 DBV 51000 180.0 8.43.23.21.44.08.0 Q3\nLMC7101AIM5/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLMC7101AIM5X/NOPB SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3\nLMC7101AIM5X/NOPB SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nLMC7101BIM5 SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLMC7101BIM5/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLMC7101BIM5/NOPB SOT-23 DBV 51000 180.0 8.43.23.21.44.08.0 Q3\nLMC7101BIM5X SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3\nLMC7101BIM5X/NOPB SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3\nLMC7101BIM5X/NOPB SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nLMC7101QM5/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLMC7101QM5X/NOPB SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLMC7101AIM5 SOT-23 DBV 51000 208.0 191.0 35.0\nLMC7101AIM5/NOPB SOT-23 DBV 51000 210.0 185.0 35.0\nLMC7101AIM5/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLMC7101AIM5X/NOPB SOT-23 DBV 53000 208.0 191.0 35.0\nLMC7101AIM5X/NOPB SOT-23 DBV 53000 210.0 185.0 35.0\nLMC7101BIM5 SOT-23 DBV 51000 208.0 191.0 35.0\nLMC7101BIM5/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLMC7101BIM5/NOPB SOT-23 DBV 51000 210.0 185.0 35.0\nLMC7101BIM5X SOT-23 DBV 53000 208.0 191.0 35.0\nLMC7101BIM5X/NOPB SOT-23 DBV 53000 208.0 191.0 35.0\nLMC7101BIM5X/NOPB SOT-23 DBV 53000 210.0 185.0 35.0\nLMC7101QM5/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLMC7101QM5X/NOPB SOT-23 DBV 53000 208.0 191.0 35.0\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.95\n1.91.450.90\n0.150.00 TYP5X 0.50.3\n0.60.3 TYP 8\n0 TYP1.9A\n3.052.75B1.751.45\n(1.1)SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/F   06/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Refernce JEDEC MO-178.4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.25 mm per side.0.2 C A B1\n345\n2INDEX AREAPIN 1\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND5X (1.1)\n5X (0.6)\n(2.6)(1.9)\n2X (0.95)\n(R0.05) TYP\n4214839/F   06/2021SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45\n2\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)(1.9)\n2X(0.95)5X (1.1)\n5X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/F   06/2021\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 8. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45\n2\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LMC7101BIM5x/NOPB

#### Key Specifications:
- **Voltage Ratings:**
  - Supply Voltage (V+): 2.7V to 15.5V
  - Absolute Maximum Supply Voltage: 16V
- **Current Ratings:**
  - Input Pin Current: ±5 mA
  - Output Pin Current: ±35 mA
  - Supply Current: 0.5 mA (typical at 5V)
- **Power Consumption:**
  - Typical Supply Current: 0.5 mA at 5V
- **Operating Temperature Range:**
  - Standard: -40°C to 85°C
  - Automotive (LMC7101Q-Q1): -40°C to 125°C
- **Package Type:**
  - SOT-23 (5-pin)
- **Special Features:**
  - Rail-to-Rail Input and Output
  - Low Total Harmonic Distortion (0.01% at 5V)
  - High Open-Loop Gain
  - Low Supply Current
- **Moisture Sensitive Level (MSL):**
  - Level 1 (according to JEDEC J-STD-020E)

#### Description:
The **LMC7101** is a high-performance, low-power operational amplifier designed in a compact SOT-23 package. It features rail-to-rail input and output, making it suitable for a variety of applications where space and power efficiency are critical. The device is characterized by low distortion and high open-loop gain, which enhances its performance in audio and signal processing applications.

#### Typical Applications:
- **Mobile Communications:** Ideal for amplifying signals in mobile devices due to its low power consumption and small size.
- **Notebooks and PDAs:** Used in portable computing devices where space is limited.
- **Battery-Powered Products:** Its low supply current extends battery life, making it suitable for battery-operated devices.
- **Sensor Interface:** Can be used to amplify signals from various sensors in automotive and industrial applications.
- **Automotive Applications:** The automotive variant (LMC7101Q-Q1) is designed to meet stricter temperature and reliability standards.

This operational amplifier is particularly beneficial in applications requiring high precision and low power, such as audio processing, data acquisition systems, and portable instrumentation.