// Seed: 1589825983
module module_0 (
    output tri id_0
);
  wire id_2;
endmodule
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    output supply0 module_1,
    input tri1 id_3,
    input wire id_4,
    output tri0 id_5,
    output uwire id_6
);
  wire id_8;
  wire id_9;
  wire id_10;
  nand primCall (id_5, id_1, id_9, id_10);
  module_0 modCall_1 (id_5);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    output wire  id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  uwire id_3
);
  assign id_0 = !1;
  module_0 modCall_1 (id_0);
  assign modCall_1.type_3 = 0;
  wor  id_5 = 1 !== 1;
  wire id_6;
  tri0 id_7;
  assign id_0 = id_7;
endmodule
