
005_FreeRTOS_GET_HEAP_SIZE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000062d4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  08006464  08006464  00016464  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006554  08006554  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08006554  08006554  00016554  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800655c  0800655c  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800655c  0800655c  0001655c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006560  08006560  00016560  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006564  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
 10 .bss          00004a0c  20000074  20000074  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004a80  20004a80  00020074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017de8  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000324f  00000000  00000000  00037e8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001440  00000000  00000000  0003b0e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001318  00000000  00000000  0003c520  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00003d7f  00000000  00000000  0003d838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000162f9  00000000  00000000  000415b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d50e4  00000000  00000000  000578b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012c994  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005940  00000000  00000000  0012c9e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800644c 	.word	0x0800644c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	0800644c 	.word	0x0800644c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <Task1>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Task1(void *pvParameters)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b0a0      	sub	sp, #128	; 0x80
 8000588:	af02      	add	r7, sp, #8
 800058a:	6078      	str	r0, [r7, #4]
	typedef struct person
	{
		uint8_t age;
		char *name;
	}Unit;
	int count = 0;
 800058c:	2300      	movs	r3, #0
 800058e:	677b      	str	r3, [r7, #116]	; 0x74
	while(1)
	{
		Unit *ptr = pvPortMalloc(sizeof(Unit));
 8000590:	2008      	movs	r0, #8
 8000592:	f005 f8b9 	bl	8005708 <pvPortMalloc>
 8000596:	6738      	str	r0, [r7, #112]	; 0x70
		char buffer[100];

		ptr->age = 28;
 8000598:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800059a:	221c      	movs	r2, #28
 800059c:	701a      	strb	r2, [r3, #0]
		ptr->name = "Mehmet";
 800059e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80005a0:	4a31      	ldr	r2, [pc, #196]	; (8000668 <Task1+0xe4>)
 80005a2:	605a      	str	r2, [r3, #4]

		if(ptr == NULL)
 80005a4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d104      	bne.n	80005b4 <Task1+0x30>
			HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_13);
 80005aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005ae:	482f      	ldr	r0, [pc, #188]	; (800066c <Task1+0xe8>)
 80005b0:	f000 fe87 	bl	80012c2 <HAL_GPIO_TogglePin>

		sprintf(buffer, "#%d times %s name and %d age written\r\n", count,ptr->name, ptr->age);
 80005b4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80005b6:	685a      	ldr	r2, [r3, #4]
 80005b8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80005ba:	781b      	ldrb	r3, [r3, #0]
 80005bc:	f107 000c 	add.w	r0, r7, #12
 80005c0:	9300      	str	r3, [sp, #0]
 80005c2:	4613      	mov	r3, r2
 80005c4:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80005c6:	492a      	ldr	r1, [pc, #168]	; (8000670 <Task1+0xec>)
 80005c8:	f005 fae0 	bl	8005b8c <siprintf>
		HAL_UART_Transmit(&huart2,(uint8_t *)buffer, strlen(buffer), HAL_MAX_DELAY );
 80005cc:	f107 030c 	add.w	r3, r7, #12
 80005d0:	4618      	mov	r0, r3
 80005d2:	f7ff fdfd 	bl	80001d0 <strlen>
 80005d6:	4603      	mov	r3, r0
 80005d8:	b29a      	uxth	r2, r3
 80005da:	f107 010c 	add.w	r1, r7, #12
 80005de:	f04f 33ff 	mov.w	r3, #4294967295
 80005e2:	4824      	ldr	r0, [pc, #144]	; (8000674 <Task1+0xf0>)
 80005e4:	f001 fe4d 	bl	8002282 <HAL_UART_Transmit>
		vTaskDelay(5);
 80005e8:	2005      	movs	r0, #5
 80005ea:	f003 fd97 	bl	800411c <vTaskDelay>

		sprintf(buffer,"Heap has %d bytes free!\r\n", xPortGetFreeHeapSize());
 80005ee:	f005 f9b9 	bl	8005964 <xPortGetFreeHeapSize>
 80005f2:	4602      	mov	r2, r0
 80005f4:	f107 030c 	add.w	r3, r7, #12
 80005f8:	491f      	ldr	r1, [pc, #124]	; (8000678 <Task1+0xf4>)
 80005fa:	4618      	mov	r0, r3
 80005fc:	f005 fac6 	bl	8005b8c <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8000600:	f107 030c 	add.w	r3, r7, #12
 8000604:	4618      	mov	r0, r3
 8000606:	f7ff fde3 	bl	80001d0 <strlen>
 800060a:	4603      	mov	r3, r0
 800060c:	b29a      	uxth	r2, r3
 800060e:	f107 010c 	add.w	r1, r7, #12
 8000612:	f04f 33ff 	mov.w	r3, #4294967295
 8000616:	4817      	ldr	r0, [pc, #92]	; (8000674 <Task1+0xf0>)
 8000618:	f001 fe33 	bl	8002282 <HAL_UART_Transmit>
		vTaskDelay(5);
 800061c:	2005      	movs	r0, #5
 800061e:	f003 fd7d 	bl	800411c <vTaskDelay>

		sprintf(buffer,"Heap has minimum free %d bytes since Scheduler Started", xPortGetMinimumEverFreeHeapSize());
 8000622:	f005 f9ab 	bl	800597c <xPortGetMinimumEverFreeHeapSize>
 8000626:	4602      	mov	r2, r0
 8000628:	f107 030c 	add.w	r3, r7, #12
 800062c:	4913      	ldr	r1, [pc, #76]	; (800067c <Task1+0xf8>)
 800062e:	4618      	mov	r0, r3
 8000630:	f005 faac 	bl	8005b8c <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t *)buffer, strlen(buffer), HAL_MAX_DELAY);
 8000634:	f107 030c 	add.w	r3, r7, #12
 8000638:	4618      	mov	r0, r3
 800063a:	f7ff fdc9 	bl	80001d0 <strlen>
 800063e:	4603      	mov	r3, r0
 8000640:	b29a      	uxth	r2, r3
 8000642:	f107 010c 	add.w	r1, r7, #12
 8000646:	f04f 33ff 	mov.w	r3, #4294967295
 800064a:	480a      	ldr	r0, [pc, #40]	; (8000674 <Task1+0xf0>)
 800064c:	f001 fe19 	bl	8002282 <HAL_UART_Transmit>

		//vPortFree(ptr);
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8000650:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000654:	4805      	ldr	r0, [pc, #20]	; (800066c <Task1+0xe8>)
 8000656:	f000 fe34 	bl	80012c2 <HAL_GPIO_TogglePin>
		vTaskDelay(40);
 800065a:	2028      	movs	r0, #40	; 0x28
 800065c:	f003 fd5e 	bl	800411c <vTaskDelay>
		count++;
 8000660:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000662:	3301      	adds	r3, #1
 8000664:	677b      	str	r3, [r7, #116]	; 0x74
	{
 8000666:	e793      	b.n	8000590 <Task1+0xc>
 8000668:	08006464 	.word	0x08006464
 800066c:	40020c00 	.word	0x40020c00
 8000670:	0800646c 	.word	0x0800646c
 8000674:	20000090 	.word	0x20000090
 8000678:	08006494 	.word	0x08006494
 800067c:	080064b0 	.word	0x080064b0

08000680 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000686:	f000 fab1 	bl	8000bec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800068a:	f000 f815 	bl	80006b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800068e:	f000 f8a7 	bl	80007e0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000692:	f000 f87b 	bl	800078c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  xTaskCreate(Task1,"Task1", configMINIMAL_STACK_SIZE, NULL, 1, NULL);
 8000696:	2300      	movs	r3, #0
 8000698:	9301      	str	r3, [sp, #4]
 800069a:	2301      	movs	r3, #1
 800069c:	9300      	str	r3, [sp, #0]
 800069e:	2300      	movs	r3, #0
 80006a0:	2280      	movs	r2, #128	; 0x80
 80006a2:	4903      	ldr	r1, [pc, #12]	; (80006b0 <main+0x30>)
 80006a4:	4803      	ldr	r0, [pc, #12]	; (80006b4 <main+0x34>)
 80006a6:	f003 fbf4 	bl	8003e92 <xTaskCreate>
  vTaskStartScheduler();
 80006aa:	f003 fd6b 	bl	8004184 <vTaskStartScheduler>

  /* Start scheduler */
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006ae:	e7fe      	b.n	80006ae <main+0x2e>
 80006b0:	080064e8 	.word	0x080064e8
 80006b4:	08000585 	.word	0x08000585

080006b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b094      	sub	sp, #80	; 0x50
 80006bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006be:	f107 0320 	add.w	r3, r7, #32
 80006c2:	2230      	movs	r2, #48	; 0x30
 80006c4:	2100      	movs	r1, #0
 80006c6:	4618      	mov	r0, r3
 80006c8:	f005 fa58 	bl	8005b7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006cc:	f107 030c 	add.w	r3, r7, #12
 80006d0:	2200      	movs	r2, #0
 80006d2:	601a      	str	r2, [r3, #0]
 80006d4:	605a      	str	r2, [r3, #4]
 80006d6:	609a      	str	r2, [r3, #8]
 80006d8:	60da      	str	r2, [r3, #12]
 80006da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006dc:	2300      	movs	r3, #0
 80006de:	60bb      	str	r3, [r7, #8]
 80006e0:	4b28      	ldr	r3, [pc, #160]	; (8000784 <SystemClock_Config+0xcc>)
 80006e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006e4:	4a27      	ldr	r2, [pc, #156]	; (8000784 <SystemClock_Config+0xcc>)
 80006e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006ea:	6413      	str	r3, [r2, #64]	; 0x40
 80006ec:	4b25      	ldr	r3, [pc, #148]	; (8000784 <SystemClock_Config+0xcc>)
 80006ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006f4:	60bb      	str	r3, [r7, #8]
 80006f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006f8:	2300      	movs	r3, #0
 80006fa:	607b      	str	r3, [r7, #4]
 80006fc:	4b22      	ldr	r3, [pc, #136]	; (8000788 <SystemClock_Config+0xd0>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	4a21      	ldr	r2, [pc, #132]	; (8000788 <SystemClock_Config+0xd0>)
 8000702:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000706:	6013      	str	r3, [r2, #0]
 8000708:	4b1f      	ldr	r3, [pc, #124]	; (8000788 <SystemClock_Config+0xd0>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000710:	607b      	str	r3, [r7, #4]
 8000712:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000714:	2301      	movs	r3, #1
 8000716:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000718:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800071c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800071e:	2302      	movs	r3, #2
 8000720:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000722:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000726:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000728:	2308      	movs	r3, #8
 800072a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800072c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000730:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000732:	2302      	movs	r3, #2
 8000734:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000736:	2307      	movs	r3, #7
 8000738:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800073a:	f107 0320 	add.w	r3, r7, #32
 800073e:	4618      	mov	r0, r3
 8000740:	f000 fdda 	bl	80012f8 <HAL_RCC_OscConfig>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d001      	beq.n	800074e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800074a:	f000 f8ad 	bl	80008a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800074e:	230f      	movs	r3, #15
 8000750:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000752:	2302      	movs	r3, #2
 8000754:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000756:	2300      	movs	r3, #0
 8000758:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800075a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800075e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000760:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000764:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000766:	f107 030c 	add.w	r3, r7, #12
 800076a:	2105      	movs	r1, #5
 800076c:	4618      	mov	r0, r3
 800076e:	f001 f83b 	bl	80017e8 <HAL_RCC_ClockConfig>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d001      	beq.n	800077c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000778:	f000 f896 	bl	80008a8 <Error_Handler>
  }
}
 800077c:	bf00      	nop
 800077e:	3750      	adds	r7, #80	; 0x50
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	40023800 	.word	0x40023800
 8000788:	40007000 	.word	0x40007000

0800078c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000790:	4b11      	ldr	r3, [pc, #68]	; (80007d8 <MX_USART2_UART_Init+0x4c>)
 8000792:	4a12      	ldr	r2, [pc, #72]	; (80007dc <MX_USART2_UART_Init+0x50>)
 8000794:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000796:	4b10      	ldr	r3, [pc, #64]	; (80007d8 <MX_USART2_UART_Init+0x4c>)
 8000798:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800079c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800079e:	4b0e      	ldr	r3, [pc, #56]	; (80007d8 <MX_USART2_UART_Init+0x4c>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007a4:	4b0c      	ldr	r3, [pc, #48]	; (80007d8 <MX_USART2_UART_Init+0x4c>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007aa:	4b0b      	ldr	r3, [pc, #44]	; (80007d8 <MX_USART2_UART_Init+0x4c>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007b0:	4b09      	ldr	r3, [pc, #36]	; (80007d8 <MX_USART2_UART_Init+0x4c>)
 80007b2:	220c      	movs	r2, #12
 80007b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007b6:	4b08      	ldr	r3, [pc, #32]	; (80007d8 <MX_USART2_UART_Init+0x4c>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007bc:	4b06      	ldr	r3, [pc, #24]	; (80007d8 <MX_USART2_UART_Init+0x4c>)
 80007be:	2200      	movs	r2, #0
 80007c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007c2:	4805      	ldr	r0, [pc, #20]	; (80007d8 <MX_USART2_UART_Init+0x4c>)
 80007c4:	f001 fd10 	bl	80021e8 <HAL_UART_Init>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007ce:	f000 f86b 	bl	80008a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007d2:	bf00      	nop
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	20000090 	.word	0x20000090
 80007dc:	40004400 	.word	0x40004400

080007e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b088      	sub	sp, #32
 80007e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007e6:	f107 030c 	add.w	r3, r7, #12
 80007ea:	2200      	movs	r2, #0
 80007ec:	601a      	str	r2, [r3, #0]
 80007ee:	605a      	str	r2, [r3, #4]
 80007f0:	609a      	str	r2, [r3, #8]
 80007f2:	60da      	str	r2, [r3, #12]
 80007f4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007f6:	2300      	movs	r3, #0
 80007f8:	60bb      	str	r3, [r7, #8]
 80007fa:	4b20      	ldr	r3, [pc, #128]	; (800087c <MX_GPIO_Init+0x9c>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fe:	4a1f      	ldr	r2, [pc, #124]	; (800087c <MX_GPIO_Init+0x9c>)
 8000800:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000804:	6313      	str	r3, [r2, #48]	; 0x30
 8000806:	4b1d      	ldr	r3, [pc, #116]	; (800087c <MX_GPIO_Init+0x9c>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800080e:	60bb      	str	r3, [r7, #8]
 8000810:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000812:	2300      	movs	r3, #0
 8000814:	607b      	str	r3, [r7, #4]
 8000816:	4b19      	ldr	r3, [pc, #100]	; (800087c <MX_GPIO_Init+0x9c>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081a:	4a18      	ldr	r2, [pc, #96]	; (800087c <MX_GPIO_Init+0x9c>)
 800081c:	f043 0301 	orr.w	r3, r3, #1
 8000820:	6313      	str	r3, [r2, #48]	; 0x30
 8000822:	4b16      	ldr	r3, [pc, #88]	; (800087c <MX_GPIO_Init+0x9c>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000826:	f003 0301 	and.w	r3, r3, #1
 800082a:	607b      	str	r3, [r7, #4]
 800082c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800082e:	2300      	movs	r3, #0
 8000830:	603b      	str	r3, [r7, #0]
 8000832:	4b12      	ldr	r3, [pc, #72]	; (800087c <MX_GPIO_Init+0x9c>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000836:	4a11      	ldr	r2, [pc, #68]	; (800087c <MX_GPIO_Init+0x9c>)
 8000838:	f043 0308 	orr.w	r3, r3, #8
 800083c:	6313      	str	r3, [r2, #48]	; 0x30
 800083e:	4b0f      	ldr	r3, [pc, #60]	; (800087c <MX_GPIO_Init+0x9c>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000842:	f003 0308 	and.w	r3, r3, #8
 8000846:	603b      	str	r3, [r7, #0]
 8000848:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800084a:	2200      	movs	r2, #0
 800084c:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000850:	480b      	ldr	r0, [pc, #44]	; (8000880 <MX_GPIO_Init+0xa0>)
 8000852:	f000 fd1d 	bl	8001290 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000856:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800085a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800085c:	2301      	movs	r3, #1
 800085e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000860:	2300      	movs	r3, #0
 8000862:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000864:	2300      	movs	r3, #0
 8000866:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000868:	f107 030c 	add.w	r3, r7, #12
 800086c:	4619      	mov	r1, r3
 800086e:	4804      	ldr	r0, [pc, #16]	; (8000880 <MX_GPIO_Init+0xa0>)
 8000870:	f000 fb72 	bl	8000f58 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000874:	bf00      	nop
 8000876:	3720      	adds	r7, #32
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}
 800087c:	40023800 	.word	0x40023800
 8000880:	40020c00 	.word	0x40020c00

08000884 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	4a04      	ldr	r2, [pc, #16]	; (80008a4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000892:	4293      	cmp	r3, r2
 8000894:	d101      	bne.n	800089a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000896:	f000 f9cb 	bl	8000c30 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800089a:	bf00      	nop
 800089c:	3708      	adds	r7, #8
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	40002000 	.word	0x40002000

080008a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008ac:	b672      	cpsid	i
}
 80008ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14,GPIO_PIN_SET);
 80008b0:	2201      	movs	r2, #1
 80008b2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008b6:	4802      	ldr	r0, [pc, #8]	; (80008c0 <Error_Handler+0x18>)
 80008b8:	f000 fcea 	bl	8001290 <HAL_GPIO_WritePin>
 80008bc:	e7f8      	b.n	80008b0 <Error_Handler+0x8>
 80008be:	bf00      	nop
 80008c0:	40020c00 	.word	0x40020c00

080008c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008ca:	2300      	movs	r3, #0
 80008cc:	607b      	str	r3, [r7, #4]
 80008ce:	4b12      	ldr	r3, [pc, #72]	; (8000918 <HAL_MspInit+0x54>)
 80008d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008d2:	4a11      	ldr	r2, [pc, #68]	; (8000918 <HAL_MspInit+0x54>)
 80008d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008d8:	6453      	str	r3, [r2, #68]	; 0x44
 80008da:	4b0f      	ldr	r3, [pc, #60]	; (8000918 <HAL_MspInit+0x54>)
 80008dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008e2:	607b      	str	r3, [r7, #4]
 80008e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008e6:	2300      	movs	r3, #0
 80008e8:	603b      	str	r3, [r7, #0]
 80008ea:	4b0b      	ldr	r3, [pc, #44]	; (8000918 <HAL_MspInit+0x54>)
 80008ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008ee:	4a0a      	ldr	r2, [pc, #40]	; (8000918 <HAL_MspInit+0x54>)
 80008f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008f4:	6413      	str	r3, [r2, #64]	; 0x40
 80008f6:	4b08      	ldr	r3, [pc, #32]	; (8000918 <HAL_MspInit+0x54>)
 80008f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008fe:	603b      	str	r3, [r7, #0]
 8000900:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000902:	2200      	movs	r2, #0
 8000904:	210f      	movs	r1, #15
 8000906:	f06f 0001 	mvn.w	r0, #1
 800090a:	f000 fa69 	bl	8000de0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800090e:	bf00      	nop
 8000910:	3708      	adds	r7, #8
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	40023800 	.word	0x40023800

0800091c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b08a      	sub	sp, #40	; 0x28
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000924:	f107 0314 	add.w	r3, r7, #20
 8000928:	2200      	movs	r2, #0
 800092a:	601a      	str	r2, [r3, #0]
 800092c:	605a      	str	r2, [r3, #4]
 800092e:	609a      	str	r2, [r3, #8]
 8000930:	60da      	str	r2, [r3, #12]
 8000932:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	4a1d      	ldr	r2, [pc, #116]	; (80009b0 <HAL_UART_MspInit+0x94>)
 800093a:	4293      	cmp	r3, r2
 800093c:	d133      	bne.n	80009a6 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800093e:	2300      	movs	r3, #0
 8000940:	613b      	str	r3, [r7, #16]
 8000942:	4b1c      	ldr	r3, [pc, #112]	; (80009b4 <HAL_UART_MspInit+0x98>)
 8000944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000946:	4a1b      	ldr	r2, [pc, #108]	; (80009b4 <HAL_UART_MspInit+0x98>)
 8000948:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800094c:	6413      	str	r3, [r2, #64]	; 0x40
 800094e:	4b19      	ldr	r3, [pc, #100]	; (80009b4 <HAL_UART_MspInit+0x98>)
 8000950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000952:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000956:	613b      	str	r3, [r7, #16]
 8000958:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800095a:	2300      	movs	r3, #0
 800095c:	60fb      	str	r3, [r7, #12]
 800095e:	4b15      	ldr	r3, [pc, #84]	; (80009b4 <HAL_UART_MspInit+0x98>)
 8000960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000962:	4a14      	ldr	r2, [pc, #80]	; (80009b4 <HAL_UART_MspInit+0x98>)
 8000964:	f043 0301 	orr.w	r3, r3, #1
 8000968:	6313      	str	r3, [r2, #48]	; 0x30
 800096a:	4b12      	ldr	r3, [pc, #72]	; (80009b4 <HAL_UART_MspInit+0x98>)
 800096c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800096e:	f003 0301 	and.w	r3, r3, #1
 8000972:	60fb      	str	r3, [r7, #12]
 8000974:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000976:	230c      	movs	r3, #12
 8000978:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800097a:	2302      	movs	r3, #2
 800097c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097e:	2300      	movs	r3, #0
 8000980:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000982:	2303      	movs	r3, #3
 8000984:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000986:	2307      	movs	r3, #7
 8000988:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800098a:	f107 0314 	add.w	r3, r7, #20
 800098e:	4619      	mov	r1, r3
 8000990:	4809      	ldr	r0, [pc, #36]	; (80009b8 <HAL_UART_MspInit+0x9c>)
 8000992:	f000 fae1 	bl	8000f58 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8000996:	2200      	movs	r2, #0
 8000998:	2105      	movs	r1, #5
 800099a:	2026      	movs	r0, #38	; 0x26
 800099c:	f000 fa20 	bl	8000de0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80009a0:	2026      	movs	r0, #38	; 0x26
 80009a2:	f000 fa39 	bl	8000e18 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80009a6:	bf00      	nop
 80009a8:	3728      	adds	r7, #40	; 0x28
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	40004400 	.word	0x40004400
 80009b4:	40023800 	.word	0x40023800
 80009b8:	40020000 	.word	0x40020000

080009bc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b08e      	sub	sp, #56	; 0x38
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80009c4:	2300      	movs	r3, #0
 80009c6:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80009c8:	2300      	movs	r3, #0
 80009ca:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 80009cc:	2300      	movs	r3, #0
 80009ce:	60fb      	str	r3, [r7, #12]
 80009d0:	4b33      	ldr	r3, [pc, #204]	; (8000aa0 <HAL_InitTick+0xe4>)
 80009d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009d4:	4a32      	ldr	r2, [pc, #200]	; (8000aa0 <HAL_InitTick+0xe4>)
 80009d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009da:	6413      	str	r3, [r2, #64]	; 0x40
 80009dc:	4b30      	ldr	r3, [pc, #192]	; (8000aa0 <HAL_InitTick+0xe4>)
 80009de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80009e4:	60fb      	str	r3, [r7, #12]
 80009e6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009e8:	f107 0210 	add.w	r2, r7, #16
 80009ec:	f107 0314 	add.w	r3, r7, #20
 80009f0:	4611      	mov	r1, r2
 80009f2:	4618      	mov	r0, r3
 80009f4:	f001 f918 	bl	8001c28 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80009f8:	6a3b      	ldr	r3, [r7, #32]
 80009fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM14 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80009fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d103      	bne.n	8000a0a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000a02:	f001 f8e9 	bl	8001bd8 <HAL_RCC_GetPCLK1Freq>
 8000a06:	6378      	str	r0, [r7, #52]	; 0x34
 8000a08:	e004      	b.n	8000a14 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000a0a:	f001 f8e5 	bl	8001bd8 <HAL_RCC_GetPCLK1Freq>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	005b      	lsls	r3, r3, #1
 8000a12:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000a14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a16:	4a23      	ldr	r2, [pc, #140]	; (8000aa4 <HAL_InitTick+0xe8>)
 8000a18:	fba2 2303 	umull	r2, r3, r2, r3
 8000a1c:	0c9b      	lsrs	r3, r3, #18
 8000a1e:	3b01      	subs	r3, #1
 8000a20:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8000a22:	4b21      	ldr	r3, [pc, #132]	; (8000aa8 <HAL_InitTick+0xec>)
 8000a24:	4a21      	ldr	r2, [pc, #132]	; (8000aac <HAL_InitTick+0xf0>)
 8000a26:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 8000a28:	4b1f      	ldr	r3, [pc, #124]	; (8000aa8 <HAL_InitTick+0xec>)
 8000a2a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000a2e:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 8000a30:	4a1d      	ldr	r2, [pc, #116]	; (8000aa8 <HAL_InitTick+0xec>)
 8000a32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a34:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 8000a36:	4b1c      	ldr	r3, [pc, #112]	; (8000aa8 <HAL_InitTick+0xec>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a3c:	4b1a      	ldr	r3, [pc, #104]	; (8000aa8 <HAL_InitTick+0xec>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	609a      	str	r2, [r3, #8]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a42:	4b19      	ldr	r3, [pc, #100]	; (8000aa8 <HAL_InitTick+0xec>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim14);
 8000a48:	4817      	ldr	r0, [pc, #92]	; (8000aa8 <HAL_InitTick+0xec>)
 8000a4a:	f001 f91f 	bl	8001c8c <HAL_TIM_Base_Init>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000a54:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d11b      	bne.n	8000a94 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim14);
 8000a5c:	4812      	ldr	r0, [pc, #72]	; (8000aa8 <HAL_InitTick+0xec>)
 8000a5e:	f001 f96f 	bl	8001d40 <HAL_TIM_Base_Start_IT>
 8000a62:	4603      	mov	r3, r0
 8000a64:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000a68:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d111      	bne.n	8000a94 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM14 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8000a70:	202d      	movs	r0, #45	; 0x2d
 8000a72:	f000 f9d1 	bl	8000e18 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	2b0f      	cmp	r3, #15
 8000a7a:	d808      	bhi.n	8000a8e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority, 0U);
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	6879      	ldr	r1, [r7, #4]
 8000a80:	202d      	movs	r0, #45	; 0x2d
 8000a82:	f000 f9ad 	bl	8000de0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a86:	4a0a      	ldr	r2, [pc, #40]	; (8000ab0 <HAL_InitTick+0xf4>)
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	6013      	str	r3, [r2, #0]
 8000a8c:	e002      	b.n	8000a94 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000a8e:	2301      	movs	r3, #1
 8000a90:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000a94:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000a98:	4618      	mov	r0, r3
 8000a9a:	3738      	adds	r7, #56	; 0x38
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	40023800 	.word	0x40023800
 8000aa4:	431bde83 	.word	0x431bde83
 8000aa8:	200000d4 	.word	0x200000d4
 8000aac:	40002000 	.word	0x40002000
 8000ab0:	20000004 	.word	0x20000004

08000ab4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ab8:	e7fe      	b.n	8000ab8 <NMI_Handler+0x4>

08000aba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000aba:	b480      	push	{r7}
 8000abc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000abe:	e7fe      	b.n	8000abe <HardFault_Handler+0x4>

08000ac0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ac4:	e7fe      	b.n	8000ac4 <MemManage_Handler+0x4>

08000ac6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ac6:	b480      	push	{r7}
 8000ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000aca:	e7fe      	b.n	8000aca <BusFault_Handler+0x4>

08000acc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ad0:	e7fe      	b.n	8000ad0 <UsageFault_Handler+0x4>

08000ad2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ad2:	b480      	push	{r7}
 8000ad4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ad6:	bf00      	nop
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ade:	4770      	bx	lr

08000ae0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000ae4:	4802      	ldr	r0, [pc, #8]	; (8000af0 <USART2_IRQHandler+0x10>)
 8000ae6:	f001 fc5f 	bl	80023a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000aea:	bf00      	nop
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	20000090 	.word	0x20000090

08000af4 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8000af8:	4802      	ldr	r0, [pc, #8]	; (8000b04 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8000afa:	f001 f991 	bl	8001e20 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8000afe:	bf00      	nop
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	200000d4 	.word	0x200000d4

08000b08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b086      	sub	sp, #24
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b10:	4a14      	ldr	r2, [pc, #80]	; (8000b64 <_sbrk+0x5c>)
 8000b12:	4b15      	ldr	r3, [pc, #84]	; (8000b68 <_sbrk+0x60>)
 8000b14:	1ad3      	subs	r3, r2, r3
 8000b16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b1c:	4b13      	ldr	r3, [pc, #76]	; (8000b6c <_sbrk+0x64>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d102      	bne.n	8000b2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b24:	4b11      	ldr	r3, [pc, #68]	; (8000b6c <_sbrk+0x64>)
 8000b26:	4a12      	ldr	r2, [pc, #72]	; (8000b70 <_sbrk+0x68>)
 8000b28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b2a:	4b10      	ldr	r3, [pc, #64]	; (8000b6c <_sbrk+0x64>)
 8000b2c:	681a      	ldr	r2, [r3, #0]
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	4413      	add	r3, r2
 8000b32:	693a      	ldr	r2, [r7, #16]
 8000b34:	429a      	cmp	r2, r3
 8000b36:	d207      	bcs.n	8000b48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b38:	f004 ffe8 	bl	8005b0c <__errno>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	220c      	movs	r2, #12
 8000b40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b42:	f04f 33ff 	mov.w	r3, #4294967295
 8000b46:	e009      	b.n	8000b5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b48:	4b08      	ldr	r3, [pc, #32]	; (8000b6c <_sbrk+0x64>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b4e:	4b07      	ldr	r3, [pc, #28]	; (8000b6c <_sbrk+0x64>)
 8000b50:	681a      	ldr	r2, [r3, #0]
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	4413      	add	r3, r2
 8000b56:	4a05      	ldr	r2, [pc, #20]	; (8000b6c <_sbrk+0x64>)
 8000b58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b5a:	68fb      	ldr	r3, [r7, #12]
}
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	3718      	adds	r7, #24
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	20020000 	.word	0x20020000
 8000b68:	00000400 	.word	0x00000400
 8000b6c:	2000011c 	.word	0x2000011c
 8000b70:	20004a80 	.word	0x20004a80

08000b74 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b78:	4b06      	ldr	r3, [pc, #24]	; (8000b94 <SystemInit+0x20>)
 8000b7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b7e:	4a05      	ldr	r2, [pc, #20]	; (8000b94 <SystemInit+0x20>)
 8000b80:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b84:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b88:	bf00      	nop
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr
 8000b92:	bf00      	nop
 8000b94:	e000ed00 	.word	0xe000ed00

08000b98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000b98:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000bd0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b9c:	480d      	ldr	r0, [pc, #52]	; (8000bd4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000b9e:	490e      	ldr	r1, [pc, #56]	; (8000bd8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000ba0:	4a0e      	ldr	r2, [pc, #56]	; (8000bdc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000ba2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ba4:	e002      	b.n	8000bac <LoopCopyDataInit>

08000ba6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ba6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ba8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000baa:	3304      	adds	r3, #4

08000bac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bb0:	d3f9      	bcc.n	8000ba6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bb2:	4a0b      	ldr	r2, [pc, #44]	; (8000be0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000bb4:	4c0b      	ldr	r4, [pc, #44]	; (8000be4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000bb6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bb8:	e001      	b.n	8000bbe <LoopFillZerobss>

08000bba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bbc:	3204      	adds	r2, #4

08000bbe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bbe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bc0:	d3fb      	bcc.n	8000bba <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000bc2:	f7ff ffd7 	bl	8000b74 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000bc6:	f004 ffa7 	bl	8005b18 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bca:	f7ff fd59 	bl	8000680 <main>
  bx  lr    
 8000bce:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000bd0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000bd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bd8:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000bdc:	08006564 	.word	0x08006564
  ldr r2, =_sbss
 8000be0:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000be4:	20004a80 	.word	0x20004a80

08000be8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000be8:	e7fe      	b.n	8000be8 <ADC_IRQHandler>
	...

08000bec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000bf0:	4b0e      	ldr	r3, [pc, #56]	; (8000c2c <HAL_Init+0x40>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a0d      	ldr	r2, [pc, #52]	; (8000c2c <HAL_Init+0x40>)
 8000bf6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000bfa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000bfc:	4b0b      	ldr	r3, [pc, #44]	; (8000c2c <HAL_Init+0x40>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a0a      	ldr	r2, [pc, #40]	; (8000c2c <HAL_Init+0x40>)
 8000c02:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c06:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c08:	4b08      	ldr	r3, [pc, #32]	; (8000c2c <HAL_Init+0x40>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	4a07      	ldr	r2, [pc, #28]	; (8000c2c <HAL_Init+0x40>)
 8000c0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c14:	2003      	movs	r0, #3
 8000c16:	f000 f8d8 	bl	8000dca <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c1a:	200f      	movs	r0, #15
 8000c1c:	f7ff fece 	bl	80009bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c20:	f7ff fe50 	bl	80008c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c24:	2300      	movs	r3, #0
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	40023c00 	.word	0x40023c00

08000c30 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c34:	4b06      	ldr	r3, [pc, #24]	; (8000c50 <HAL_IncTick+0x20>)
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	461a      	mov	r2, r3
 8000c3a:	4b06      	ldr	r3, [pc, #24]	; (8000c54 <HAL_IncTick+0x24>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	4413      	add	r3, r2
 8000c40:	4a04      	ldr	r2, [pc, #16]	; (8000c54 <HAL_IncTick+0x24>)
 8000c42:	6013      	str	r3, [r2, #0]
}
 8000c44:	bf00      	nop
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	20000008 	.word	0x20000008
 8000c54:	20000120 	.word	0x20000120

08000c58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c5c:	4b03      	ldr	r3, [pc, #12]	; (8000c6c <HAL_GetTick+0x14>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
}
 8000c60:	4618      	mov	r0, r3
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop
 8000c6c:	20000120 	.word	0x20000120

08000c70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c70:	b480      	push	{r7}
 8000c72:	b085      	sub	sp, #20
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	f003 0307 	and.w	r3, r3, #7
 8000c7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c80:	4b0c      	ldr	r3, [pc, #48]	; (8000cb4 <__NVIC_SetPriorityGrouping+0x44>)
 8000c82:	68db      	ldr	r3, [r3, #12]
 8000c84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c86:	68ba      	ldr	r2, [r7, #8]
 8000c88:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c8c:	4013      	ands	r3, r2
 8000c8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c94:	68bb      	ldr	r3, [r7, #8]
 8000c96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ca0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ca2:	4a04      	ldr	r2, [pc, #16]	; (8000cb4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ca4:	68bb      	ldr	r3, [r7, #8]
 8000ca6:	60d3      	str	r3, [r2, #12]
}
 8000ca8:	bf00      	nop
 8000caa:	3714      	adds	r7, #20
 8000cac:	46bd      	mov	sp, r7
 8000cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb2:	4770      	bx	lr
 8000cb4:	e000ed00 	.word	0xe000ed00

08000cb8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cbc:	4b04      	ldr	r3, [pc, #16]	; (8000cd0 <__NVIC_GetPriorityGrouping+0x18>)
 8000cbe:	68db      	ldr	r3, [r3, #12]
 8000cc0:	0a1b      	lsrs	r3, r3, #8
 8000cc2:	f003 0307 	and.w	r3, r3, #7
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr
 8000cd0:	e000ed00 	.word	0xe000ed00

08000cd4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	b083      	sub	sp, #12
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	4603      	mov	r3, r0
 8000cdc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	db0b      	blt.n	8000cfe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ce6:	79fb      	ldrb	r3, [r7, #7]
 8000ce8:	f003 021f 	and.w	r2, r3, #31
 8000cec:	4907      	ldr	r1, [pc, #28]	; (8000d0c <__NVIC_EnableIRQ+0x38>)
 8000cee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cf2:	095b      	lsrs	r3, r3, #5
 8000cf4:	2001      	movs	r0, #1
 8000cf6:	fa00 f202 	lsl.w	r2, r0, r2
 8000cfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000cfe:	bf00      	nop
 8000d00:	370c      	adds	r7, #12
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop
 8000d0c:	e000e100 	.word	0xe000e100

08000d10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	4603      	mov	r3, r0
 8000d18:	6039      	str	r1, [r7, #0]
 8000d1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	db0a      	blt.n	8000d3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	b2da      	uxtb	r2, r3
 8000d28:	490c      	ldr	r1, [pc, #48]	; (8000d5c <__NVIC_SetPriority+0x4c>)
 8000d2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d2e:	0112      	lsls	r2, r2, #4
 8000d30:	b2d2      	uxtb	r2, r2
 8000d32:	440b      	add	r3, r1
 8000d34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d38:	e00a      	b.n	8000d50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d3a:	683b      	ldr	r3, [r7, #0]
 8000d3c:	b2da      	uxtb	r2, r3
 8000d3e:	4908      	ldr	r1, [pc, #32]	; (8000d60 <__NVIC_SetPriority+0x50>)
 8000d40:	79fb      	ldrb	r3, [r7, #7]
 8000d42:	f003 030f 	and.w	r3, r3, #15
 8000d46:	3b04      	subs	r3, #4
 8000d48:	0112      	lsls	r2, r2, #4
 8000d4a:	b2d2      	uxtb	r2, r2
 8000d4c:	440b      	add	r3, r1
 8000d4e:	761a      	strb	r2, [r3, #24]
}
 8000d50:	bf00      	nop
 8000d52:	370c      	adds	r7, #12
 8000d54:	46bd      	mov	sp, r7
 8000d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5a:	4770      	bx	lr
 8000d5c:	e000e100 	.word	0xe000e100
 8000d60:	e000ed00 	.word	0xe000ed00

08000d64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d64:	b480      	push	{r7}
 8000d66:	b089      	sub	sp, #36	; 0x24
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	60f8      	str	r0, [r7, #12]
 8000d6c:	60b9      	str	r1, [r7, #8]
 8000d6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	f003 0307 	and.w	r3, r3, #7
 8000d76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d78:	69fb      	ldr	r3, [r7, #28]
 8000d7a:	f1c3 0307 	rsb	r3, r3, #7
 8000d7e:	2b04      	cmp	r3, #4
 8000d80:	bf28      	it	cs
 8000d82:	2304      	movcs	r3, #4
 8000d84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d86:	69fb      	ldr	r3, [r7, #28]
 8000d88:	3304      	adds	r3, #4
 8000d8a:	2b06      	cmp	r3, #6
 8000d8c:	d902      	bls.n	8000d94 <NVIC_EncodePriority+0x30>
 8000d8e:	69fb      	ldr	r3, [r7, #28]
 8000d90:	3b03      	subs	r3, #3
 8000d92:	e000      	b.n	8000d96 <NVIC_EncodePriority+0x32>
 8000d94:	2300      	movs	r3, #0
 8000d96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d98:	f04f 32ff 	mov.w	r2, #4294967295
 8000d9c:	69bb      	ldr	r3, [r7, #24]
 8000d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000da2:	43da      	mvns	r2, r3
 8000da4:	68bb      	ldr	r3, [r7, #8]
 8000da6:	401a      	ands	r2, r3
 8000da8:	697b      	ldr	r3, [r7, #20]
 8000daa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dac:	f04f 31ff 	mov.w	r1, #4294967295
 8000db0:	697b      	ldr	r3, [r7, #20]
 8000db2:	fa01 f303 	lsl.w	r3, r1, r3
 8000db6:	43d9      	mvns	r1, r3
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dbc:	4313      	orrs	r3, r2
         );
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	3724      	adds	r7, #36	; 0x24
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc8:	4770      	bx	lr

08000dca <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dca:	b580      	push	{r7, lr}
 8000dcc:	b082      	sub	sp, #8
 8000dce:	af00      	add	r7, sp, #0
 8000dd0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dd2:	6878      	ldr	r0, [r7, #4]
 8000dd4:	f7ff ff4c 	bl	8000c70 <__NVIC_SetPriorityGrouping>
}
 8000dd8:	bf00      	nop
 8000dda:	3708      	adds	r7, #8
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}

08000de0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b086      	sub	sp, #24
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	4603      	mov	r3, r0
 8000de8:	60b9      	str	r1, [r7, #8]
 8000dea:	607a      	str	r2, [r7, #4]
 8000dec:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000dee:	2300      	movs	r3, #0
 8000df0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000df2:	f7ff ff61 	bl	8000cb8 <__NVIC_GetPriorityGrouping>
 8000df6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000df8:	687a      	ldr	r2, [r7, #4]
 8000dfa:	68b9      	ldr	r1, [r7, #8]
 8000dfc:	6978      	ldr	r0, [r7, #20]
 8000dfe:	f7ff ffb1 	bl	8000d64 <NVIC_EncodePriority>
 8000e02:	4602      	mov	r2, r0
 8000e04:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e08:	4611      	mov	r1, r2
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f7ff ff80 	bl	8000d10 <__NVIC_SetPriority>
}
 8000e10:	bf00      	nop
 8000e12:	3718      	adds	r7, #24
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}

08000e18 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	4603      	mov	r3, r0
 8000e20:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e26:	4618      	mov	r0, r3
 8000e28:	f7ff ff54 	bl	8000cd4 <__NVIC_EnableIRQ>
}
 8000e2c:	bf00      	nop
 8000e2e:	3708      	adds	r7, #8
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}

08000e34 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b084      	sub	sp, #16
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e40:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000e42:	f7ff ff09 	bl	8000c58 <HAL_GetTick>
 8000e46:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	2b02      	cmp	r3, #2
 8000e52:	d008      	beq.n	8000e66 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	2280      	movs	r2, #128	; 0x80
 8000e58:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8000e62:	2301      	movs	r3, #1
 8000e64:	e052      	b.n	8000f0c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	681a      	ldr	r2, [r3, #0]
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	f022 0216 	bic.w	r2, r2, #22
 8000e74:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	695a      	ldr	r2, [r3, #20]
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000e84:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d103      	bne.n	8000e96 <HAL_DMA_Abort+0x62>
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d007      	beq.n	8000ea6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	681a      	ldr	r2, [r3, #0]
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	f022 0208 	bic.w	r2, r2, #8
 8000ea4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	681a      	ldr	r2, [r3, #0]
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	f022 0201 	bic.w	r2, r2, #1
 8000eb4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000eb6:	e013      	b.n	8000ee0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000eb8:	f7ff fece 	bl	8000c58 <HAL_GetTick>
 8000ebc:	4602      	mov	r2, r0
 8000ebe:	68bb      	ldr	r3, [r7, #8]
 8000ec0:	1ad3      	subs	r3, r2, r3
 8000ec2:	2b05      	cmp	r3, #5
 8000ec4:	d90c      	bls.n	8000ee0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	2220      	movs	r2, #32
 8000eca:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	2203      	movs	r2, #3
 8000ed0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8000edc:	2303      	movs	r3, #3
 8000ede:	e015      	b.n	8000f0c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	f003 0301 	and.w	r3, r3, #1
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d1e4      	bne.n	8000eb8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000ef2:	223f      	movs	r2, #63	; 0x3f
 8000ef4:	409a      	lsls	r2, r3
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	2201      	movs	r2, #1
 8000efe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	2200      	movs	r2, #0
 8000f06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8000f0a:	2300      	movs	r3, #0
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	3710      	adds	r7, #16
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}

08000f14 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000f22:	b2db      	uxtb	r3, r3
 8000f24:	2b02      	cmp	r3, #2
 8000f26:	d004      	beq.n	8000f32 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	2280      	movs	r2, #128	; 0x80
 8000f2c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8000f2e:	2301      	movs	r3, #1
 8000f30:	e00c      	b.n	8000f4c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2205      	movs	r2, #5
 8000f36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	681a      	ldr	r2, [r3, #0]
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	f022 0201 	bic.w	r2, r2, #1
 8000f48:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000f4a:	2300      	movs	r3, #0
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	370c      	adds	r7, #12
 8000f50:	46bd      	mov	sp, r7
 8000f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f56:	4770      	bx	lr

08000f58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b089      	sub	sp, #36	; 0x24
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
 8000f60:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f62:	2300      	movs	r3, #0
 8000f64:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f66:	2300      	movs	r3, #0
 8000f68:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f6e:	2300      	movs	r3, #0
 8000f70:	61fb      	str	r3, [r7, #28]
 8000f72:	e16b      	b.n	800124c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f74:	2201      	movs	r2, #1
 8000f76:	69fb      	ldr	r3, [r7, #28]
 8000f78:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	697a      	ldr	r2, [r7, #20]
 8000f84:	4013      	ands	r3, r2
 8000f86:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f88:	693a      	ldr	r2, [r7, #16]
 8000f8a:	697b      	ldr	r3, [r7, #20]
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	f040 815a 	bne.w	8001246 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	f003 0303 	and.w	r3, r3, #3
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	d005      	beq.n	8000faa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fa6:	2b02      	cmp	r3, #2
 8000fa8:	d130      	bne.n	800100c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	689b      	ldr	r3, [r3, #8]
 8000fae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fb0:	69fb      	ldr	r3, [r7, #28]
 8000fb2:	005b      	lsls	r3, r3, #1
 8000fb4:	2203      	movs	r2, #3
 8000fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fba:	43db      	mvns	r3, r3
 8000fbc:	69ba      	ldr	r2, [r7, #24]
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	68da      	ldr	r2, [r3, #12]
 8000fc6:	69fb      	ldr	r3, [r7, #28]
 8000fc8:	005b      	lsls	r3, r3, #1
 8000fca:	fa02 f303 	lsl.w	r3, r2, r3
 8000fce:	69ba      	ldr	r2, [r7, #24]
 8000fd0:	4313      	orrs	r3, r2
 8000fd2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	69ba      	ldr	r2, [r7, #24]
 8000fd8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	685b      	ldr	r3, [r3, #4]
 8000fde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	69fb      	ldr	r3, [r7, #28]
 8000fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe8:	43db      	mvns	r3, r3
 8000fea:	69ba      	ldr	r2, [r7, #24]
 8000fec:	4013      	ands	r3, r2
 8000fee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	091b      	lsrs	r3, r3, #4
 8000ff6:	f003 0201 	and.w	r2, r3, #1
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8001000:	69ba      	ldr	r2, [r7, #24]
 8001002:	4313      	orrs	r3, r2
 8001004:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	69ba      	ldr	r2, [r7, #24]
 800100a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	f003 0303 	and.w	r3, r3, #3
 8001014:	2b03      	cmp	r3, #3
 8001016:	d017      	beq.n	8001048 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	68db      	ldr	r3, [r3, #12]
 800101c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800101e:	69fb      	ldr	r3, [r7, #28]
 8001020:	005b      	lsls	r3, r3, #1
 8001022:	2203      	movs	r2, #3
 8001024:	fa02 f303 	lsl.w	r3, r2, r3
 8001028:	43db      	mvns	r3, r3
 800102a:	69ba      	ldr	r2, [r7, #24]
 800102c:	4013      	ands	r3, r2
 800102e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	689a      	ldr	r2, [r3, #8]
 8001034:	69fb      	ldr	r3, [r7, #28]
 8001036:	005b      	lsls	r3, r3, #1
 8001038:	fa02 f303 	lsl.w	r3, r2, r3
 800103c:	69ba      	ldr	r2, [r7, #24]
 800103e:	4313      	orrs	r3, r2
 8001040:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	69ba      	ldr	r2, [r7, #24]
 8001046:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	f003 0303 	and.w	r3, r3, #3
 8001050:	2b02      	cmp	r3, #2
 8001052:	d123      	bne.n	800109c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001054:	69fb      	ldr	r3, [r7, #28]
 8001056:	08da      	lsrs	r2, r3, #3
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	3208      	adds	r2, #8
 800105c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001060:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001062:	69fb      	ldr	r3, [r7, #28]
 8001064:	f003 0307 	and.w	r3, r3, #7
 8001068:	009b      	lsls	r3, r3, #2
 800106a:	220f      	movs	r2, #15
 800106c:	fa02 f303 	lsl.w	r3, r2, r3
 8001070:	43db      	mvns	r3, r3
 8001072:	69ba      	ldr	r2, [r7, #24]
 8001074:	4013      	ands	r3, r2
 8001076:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	691a      	ldr	r2, [r3, #16]
 800107c:	69fb      	ldr	r3, [r7, #28]
 800107e:	f003 0307 	and.w	r3, r3, #7
 8001082:	009b      	lsls	r3, r3, #2
 8001084:	fa02 f303 	lsl.w	r3, r2, r3
 8001088:	69ba      	ldr	r2, [r7, #24]
 800108a:	4313      	orrs	r3, r2
 800108c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800108e:	69fb      	ldr	r3, [r7, #28]
 8001090:	08da      	lsrs	r2, r3, #3
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	3208      	adds	r2, #8
 8001096:	69b9      	ldr	r1, [r7, #24]
 8001098:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	005b      	lsls	r3, r3, #1
 80010a6:	2203      	movs	r2, #3
 80010a8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ac:	43db      	mvns	r3, r3
 80010ae:	69ba      	ldr	r2, [r7, #24]
 80010b0:	4013      	ands	r3, r2
 80010b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	f003 0203 	and.w	r2, r3, #3
 80010bc:	69fb      	ldr	r3, [r7, #28]
 80010be:	005b      	lsls	r3, r3, #1
 80010c0:	fa02 f303 	lsl.w	r3, r2, r3
 80010c4:	69ba      	ldr	r2, [r7, #24]
 80010c6:	4313      	orrs	r3, r2
 80010c8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	69ba      	ldr	r2, [r7, #24]
 80010ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80010d8:	2b00      	cmp	r3, #0
 80010da:	f000 80b4 	beq.w	8001246 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010de:	2300      	movs	r3, #0
 80010e0:	60fb      	str	r3, [r7, #12]
 80010e2:	4b60      	ldr	r3, [pc, #384]	; (8001264 <HAL_GPIO_Init+0x30c>)
 80010e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010e6:	4a5f      	ldr	r2, [pc, #380]	; (8001264 <HAL_GPIO_Init+0x30c>)
 80010e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010ec:	6453      	str	r3, [r2, #68]	; 0x44
 80010ee:	4b5d      	ldr	r3, [pc, #372]	; (8001264 <HAL_GPIO_Init+0x30c>)
 80010f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010f6:	60fb      	str	r3, [r7, #12]
 80010f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010fa:	4a5b      	ldr	r2, [pc, #364]	; (8001268 <HAL_GPIO_Init+0x310>)
 80010fc:	69fb      	ldr	r3, [r7, #28]
 80010fe:	089b      	lsrs	r3, r3, #2
 8001100:	3302      	adds	r3, #2
 8001102:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001106:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001108:	69fb      	ldr	r3, [r7, #28]
 800110a:	f003 0303 	and.w	r3, r3, #3
 800110e:	009b      	lsls	r3, r3, #2
 8001110:	220f      	movs	r2, #15
 8001112:	fa02 f303 	lsl.w	r3, r2, r3
 8001116:	43db      	mvns	r3, r3
 8001118:	69ba      	ldr	r2, [r7, #24]
 800111a:	4013      	ands	r3, r2
 800111c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	4a52      	ldr	r2, [pc, #328]	; (800126c <HAL_GPIO_Init+0x314>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d02b      	beq.n	800117e <HAL_GPIO_Init+0x226>
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4a51      	ldr	r2, [pc, #324]	; (8001270 <HAL_GPIO_Init+0x318>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d025      	beq.n	800117a <HAL_GPIO_Init+0x222>
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	4a50      	ldr	r2, [pc, #320]	; (8001274 <HAL_GPIO_Init+0x31c>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d01f      	beq.n	8001176 <HAL_GPIO_Init+0x21e>
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4a4f      	ldr	r2, [pc, #316]	; (8001278 <HAL_GPIO_Init+0x320>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d019      	beq.n	8001172 <HAL_GPIO_Init+0x21a>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4a4e      	ldr	r2, [pc, #312]	; (800127c <HAL_GPIO_Init+0x324>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d013      	beq.n	800116e <HAL_GPIO_Init+0x216>
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4a4d      	ldr	r2, [pc, #308]	; (8001280 <HAL_GPIO_Init+0x328>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d00d      	beq.n	800116a <HAL_GPIO_Init+0x212>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	4a4c      	ldr	r2, [pc, #304]	; (8001284 <HAL_GPIO_Init+0x32c>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d007      	beq.n	8001166 <HAL_GPIO_Init+0x20e>
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	4a4b      	ldr	r2, [pc, #300]	; (8001288 <HAL_GPIO_Init+0x330>)
 800115a:	4293      	cmp	r3, r2
 800115c:	d101      	bne.n	8001162 <HAL_GPIO_Init+0x20a>
 800115e:	2307      	movs	r3, #7
 8001160:	e00e      	b.n	8001180 <HAL_GPIO_Init+0x228>
 8001162:	2308      	movs	r3, #8
 8001164:	e00c      	b.n	8001180 <HAL_GPIO_Init+0x228>
 8001166:	2306      	movs	r3, #6
 8001168:	e00a      	b.n	8001180 <HAL_GPIO_Init+0x228>
 800116a:	2305      	movs	r3, #5
 800116c:	e008      	b.n	8001180 <HAL_GPIO_Init+0x228>
 800116e:	2304      	movs	r3, #4
 8001170:	e006      	b.n	8001180 <HAL_GPIO_Init+0x228>
 8001172:	2303      	movs	r3, #3
 8001174:	e004      	b.n	8001180 <HAL_GPIO_Init+0x228>
 8001176:	2302      	movs	r3, #2
 8001178:	e002      	b.n	8001180 <HAL_GPIO_Init+0x228>
 800117a:	2301      	movs	r3, #1
 800117c:	e000      	b.n	8001180 <HAL_GPIO_Init+0x228>
 800117e:	2300      	movs	r3, #0
 8001180:	69fa      	ldr	r2, [r7, #28]
 8001182:	f002 0203 	and.w	r2, r2, #3
 8001186:	0092      	lsls	r2, r2, #2
 8001188:	4093      	lsls	r3, r2
 800118a:	69ba      	ldr	r2, [r7, #24]
 800118c:	4313      	orrs	r3, r2
 800118e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001190:	4935      	ldr	r1, [pc, #212]	; (8001268 <HAL_GPIO_Init+0x310>)
 8001192:	69fb      	ldr	r3, [r7, #28]
 8001194:	089b      	lsrs	r3, r3, #2
 8001196:	3302      	adds	r3, #2
 8001198:	69ba      	ldr	r2, [r7, #24]
 800119a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800119e:	4b3b      	ldr	r3, [pc, #236]	; (800128c <HAL_GPIO_Init+0x334>)
 80011a0:	689b      	ldr	r3, [r3, #8]
 80011a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011a4:	693b      	ldr	r3, [r7, #16]
 80011a6:	43db      	mvns	r3, r3
 80011a8:	69ba      	ldr	r2, [r7, #24]
 80011aa:	4013      	ands	r3, r2
 80011ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d003      	beq.n	80011c2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80011ba:	69ba      	ldr	r2, [r7, #24]
 80011bc:	693b      	ldr	r3, [r7, #16]
 80011be:	4313      	orrs	r3, r2
 80011c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011c2:	4a32      	ldr	r2, [pc, #200]	; (800128c <HAL_GPIO_Init+0x334>)
 80011c4:	69bb      	ldr	r3, [r7, #24]
 80011c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011c8:	4b30      	ldr	r3, [pc, #192]	; (800128c <HAL_GPIO_Init+0x334>)
 80011ca:	68db      	ldr	r3, [r3, #12]
 80011cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011ce:	693b      	ldr	r3, [r7, #16]
 80011d0:	43db      	mvns	r3, r3
 80011d2:	69ba      	ldr	r2, [r7, #24]
 80011d4:	4013      	ands	r3, r2
 80011d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d003      	beq.n	80011ec <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80011e4:	69ba      	ldr	r2, [r7, #24]
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	4313      	orrs	r3, r2
 80011ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011ec:	4a27      	ldr	r2, [pc, #156]	; (800128c <HAL_GPIO_Init+0x334>)
 80011ee:	69bb      	ldr	r3, [r7, #24]
 80011f0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011f2:	4b26      	ldr	r3, [pc, #152]	; (800128c <HAL_GPIO_Init+0x334>)
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	43db      	mvns	r3, r3
 80011fc:	69ba      	ldr	r2, [r7, #24]
 80011fe:	4013      	ands	r3, r2
 8001200:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800120a:	2b00      	cmp	r3, #0
 800120c:	d003      	beq.n	8001216 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800120e:	69ba      	ldr	r2, [r7, #24]
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	4313      	orrs	r3, r2
 8001214:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001216:	4a1d      	ldr	r2, [pc, #116]	; (800128c <HAL_GPIO_Init+0x334>)
 8001218:	69bb      	ldr	r3, [r7, #24]
 800121a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800121c:	4b1b      	ldr	r3, [pc, #108]	; (800128c <HAL_GPIO_Init+0x334>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	43db      	mvns	r3, r3
 8001226:	69ba      	ldr	r2, [r7, #24]
 8001228:	4013      	ands	r3, r2
 800122a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001234:	2b00      	cmp	r3, #0
 8001236:	d003      	beq.n	8001240 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001238:	69ba      	ldr	r2, [r7, #24]
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	4313      	orrs	r3, r2
 800123e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001240:	4a12      	ldr	r2, [pc, #72]	; (800128c <HAL_GPIO_Init+0x334>)
 8001242:	69bb      	ldr	r3, [r7, #24]
 8001244:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001246:	69fb      	ldr	r3, [r7, #28]
 8001248:	3301      	adds	r3, #1
 800124a:	61fb      	str	r3, [r7, #28]
 800124c:	69fb      	ldr	r3, [r7, #28]
 800124e:	2b0f      	cmp	r3, #15
 8001250:	f67f ae90 	bls.w	8000f74 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001254:	bf00      	nop
 8001256:	bf00      	nop
 8001258:	3724      	adds	r7, #36	; 0x24
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	40023800 	.word	0x40023800
 8001268:	40013800 	.word	0x40013800
 800126c:	40020000 	.word	0x40020000
 8001270:	40020400 	.word	0x40020400
 8001274:	40020800 	.word	0x40020800
 8001278:	40020c00 	.word	0x40020c00
 800127c:	40021000 	.word	0x40021000
 8001280:	40021400 	.word	0x40021400
 8001284:	40021800 	.word	0x40021800
 8001288:	40021c00 	.word	0x40021c00
 800128c:	40013c00 	.word	0x40013c00

08001290 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001290:	b480      	push	{r7}
 8001292:	b083      	sub	sp, #12
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
 8001298:	460b      	mov	r3, r1
 800129a:	807b      	strh	r3, [r7, #2]
 800129c:	4613      	mov	r3, r2
 800129e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012a0:	787b      	ldrb	r3, [r7, #1]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d003      	beq.n	80012ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012a6:	887a      	ldrh	r2, [r7, #2]
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80012ac:	e003      	b.n	80012b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012ae:	887b      	ldrh	r3, [r7, #2]
 80012b0:	041a      	lsls	r2, r3, #16
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	619a      	str	r2, [r3, #24]
}
 80012b6:	bf00      	nop
 80012b8:	370c      	adds	r7, #12
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr

080012c2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80012c2:	b480      	push	{r7}
 80012c4:	b085      	sub	sp, #20
 80012c6:	af00      	add	r7, sp, #0
 80012c8:	6078      	str	r0, [r7, #4]
 80012ca:	460b      	mov	r3, r1
 80012cc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	695b      	ldr	r3, [r3, #20]
 80012d2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80012d4:	887a      	ldrh	r2, [r7, #2]
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	4013      	ands	r3, r2
 80012da:	041a      	lsls	r2, r3, #16
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	43d9      	mvns	r1, r3
 80012e0:	887b      	ldrh	r3, [r7, #2]
 80012e2:	400b      	ands	r3, r1
 80012e4:	431a      	orrs	r2, r3
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	619a      	str	r2, [r3, #24]
}
 80012ea:	bf00      	nop
 80012ec:	3714      	adds	r7, #20
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
	...

080012f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b086      	sub	sp, #24
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d101      	bne.n	800130a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001306:	2301      	movs	r3, #1
 8001308:	e267      	b.n	80017da <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f003 0301 	and.w	r3, r3, #1
 8001312:	2b00      	cmp	r3, #0
 8001314:	d075      	beq.n	8001402 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001316:	4b88      	ldr	r3, [pc, #544]	; (8001538 <HAL_RCC_OscConfig+0x240>)
 8001318:	689b      	ldr	r3, [r3, #8]
 800131a:	f003 030c 	and.w	r3, r3, #12
 800131e:	2b04      	cmp	r3, #4
 8001320:	d00c      	beq.n	800133c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001322:	4b85      	ldr	r3, [pc, #532]	; (8001538 <HAL_RCC_OscConfig+0x240>)
 8001324:	689b      	ldr	r3, [r3, #8]
 8001326:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800132a:	2b08      	cmp	r3, #8
 800132c:	d112      	bne.n	8001354 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800132e:	4b82      	ldr	r3, [pc, #520]	; (8001538 <HAL_RCC_OscConfig+0x240>)
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001336:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800133a:	d10b      	bne.n	8001354 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800133c:	4b7e      	ldr	r3, [pc, #504]	; (8001538 <HAL_RCC_OscConfig+0x240>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001344:	2b00      	cmp	r3, #0
 8001346:	d05b      	beq.n	8001400 <HAL_RCC_OscConfig+0x108>
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d157      	bne.n	8001400 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001350:	2301      	movs	r3, #1
 8001352:	e242      	b.n	80017da <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800135c:	d106      	bne.n	800136c <HAL_RCC_OscConfig+0x74>
 800135e:	4b76      	ldr	r3, [pc, #472]	; (8001538 <HAL_RCC_OscConfig+0x240>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	4a75      	ldr	r2, [pc, #468]	; (8001538 <HAL_RCC_OscConfig+0x240>)
 8001364:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001368:	6013      	str	r3, [r2, #0]
 800136a:	e01d      	b.n	80013a8 <HAL_RCC_OscConfig+0xb0>
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001374:	d10c      	bne.n	8001390 <HAL_RCC_OscConfig+0x98>
 8001376:	4b70      	ldr	r3, [pc, #448]	; (8001538 <HAL_RCC_OscConfig+0x240>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	4a6f      	ldr	r2, [pc, #444]	; (8001538 <HAL_RCC_OscConfig+0x240>)
 800137c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001380:	6013      	str	r3, [r2, #0]
 8001382:	4b6d      	ldr	r3, [pc, #436]	; (8001538 <HAL_RCC_OscConfig+0x240>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4a6c      	ldr	r2, [pc, #432]	; (8001538 <HAL_RCC_OscConfig+0x240>)
 8001388:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800138c:	6013      	str	r3, [r2, #0]
 800138e:	e00b      	b.n	80013a8 <HAL_RCC_OscConfig+0xb0>
 8001390:	4b69      	ldr	r3, [pc, #420]	; (8001538 <HAL_RCC_OscConfig+0x240>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4a68      	ldr	r2, [pc, #416]	; (8001538 <HAL_RCC_OscConfig+0x240>)
 8001396:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800139a:	6013      	str	r3, [r2, #0]
 800139c:	4b66      	ldr	r3, [pc, #408]	; (8001538 <HAL_RCC_OscConfig+0x240>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a65      	ldr	r2, [pc, #404]	; (8001538 <HAL_RCC_OscConfig+0x240>)
 80013a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d013      	beq.n	80013d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013b0:	f7ff fc52 	bl	8000c58 <HAL_GetTick>
 80013b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013b6:	e008      	b.n	80013ca <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013b8:	f7ff fc4e 	bl	8000c58 <HAL_GetTick>
 80013bc:	4602      	mov	r2, r0
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	1ad3      	subs	r3, r2, r3
 80013c2:	2b64      	cmp	r3, #100	; 0x64
 80013c4:	d901      	bls.n	80013ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80013c6:	2303      	movs	r3, #3
 80013c8:	e207      	b.n	80017da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013ca:	4b5b      	ldr	r3, [pc, #364]	; (8001538 <HAL_RCC_OscConfig+0x240>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d0f0      	beq.n	80013b8 <HAL_RCC_OscConfig+0xc0>
 80013d6:	e014      	b.n	8001402 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013d8:	f7ff fc3e 	bl	8000c58 <HAL_GetTick>
 80013dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013de:	e008      	b.n	80013f2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013e0:	f7ff fc3a 	bl	8000c58 <HAL_GetTick>
 80013e4:	4602      	mov	r2, r0
 80013e6:	693b      	ldr	r3, [r7, #16]
 80013e8:	1ad3      	subs	r3, r2, r3
 80013ea:	2b64      	cmp	r3, #100	; 0x64
 80013ec:	d901      	bls.n	80013f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80013ee:	2303      	movs	r3, #3
 80013f0:	e1f3      	b.n	80017da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013f2:	4b51      	ldr	r3, [pc, #324]	; (8001538 <HAL_RCC_OscConfig+0x240>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d1f0      	bne.n	80013e0 <HAL_RCC_OscConfig+0xe8>
 80013fe:	e000      	b.n	8001402 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001400:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f003 0302 	and.w	r3, r3, #2
 800140a:	2b00      	cmp	r3, #0
 800140c:	d063      	beq.n	80014d6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800140e:	4b4a      	ldr	r3, [pc, #296]	; (8001538 <HAL_RCC_OscConfig+0x240>)
 8001410:	689b      	ldr	r3, [r3, #8]
 8001412:	f003 030c 	and.w	r3, r3, #12
 8001416:	2b00      	cmp	r3, #0
 8001418:	d00b      	beq.n	8001432 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800141a:	4b47      	ldr	r3, [pc, #284]	; (8001538 <HAL_RCC_OscConfig+0x240>)
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001422:	2b08      	cmp	r3, #8
 8001424:	d11c      	bne.n	8001460 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001426:	4b44      	ldr	r3, [pc, #272]	; (8001538 <HAL_RCC_OscConfig+0x240>)
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800142e:	2b00      	cmp	r3, #0
 8001430:	d116      	bne.n	8001460 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001432:	4b41      	ldr	r3, [pc, #260]	; (8001538 <HAL_RCC_OscConfig+0x240>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f003 0302 	and.w	r3, r3, #2
 800143a:	2b00      	cmp	r3, #0
 800143c:	d005      	beq.n	800144a <HAL_RCC_OscConfig+0x152>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	68db      	ldr	r3, [r3, #12]
 8001442:	2b01      	cmp	r3, #1
 8001444:	d001      	beq.n	800144a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001446:	2301      	movs	r3, #1
 8001448:	e1c7      	b.n	80017da <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800144a:	4b3b      	ldr	r3, [pc, #236]	; (8001538 <HAL_RCC_OscConfig+0x240>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	691b      	ldr	r3, [r3, #16]
 8001456:	00db      	lsls	r3, r3, #3
 8001458:	4937      	ldr	r1, [pc, #220]	; (8001538 <HAL_RCC_OscConfig+0x240>)
 800145a:	4313      	orrs	r3, r2
 800145c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800145e:	e03a      	b.n	80014d6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	68db      	ldr	r3, [r3, #12]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d020      	beq.n	80014aa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001468:	4b34      	ldr	r3, [pc, #208]	; (800153c <HAL_RCC_OscConfig+0x244>)
 800146a:	2201      	movs	r2, #1
 800146c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800146e:	f7ff fbf3 	bl	8000c58 <HAL_GetTick>
 8001472:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001474:	e008      	b.n	8001488 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001476:	f7ff fbef 	bl	8000c58 <HAL_GetTick>
 800147a:	4602      	mov	r2, r0
 800147c:	693b      	ldr	r3, [r7, #16]
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	2b02      	cmp	r3, #2
 8001482:	d901      	bls.n	8001488 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001484:	2303      	movs	r3, #3
 8001486:	e1a8      	b.n	80017da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001488:	4b2b      	ldr	r3, [pc, #172]	; (8001538 <HAL_RCC_OscConfig+0x240>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f003 0302 	and.w	r3, r3, #2
 8001490:	2b00      	cmp	r3, #0
 8001492:	d0f0      	beq.n	8001476 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001494:	4b28      	ldr	r3, [pc, #160]	; (8001538 <HAL_RCC_OscConfig+0x240>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	691b      	ldr	r3, [r3, #16]
 80014a0:	00db      	lsls	r3, r3, #3
 80014a2:	4925      	ldr	r1, [pc, #148]	; (8001538 <HAL_RCC_OscConfig+0x240>)
 80014a4:	4313      	orrs	r3, r2
 80014a6:	600b      	str	r3, [r1, #0]
 80014a8:	e015      	b.n	80014d6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014aa:	4b24      	ldr	r3, [pc, #144]	; (800153c <HAL_RCC_OscConfig+0x244>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014b0:	f7ff fbd2 	bl	8000c58 <HAL_GetTick>
 80014b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014b6:	e008      	b.n	80014ca <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014b8:	f7ff fbce 	bl	8000c58 <HAL_GetTick>
 80014bc:	4602      	mov	r2, r0
 80014be:	693b      	ldr	r3, [r7, #16]
 80014c0:	1ad3      	subs	r3, r2, r3
 80014c2:	2b02      	cmp	r3, #2
 80014c4:	d901      	bls.n	80014ca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80014c6:	2303      	movs	r3, #3
 80014c8:	e187      	b.n	80017da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014ca:	4b1b      	ldr	r3, [pc, #108]	; (8001538 <HAL_RCC_OscConfig+0x240>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f003 0302 	and.w	r3, r3, #2
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d1f0      	bne.n	80014b8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f003 0308 	and.w	r3, r3, #8
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d036      	beq.n	8001550 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	695b      	ldr	r3, [r3, #20]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d016      	beq.n	8001518 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014ea:	4b15      	ldr	r3, [pc, #84]	; (8001540 <HAL_RCC_OscConfig+0x248>)
 80014ec:	2201      	movs	r2, #1
 80014ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014f0:	f7ff fbb2 	bl	8000c58 <HAL_GetTick>
 80014f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014f6:	e008      	b.n	800150a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014f8:	f7ff fbae 	bl	8000c58 <HAL_GetTick>
 80014fc:	4602      	mov	r2, r0
 80014fe:	693b      	ldr	r3, [r7, #16]
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	2b02      	cmp	r3, #2
 8001504:	d901      	bls.n	800150a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001506:	2303      	movs	r3, #3
 8001508:	e167      	b.n	80017da <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800150a:	4b0b      	ldr	r3, [pc, #44]	; (8001538 <HAL_RCC_OscConfig+0x240>)
 800150c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800150e:	f003 0302 	and.w	r3, r3, #2
 8001512:	2b00      	cmp	r3, #0
 8001514:	d0f0      	beq.n	80014f8 <HAL_RCC_OscConfig+0x200>
 8001516:	e01b      	b.n	8001550 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001518:	4b09      	ldr	r3, [pc, #36]	; (8001540 <HAL_RCC_OscConfig+0x248>)
 800151a:	2200      	movs	r2, #0
 800151c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800151e:	f7ff fb9b 	bl	8000c58 <HAL_GetTick>
 8001522:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001524:	e00e      	b.n	8001544 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001526:	f7ff fb97 	bl	8000c58 <HAL_GetTick>
 800152a:	4602      	mov	r2, r0
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	1ad3      	subs	r3, r2, r3
 8001530:	2b02      	cmp	r3, #2
 8001532:	d907      	bls.n	8001544 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001534:	2303      	movs	r3, #3
 8001536:	e150      	b.n	80017da <HAL_RCC_OscConfig+0x4e2>
 8001538:	40023800 	.word	0x40023800
 800153c:	42470000 	.word	0x42470000
 8001540:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001544:	4b88      	ldr	r3, [pc, #544]	; (8001768 <HAL_RCC_OscConfig+0x470>)
 8001546:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001548:	f003 0302 	and.w	r3, r3, #2
 800154c:	2b00      	cmp	r3, #0
 800154e:	d1ea      	bne.n	8001526 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f003 0304 	and.w	r3, r3, #4
 8001558:	2b00      	cmp	r3, #0
 800155a:	f000 8097 	beq.w	800168c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800155e:	2300      	movs	r3, #0
 8001560:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001562:	4b81      	ldr	r3, [pc, #516]	; (8001768 <HAL_RCC_OscConfig+0x470>)
 8001564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001566:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800156a:	2b00      	cmp	r3, #0
 800156c:	d10f      	bne.n	800158e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800156e:	2300      	movs	r3, #0
 8001570:	60bb      	str	r3, [r7, #8]
 8001572:	4b7d      	ldr	r3, [pc, #500]	; (8001768 <HAL_RCC_OscConfig+0x470>)
 8001574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001576:	4a7c      	ldr	r2, [pc, #496]	; (8001768 <HAL_RCC_OscConfig+0x470>)
 8001578:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800157c:	6413      	str	r3, [r2, #64]	; 0x40
 800157e:	4b7a      	ldr	r3, [pc, #488]	; (8001768 <HAL_RCC_OscConfig+0x470>)
 8001580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001582:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001586:	60bb      	str	r3, [r7, #8]
 8001588:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800158a:	2301      	movs	r3, #1
 800158c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800158e:	4b77      	ldr	r3, [pc, #476]	; (800176c <HAL_RCC_OscConfig+0x474>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001596:	2b00      	cmp	r3, #0
 8001598:	d118      	bne.n	80015cc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800159a:	4b74      	ldr	r3, [pc, #464]	; (800176c <HAL_RCC_OscConfig+0x474>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4a73      	ldr	r2, [pc, #460]	; (800176c <HAL_RCC_OscConfig+0x474>)
 80015a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015a6:	f7ff fb57 	bl	8000c58 <HAL_GetTick>
 80015aa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015ac:	e008      	b.n	80015c0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015ae:	f7ff fb53 	bl	8000c58 <HAL_GetTick>
 80015b2:	4602      	mov	r2, r0
 80015b4:	693b      	ldr	r3, [r7, #16]
 80015b6:	1ad3      	subs	r3, r2, r3
 80015b8:	2b02      	cmp	r3, #2
 80015ba:	d901      	bls.n	80015c0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80015bc:	2303      	movs	r3, #3
 80015be:	e10c      	b.n	80017da <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015c0:	4b6a      	ldr	r3, [pc, #424]	; (800176c <HAL_RCC_OscConfig+0x474>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d0f0      	beq.n	80015ae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	689b      	ldr	r3, [r3, #8]
 80015d0:	2b01      	cmp	r3, #1
 80015d2:	d106      	bne.n	80015e2 <HAL_RCC_OscConfig+0x2ea>
 80015d4:	4b64      	ldr	r3, [pc, #400]	; (8001768 <HAL_RCC_OscConfig+0x470>)
 80015d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015d8:	4a63      	ldr	r2, [pc, #396]	; (8001768 <HAL_RCC_OscConfig+0x470>)
 80015da:	f043 0301 	orr.w	r3, r3, #1
 80015de:	6713      	str	r3, [r2, #112]	; 0x70
 80015e0:	e01c      	b.n	800161c <HAL_RCC_OscConfig+0x324>
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	689b      	ldr	r3, [r3, #8]
 80015e6:	2b05      	cmp	r3, #5
 80015e8:	d10c      	bne.n	8001604 <HAL_RCC_OscConfig+0x30c>
 80015ea:	4b5f      	ldr	r3, [pc, #380]	; (8001768 <HAL_RCC_OscConfig+0x470>)
 80015ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015ee:	4a5e      	ldr	r2, [pc, #376]	; (8001768 <HAL_RCC_OscConfig+0x470>)
 80015f0:	f043 0304 	orr.w	r3, r3, #4
 80015f4:	6713      	str	r3, [r2, #112]	; 0x70
 80015f6:	4b5c      	ldr	r3, [pc, #368]	; (8001768 <HAL_RCC_OscConfig+0x470>)
 80015f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015fa:	4a5b      	ldr	r2, [pc, #364]	; (8001768 <HAL_RCC_OscConfig+0x470>)
 80015fc:	f043 0301 	orr.w	r3, r3, #1
 8001600:	6713      	str	r3, [r2, #112]	; 0x70
 8001602:	e00b      	b.n	800161c <HAL_RCC_OscConfig+0x324>
 8001604:	4b58      	ldr	r3, [pc, #352]	; (8001768 <HAL_RCC_OscConfig+0x470>)
 8001606:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001608:	4a57      	ldr	r2, [pc, #348]	; (8001768 <HAL_RCC_OscConfig+0x470>)
 800160a:	f023 0301 	bic.w	r3, r3, #1
 800160e:	6713      	str	r3, [r2, #112]	; 0x70
 8001610:	4b55      	ldr	r3, [pc, #340]	; (8001768 <HAL_RCC_OscConfig+0x470>)
 8001612:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001614:	4a54      	ldr	r2, [pc, #336]	; (8001768 <HAL_RCC_OscConfig+0x470>)
 8001616:	f023 0304 	bic.w	r3, r3, #4
 800161a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	689b      	ldr	r3, [r3, #8]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d015      	beq.n	8001650 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001624:	f7ff fb18 	bl	8000c58 <HAL_GetTick>
 8001628:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800162a:	e00a      	b.n	8001642 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800162c:	f7ff fb14 	bl	8000c58 <HAL_GetTick>
 8001630:	4602      	mov	r2, r0
 8001632:	693b      	ldr	r3, [r7, #16]
 8001634:	1ad3      	subs	r3, r2, r3
 8001636:	f241 3288 	movw	r2, #5000	; 0x1388
 800163a:	4293      	cmp	r3, r2
 800163c:	d901      	bls.n	8001642 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800163e:	2303      	movs	r3, #3
 8001640:	e0cb      	b.n	80017da <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001642:	4b49      	ldr	r3, [pc, #292]	; (8001768 <HAL_RCC_OscConfig+0x470>)
 8001644:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001646:	f003 0302 	and.w	r3, r3, #2
 800164a:	2b00      	cmp	r3, #0
 800164c:	d0ee      	beq.n	800162c <HAL_RCC_OscConfig+0x334>
 800164e:	e014      	b.n	800167a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001650:	f7ff fb02 	bl	8000c58 <HAL_GetTick>
 8001654:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001656:	e00a      	b.n	800166e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001658:	f7ff fafe 	bl	8000c58 <HAL_GetTick>
 800165c:	4602      	mov	r2, r0
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	1ad3      	subs	r3, r2, r3
 8001662:	f241 3288 	movw	r2, #5000	; 0x1388
 8001666:	4293      	cmp	r3, r2
 8001668:	d901      	bls.n	800166e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800166a:	2303      	movs	r3, #3
 800166c:	e0b5      	b.n	80017da <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800166e:	4b3e      	ldr	r3, [pc, #248]	; (8001768 <HAL_RCC_OscConfig+0x470>)
 8001670:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001672:	f003 0302 	and.w	r3, r3, #2
 8001676:	2b00      	cmp	r3, #0
 8001678:	d1ee      	bne.n	8001658 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800167a:	7dfb      	ldrb	r3, [r7, #23]
 800167c:	2b01      	cmp	r3, #1
 800167e:	d105      	bne.n	800168c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001680:	4b39      	ldr	r3, [pc, #228]	; (8001768 <HAL_RCC_OscConfig+0x470>)
 8001682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001684:	4a38      	ldr	r2, [pc, #224]	; (8001768 <HAL_RCC_OscConfig+0x470>)
 8001686:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800168a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	699b      	ldr	r3, [r3, #24]
 8001690:	2b00      	cmp	r3, #0
 8001692:	f000 80a1 	beq.w	80017d8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001696:	4b34      	ldr	r3, [pc, #208]	; (8001768 <HAL_RCC_OscConfig+0x470>)
 8001698:	689b      	ldr	r3, [r3, #8]
 800169a:	f003 030c 	and.w	r3, r3, #12
 800169e:	2b08      	cmp	r3, #8
 80016a0:	d05c      	beq.n	800175c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	699b      	ldr	r3, [r3, #24]
 80016a6:	2b02      	cmp	r3, #2
 80016a8:	d141      	bne.n	800172e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016aa:	4b31      	ldr	r3, [pc, #196]	; (8001770 <HAL_RCC_OscConfig+0x478>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016b0:	f7ff fad2 	bl	8000c58 <HAL_GetTick>
 80016b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016b6:	e008      	b.n	80016ca <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016b8:	f7ff face 	bl	8000c58 <HAL_GetTick>
 80016bc:	4602      	mov	r2, r0
 80016be:	693b      	ldr	r3, [r7, #16]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	2b02      	cmp	r3, #2
 80016c4:	d901      	bls.n	80016ca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80016c6:	2303      	movs	r3, #3
 80016c8:	e087      	b.n	80017da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016ca:	4b27      	ldr	r3, [pc, #156]	; (8001768 <HAL_RCC_OscConfig+0x470>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d1f0      	bne.n	80016b8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	69da      	ldr	r2, [r3, #28]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6a1b      	ldr	r3, [r3, #32]
 80016de:	431a      	orrs	r2, r3
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016e4:	019b      	lsls	r3, r3, #6
 80016e6:	431a      	orrs	r2, r3
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016ec:	085b      	lsrs	r3, r3, #1
 80016ee:	3b01      	subs	r3, #1
 80016f0:	041b      	lsls	r3, r3, #16
 80016f2:	431a      	orrs	r2, r3
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016f8:	061b      	lsls	r3, r3, #24
 80016fa:	491b      	ldr	r1, [pc, #108]	; (8001768 <HAL_RCC_OscConfig+0x470>)
 80016fc:	4313      	orrs	r3, r2
 80016fe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001700:	4b1b      	ldr	r3, [pc, #108]	; (8001770 <HAL_RCC_OscConfig+0x478>)
 8001702:	2201      	movs	r2, #1
 8001704:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001706:	f7ff faa7 	bl	8000c58 <HAL_GetTick>
 800170a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800170c:	e008      	b.n	8001720 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800170e:	f7ff faa3 	bl	8000c58 <HAL_GetTick>
 8001712:	4602      	mov	r2, r0
 8001714:	693b      	ldr	r3, [r7, #16]
 8001716:	1ad3      	subs	r3, r2, r3
 8001718:	2b02      	cmp	r3, #2
 800171a:	d901      	bls.n	8001720 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800171c:	2303      	movs	r3, #3
 800171e:	e05c      	b.n	80017da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001720:	4b11      	ldr	r3, [pc, #68]	; (8001768 <HAL_RCC_OscConfig+0x470>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001728:	2b00      	cmp	r3, #0
 800172a:	d0f0      	beq.n	800170e <HAL_RCC_OscConfig+0x416>
 800172c:	e054      	b.n	80017d8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800172e:	4b10      	ldr	r3, [pc, #64]	; (8001770 <HAL_RCC_OscConfig+0x478>)
 8001730:	2200      	movs	r2, #0
 8001732:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001734:	f7ff fa90 	bl	8000c58 <HAL_GetTick>
 8001738:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800173a:	e008      	b.n	800174e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800173c:	f7ff fa8c 	bl	8000c58 <HAL_GetTick>
 8001740:	4602      	mov	r2, r0
 8001742:	693b      	ldr	r3, [r7, #16]
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	2b02      	cmp	r3, #2
 8001748:	d901      	bls.n	800174e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800174a:	2303      	movs	r3, #3
 800174c:	e045      	b.n	80017da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800174e:	4b06      	ldr	r3, [pc, #24]	; (8001768 <HAL_RCC_OscConfig+0x470>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001756:	2b00      	cmp	r3, #0
 8001758:	d1f0      	bne.n	800173c <HAL_RCC_OscConfig+0x444>
 800175a:	e03d      	b.n	80017d8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	699b      	ldr	r3, [r3, #24]
 8001760:	2b01      	cmp	r3, #1
 8001762:	d107      	bne.n	8001774 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001764:	2301      	movs	r3, #1
 8001766:	e038      	b.n	80017da <HAL_RCC_OscConfig+0x4e2>
 8001768:	40023800 	.word	0x40023800
 800176c:	40007000 	.word	0x40007000
 8001770:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001774:	4b1b      	ldr	r3, [pc, #108]	; (80017e4 <HAL_RCC_OscConfig+0x4ec>)
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	699b      	ldr	r3, [r3, #24]
 800177e:	2b01      	cmp	r3, #1
 8001780:	d028      	beq.n	80017d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800178c:	429a      	cmp	r2, r3
 800178e:	d121      	bne.n	80017d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800179a:	429a      	cmp	r2, r3
 800179c:	d11a      	bne.n	80017d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800179e:	68fa      	ldr	r2, [r7, #12]
 80017a0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80017a4:	4013      	ands	r3, r2
 80017a6:	687a      	ldr	r2, [r7, #4]
 80017a8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80017aa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d111      	bne.n	80017d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017ba:	085b      	lsrs	r3, r3, #1
 80017bc:	3b01      	subs	r3, #1
 80017be:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d107      	bne.n	80017d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017ce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017d0:	429a      	cmp	r2, r3
 80017d2:	d001      	beq.n	80017d8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80017d4:	2301      	movs	r3, #1
 80017d6:	e000      	b.n	80017da <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80017d8:	2300      	movs	r3, #0
}
 80017da:	4618      	mov	r0, r3
 80017dc:	3718      	adds	r7, #24
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	40023800 	.word	0x40023800

080017e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b084      	sub	sp, #16
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d101      	bne.n	80017fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017f8:	2301      	movs	r3, #1
 80017fa:	e0cc      	b.n	8001996 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017fc:	4b68      	ldr	r3, [pc, #416]	; (80019a0 <HAL_RCC_ClockConfig+0x1b8>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f003 0307 	and.w	r3, r3, #7
 8001804:	683a      	ldr	r2, [r7, #0]
 8001806:	429a      	cmp	r2, r3
 8001808:	d90c      	bls.n	8001824 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800180a:	4b65      	ldr	r3, [pc, #404]	; (80019a0 <HAL_RCC_ClockConfig+0x1b8>)
 800180c:	683a      	ldr	r2, [r7, #0]
 800180e:	b2d2      	uxtb	r2, r2
 8001810:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001812:	4b63      	ldr	r3, [pc, #396]	; (80019a0 <HAL_RCC_ClockConfig+0x1b8>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f003 0307 	and.w	r3, r3, #7
 800181a:	683a      	ldr	r2, [r7, #0]
 800181c:	429a      	cmp	r2, r3
 800181e:	d001      	beq.n	8001824 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001820:	2301      	movs	r3, #1
 8001822:	e0b8      	b.n	8001996 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f003 0302 	and.w	r3, r3, #2
 800182c:	2b00      	cmp	r3, #0
 800182e:	d020      	beq.n	8001872 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f003 0304 	and.w	r3, r3, #4
 8001838:	2b00      	cmp	r3, #0
 800183a:	d005      	beq.n	8001848 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800183c:	4b59      	ldr	r3, [pc, #356]	; (80019a4 <HAL_RCC_ClockConfig+0x1bc>)
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	4a58      	ldr	r2, [pc, #352]	; (80019a4 <HAL_RCC_ClockConfig+0x1bc>)
 8001842:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001846:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f003 0308 	and.w	r3, r3, #8
 8001850:	2b00      	cmp	r3, #0
 8001852:	d005      	beq.n	8001860 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001854:	4b53      	ldr	r3, [pc, #332]	; (80019a4 <HAL_RCC_ClockConfig+0x1bc>)
 8001856:	689b      	ldr	r3, [r3, #8]
 8001858:	4a52      	ldr	r2, [pc, #328]	; (80019a4 <HAL_RCC_ClockConfig+0x1bc>)
 800185a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800185e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001860:	4b50      	ldr	r3, [pc, #320]	; (80019a4 <HAL_RCC_ClockConfig+0x1bc>)
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	689b      	ldr	r3, [r3, #8]
 800186c:	494d      	ldr	r1, [pc, #308]	; (80019a4 <HAL_RCC_ClockConfig+0x1bc>)
 800186e:	4313      	orrs	r3, r2
 8001870:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f003 0301 	and.w	r3, r3, #1
 800187a:	2b00      	cmp	r3, #0
 800187c:	d044      	beq.n	8001908 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	2b01      	cmp	r3, #1
 8001884:	d107      	bne.n	8001896 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001886:	4b47      	ldr	r3, [pc, #284]	; (80019a4 <HAL_RCC_ClockConfig+0x1bc>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800188e:	2b00      	cmp	r3, #0
 8001890:	d119      	bne.n	80018c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e07f      	b.n	8001996 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	2b02      	cmp	r3, #2
 800189c:	d003      	beq.n	80018a6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018a2:	2b03      	cmp	r3, #3
 80018a4:	d107      	bne.n	80018b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018a6:	4b3f      	ldr	r3, [pc, #252]	; (80019a4 <HAL_RCC_ClockConfig+0x1bc>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d109      	bne.n	80018c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
 80018b4:	e06f      	b.n	8001996 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018b6:	4b3b      	ldr	r3, [pc, #236]	; (80019a4 <HAL_RCC_ClockConfig+0x1bc>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f003 0302 	and.w	r3, r3, #2
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d101      	bne.n	80018c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018c2:	2301      	movs	r3, #1
 80018c4:	e067      	b.n	8001996 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018c6:	4b37      	ldr	r3, [pc, #220]	; (80019a4 <HAL_RCC_ClockConfig+0x1bc>)
 80018c8:	689b      	ldr	r3, [r3, #8]
 80018ca:	f023 0203 	bic.w	r2, r3, #3
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	4934      	ldr	r1, [pc, #208]	; (80019a4 <HAL_RCC_ClockConfig+0x1bc>)
 80018d4:	4313      	orrs	r3, r2
 80018d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018d8:	f7ff f9be 	bl	8000c58 <HAL_GetTick>
 80018dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018de:	e00a      	b.n	80018f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018e0:	f7ff f9ba 	bl	8000c58 <HAL_GetTick>
 80018e4:	4602      	mov	r2, r0
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	1ad3      	subs	r3, r2, r3
 80018ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d901      	bls.n	80018f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018f2:	2303      	movs	r3, #3
 80018f4:	e04f      	b.n	8001996 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018f6:	4b2b      	ldr	r3, [pc, #172]	; (80019a4 <HAL_RCC_ClockConfig+0x1bc>)
 80018f8:	689b      	ldr	r3, [r3, #8]
 80018fa:	f003 020c 	and.w	r2, r3, #12
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	009b      	lsls	r3, r3, #2
 8001904:	429a      	cmp	r2, r3
 8001906:	d1eb      	bne.n	80018e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001908:	4b25      	ldr	r3, [pc, #148]	; (80019a0 <HAL_RCC_ClockConfig+0x1b8>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f003 0307 	and.w	r3, r3, #7
 8001910:	683a      	ldr	r2, [r7, #0]
 8001912:	429a      	cmp	r2, r3
 8001914:	d20c      	bcs.n	8001930 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001916:	4b22      	ldr	r3, [pc, #136]	; (80019a0 <HAL_RCC_ClockConfig+0x1b8>)
 8001918:	683a      	ldr	r2, [r7, #0]
 800191a:	b2d2      	uxtb	r2, r2
 800191c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800191e:	4b20      	ldr	r3, [pc, #128]	; (80019a0 <HAL_RCC_ClockConfig+0x1b8>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f003 0307 	and.w	r3, r3, #7
 8001926:	683a      	ldr	r2, [r7, #0]
 8001928:	429a      	cmp	r2, r3
 800192a:	d001      	beq.n	8001930 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800192c:	2301      	movs	r3, #1
 800192e:	e032      	b.n	8001996 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f003 0304 	and.w	r3, r3, #4
 8001938:	2b00      	cmp	r3, #0
 800193a:	d008      	beq.n	800194e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800193c:	4b19      	ldr	r3, [pc, #100]	; (80019a4 <HAL_RCC_ClockConfig+0x1bc>)
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	68db      	ldr	r3, [r3, #12]
 8001948:	4916      	ldr	r1, [pc, #88]	; (80019a4 <HAL_RCC_ClockConfig+0x1bc>)
 800194a:	4313      	orrs	r3, r2
 800194c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f003 0308 	and.w	r3, r3, #8
 8001956:	2b00      	cmp	r3, #0
 8001958:	d009      	beq.n	800196e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800195a:	4b12      	ldr	r3, [pc, #72]	; (80019a4 <HAL_RCC_ClockConfig+0x1bc>)
 800195c:	689b      	ldr	r3, [r3, #8]
 800195e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	691b      	ldr	r3, [r3, #16]
 8001966:	00db      	lsls	r3, r3, #3
 8001968:	490e      	ldr	r1, [pc, #56]	; (80019a4 <HAL_RCC_ClockConfig+0x1bc>)
 800196a:	4313      	orrs	r3, r2
 800196c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800196e:	f000 f821 	bl	80019b4 <HAL_RCC_GetSysClockFreq>
 8001972:	4602      	mov	r2, r0
 8001974:	4b0b      	ldr	r3, [pc, #44]	; (80019a4 <HAL_RCC_ClockConfig+0x1bc>)
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	091b      	lsrs	r3, r3, #4
 800197a:	f003 030f 	and.w	r3, r3, #15
 800197e:	490a      	ldr	r1, [pc, #40]	; (80019a8 <HAL_RCC_ClockConfig+0x1c0>)
 8001980:	5ccb      	ldrb	r3, [r1, r3]
 8001982:	fa22 f303 	lsr.w	r3, r2, r3
 8001986:	4a09      	ldr	r2, [pc, #36]	; (80019ac <HAL_RCC_ClockConfig+0x1c4>)
 8001988:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800198a:	4b09      	ldr	r3, [pc, #36]	; (80019b0 <HAL_RCC_ClockConfig+0x1c8>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4618      	mov	r0, r3
 8001990:	f7ff f814 	bl	80009bc <HAL_InitTick>

  return HAL_OK;
 8001994:	2300      	movs	r3, #0
}
 8001996:	4618      	mov	r0, r3
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	40023c00 	.word	0x40023c00
 80019a4:	40023800 	.word	0x40023800
 80019a8:	08006508 	.word	0x08006508
 80019ac:	20000000 	.word	0x20000000
 80019b0:	20000004 	.word	0x20000004

080019b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80019b8:	b094      	sub	sp, #80	; 0x50
 80019ba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80019bc:	2300      	movs	r3, #0
 80019be:	647b      	str	r3, [r7, #68]	; 0x44
 80019c0:	2300      	movs	r3, #0
 80019c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80019c4:	2300      	movs	r3, #0
 80019c6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80019c8:	2300      	movs	r3, #0
 80019ca:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80019cc:	4b79      	ldr	r3, [pc, #484]	; (8001bb4 <HAL_RCC_GetSysClockFreq+0x200>)
 80019ce:	689b      	ldr	r3, [r3, #8]
 80019d0:	f003 030c 	and.w	r3, r3, #12
 80019d4:	2b08      	cmp	r3, #8
 80019d6:	d00d      	beq.n	80019f4 <HAL_RCC_GetSysClockFreq+0x40>
 80019d8:	2b08      	cmp	r3, #8
 80019da:	f200 80e1 	bhi.w	8001ba0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d002      	beq.n	80019e8 <HAL_RCC_GetSysClockFreq+0x34>
 80019e2:	2b04      	cmp	r3, #4
 80019e4:	d003      	beq.n	80019ee <HAL_RCC_GetSysClockFreq+0x3a>
 80019e6:	e0db      	b.n	8001ba0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019e8:	4b73      	ldr	r3, [pc, #460]	; (8001bb8 <HAL_RCC_GetSysClockFreq+0x204>)
 80019ea:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80019ec:	e0db      	b.n	8001ba6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019ee:	4b73      	ldr	r3, [pc, #460]	; (8001bbc <HAL_RCC_GetSysClockFreq+0x208>)
 80019f0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80019f2:	e0d8      	b.n	8001ba6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019f4:	4b6f      	ldr	r3, [pc, #444]	; (8001bb4 <HAL_RCC_GetSysClockFreq+0x200>)
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80019fc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019fe:	4b6d      	ldr	r3, [pc, #436]	; (8001bb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d063      	beq.n	8001ad2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a0a:	4b6a      	ldr	r3, [pc, #424]	; (8001bb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	099b      	lsrs	r3, r3, #6
 8001a10:	2200      	movs	r2, #0
 8001a12:	63bb      	str	r3, [r7, #56]	; 0x38
 8001a14:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001a16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a1c:	633b      	str	r3, [r7, #48]	; 0x30
 8001a1e:	2300      	movs	r3, #0
 8001a20:	637b      	str	r3, [r7, #52]	; 0x34
 8001a22:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001a26:	4622      	mov	r2, r4
 8001a28:	462b      	mov	r3, r5
 8001a2a:	f04f 0000 	mov.w	r0, #0
 8001a2e:	f04f 0100 	mov.w	r1, #0
 8001a32:	0159      	lsls	r1, r3, #5
 8001a34:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a38:	0150      	lsls	r0, r2, #5
 8001a3a:	4602      	mov	r2, r0
 8001a3c:	460b      	mov	r3, r1
 8001a3e:	4621      	mov	r1, r4
 8001a40:	1a51      	subs	r1, r2, r1
 8001a42:	6139      	str	r1, [r7, #16]
 8001a44:	4629      	mov	r1, r5
 8001a46:	eb63 0301 	sbc.w	r3, r3, r1
 8001a4a:	617b      	str	r3, [r7, #20]
 8001a4c:	f04f 0200 	mov.w	r2, #0
 8001a50:	f04f 0300 	mov.w	r3, #0
 8001a54:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001a58:	4659      	mov	r1, fp
 8001a5a:	018b      	lsls	r3, r1, #6
 8001a5c:	4651      	mov	r1, sl
 8001a5e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a62:	4651      	mov	r1, sl
 8001a64:	018a      	lsls	r2, r1, #6
 8001a66:	4651      	mov	r1, sl
 8001a68:	ebb2 0801 	subs.w	r8, r2, r1
 8001a6c:	4659      	mov	r1, fp
 8001a6e:	eb63 0901 	sbc.w	r9, r3, r1
 8001a72:	f04f 0200 	mov.w	r2, #0
 8001a76:	f04f 0300 	mov.w	r3, #0
 8001a7a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a7e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a82:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a86:	4690      	mov	r8, r2
 8001a88:	4699      	mov	r9, r3
 8001a8a:	4623      	mov	r3, r4
 8001a8c:	eb18 0303 	adds.w	r3, r8, r3
 8001a90:	60bb      	str	r3, [r7, #8]
 8001a92:	462b      	mov	r3, r5
 8001a94:	eb49 0303 	adc.w	r3, r9, r3
 8001a98:	60fb      	str	r3, [r7, #12]
 8001a9a:	f04f 0200 	mov.w	r2, #0
 8001a9e:	f04f 0300 	mov.w	r3, #0
 8001aa2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001aa6:	4629      	mov	r1, r5
 8001aa8:	024b      	lsls	r3, r1, #9
 8001aaa:	4621      	mov	r1, r4
 8001aac:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001ab0:	4621      	mov	r1, r4
 8001ab2:	024a      	lsls	r2, r1, #9
 8001ab4:	4610      	mov	r0, r2
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001aba:	2200      	movs	r2, #0
 8001abc:	62bb      	str	r3, [r7, #40]	; 0x28
 8001abe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001ac0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001ac4:	f7fe fbdc 	bl	8000280 <__aeabi_uldivmod>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	460b      	mov	r3, r1
 8001acc:	4613      	mov	r3, r2
 8001ace:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001ad0:	e058      	b.n	8001b84 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ad2:	4b38      	ldr	r3, [pc, #224]	; (8001bb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	099b      	lsrs	r3, r3, #6
 8001ad8:	2200      	movs	r2, #0
 8001ada:	4618      	mov	r0, r3
 8001adc:	4611      	mov	r1, r2
 8001ade:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001ae2:	623b      	str	r3, [r7, #32]
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	627b      	str	r3, [r7, #36]	; 0x24
 8001ae8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001aec:	4642      	mov	r2, r8
 8001aee:	464b      	mov	r3, r9
 8001af0:	f04f 0000 	mov.w	r0, #0
 8001af4:	f04f 0100 	mov.w	r1, #0
 8001af8:	0159      	lsls	r1, r3, #5
 8001afa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001afe:	0150      	lsls	r0, r2, #5
 8001b00:	4602      	mov	r2, r0
 8001b02:	460b      	mov	r3, r1
 8001b04:	4641      	mov	r1, r8
 8001b06:	ebb2 0a01 	subs.w	sl, r2, r1
 8001b0a:	4649      	mov	r1, r9
 8001b0c:	eb63 0b01 	sbc.w	fp, r3, r1
 8001b10:	f04f 0200 	mov.w	r2, #0
 8001b14:	f04f 0300 	mov.w	r3, #0
 8001b18:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001b1c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001b20:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001b24:	ebb2 040a 	subs.w	r4, r2, sl
 8001b28:	eb63 050b 	sbc.w	r5, r3, fp
 8001b2c:	f04f 0200 	mov.w	r2, #0
 8001b30:	f04f 0300 	mov.w	r3, #0
 8001b34:	00eb      	lsls	r3, r5, #3
 8001b36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b3a:	00e2      	lsls	r2, r4, #3
 8001b3c:	4614      	mov	r4, r2
 8001b3e:	461d      	mov	r5, r3
 8001b40:	4643      	mov	r3, r8
 8001b42:	18e3      	adds	r3, r4, r3
 8001b44:	603b      	str	r3, [r7, #0]
 8001b46:	464b      	mov	r3, r9
 8001b48:	eb45 0303 	adc.w	r3, r5, r3
 8001b4c:	607b      	str	r3, [r7, #4]
 8001b4e:	f04f 0200 	mov.w	r2, #0
 8001b52:	f04f 0300 	mov.w	r3, #0
 8001b56:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b5a:	4629      	mov	r1, r5
 8001b5c:	028b      	lsls	r3, r1, #10
 8001b5e:	4621      	mov	r1, r4
 8001b60:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b64:	4621      	mov	r1, r4
 8001b66:	028a      	lsls	r2, r1, #10
 8001b68:	4610      	mov	r0, r2
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b6e:	2200      	movs	r2, #0
 8001b70:	61bb      	str	r3, [r7, #24]
 8001b72:	61fa      	str	r2, [r7, #28]
 8001b74:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b78:	f7fe fb82 	bl	8000280 <__aeabi_uldivmod>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	460b      	mov	r3, r1
 8001b80:	4613      	mov	r3, r2
 8001b82:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001b84:	4b0b      	ldr	r3, [pc, #44]	; (8001bb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	0c1b      	lsrs	r3, r3, #16
 8001b8a:	f003 0303 	and.w	r3, r3, #3
 8001b8e:	3301      	adds	r3, #1
 8001b90:	005b      	lsls	r3, r3, #1
 8001b92:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001b94:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001b96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001b98:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b9c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001b9e:	e002      	b.n	8001ba6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ba0:	4b05      	ldr	r3, [pc, #20]	; (8001bb8 <HAL_RCC_GetSysClockFreq+0x204>)
 8001ba2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001ba4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ba6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	3750      	adds	r7, #80	; 0x50
 8001bac:	46bd      	mov	sp, r7
 8001bae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001bb2:	bf00      	nop
 8001bb4:	40023800 	.word	0x40023800
 8001bb8:	00f42400 	.word	0x00f42400
 8001bbc:	007a1200 	.word	0x007a1200

08001bc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001bc4:	4b03      	ldr	r3, [pc, #12]	; (8001bd4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr
 8001bd2:	bf00      	nop
 8001bd4:	20000000 	.word	0x20000000

08001bd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001bdc:	f7ff fff0 	bl	8001bc0 <HAL_RCC_GetHCLKFreq>
 8001be0:	4602      	mov	r2, r0
 8001be2:	4b05      	ldr	r3, [pc, #20]	; (8001bf8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	0a9b      	lsrs	r3, r3, #10
 8001be8:	f003 0307 	and.w	r3, r3, #7
 8001bec:	4903      	ldr	r1, [pc, #12]	; (8001bfc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001bee:	5ccb      	ldrb	r3, [r1, r3]
 8001bf0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	40023800 	.word	0x40023800
 8001bfc:	08006518 	.word	0x08006518

08001c00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001c04:	f7ff ffdc 	bl	8001bc0 <HAL_RCC_GetHCLKFreq>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	4b05      	ldr	r3, [pc, #20]	; (8001c20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001c0c:	689b      	ldr	r3, [r3, #8]
 8001c0e:	0b5b      	lsrs	r3, r3, #13
 8001c10:	f003 0307 	and.w	r3, r3, #7
 8001c14:	4903      	ldr	r1, [pc, #12]	; (8001c24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c16:	5ccb      	ldrb	r3, [r1, r3]
 8001c18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	40023800 	.word	0x40023800
 8001c24:	08006518 	.word	0x08006518

08001c28 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
 8001c30:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	220f      	movs	r2, #15
 8001c36:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001c38:	4b12      	ldr	r3, [pc, #72]	; (8001c84 <HAL_RCC_GetClockConfig+0x5c>)
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	f003 0203 	and.w	r2, r3, #3
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001c44:	4b0f      	ldr	r3, [pc, #60]	; (8001c84 <HAL_RCC_GetClockConfig+0x5c>)
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001c50:	4b0c      	ldr	r3, [pc, #48]	; (8001c84 <HAL_RCC_GetClockConfig+0x5c>)
 8001c52:	689b      	ldr	r3, [r3, #8]
 8001c54:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001c5c:	4b09      	ldr	r3, [pc, #36]	; (8001c84 <HAL_RCC_GetClockConfig+0x5c>)
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	08db      	lsrs	r3, r3, #3
 8001c62:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001c6a:	4b07      	ldr	r3, [pc, #28]	; (8001c88 <HAL_RCC_GetClockConfig+0x60>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 0207 	and.w	r2, r3, #7
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	601a      	str	r2, [r3, #0]
}
 8001c76:	bf00      	nop
 8001c78:	370c      	adds	r7, #12
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	40023800 	.word	0x40023800
 8001c88:	40023c00 	.word	0x40023c00

08001c8c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d101      	bne.n	8001c9e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	e041      	b.n	8001d22 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d106      	bne.n	8001cb8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2200      	movs	r2, #0
 8001cae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001cb2:	6878      	ldr	r0, [r7, #4]
 8001cb4:	f000 f839 	bl	8001d2a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2202      	movs	r2, #2
 8001cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	3304      	adds	r3, #4
 8001cc8:	4619      	mov	r1, r3
 8001cca:	4610      	mov	r0, r2
 8001ccc:	f000 f9d8 	bl	8002080 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2201      	movs	r2, #1
 8001cdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2201      	movs	r2, #1
 8001cec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2201      	movs	r2, #1
 8001d04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2201      	movs	r2, #1
 8001d14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001d20:	2300      	movs	r3, #0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3708      	adds	r7, #8
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}

08001d2a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001d2a:	b480      	push	{r7}
 8001d2c:	b083      	sub	sp, #12
 8001d2e:	af00      	add	r7, sp, #0
 8001d30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001d32:	bf00      	nop
 8001d34:	370c      	adds	r7, #12
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
	...

08001d40 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b085      	sub	sp, #20
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d4e:	b2db      	uxtb	r3, r3
 8001d50:	2b01      	cmp	r3, #1
 8001d52:	d001      	beq.n	8001d58 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001d54:	2301      	movs	r3, #1
 8001d56:	e04e      	b.n	8001df6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2202      	movs	r2, #2
 8001d5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	68da      	ldr	r2, [r3, #12]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f042 0201 	orr.w	r2, r2, #1
 8001d6e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a23      	ldr	r2, [pc, #140]	; (8001e04 <HAL_TIM_Base_Start_IT+0xc4>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d022      	beq.n	8001dc0 <HAL_TIM_Base_Start_IT+0x80>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d82:	d01d      	beq.n	8001dc0 <HAL_TIM_Base_Start_IT+0x80>
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a1f      	ldr	r2, [pc, #124]	; (8001e08 <HAL_TIM_Base_Start_IT+0xc8>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d018      	beq.n	8001dc0 <HAL_TIM_Base_Start_IT+0x80>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a1e      	ldr	r2, [pc, #120]	; (8001e0c <HAL_TIM_Base_Start_IT+0xcc>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d013      	beq.n	8001dc0 <HAL_TIM_Base_Start_IT+0x80>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a1c      	ldr	r2, [pc, #112]	; (8001e10 <HAL_TIM_Base_Start_IT+0xd0>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d00e      	beq.n	8001dc0 <HAL_TIM_Base_Start_IT+0x80>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a1b      	ldr	r2, [pc, #108]	; (8001e14 <HAL_TIM_Base_Start_IT+0xd4>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d009      	beq.n	8001dc0 <HAL_TIM_Base_Start_IT+0x80>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a19      	ldr	r2, [pc, #100]	; (8001e18 <HAL_TIM_Base_Start_IT+0xd8>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d004      	beq.n	8001dc0 <HAL_TIM_Base_Start_IT+0x80>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a18      	ldr	r2, [pc, #96]	; (8001e1c <HAL_TIM_Base_Start_IT+0xdc>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d111      	bne.n	8001de4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	689b      	ldr	r3, [r3, #8]
 8001dc6:	f003 0307 	and.w	r3, r3, #7
 8001dca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	2b06      	cmp	r3, #6
 8001dd0:	d010      	beq.n	8001df4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	681a      	ldr	r2, [r3, #0]
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f042 0201 	orr.w	r2, r2, #1
 8001de0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001de2:	e007      	b.n	8001df4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f042 0201 	orr.w	r2, r2, #1
 8001df2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001df4:	2300      	movs	r3, #0
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	3714      	adds	r7, #20
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr
 8001e02:	bf00      	nop
 8001e04:	40010000 	.word	0x40010000
 8001e08:	40000400 	.word	0x40000400
 8001e0c:	40000800 	.word	0x40000800
 8001e10:	40000c00 	.word	0x40000c00
 8001e14:	40010400 	.word	0x40010400
 8001e18:	40014000 	.word	0x40014000
 8001e1c:	40001800 	.word	0x40001800

08001e20 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	691b      	ldr	r3, [r3, #16]
 8001e2e:	f003 0302 	and.w	r3, r3, #2
 8001e32:	2b02      	cmp	r3, #2
 8001e34:	d122      	bne.n	8001e7c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	68db      	ldr	r3, [r3, #12]
 8001e3c:	f003 0302 	and.w	r3, r3, #2
 8001e40:	2b02      	cmp	r3, #2
 8001e42:	d11b      	bne.n	8001e7c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f06f 0202 	mvn.w	r2, #2
 8001e4c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2201      	movs	r2, #1
 8001e52:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	699b      	ldr	r3, [r3, #24]
 8001e5a:	f003 0303 	and.w	r3, r3, #3
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d003      	beq.n	8001e6a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001e62:	6878      	ldr	r0, [r7, #4]
 8001e64:	f000 f8ee 	bl	8002044 <HAL_TIM_IC_CaptureCallback>
 8001e68:	e005      	b.n	8001e76 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e6a:	6878      	ldr	r0, [r7, #4]
 8001e6c:	f000 f8e0 	bl	8002030 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e70:	6878      	ldr	r0, [r7, #4]
 8001e72:	f000 f8f1 	bl	8002058 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2200      	movs	r2, #0
 8001e7a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	691b      	ldr	r3, [r3, #16]
 8001e82:	f003 0304 	and.w	r3, r3, #4
 8001e86:	2b04      	cmp	r3, #4
 8001e88:	d122      	bne.n	8001ed0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	f003 0304 	and.w	r3, r3, #4
 8001e94:	2b04      	cmp	r3, #4
 8001e96:	d11b      	bne.n	8001ed0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f06f 0204 	mvn.w	r2, #4
 8001ea0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2202      	movs	r2, #2
 8001ea6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	699b      	ldr	r3, [r3, #24]
 8001eae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d003      	beq.n	8001ebe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001eb6:	6878      	ldr	r0, [r7, #4]
 8001eb8:	f000 f8c4 	bl	8002044 <HAL_TIM_IC_CaptureCallback>
 8001ebc:	e005      	b.n	8001eca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ebe:	6878      	ldr	r0, [r7, #4]
 8001ec0:	f000 f8b6 	bl	8002030 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ec4:	6878      	ldr	r0, [r7, #4]
 8001ec6:	f000 f8c7 	bl	8002058 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	691b      	ldr	r3, [r3, #16]
 8001ed6:	f003 0308 	and.w	r3, r3, #8
 8001eda:	2b08      	cmp	r3, #8
 8001edc:	d122      	bne.n	8001f24 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	68db      	ldr	r3, [r3, #12]
 8001ee4:	f003 0308 	and.w	r3, r3, #8
 8001ee8:	2b08      	cmp	r3, #8
 8001eea:	d11b      	bne.n	8001f24 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f06f 0208 	mvn.w	r2, #8
 8001ef4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2204      	movs	r2, #4
 8001efa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	69db      	ldr	r3, [r3, #28]
 8001f02:	f003 0303 	and.w	r3, r3, #3
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d003      	beq.n	8001f12 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f000 f89a 	bl	8002044 <HAL_TIM_IC_CaptureCallback>
 8001f10:	e005      	b.n	8001f1e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	f000 f88c 	bl	8002030 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	f000 f89d 	bl	8002058 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2200      	movs	r2, #0
 8001f22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	691b      	ldr	r3, [r3, #16]
 8001f2a:	f003 0310 	and.w	r3, r3, #16
 8001f2e:	2b10      	cmp	r3, #16
 8001f30:	d122      	bne.n	8001f78 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	68db      	ldr	r3, [r3, #12]
 8001f38:	f003 0310 	and.w	r3, r3, #16
 8001f3c:	2b10      	cmp	r3, #16
 8001f3e:	d11b      	bne.n	8001f78 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f06f 0210 	mvn.w	r2, #16
 8001f48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2208      	movs	r2, #8
 8001f4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	69db      	ldr	r3, [r3, #28]
 8001f56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d003      	beq.n	8001f66 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f5e:	6878      	ldr	r0, [r7, #4]
 8001f60:	f000 f870 	bl	8002044 <HAL_TIM_IC_CaptureCallback>
 8001f64:	e005      	b.n	8001f72 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f66:	6878      	ldr	r0, [r7, #4]
 8001f68:	f000 f862 	bl	8002030 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	f000 f873 	bl	8002058 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2200      	movs	r2, #0
 8001f76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	691b      	ldr	r3, [r3, #16]
 8001f7e:	f003 0301 	and.w	r3, r3, #1
 8001f82:	2b01      	cmp	r3, #1
 8001f84:	d10e      	bne.n	8001fa4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	f003 0301 	and.w	r3, r3, #1
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d107      	bne.n	8001fa4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f06f 0201 	mvn.w	r2, #1
 8001f9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f9e:	6878      	ldr	r0, [r7, #4]
 8001fa0:	f7fe fc70 	bl	8000884 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	691b      	ldr	r3, [r3, #16]
 8001faa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fae:	2b80      	cmp	r3, #128	; 0x80
 8001fb0:	d10e      	bne.n	8001fd0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fbc:	2b80      	cmp	r3, #128	; 0x80
 8001fbe:	d107      	bne.n	8001fd0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001fc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	f000 f902 	bl	80021d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	691b      	ldr	r3, [r3, #16]
 8001fd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fda:	2b40      	cmp	r3, #64	; 0x40
 8001fdc:	d10e      	bne.n	8001ffc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fe8:	2b40      	cmp	r3, #64	; 0x40
 8001fea:	d107      	bne.n	8001ffc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001ff4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001ff6:	6878      	ldr	r0, [r7, #4]
 8001ff8:	f000 f838 	bl	800206c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	691b      	ldr	r3, [r3, #16]
 8002002:	f003 0320 	and.w	r3, r3, #32
 8002006:	2b20      	cmp	r3, #32
 8002008:	d10e      	bne.n	8002028 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	68db      	ldr	r3, [r3, #12]
 8002010:	f003 0320 	and.w	r3, r3, #32
 8002014:	2b20      	cmp	r3, #32
 8002016:	d107      	bne.n	8002028 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f06f 0220 	mvn.w	r2, #32
 8002020:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002022:	6878      	ldr	r0, [r7, #4]
 8002024:	f000 f8cc 	bl	80021c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002028:	bf00      	nop
 800202a:	3708      	adds	r7, #8
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}

08002030 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002038:	bf00      	nop
 800203a:	370c      	adds	r7, #12
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr

08002044 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002044:	b480      	push	{r7}
 8002046:	b083      	sub	sp, #12
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800204c:	bf00      	nop
 800204e:	370c      	adds	r7, #12
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr

08002058 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002060:	bf00      	nop
 8002062:	370c      	adds	r7, #12
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr

0800206c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002074:	bf00      	nop
 8002076:	370c      	adds	r7, #12
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr

08002080 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002080:	b480      	push	{r7}
 8002082:	b085      	sub	sp, #20
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
 8002088:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	4a40      	ldr	r2, [pc, #256]	; (8002194 <TIM_Base_SetConfig+0x114>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d013      	beq.n	80020c0 <TIM_Base_SetConfig+0x40>
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800209e:	d00f      	beq.n	80020c0 <TIM_Base_SetConfig+0x40>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	4a3d      	ldr	r2, [pc, #244]	; (8002198 <TIM_Base_SetConfig+0x118>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d00b      	beq.n	80020c0 <TIM_Base_SetConfig+0x40>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	4a3c      	ldr	r2, [pc, #240]	; (800219c <TIM_Base_SetConfig+0x11c>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d007      	beq.n	80020c0 <TIM_Base_SetConfig+0x40>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	4a3b      	ldr	r2, [pc, #236]	; (80021a0 <TIM_Base_SetConfig+0x120>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d003      	beq.n	80020c0 <TIM_Base_SetConfig+0x40>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	4a3a      	ldr	r2, [pc, #232]	; (80021a4 <TIM_Base_SetConfig+0x124>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d108      	bne.n	80020d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	68fa      	ldr	r2, [r7, #12]
 80020ce:	4313      	orrs	r3, r2
 80020d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	4a2f      	ldr	r2, [pc, #188]	; (8002194 <TIM_Base_SetConfig+0x114>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d02b      	beq.n	8002132 <TIM_Base_SetConfig+0xb2>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020e0:	d027      	beq.n	8002132 <TIM_Base_SetConfig+0xb2>
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4a2c      	ldr	r2, [pc, #176]	; (8002198 <TIM_Base_SetConfig+0x118>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d023      	beq.n	8002132 <TIM_Base_SetConfig+0xb2>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4a2b      	ldr	r2, [pc, #172]	; (800219c <TIM_Base_SetConfig+0x11c>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d01f      	beq.n	8002132 <TIM_Base_SetConfig+0xb2>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	4a2a      	ldr	r2, [pc, #168]	; (80021a0 <TIM_Base_SetConfig+0x120>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d01b      	beq.n	8002132 <TIM_Base_SetConfig+0xb2>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4a29      	ldr	r2, [pc, #164]	; (80021a4 <TIM_Base_SetConfig+0x124>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d017      	beq.n	8002132 <TIM_Base_SetConfig+0xb2>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	4a28      	ldr	r2, [pc, #160]	; (80021a8 <TIM_Base_SetConfig+0x128>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d013      	beq.n	8002132 <TIM_Base_SetConfig+0xb2>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4a27      	ldr	r2, [pc, #156]	; (80021ac <TIM_Base_SetConfig+0x12c>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d00f      	beq.n	8002132 <TIM_Base_SetConfig+0xb2>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	4a26      	ldr	r2, [pc, #152]	; (80021b0 <TIM_Base_SetConfig+0x130>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d00b      	beq.n	8002132 <TIM_Base_SetConfig+0xb2>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	4a25      	ldr	r2, [pc, #148]	; (80021b4 <TIM_Base_SetConfig+0x134>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d007      	beq.n	8002132 <TIM_Base_SetConfig+0xb2>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	4a24      	ldr	r2, [pc, #144]	; (80021b8 <TIM_Base_SetConfig+0x138>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d003      	beq.n	8002132 <TIM_Base_SetConfig+0xb2>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	4a23      	ldr	r2, [pc, #140]	; (80021bc <TIM_Base_SetConfig+0x13c>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d108      	bne.n	8002144 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002138:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	68db      	ldr	r3, [r3, #12]
 800213e:	68fa      	ldr	r2, [r7, #12]
 8002140:	4313      	orrs	r3, r2
 8002142:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	695b      	ldr	r3, [r3, #20]
 800214e:	4313      	orrs	r3, r2
 8002150:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	68fa      	ldr	r2, [r7, #12]
 8002156:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	689a      	ldr	r2, [r3, #8]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	4a0a      	ldr	r2, [pc, #40]	; (8002194 <TIM_Base_SetConfig+0x114>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d003      	beq.n	8002178 <TIM_Base_SetConfig+0xf8>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	4a0c      	ldr	r2, [pc, #48]	; (80021a4 <TIM_Base_SetConfig+0x124>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d103      	bne.n	8002180 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	691a      	ldr	r2, [r3, #16]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2201      	movs	r2, #1
 8002184:	615a      	str	r2, [r3, #20]
}
 8002186:	bf00      	nop
 8002188:	3714      	adds	r7, #20
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	40010000 	.word	0x40010000
 8002198:	40000400 	.word	0x40000400
 800219c:	40000800 	.word	0x40000800
 80021a0:	40000c00 	.word	0x40000c00
 80021a4:	40010400 	.word	0x40010400
 80021a8:	40014000 	.word	0x40014000
 80021ac:	40014400 	.word	0x40014400
 80021b0:	40014800 	.word	0x40014800
 80021b4:	40001800 	.word	0x40001800
 80021b8:	40001c00 	.word	0x40001c00
 80021bc:	40002000 	.word	0x40002000

080021c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b083      	sub	sp, #12
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80021c8:	bf00      	nop
 80021ca:	370c      	adds	r7, #12
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr

080021d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80021dc:	bf00      	nop
 80021de:	370c      	adds	r7, #12
 80021e0:	46bd      	mov	sp, r7
 80021e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e6:	4770      	bx	lr

080021e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d101      	bne.n	80021fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e03f      	b.n	800227a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002200:	b2db      	uxtb	r3, r3
 8002202:	2b00      	cmp	r3, #0
 8002204:	d106      	bne.n	8002214 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2200      	movs	r2, #0
 800220a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f7fe fb84 	bl	800091c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2224      	movs	r2, #36	; 0x24
 8002218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	68da      	ldr	r2, [r3, #12]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800222a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800222c:	6878      	ldr	r0, [r7, #4]
 800222e:	f000 fd7b 	bl	8002d28 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	691a      	ldr	r2, [r3, #16]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002240:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	695a      	ldr	r2, [r3, #20]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002250:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	68da      	ldr	r2, [r3, #12]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002260:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2200      	movs	r2, #0
 8002266:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2220      	movs	r2, #32
 800226c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2220      	movs	r2, #32
 8002274:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002278:	2300      	movs	r3, #0
}
 800227a:	4618      	mov	r0, r3
 800227c:	3708      	adds	r7, #8
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}

08002282 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002282:	b580      	push	{r7, lr}
 8002284:	b08a      	sub	sp, #40	; 0x28
 8002286:	af02      	add	r7, sp, #8
 8002288:	60f8      	str	r0, [r7, #12]
 800228a:	60b9      	str	r1, [r7, #8]
 800228c:	603b      	str	r3, [r7, #0]
 800228e:	4613      	mov	r3, r2
 8002290:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002292:	2300      	movs	r3, #0
 8002294:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800229c:	b2db      	uxtb	r3, r3
 800229e:	2b20      	cmp	r3, #32
 80022a0:	d17c      	bne.n	800239c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d002      	beq.n	80022ae <HAL_UART_Transmit+0x2c>
 80022a8:	88fb      	ldrh	r3, [r7, #6]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d101      	bne.n	80022b2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e075      	b.n	800239e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022b8:	2b01      	cmp	r3, #1
 80022ba:	d101      	bne.n	80022c0 <HAL_UART_Transmit+0x3e>
 80022bc:	2302      	movs	r3, #2
 80022be:	e06e      	b.n	800239e <HAL_UART_Transmit+0x11c>
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	2201      	movs	r2, #1
 80022c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	2200      	movs	r2, #0
 80022cc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2221      	movs	r2, #33	; 0x21
 80022d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80022d6:	f7fe fcbf 	bl	8000c58 <HAL_GetTick>
 80022da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	88fa      	ldrh	r2, [r7, #6]
 80022e0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	88fa      	ldrh	r2, [r7, #6]
 80022e6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022f0:	d108      	bne.n	8002304 <HAL_UART_Transmit+0x82>
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	691b      	ldr	r3, [r3, #16]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d104      	bne.n	8002304 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80022fa:	2300      	movs	r3, #0
 80022fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	61bb      	str	r3, [r7, #24]
 8002302:	e003      	b.n	800230c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002308:	2300      	movs	r3, #0
 800230a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	2200      	movs	r2, #0
 8002310:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002314:	e02a      	b.n	800236c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	9300      	str	r3, [sp, #0]
 800231a:	697b      	ldr	r3, [r7, #20]
 800231c:	2200      	movs	r2, #0
 800231e:	2180      	movs	r1, #128	; 0x80
 8002320:	68f8      	ldr	r0, [r7, #12]
 8002322:	f000 faf9 	bl	8002918 <UART_WaitOnFlagUntilTimeout>
 8002326:	4603      	mov	r3, r0
 8002328:	2b00      	cmp	r3, #0
 800232a:	d001      	beq.n	8002330 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800232c:	2303      	movs	r3, #3
 800232e:	e036      	b.n	800239e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002330:	69fb      	ldr	r3, [r7, #28]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d10b      	bne.n	800234e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002336:	69bb      	ldr	r3, [r7, #24]
 8002338:	881b      	ldrh	r3, [r3, #0]
 800233a:	461a      	mov	r2, r3
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002344:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002346:	69bb      	ldr	r3, [r7, #24]
 8002348:	3302      	adds	r3, #2
 800234a:	61bb      	str	r3, [r7, #24]
 800234c:	e007      	b.n	800235e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800234e:	69fb      	ldr	r3, [r7, #28]
 8002350:	781a      	ldrb	r2, [r3, #0]
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002358:	69fb      	ldr	r3, [r7, #28]
 800235a:	3301      	adds	r3, #1
 800235c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002362:	b29b      	uxth	r3, r3
 8002364:	3b01      	subs	r3, #1
 8002366:	b29a      	uxth	r2, r3
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002370:	b29b      	uxth	r3, r3
 8002372:	2b00      	cmp	r3, #0
 8002374:	d1cf      	bne.n	8002316 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	9300      	str	r3, [sp, #0]
 800237a:	697b      	ldr	r3, [r7, #20]
 800237c:	2200      	movs	r2, #0
 800237e:	2140      	movs	r1, #64	; 0x40
 8002380:	68f8      	ldr	r0, [r7, #12]
 8002382:	f000 fac9 	bl	8002918 <UART_WaitOnFlagUntilTimeout>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d001      	beq.n	8002390 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800238c:	2303      	movs	r3, #3
 800238e:	e006      	b.n	800239e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	2220      	movs	r2, #32
 8002394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002398:	2300      	movs	r3, #0
 800239a:	e000      	b.n	800239e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800239c:	2302      	movs	r3, #2
  }
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3720      	adds	r7, #32
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
	...

080023a8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b0ba      	sub	sp, #232	; 0xe8
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	68db      	ldr	r3, [r3, #12]
 80023c0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	695b      	ldr	r3, [r3, #20]
 80023ca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80023ce:	2300      	movs	r3, #0
 80023d0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80023d4:	2300      	movs	r3, #0
 80023d6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80023da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80023de:	f003 030f 	and.w	r3, r3, #15
 80023e2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80023e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d10f      	bne.n	800240e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80023ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80023f2:	f003 0320 	and.w	r3, r3, #32
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d009      	beq.n	800240e <HAL_UART_IRQHandler+0x66>
 80023fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80023fe:	f003 0320 	and.w	r3, r3, #32
 8002402:	2b00      	cmp	r3, #0
 8002404:	d003      	beq.n	800240e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002406:	6878      	ldr	r0, [r7, #4]
 8002408:	f000 fbd3 	bl	8002bb2 <UART_Receive_IT>
      return;
 800240c:	e256      	b.n	80028bc <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800240e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002412:	2b00      	cmp	r3, #0
 8002414:	f000 80de 	beq.w	80025d4 <HAL_UART_IRQHandler+0x22c>
 8002418:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800241c:	f003 0301 	and.w	r3, r3, #1
 8002420:	2b00      	cmp	r3, #0
 8002422:	d106      	bne.n	8002432 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002424:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002428:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800242c:	2b00      	cmp	r3, #0
 800242e:	f000 80d1 	beq.w	80025d4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002432:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002436:	f003 0301 	and.w	r3, r3, #1
 800243a:	2b00      	cmp	r3, #0
 800243c:	d00b      	beq.n	8002456 <HAL_UART_IRQHandler+0xae>
 800243e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002442:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002446:	2b00      	cmp	r3, #0
 8002448:	d005      	beq.n	8002456 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244e:	f043 0201 	orr.w	r2, r3, #1
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002456:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800245a:	f003 0304 	and.w	r3, r3, #4
 800245e:	2b00      	cmp	r3, #0
 8002460:	d00b      	beq.n	800247a <HAL_UART_IRQHandler+0xd2>
 8002462:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002466:	f003 0301 	and.w	r3, r3, #1
 800246a:	2b00      	cmp	r3, #0
 800246c:	d005      	beq.n	800247a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002472:	f043 0202 	orr.w	r2, r3, #2
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800247a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800247e:	f003 0302 	and.w	r3, r3, #2
 8002482:	2b00      	cmp	r3, #0
 8002484:	d00b      	beq.n	800249e <HAL_UART_IRQHandler+0xf6>
 8002486:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800248a:	f003 0301 	and.w	r3, r3, #1
 800248e:	2b00      	cmp	r3, #0
 8002490:	d005      	beq.n	800249e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002496:	f043 0204 	orr.w	r2, r3, #4
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800249e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80024a2:	f003 0308 	and.w	r3, r3, #8
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d011      	beq.n	80024ce <HAL_UART_IRQHandler+0x126>
 80024aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80024ae:	f003 0320 	and.w	r3, r3, #32
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d105      	bne.n	80024c2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80024b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80024ba:	f003 0301 	and.w	r3, r3, #1
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d005      	beq.n	80024ce <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c6:	f043 0208 	orr.w	r2, r3, #8
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	f000 81ed 	beq.w	80028b2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80024d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80024dc:	f003 0320 	and.w	r3, r3, #32
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d008      	beq.n	80024f6 <HAL_UART_IRQHandler+0x14e>
 80024e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80024e8:	f003 0320 	and.w	r3, r3, #32
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d002      	beq.n	80024f6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80024f0:	6878      	ldr	r0, [r7, #4]
 80024f2:	f000 fb5e 	bl	8002bb2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	695b      	ldr	r3, [r3, #20]
 80024fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002500:	2b40      	cmp	r3, #64	; 0x40
 8002502:	bf0c      	ite	eq
 8002504:	2301      	moveq	r3, #1
 8002506:	2300      	movne	r3, #0
 8002508:	b2db      	uxtb	r3, r3
 800250a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002512:	f003 0308 	and.w	r3, r3, #8
 8002516:	2b00      	cmp	r3, #0
 8002518:	d103      	bne.n	8002522 <HAL_UART_IRQHandler+0x17a>
 800251a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800251e:	2b00      	cmp	r3, #0
 8002520:	d04f      	beq.n	80025c2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002522:	6878      	ldr	r0, [r7, #4]
 8002524:	f000 fa66 	bl	80029f4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	695b      	ldr	r3, [r3, #20]
 800252e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002532:	2b40      	cmp	r3, #64	; 0x40
 8002534:	d141      	bne.n	80025ba <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	3314      	adds	r3, #20
 800253c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002540:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002544:	e853 3f00 	ldrex	r3, [r3]
 8002548:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800254c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002550:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002554:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	3314      	adds	r3, #20
 800255e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002562:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002566:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800256a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800256e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002572:	e841 2300 	strex	r3, r2, [r1]
 8002576:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800257a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800257e:	2b00      	cmp	r3, #0
 8002580:	d1d9      	bne.n	8002536 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002586:	2b00      	cmp	r3, #0
 8002588:	d013      	beq.n	80025b2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800258e:	4a7d      	ldr	r2, [pc, #500]	; (8002784 <HAL_UART_IRQHandler+0x3dc>)
 8002590:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002596:	4618      	mov	r0, r3
 8002598:	f7fe fcbc 	bl	8000f14 <HAL_DMA_Abort_IT>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d016      	beq.n	80025d0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80025a8:	687a      	ldr	r2, [r7, #4]
 80025aa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80025ac:	4610      	mov	r0, r2
 80025ae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025b0:	e00e      	b.n	80025d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80025b2:	6878      	ldr	r0, [r7, #4]
 80025b4:	f000 f99a 	bl	80028ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025b8:	e00a      	b.n	80025d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80025ba:	6878      	ldr	r0, [r7, #4]
 80025bc:	f000 f996 	bl	80028ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025c0:	e006      	b.n	80025d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f000 f992 	bl	80028ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2200      	movs	r2, #0
 80025cc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80025ce:	e170      	b.n	80028b2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025d0:	bf00      	nop
    return;
 80025d2:	e16e      	b.n	80028b2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d8:	2b01      	cmp	r3, #1
 80025da:	f040 814a 	bne.w	8002872 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80025de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80025e2:	f003 0310 	and.w	r3, r3, #16
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	f000 8143 	beq.w	8002872 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80025ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80025f0:	f003 0310 	and.w	r3, r3, #16
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	f000 813c 	beq.w	8002872 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80025fa:	2300      	movs	r3, #0
 80025fc:	60bb      	str	r3, [r7, #8]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	60bb      	str	r3, [r7, #8]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	60bb      	str	r3, [r7, #8]
 800260e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	695b      	ldr	r3, [r3, #20]
 8002616:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800261a:	2b40      	cmp	r3, #64	; 0x40
 800261c:	f040 80b4 	bne.w	8002788 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800262c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002630:	2b00      	cmp	r3, #0
 8002632:	f000 8140 	beq.w	80028b6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800263a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800263e:	429a      	cmp	r2, r3
 8002640:	f080 8139 	bcs.w	80028b6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800264a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002650:	69db      	ldr	r3, [r3, #28]
 8002652:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002656:	f000 8088 	beq.w	800276a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	330c      	adds	r3, #12
 8002660:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002664:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002668:	e853 3f00 	ldrex	r3, [r3]
 800266c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002670:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002674:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002678:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	330c      	adds	r3, #12
 8002682:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002686:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800268a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800268e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002692:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002696:	e841 2300 	strex	r3, r2, [r1]
 800269a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800269e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d1d9      	bne.n	800265a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	3314      	adds	r3, #20
 80026ac:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80026b0:	e853 3f00 	ldrex	r3, [r3]
 80026b4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80026b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80026b8:	f023 0301 	bic.w	r3, r3, #1
 80026bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	3314      	adds	r3, #20
 80026c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80026ca:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80026ce:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026d0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80026d2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80026d6:	e841 2300 	strex	r3, r2, [r1]
 80026da:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80026dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d1e1      	bne.n	80026a6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	3314      	adds	r3, #20
 80026e8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80026ec:	e853 3f00 	ldrex	r3, [r3]
 80026f0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80026f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80026f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80026f8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	3314      	adds	r3, #20
 8002702:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002706:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002708:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800270a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800270c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800270e:	e841 2300 	strex	r3, r2, [r1]
 8002712:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002714:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002716:	2b00      	cmp	r3, #0
 8002718:	d1e3      	bne.n	80026e2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2220      	movs	r2, #32
 800271e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2200      	movs	r2, #0
 8002726:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	330c      	adds	r3, #12
 800272e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002730:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002732:	e853 3f00 	ldrex	r3, [r3]
 8002736:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002738:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800273a:	f023 0310 	bic.w	r3, r3, #16
 800273e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	330c      	adds	r3, #12
 8002748:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800274c:	65ba      	str	r2, [r7, #88]	; 0x58
 800274e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002750:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002752:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002754:	e841 2300 	strex	r3, r2, [r1]
 8002758:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800275a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800275c:	2b00      	cmp	r3, #0
 800275e:	d1e3      	bne.n	8002728 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002764:	4618      	mov	r0, r3
 8002766:	f7fe fb65 	bl	8000e34 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002772:	b29b      	uxth	r3, r3
 8002774:	1ad3      	subs	r3, r2, r3
 8002776:	b29b      	uxth	r3, r3
 8002778:	4619      	mov	r1, r3
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f000 f8c0 	bl	8002900 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002780:	e099      	b.n	80028b6 <HAL_UART_IRQHandler+0x50e>
 8002782:	bf00      	nop
 8002784:	08002abb 	.word	0x08002abb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002790:	b29b      	uxth	r3, r3
 8002792:	1ad3      	subs	r3, r2, r3
 8002794:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800279c:	b29b      	uxth	r3, r3
 800279e:	2b00      	cmp	r3, #0
 80027a0:	f000 808b 	beq.w	80028ba <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80027a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	f000 8086 	beq.w	80028ba <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	330c      	adds	r3, #12
 80027b4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027b8:	e853 3f00 	ldrex	r3, [r3]
 80027bc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80027be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027c0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80027c4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	330c      	adds	r3, #12
 80027ce:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80027d2:	647a      	str	r2, [r7, #68]	; 0x44
 80027d4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027d6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80027d8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80027da:	e841 2300 	strex	r3, r2, [r1]
 80027de:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80027e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d1e3      	bne.n	80027ae <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	3314      	adds	r3, #20
 80027ec:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f0:	e853 3f00 	ldrex	r3, [r3]
 80027f4:	623b      	str	r3, [r7, #32]
   return(result);
 80027f6:	6a3b      	ldr	r3, [r7, #32]
 80027f8:	f023 0301 	bic.w	r3, r3, #1
 80027fc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	3314      	adds	r3, #20
 8002806:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800280a:	633a      	str	r2, [r7, #48]	; 0x30
 800280c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800280e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002810:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002812:	e841 2300 	strex	r3, r2, [r1]
 8002816:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800281a:	2b00      	cmp	r3, #0
 800281c:	d1e3      	bne.n	80027e6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2220      	movs	r2, #32
 8002822:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2200      	movs	r2, #0
 800282a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	330c      	adds	r3, #12
 8002832:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002834:	693b      	ldr	r3, [r7, #16]
 8002836:	e853 3f00 	ldrex	r3, [r3]
 800283a:	60fb      	str	r3, [r7, #12]
   return(result);
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	f023 0310 	bic.w	r3, r3, #16
 8002842:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	330c      	adds	r3, #12
 800284c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002850:	61fa      	str	r2, [r7, #28]
 8002852:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002854:	69b9      	ldr	r1, [r7, #24]
 8002856:	69fa      	ldr	r2, [r7, #28]
 8002858:	e841 2300 	strex	r3, r2, [r1]
 800285c:	617b      	str	r3, [r7, #20]
   return(result);
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d1e3      	bne.n	800282c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002864:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002868:	4619      	mov	r1, r3
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f000 f848 	bl	8002900 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002870:	e023      	b.n	80028ba <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002872:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002876:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800287a:	2b00      	cmp	r3, #0
 800287c:	d009      	beq.n	8002892 <HAL_UART_IRQHandler+0x4ea>
 800287e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002882:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002886:	2b00      	cmp	r3, #0
 8002888:	d003      	beq.n	8002892 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800288a:	6878      	ldr	r0, [r7, #4]
 800288c:	f000 f929 	bl	8002ae2 <UART_Transmit_IT>
    return;
 8002890:	e014      	b.n	80028bc <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002892:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002896:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800289a:	2b00      	cmp	r3, #0
 800289c:	d00e      	beq.n	80028bc <HAL_UART_IRQHandler+0x514>
 800289e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80028a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d008      	beq.n	80028bc <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f000 f969 	bl	8002b82 <UART_EndTransmit_IT>
    return;
 80028b0:	e004      	b.n	80028bc <HAL_UART_IRQHandler+0x514>
    return;
 80028b2:	bf00      	nop
 80028b4:	e002      	b.n	80028bc <HAL_UART_IRQHandler+0x514>
      return;
 80028b6:	bf00      	nop
 80028b8:	e000      	b.n	80028bc <HAL_UART_IRQHandler+0x514>
      return;
 80028ba:	bf00      	nop
  }
}
 80028bc:	37e8      	adds	r7, #232	; 0xe8
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop

080028c4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80028cc:	bf00      	nop
 80028ce:	370c      	adds	r7, #12
 80028d0:	46bd      	mov	sp, r7
 80028d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d6:	4770      	bx	lr

080028d8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80028d8:	b480      	push	{r7}
 80028da:	b083      	sub	sp, #12
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80028e0:	bf00      	nop
 80028e2:	370c      	adds	r7, #12
 80028e4:	46bd      	mov	sp, r7
 80028e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ea:	4770      	bx	lr

080028ec <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b083      	sub	sp, #12
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80028f4:	bf00      	nop
 80028f6:	370c      	adds	r7, #12
 80028f8:	46bd      	mov	sp, r7
 80028fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fe:	4770      	bx	lr

08002900 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002900:	b480      	push	{r7}
 8002902:	b083      	sub	sp, #12
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	460b      	mov	r3, r1
 800290a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800290c:	bf00      	nop
 800290e:	370c      	adds	r7, #12
 8002910:	46bd      	mov	sp, r7
 8002912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002916:	4770      	bx	lr

08002918 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b090      	sub	sp, #64	; 0x40
 800291c:	af00      	add	r7, sp, #0
 800291e:	60f8      	str	r0, [r7, #12]
 8002920:	60b9      	str	r1, [r7, #8]
 8002922:	603b      	str	r3, [r7, #0]
 8002924:	4613      	mov	r3, r2
 8002926:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002928:	e050      	b.n	80029cc <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800292a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800292c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002930:	d04c      	beq.n	80029cc <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002932:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002934:	2b00      	cmp	r3, #0
 8002936:	d007      	beq.n	8002948 <UART_WaitOnFlagUntilTimeout+0x30>
 8002938:	f7fe f98e 	bl	8000c58 <HAL_GetTick>
 800293c:	4602      	mov	r2, r0
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002944:	429a      	cmp	r2, r3
 8002946:	d241      	bcs.n	80029cc <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	330c      	adds	r3, #12
 800294e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002952:	e853 3f00 	ldrex	r3, [r3]
 8002956:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800295a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800295e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	330c      	adds	r3, #12
 8002966:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002968:	637a      	str	r2, [r7, #52]	; 0x34
 800296a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800296c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800296e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002970:	e841 2300 	strex	r3, r2, [r1]
 8002974:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002976:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002978:	2b00      	cmp	r3, #0
 800297a:	d1e5      	bne.n	8002948 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	3314      	adds	r3, #20
 8002982:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	e853 3f00 	ldrex	r3, [r3]
 800298a:	613b      	str	r3, [r7, #16]
   return(result);
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	f023 0301 	bic.w	r3, r3, #1
 8002992:	63bb      	str	r3, [r7, #56]	; 0x38
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	3314      	adds	r3, #20
 800299a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800299c:	623a      	str	r2, [r7, #32]
 800299e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029a0:	69f9      	ldr	r1, [r7, #28]
 80029a2:	6a3a      	ldr	r2, [r7, #32]
 80029a4:	e841 2300 	strex	r3, r2, [r1]
 80029a8:	61bb      	str	r3, [r7, #24]
   return(result);
 80029aa:	69bb      	ldr	r3, [r7, #24]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d1e5      	bne.n	800297c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2220      	movs	r2, #32
 80029b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2220      	movs	r2, #32
 80029bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2200      	movs	r2, #0
 80029c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80029c8:	2303      	movs	r3, #3
 80029ca:	e00f      	b.n	80029ec <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	4013      	ands	r3, r2
 80029d6:	68ba      	ldr	r2, [r7, #8]
 80029d8:	429a      	cmp	r2, r3
 80029da:	bf0c      	ite	eq
 80029dc:	2301      	moveq	r3, #1
 80029de:	2300      	movne	r3, #0
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	461a      	mov	r2, r3
 80029e4:	79fb      	ldrb	r3, [r7, #7]
 80029e6:	429a      	cmp	r2, r3
 80029e8:	d09f      	beq.n	800292a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80029ea:	2300      	movs	r3, #0
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	3740      	adds	r7, #64	; 0x40
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}

080029f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b095      	sub	sp, #84	; 0x54
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	330c      	adds	r3, #12
 8002a02:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a06:	e853 3f00 	ldrex	r3, [r3]
 8002a0a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002a0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a0e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002a12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	330c      	adds	r3, #12
 8002a1a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002a1c:	643a      	str	r2, [r7, #64]	; 0x40
 8002a1e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a20:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002a22:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002a24:	e841 2300 	strex	r3, r2, [r1]
 8002a28:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002a2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d1e5      	bne.n	80029fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	3314      	adds	r3, #20
 8002a36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a38:	6a3b      	ldr	r3, [r7, #32]
 8002a3a:	e853 3f00 	ldrex	r3, [r3]
 8002a3e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002a40:	69fb      	ldr	r3, [r7, #28]
 8002a42:	f023 0301 	bic.w	r3, r3, #1
 8002a46:	64bb      	str	r3, [r7, #72]	; 0x48
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	3314      	adds	r3, #20
 8002a4e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002a50:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002a52:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a54:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002a56:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a58:	e841 2300 	strex	r3, r2, [r1]
 8002a5c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d1e5      	bne.n	8002a30 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d119      	bne.n	8002aa0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	330c      	adds	r3, #12
 8002a72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	e853 3f00 	ldrex	r3, [r3]
 8002a7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	f023 0310 	bic.w	r3, r3, #16
 8002a82:	647b      	str	r3, [r7, #68]	; 0x44
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	330c      	adds	r3, #12
 8002a8a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002a8c:	61ba      	str	r2, [r7, #24]
 8002a8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a90:	6979      	ldr	r1, [r7, #20]
 8002a92:	69ba      	ldr	r2, [r7, #24]
 8002a94:	e841 2300 	strex	r3, r2, [r1]
 8002a98:	613b      	str	r3, [r7, #16]
   return(result);
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d1e5      	bne.n	8002a6c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2220      	movs	r2, #32
 8002aa4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002aae:	bf00      	nop
 8002ab0:	3754      	adds	r7, #84	; 0x54
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr

08002aba <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002aba:	b580      	push	{r7, lr}
 8002abc:	b084      	sub	sp, #16
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ac6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	2200      	movs	r2, #0
 8002acc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002ad4:	68f8      	ldr	r0, [r7, #12]
 8002ad6:	f7ff ff09 	bl	80028ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002ada:	bf00      	nop
 8002adc:	3710      	adds	r7, #16
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}

08002ae2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002ae2:	b480      	push	{r7}
 8002ae4:	b085      	sub	sp, #20
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002af0:	b2db      	uxtb	r3, r3
 8002af2:	2b21      	cmp	r3, #33	; 0x21
 8002af4:	d13e      	bne.n	8002b74 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002afe:	d114      	bne.n	8002b2a <UART_Transmit_IT+0x48>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	691b      	ldr	r3, [r3, #16]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d110      	bne.n	8002b2a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6a1b      	ldr	r3, [r3, #32]
 8002b0c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	881b      	ldrh	r3, [r3, #0]
 8002b12:	461a      	mov	r2, r3
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b1c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6a1b      	ldr	r3, [r3, #32]
 8002b22:	1c9a      	adds	r2, r3, #2
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	621a      	str	r2, [r3, #32]
 8002b28:	e008      	b.n	8002b3c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6a1b      	ldr	r3, [r3, #32]
 8002b2e:	1c59      	adds	r1, r3, #1
 8002b30:	687a      	ldr	r2, [r7, #4]
 8002b32:	6211      	str	r1, [r2, #32]
 8002b34:	781a      	ldrb	r2, [r3, #0]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002b40:	b29b      	uxth	r3, r3
 8002b42:	3b01      	subs	r3, #1
 8002b44:	b29b      	uxth	r3, r3
 8002b46:	687a      	ldr	r2, [r7, #4]
 8002b48:	4619      	mov	r1, r3
 8002b4a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d10f      	bne.n	8002b70 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	68da      	ldr	r2, [r3, #12]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b5e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	68da      	ldr	r2, [r3, #12]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002b6e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002b70:	2300      	movs	r3, #0
 8002b72:	e000      	b.n	8002b76 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002b74:	2302      	movs	r3, #2
  }
}
 8002b76:	4618      	mov	r0, r3
 8002b78:	3714      	adds	r7, #20
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr

08002b82 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002b82:	b580      	push	{r7, lr}
 8002b84:	b082      	sub	sp, #8
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	68da      	ldr	r2, [r3, #12]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b98:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2220      	movs	r2, #32
 8002b9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	f7ff fe8e 	bl	80028c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002ba8:	2300      	movs	r3, #0
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3708      	adds	r7, #8
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}

08002bb2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002bb2:	b580      	push	{r7, lr}
 8002bb4:	b08c      	sub	sp, #48	; 0x30
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002bc0:	b2db      	uxtb	r3, r3
 8002bc2:	2b22      	cmp	r3, #34	; 0x22
 8002bc4:	f040 80ab 	bne.w	8002d1e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	689b      	ldr	r3, [r3, #8]
 8002bcc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bd0:	d117      	bne.n	8002c02 <UART_Receive_IT+0x50>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	691b      	ldr	r3, [r3, #16]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d113      	bne.n	8002c02 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002be2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	b29b      	uxth	r3, r3
 8002bec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bf0:	b29a      	uxth	r2, r3
 8002bf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bf4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bfa:	1c9a      	adds	r2, r3, #2
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	629a      	str	r2, [r3, #40]	; 0x28
 8002c00:	e026      	b.n	8002c50 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c06:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c14:	d007      	beq.n	8002c26 <UART_Receive_IT+0x74>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d10a      	bne.n	8002c34 <UART_Receive_IT+0x82>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	691b      	ldr	r3, [r3, #16]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d106      	bne.n	8002c34 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	b2da      	uxtb	r2, r3
 8002c2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c30:	701a      	strb	r2, [r3, #0]
 8002c32:	e008      	b.n	8002c46 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	b2db      	uxtb	r3, r3
 8002c3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002c40:	b2da      	uxtb	r2, r3
 8002c42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c44:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c4a:	1c5a      	adds	r2, r3, #1
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c54:	b29b      	uxth	r3, r3
 8002c56:	3b01      	subs	r3, #1
 8002c58:	b29b      	uxth	r3, r3
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	4619      	mov	r1, r3
 8002c5e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d15a      	bne.n	8002d1a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	68da      	ldr	r2, [r3, #12]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f022 0220 	bic.w	r2, r2, #32
 8002c72:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	68da      	ldr	r2, [r3, #12]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002c82:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	695a      	ldr	r2, [r3, #20]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f022 0201 	bic.w	r2, r2, #1
 8002c92:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2220      	movs	r2, #32
 8002c98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d135      	bne.n	8002d10 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	330c      	adds	r3, #12
 8002cb0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	e853 3f00 	ldrex	r3, [r3]
 8002cb8:	613b      	str	r3, [r7, #16]
   return(result);
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	f023 0310 	bic.w	r3, r3, #16
 8002cc0:	627b      	str	r3, [r7, #36]	; 0x24
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	330c      	adds	r3, #12
 8002cc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cca:	623a      	str	r2, [r7, #32]
 8002ccc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cce:	69f9      	ldr	r1, [r7, #28]
 8002cd0:	6a3a      	ldr	r2, [r7, #32]
 8002cd2:	e841 2300 	strex	r3, r2, [r1]
 8002cd6:	61bb      	str	r3, [r7, #24]
   return(result);
 8002cd8:	69bb      	ldr	r3, [r7, #24]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d1e5      	bne.n	8002caa <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 0310 	and.w	r3, r3, #16
 8002ce8:	2b10      	cmp	r3, #16
 8002cea:	d10a      	bne.n	8002d02 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002cec:	2300      	movs	r3, #0
 8002cee:	60fb      	str	r3, [r7, #12]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	60fb      	str	r3, [r7, #12]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	60fb      	str	r3, [r7, #12]
 8002d00:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002d06:	4619      	mov	r1, r3
 8002d08:	6878      	ldr	r0, [r7, #4]
 8002d0a:	f7ff fdf9 	bl	8002900 <HAL_UARTEx_RxEventCallback>
 8002d0e:	e002      	b.n	8002d16 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002d10:	6878      	ldr	r0, [r7, #4]
 8002d12:	f7ff fde1 	bl	80028d8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002d16:	2300      	movs	r3, #0
 8002d18:	e002      	b.n	8002d20 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	e000      	b.n	8002d20 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8002d1e:	2302      	movs	r3, #2
  }
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	3730      	adds	r7, #48	; 0x30
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}

08002d28 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d2c:	b0c0      	sub	sp, #256	; 0x100
 8002d2e:	af00      	add	r7, sp, #0
 8002d30:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	691b      	ldr	r3, [r3, #16]
 8002d3c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002d40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d44:	68d9      	ldr	r1, [r3, #12]
 8002d46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	ea40 0301 	orr.w	r3, r0, r1
 8002d50:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002d52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d56:	689a      	ldr	r2, [r3, #8]
 8002d58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d5c:	691b      	ldr	r3, [r3, #16]
 8002d5e:	431a      	orrs	r2, r3
 8002d60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d64:	695b      	ldr	r3, [r3, #20]
 8002d66:	431a      	orrs	r2, r3
 8002d68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d6c:	69db      	ldr	r3, [r3, #28]
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002d74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002d80:	f021 010c 	bic.w	r1, r1, #12
 8002d84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002d8e:	430b      	orrs	r3, r1
 8002d90:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	695b      	ldr	r3, [r3, #20]
 8002d9a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002d9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002da2:	6999      	ldr	r1, [r3, #24]
 8002da4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	ea40 0301 	orr.w	r3, r0, r1
 8002dae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002db0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	4b8f      	ldr	r3, [pc, #572]	; (8002ff4 <UART_SetConfig+0x2cc>)
 8002db8:	429a      	cmp	r2, r3
 8002dba:	d005      	beq.n	8002dc8 <UART_SetConfig+0xa0>
 8002dbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	4b8d      	ldr	r3, [pc, #564]	; (8002ff8 <UART_SetConfig+0x2d0>)
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d104      	bne.n	8002dd2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002dc8:	f7fe ff1a 	bl	8001c00 <HAL_RCC_GetPCLK2Freq>
 8002dcc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002dd0:	e003      	b.n	8002dda <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002dd2:	f7fe ff01 	bl	8001bd8 <HAL_RCC_GetPCLK1Freq>
 8002dd6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002dda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dde:	69db      	ldr	r3, [r3, #28]
 8002de0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002de4:	f040 810c 	bne.w	8003000 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002de8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002dec:	2200      	movs	r2, #0
 8002dee:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002df2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002df6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002dfa:	4622      	mov	r2, r4
 8002dfc:	462b      	mov	r3, r5
 8002dfe:	1891      	adds	r1, r2, r2
 8002e00:	65b9      	str	r1, [r7, #88]	; 0x58
 8002e02:	415b      	adcs	r3, r3
 8002e04:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002e06:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002e0a:	4621      	mov	r1, r4
 8002e0c:	eb12 0801 	adds.w	r8, r2, r1
 8002e10:	4629      	mov	r1, r5
 8002e12:	eb43 0901 	adc.w	r9, r3, r1
 8002e16:	f04f 0200 	mov.w	r2, #0
 8002e1a:	f04f 0300 	mov.w	r3, #0
 8002e1e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e22:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002e26:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002e2a:	4690      	mov	r8, r2
 8002e2c:	4699      	mov	r9, r3
 8002e2e:	4623      	mov	r3, r4
 8002e30:	eb18 0303 	adds.w	r3, r8, r3
 8002e34:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002e38:	462b      	mov	r3, r5
 8002e3a:	eb49 0303 	adc.w	r3, r9, r3
 8002e3e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002e42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002e4e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002e52:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002e56:	460b      	mov	r3, r1
 8002e58:	18db      	adds	r3, r3, r3
 8002e5a:	653b      	str	r3, [r7, #80]	; 0x50
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	eb42 0303 	adc.w	r3, r2, r3
 8002e62:	657b      	str	r3, [r7, #84]	; 0x54
 8002e64:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002e68:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002e6c:	f7fd fa08 	bl	8000280 <__aeabi_uldivmod>
 8002e70:	4602      	mov	r2, r0
 8002e72:	460b      	mov	r3, r1
 8002e74:	4b61      	ldr	r3, [pc, #388]	; (8002ffc <UART_SetConfig+0x2d4>)
 8002e76:	fba3 2302 	umull	r2, r3, r3, r2
 8002e7a:	095b      	lsrs	r3, r3, #5
 8002e7c:	011c      	lsls	r4, r3, #4
 8002e7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002e82:	2200      	movs	r2, #0
 8002e84:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002e88:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002e8c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002e90:	4642      	mov	r2, r8
 8002e92:	464b      	mov	r3, r9
 8002e94:	1891      	adds	r1, r2, r2
 8002e96:	64b9      	str	r1, [r7, #72]	; 0x48
 8002e98:	415b      	adcs	r3, r3
 8002e9a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002e9c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002ea0:	4641      	mov	r1, r8
 8002ea2:	eb12 0a01 	adds.w	sl, r2, r1
 8002ea6:	4649      	mov	r1, r9
 8002ea8:	eb43 0b01 	adc.w	fp, r3, r1
 8002eac:	f04f 0200 	mov.w	r2, #0
 8002eb0:	f04f 0300 	mov.w	r3, #0
 8002eb4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002eb8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002ebc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002ec0:	4692      	mov	sl, r2
 8002ec2:	469b      	mov	fp, r3
 8002ec4:	4643      	mov	r3, r8
 8002ec6:	eb1a 0303 	adds.w	r3, sl, r3
 8002eca:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002ece:	464b      	mov	r3, r9
 8002ed0:	eb4b 0303 	adc.w	r3, fp, r3
 8002ed4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002ed8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002ee4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002ee8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002eec:	460b      	mov	r3, r1
 8002eee:	18db      	adds	r3, r3, r3
 8002ef0:	643b      	str	r3, [r7, #64]	; 0x40
 8002ef2:	4613      	mov	r3, r2
 8002ef4:	eb42 0303 	adc.w	r3, r2, r3
 8002ef8:	647b      	str	r3, [r7, #68]	; 0x44
 8002efa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002efe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002f02:	f7fd f9bd 	bl	8000280 <__aeabi_uldivmod>
 8002f06:	4602      	mov	r2, r0
 8002f08:	460b      	mov	r3, r1
 8002f0a:	4611      	mov	r1, r2
 8002f0c:	4b3b      	ldr	r3, [pc, #236]	; (8002ffc <UART_SetConfig+0x2d4>)
 8002f0e:	fba3 2301 	umull	r2, r3, r3, r1
 8002f12:	095b      	lsrs	r3, r3, #5
 8002f14:	2264      	movs	r2, #100	; 0x64
 8002f16:	fb02 f303 	mul.w	r3, r2, r3
 8002f1a:	1acb      	subs	r3, r1, r3
 8002f1c:	00db      	lsls	r3, r3, #3
 8002f1e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002f22:	4b36      	ldr	r3, [pc, #216]	; (8002ffc <UART_SetConfig+0x2d4>)
 8002f24:	fba3 2302 	umull	r2, r3, r3, r2
 8002f28:	095b      	lsrs	r3, r3, #5
 8002f2a:	005b      	lsls	r3, r3, #1
 8002f2c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002f30:	441c      	add	r4, r3
 8002f32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002f36:	2200      	movs	r2, #0
 8002f38:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002f3c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002f40:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002f44:	4642      	mov	r2, r8
 8002f46:	464b      	mov	r3, r9
 8002f48:	1891      	adds	r1, r2, r2
 8002f4a:	63b9      	str	r1, [r7, #56]	; 0x38
 8002f4c:	415b      	adcs	r3, r3
 8002f4e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f50:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002f54:	4641      	mov	r1, r8
 8002f56:	1851      	adds	r1, r2, r1
 8002f58:	6339      	str	r1, [r7, #48]	; 0x30
 8002f5a:	4649      	mov	r1, r9
 8002f5c:	414b      	adcs	r3, r1
 8002f5e:	637b      	str	r3, [r7, #52]	; 0x34
 8002f60:	f04f 0200 	mov.w	r2, #0
 8002f64:	f04f 0300 	mov.w	r3, #0
 8002f68:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002f6c:	4659      	mov	r1, fp
 8002f6e:	00cb      	lsls	r3, r1, #3
 8002f70:	4651      	mov	r1, sl
 8002f72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f76:	4651      	mov	r1, sl
 8002f78:	00ca      	lsls	r2, r1, #3
 8002f7a:	4610      	mov	r0, r2
 8002f7c:	4619      	mov	r1, r3
 8002f7e:	4603      	mov	r3, r0
 8002f80:	4642      	mov	r2, r8
 8002f82:	189b      	adds	r3, r3, r2
 8002f84:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002f88:	464b      	mov	r3, r9
 8002f8a:	460a      	mov	r2, r1
 8002f8c:	eb42 0303 	adc.w	r3, r2, r3
 8002f90:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002f94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002fa0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002fa4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002fa8:	460b      	mov	r3, r1
 8002faa:	18db      	adds	r3, r3, r3
 8002fac:	62bb      	str	r3, [r7, #40]	; 0x28
 8002fae:	4613      	mov	r3, r2
 8002fb0:	eb42 0303 	adc.w	r3, r2, r3
 8002fb4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002fb6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002fba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002fbe:	f7fd f95f 	bl	8000280 <__aeabi_uldivmod>
 8002fc2:	4602      	mov	r2, r0
 8002fc4:	460b      	mov	r3, r1
 8002fc6:	4b0d      	ldr	r3, [pc, #52]	; (8002ffc <UART_SetConfig+0x2d4>)
 8002fc8:	fba3 1302 	umull	r1, r3, r3, r2
 8002fcc:	095b      	lsrs	r3, r3, #5
 8002fce:	2164      	movs	r1, #100	; 0x64
 8002fd0:	fb01 f303 	mul.w	r3, r1, r3
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	00db      	lsls	r3, r3, #3
 8002fd8:	3332      	adds	r3, #50	; 0x32
 8002fda:	4a08      	ldr	r2, [pc, #32]	; (8002ffc <UART_SetConfig+0x2d4>)
 8002fdc:	fba2 2303 	umull	r2, r3, r2, r3
 8002fe0:	095b      	lsrs	r3, r3, #5
 8002fe2:	f003 0207 	and.w	r2, r3, #7
 8002fe6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4422      	add	r2, r4
 8002fee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002ff0:	e105      	b.n	80031fe <UART_SetConfig+0x4d6>
 8002ff2:	bf00      	nop
 8002ff4:	40011000 	.word	0x40011000
 8002ff8:	40011400 	.word	0x40011400
 8002ffc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003000:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003004:	2200      	movs	r2, #0
 8003006:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800300a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800300e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003012:	4642      	mov	r2, r8
 8003014:	464b      	mov	r3, r9
 8003016:	1891      	adds	r1, r2, r2
 8003018:	6239      	str	r1, [r7, #32]
 800301a:	415b      	adcs	r3, r3
 800301c:	627b      	str	r3, [r7, #36]	; 0x24
 800301e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003022:	4641      	mov	r1, r8
 8003024:	1854      	adds	r4, r2, r1
 8003026:	4649      	mov	r1, r9
 8003028:	eb43 0501 	adc.w	r5, r3, r1
 800302c:	f04f 0200 	mov.w	r2, #0
 8003030:	f04f 0300 	mov.w	r3, #0
 8003034:	00eb      	lsls	r3, r5, #3
 8003036:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800303a:	00e2      	lsls	r2, r4, #3
 800303c:	4614      	mov	r4, r2
 800303e:	461d      	mov	r5, r3
 8003040:	4643      	mov	r3, r8
 8003042:	18e3      	adds	r3, r4, r3
 8003044:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003048:	464b      	mov	r3, r9
 800304a:	eb45 0303 	adc.w	r3, r5, r3
 800304e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003052:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	2200      	movs	r2, #0
 800305a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800305e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003062:	f04f 0200 	mov.w	r2, #0
 8003066:	f04f 0300 	mov.w	r3, #0
 800306a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800306e:	4629      	mov	r1, r5
 8003070:	008b      	lsls	r3, r1, #2
 8003072:	4621      	mov	r1, r4
 8003074:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003078:	4621      	mov	r1, r4
 800307a:	008a      	lsls	r2, r1, #2
 800307c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003080:	f7fd f8fe 	bl	8000280 <__aeabi_uldivmod>
 8003084:	4602      	mov	r2, r0
 8003086:	460b      	mov	r3, r1
 8003088:	4b60      	ldr	r3, [pc, #384]	; (800320c <UART_SetConfig+0x4e4>)
 800308a:	fba3 2302 	umull	r2, r3, r3, r2
 800308e:	095b      	lsrs	r3, r3, #5
 8003090:	011c      	lsls	r4, r3, #4
 8003092:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003096:	2200      	movs	r2, #0
 8003098:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800309c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80030a0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80030a4:	4642      	mov	r2, r8
 80030a6:	464b      	mov	r3, r9
 80030a8:	1891      	adds	r1, r2, r2
 80030aa:	61b9      	str	r1, [r7, #24]
 80030ac:	415b      	adcs	r3, r3
 80030ae:	61fb      	str	r3, [r7, #28]
 80030b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80030b4:	4641      	mov	r1, r8
 80030b6:	1851      	adds	r1, r2, r1
 80030b8:	6139      	str	r1, [r7, #16]
 80030ba:	4649      	mov	r1, r9
 80030bc:	414b      	adcs	r3, r1
 80030be:	617b      	str	r3, [r7, #20]
 80030c0:	f04f 0200 	mov.w	r2, #0
 80030c4:	f04f 0300 	mov.w	r3, #0
 80030c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80030cc:	4659      	mov	r1, fp
 80030ce:	00cb      	lsls	r3, r1, #3
 80030d0:	4651      	mov	r1, sl
 80030d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80030d6:	4651      	mov	r1, sl
 80030d8:	00ca      	lsls	r2, r1, #3
 80030da:	4610      	mov	r0, r2
 80030dc:	4619      	mov	r1, r3
 80030de:	4603      	mov	r3, r0
 80030e0:	4642      	mov	r2, r8
 80030e2:	189b      	adds	r3, r3, r2
 80030e4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80030e8:	464b      	mov	r3, r9
 80030ea:	460a      	mov	r2, r1
 80030ec:	eb42 0303 	adc.w	r3, r2, r3
 80030f0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80030f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	2200      	movs	r2, #0
 80030fc:	67bb      	str	r3, [r7, #120]	; 0x78
 80030fe:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003100:	f04f 0200 	mov.w	r2, #0
 8003104:	f04f 0300 	mov.w	r3, #0
 8003108:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800310c:	4649      	mov	r1, r9
 800310e:	008b      	lsls	r3, r1, #2
 8003110:	4641      	mov	r1, r8
 8003112:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003116:	4641      	mov	r1, r8
 8003118:	008a      	lsls	r2, r1, #2
 800311a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800311e:	f7fd f8af 	bl	8000280 <__aeabi_uldivmod>
 8003122:	4602      	mov	r2, r0
 8003124:	460b      	mov	r3, r1
 8003126:	4b39      	ldr	r3, [pc, #228]	; (800320c <UART_SetConfig+0x4e4>)
 8003128:	fba3 1302 	umull	r1, r3, r3, r2
 800312c:	095b      	lsrs	r3, r3, #5
 800312e:	2164      	movs	r1, #100	; 0x64
 8003130:	fb01 f303 	mul.w	r3, r1, r3
 8003134:	1ad3      	subs	r3, r2, r3
 8003136:	011b      	lsls	r3, r3, #4
 8003138:	3332      	adds	r3, #50	; 0x32
 800313a:	4a34      	ldr	r2, [pc, #208]	; (800320c <UART_SetConfig+0x4e4>)
 800313c:	fba2 2303 	umull	r2, r3, r2, r3
 8003140:	095b      	lsrs	r3, r3, #5
 8003142:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003146:	441c      	add	r4, r3
 8003148:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800314c:	2200      	movs	r2, #0
 800314e:	673b      	str	r3, [r7, #112]	; 0x70
 8003150:	677a      	str	r2, [r7, #116]	; 0x74
 8003152:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003156:	4642      	mov	r2, r8
 8003158:	464b      	mov	r3, r9
 800315a:	1891      	adds	r1, r2, r2
 800315c:	60b9      	str	r1, [r7, #8]
 800315e:	415b      	adcs	r3, r3
 8003160:	60fb      	str	r3, [r7, #12]
 8003162:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003166:	4641      	mov	r1, r8
 8003168:	1851      	adds	r1, r2, r1
 800316a:	6039      	str	r1, [r7, #0]
 800316c:	4649      	mov	r1, r9
 800316e:	414b      	adcs	r3, r1
 8003170:	607b      	str	r3, [r7, #4]
 8003172:	f04f 0200 	mov.w	r2, #0
 8003176:	f04f 0300 	mov.w	r3, #0
 800317a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800317e:	4659      	mov	r1, fp
 8003180:	00cb      	lsls	r3, r1, #3
 8003182:	4651      	mov	r1, sl
 8003184:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003188:	4651      	mov	r1, sl
 800318a:	00ca      	lsls	r2, r1, #3
 800318c:	4610      	mov	r0, r2
 800318e:	4619      	mov	r1, r3
 8003190:	4603      	mov	r3, r0
 8003192:	4642      	mov	r2, r8
 8003194:	189b      	adds	r3, r3, r2
 8003196:	66bb      	str	r3, [r7, #104]	; 0x68
 8003198:	464b      	mov	r3, r9
 800319a:	460a      	mov	r2, r1
 800319c:	eb42 0303 	adc.w	r3, r2, r3
 80031a0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80031a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	2200      	movs	r2, #0
 80031aa:	663b      	str	r3, [r7, #96]	; 0x60
 80031ac:	667a      	str	r2, [r7, #100]	; 0x64
 80031ae:	f04f 0200 	mov.w	r2, #0
 80031b2:	f04f 0300 	mov.w	r3, #0
 80031b6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80031ba:	4649      	mov	r1, r9
 80031bc:	008b      	lsls	r3, r1, #2
 80031be:	4641      	mov	r1, r8
 80031c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80031c4:	4641      	mov	r1, r8
 80031c6:	008a      	lsls	r2, r1, #2
 80031c8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80031cc:	f7fd f858 	bl	8000280 <__aeabi_uldivmod>
 80031d0:	4602      	mov	r2, r0
 80031d2:	460b      	mov	r3, r1
 80031d4:	4b0d      	ldr	r3, [pc, #52]	; (800320c <UART_SetConfig+0x4e4>)
 80031d6:	fba3 1302 	umull	r1, r3, r3, r2
 80031da:	095b      	lsrs	r3, r3, #5
 80031dc:	2164      	movs	r1, #100	; 0x64
 80031de:	fb01 f303 	mul.w	r3, r1, r3
 80031e2:	1ad3      	subs	r3, r2, r3
 80031e4:	011b      	lsls	r3, r3, #4
 80031e6:	3332      	adds	r3, #50	; 0x32
 80031e8:	4a08      	ldr	r2, [pc, #32]	; (800320c <UART_SetConfig+0x4e4>)
 80031ea:	fba2 2303 	umull	r2, r3, r2, r3
 80031ee:	095b      	lsrs	r3, r3, #5
 80031f0:	f003 020f 	and.w	r2, r3, #15
 80031f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4422      	add	r2, r4
 80031fc:	609a      	str	r2, [r3, #8]
}
 80031fe:	bf00      	nop
 8003200:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003204:	46bd      	mov	sp, r7
 8003206:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800320a:	bf00      	nop
 800320c:	51eb851f 	.word	0x51eb851f

08003210 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003210:	b580      	push	{r7, lr}
 8003212:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003214:	4b05      	ldr	r3, [pc, #20]	; (800322c <SysTick_Handler+0x1c>)
 8003216:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003218:	f001 fbfc 	bl	8004a14 <xTaskGetSchedulerState>
 800321c:	4603      	mov	r3, r0
 800321e:	2b01      	cmp	r3, #1
 8003220:	d001      	beq.n	8003226 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003222:	f002 f9e1 	bl	80055e8 <xPortSysTickHandler>
  }
}
 8003226:	bf00      	nop
 8003228:	bd80      	pop	{r7, pc}
 800322a:	bf00      	nop
 800322c:	e000e010 	.word	0xe000e010

08003230 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003230:	b480      	push	{r7}
 8003232:	b085      	sub	sp, #20
 8003234:	af00      	add	r7, sp, #0
 8003236:	60f8      	str	r0, [r7, #12]
 8003238:	60b9      	str	r1, [r7, #8]
 800323a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	4a07      	ldr	r2, [pc, #28]	; (800325c <vApplicationGetIdleTaskMemory+0x2c>)
 8003240:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	4a06      	ldr	r2, [pc, #24]	; (8003260 <vApplicationGetIdleTaskMemory+0x30>)
 8003246:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2280      	movs	r2, #128	; 0x80
 800324c:	601a      	str	r2, [r3, #0]
}
 800324e:	bf00      	nop
 8003250:	3714      	adds	r7, #20
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr
 800325a:	bf00      	nop
 800325c:	20000124 	.word	0x20000124
 8003260:	20000180 	.word	0x20000180

08003264 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003264:	b480      	push	{r7}
 8003266:	b085      	sub	sp, #20
 8003268:	af00      	add	r7, sp, #0
 800326a:	60f8      	str	r0, [r7, #12]
 800326c:	60b9      	str	r1, [r7, #8]
 800326e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	4a07      	ldr	r2, [pc, #28]	; (8003290 <vApplicationGetTimerTaskMemory+0x2c>)
 8003274:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	4a06      	ldr	r2, [pc, #24]	; (8003294 <vApplicationGetTimerTaskMemory+0x30>)
 800327a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003282:	601a      	str	r2, [r3, #0]
}
 8003284:	bf00      	nop
 8003286:	3714      	adds	r7, #20
 8003288:	46bd      	mov	sp, r7
 800328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328e:	4770      	bx	lr
 8003290:	20000380 	.word	0x20000380
 8003294:	200003dc 	.word	0x200003dc

08003298 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003298:	b480      	push	{r7}
 800329a:	b083      	sub	sp, #12
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	f103 0208 	add.w	r2, r3, #8
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	f04f 32ff 	mov.w	r2, #4294967295
 80032b0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	f103 0208 	add.w	r2, r3, #8
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	f103 0208 	add.w	r2, r3, #8
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2200      	movs	r2, #0
 80032ca:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80032cc:	bf00      	nop
 80032ce:	370c      	adds	r7, #12
 80032d0:	46bd      	mov	sp, r7
 80032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d6:	4770      	bx	lr

080032d8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2200      	movs	r2, #0
 80032e4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80032e6:	bf00      	nop
 80032e8:	370c      	adds	r7, #12
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr

080032f2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80032f2:	b480      	push	{r7}
 80032f4:	b085      	sub	sp, #20
 80032f6:	af00      	add	r7, sp, #0
 80032f8:	6078      	str	r0, [r7, #4]
 80032fa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	68fa      	ldr	r2, [r7, #12]
 8003306:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	689a      	ldr	r2, [r3, #8]
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	683a      	ldr	r2, [r7, #0]
 8003316:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	683a      	ldr	r2, [r7, #0]
 800331c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	687a      	ldr	r2, [r7, #4]
 8003322:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	1c5a      	adds	r2, r3, #1
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	601a      	str	r2, [r3, #0]
}
 800332e:	bf00      	nop
 8003330:	3714      	adds	r7, #20
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr

0800333a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800333a:	b480      	push	{r7}
 800333c:	b085      	sub	sp, #20
 800333e:	af00      	add	r7, sp, #0
 8003340:	6078      	str	r0, [r7, #4]
 8003342:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003350:	d103      	bne.n	800335a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	691b      	ldr	r3, [r3, #16]
 8003356:	60fb      	str	r3, [r7, #12]
 8003358:	e00c      	b.n	8003374 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	3308      	adds	r3, #8
 800335e:	60fb      	str	r3, [r7, #12]
 8003360:	e002      	b.n	8003368 <vListInsert+0x2e>
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	60fb      	str	r3, [r7, #12]
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	68ba      	ldr	r2, [r7, #8]
 8003370:	429a      	cmp	r2, r3
 8003372:	d2f6      	bcs.n	8003362 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	685a      	ldr	r2, [r3, #4]
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	683a      	ldr	r2, [r7, #0]
 8003382:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	68fa      	ldr	r2, [r7, #12]
 8003388:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	683a      	ldr	r2, [r7, #0]
 800338e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	687a      	ldr	r2, [r7, #4]
 8003394:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	1c5a      	adds	r2, r3, #1
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	601a      	str	r2, [r3, #0]
}
 80033a0:	bf00      	nop
 80033a2:	3714      	adds	r7, #20
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr

080033ac <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80033ac:	b480      	push	{r7}
 80033ae:	b085      	sub	sp, #20
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	691b      	ldr	r3, [r3, #16]
 80033b8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	687a      	ldr	r2, [r7, #4]
 80033c0:	6892      	ldr	r2, [r2, #8]
 80033c2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	687a      	ldr	r2, [r7, #4]
 80033ca:	6852      	ldr	r2, [r2, #4]
 80033cc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	687a      	ldr	r2, [r7, #4]
 80033d4:	429a      	cmp	r2, r3
 80033d6:	d103      	bne.n	80033e0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	689a      	ldr	r2, [r3, #8]
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2200      	movs	r2, #0
 80033e4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	1e5a      	subs	r2, r3, #1
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	3714      	adds	r7, #20
 80033f8:	46bd      	mov	sp, r7
 80033fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fe:	4770      	bx	lr

08003400 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b084      	sub	sp, #16
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
 8003408:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d10a      	bne.n	800342a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003418:	f383 8811 	msr	BASEPRI, r3
 800341c:	f3bf 8f6f 	isb	sy
 8003420:	f3bf 8f4f 	dsb	sy
 8003424:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003426:	bf00      	nop
 8003428:	e7fe      	b.n	8003428 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800342a:	f002 f84b 	bl	80054c4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003436:	68f9      	ldr	r1, [r7, #12]
 8003438:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800343a:	fb01 f303 	mul.w	r3, r1, r3
 800343e:	441a      	add	r2, r3
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2200      	movs	r2, #0
 8003448:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800345a:	3b01      	subs	r3, #1
 800345c:	68f9      	ldr	r1, [r7, #12]
 800345e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003460:	fb01 f303 	mul.w	r3, r1, r3
 8003464:	441a      	add	r2, r3
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	22ff      	movs	r2, #255	; 0xff
 800346e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	22ff      	movs	r2, #255	; 0xff
 8003476:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d114      	bne.n	80034aa <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	691b      	ldr	r3, [r3, #16]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d01a      	beq.n	80034be <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	3310      	adds	r3, #16
 800348c:	4618      	mov	r0, r3
 800348e:	f001 f903 	bl	8004698 <xTaskRemoveFromEventList>
 8003492:	4603      	mov	r3, r0
 8003494:	2b00      	cmp	r3, #0
 8003496:	d012      	beq.n	80034be <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003498:	4b0c      	ldr	r3, [pc, #48]	; (80034cc <xQueueGenericReset+0xcc>)
 800349a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800349e:	601a      	str	r2, [r3, #0]
 80034a0:	f3bf 8f4f 	dsb	sy
 80034a4:	f3bf 8f6f 	isb	sy
 80034a8:	e009      	b.n	80034be <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	3310      	adds	r3, #16
 80034ae:	4618      	mov	r0, r3
 80034b0:	f7ff fef2 	bl	8003298 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	3324      	adds	r3, #36	; 0x24
 80034b8:	4618      	mov	r0, r3
 80034ba:	f7ff feed 	bl	8003298 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80034be:	f002 f831 	bl	8005524 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80034c2:	2301      	movs	r3, #1
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	3710      	adds	r7, #16
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}
 80034cc:	e000ed04 	.word	0xe000ed04

080034d0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b08e      	sub	sp, #56	; 0x38
 80034d4:	af02      	add	r7, sp, #8
 80034d6:	60f8      	str	r0, [r7, #12]
 80034d8:	60b9      	str	r1, [r7, #8]
 80034da:	607a      	str	r2, [r7, #4]
 80034dc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d10a      	bne.n	80034fa <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80034e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034e8:	f383 8811 	msr	BASEPRI, r3
 80034ec:	f3bf 8f6f 	isb	sy
 80034f0:	f3bf 8f4f 	dsb	sy
 80034f4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80034f6:	bf00      	nop
 80034f8:	e7fe      	b.n	80034f8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d10a      	bne.n	8003516 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8003500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003504:	f383 8811 	msr	BASEPRI, r3
 8003508:	f3bf 8f6f 	isb	sy
 800350c:	f3bf 8f4f 	dsb	sy
 8003510:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003512:	bf00      	nop
 8003514:	e7fe      	b.n	8003514 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d002      	beq.n	8003522 <xQueueGenericCreateStatic+0x52>
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d001      	beq.n	8003526 <xQueueGenericCreateStatic+0x56>
 8003522:	2301      	movs	r3, #1
 8003524:	e000      	b.n	8003528 <xQueueGenericCreateStatic+0x58>
 8003526:	2300      	movs	r3, #0
 8003528:	2b00      	cmp	r3, #0
 800352a:	d10a      	bne.n	8003542 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800352c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003530:	f383 8811 	msr	BASEPRI, r3
 8003534:	f3bf 8f6f 	isb	sy
 8003538:	f3bf 8f4f 	dsb	sy
 800353c:	623b      	str	r3, [r7, #32]
}
 800353e:	bf00      	nop
 8003540:	e7fe      	b.n	8003540 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d102      	bne.n	800354e <xQueueGenericCreateStatic+0x7e>
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d101      	bne.n	8003552 <xQueueGenericCreateStatic+0x82>
 800354e:	2301      	movs	r3, #1
 8003550:	e000      	b.n	8003554 <xQueueGenericCreateStatic+0x84>
 8003552:	2300      	movs	r3, #0
 8003554:	2b00      	cmp	r3, #0
 8003556:	d10a      	bne.n	800356e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8003558:	f04f 0350 	mov.w	r3, #80	; 0x50
 800355c:	f383 8811 	msr	BASEPRI, r3
 8003560:	f3bf 8f6f 	isb	sy
 8003564:	f3bf 8f4f 	dsb	sy
 8003568:	61fb      	str	r3, [r7, #28]
}
 800356a:	bf00      	nop
 800356c:	e7fe      	b.n	800356c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800356e:	2350      	movs	r3, #80	; 0x50
 8003570:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	2b50      	cmp	r3, #80	; 0x50
 8003576:	d00a      	beq.n	800358e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8003578:	f04f 0350 	mov.w	r3, #80	; 0x50
 800357c:	f383 8811 	msr	BASEPRI, r3
 8003580:	f3bf 8f6f 	isb	sy
 8003584:	f3bf 8f4f 	dsb	sy
 8003588:	61bb      	str	r3, [r7, #24]
}
 800358a:	bf00      	nop
 800358c:	e7fe      	b.n	800358c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800358e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8003594:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003596:	2b00      	cmp	r3, #0
 8003598:	d00d      	beq.n	80035b6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800359a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800359c:	2201      	movs	r2, #1
 800359e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80035a2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80035a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035a8:	9300      	str	r3, [sp, #0]
 80035aa:	4613      	mov	r3, r2
 80035ac:	687a      	ldr	r2, [r7, #4]
 80035ae:	68b9      	ldr	r1, [r7, #8]
 80035b0:	68f8      	ldr	r0, [r7, #12]
 80035b2:	f000 f805 	bl	80035c0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80035b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80035b8:	4618      	mov	r0, r3
 80035ba:	3730      	adds	r7, #48	; 0x30
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}

080035c0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b084      	sub	sp, #16
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	60f8      	str	r0, [r7, #12]
 80035c8:	60b9      	str	r1, [r7, #8]
 80035ca:	607a      	str	r2, [r7, #4]
 80035cc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d103      	bne.n	80035dc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80035d4:	69bb      	ldr	r3, [r7, #24]
 80035d6:	69ba      	ldr	r2, [r7, #24]
 80035d8:	601a      	str	r2, [r3, #0]
 80035da:	e002      	b.n	80035e2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80035dc:	69bb      	ldr	r3, [r7, #24]
 80035de:	687a      	ldr	r2, [r7, #4]
 80035e0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80035e2:	69bb      	ldr	r3, [r7, #24]
 80035e4:	68fa      	ldr	r2, [r7, #12]
 80035e6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80035e8:	69bb      	ldr	r3, [r7, #24]
 80035ea:	68ba      	ldr	r2, [r7, #8]
 80035ec:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80035ee:	2101      	movs	r1, #1
 80035f0:	69b8      	ldr	r0, [r7, #24]
 80035f2:	f7ff ff05 	bl	8003400 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80035f6:	69bb      	ldr	r3, [r7, #24]
 80035f8:	78fa      	ldrb	r2, [r7, #3]
 80035fa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80035fe:	bf00      	nop
 8003600:	3710      	adds	r7, #16
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}
	...

08003608 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b08e      	sub	sp, #56	; 0x38
 800360c:	af00      	add	r7, sp, #0
 800360e:	60f8      	str	r0, [r7, #12]
 8003610:	60b9      	str	r1, [r7, #8]
 8003612:	607a      	str	r2, [r7, #4]
 8003614:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003616:	2300      	movs	r3, #0
 8003618:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800361e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003620:	2b00      	cmp	r3, #0
 8003622:	d10a      	bne.n	800363a <xQueueGenericSend+0x32>
	__asm volatile
 8003624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003628:	f383 8811 	msr	BASEPRI, r3
 800362c:	f3bf 8f6f 	isb	sy
 8003630:	f3bf 8f4f 	dsb	sy
 8003634:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003636:	bf00      	nop
 8003638:	e7fe      	b.n	8003638 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d103      	bne.n	8003648 <xQueueGenericSend+0x40>
 8003640:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003644:	2b00      	cmp	r3, #0
 8003646:	d101      	bne.n	800364c <xQueueGenericSend+0x44>
 8003648:	2301      	movs	r3, #1
 800364a:	e000      	b.n	800364e <xQueueGenericSend+0x46>
 800364c:	2300      	movs	r3, #0
 800364e:	2b00      	cmp	r3, #0
 8003650:	d10a      	bne.n	8003668 <xQueueGenericSend+0x60>
	__asm volatile
 8003652:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003656:	f383 8811 	msr	BASEPRI, r3
 800365a:	f3bf 8f6f 	isb	sy
 800365e:	f3bf 8f4f 	dsb	sy
 8003662:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003664:	bf00      	nop
 8003666:	e7fe      	b.n	8003666 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	2b02      	cmp	r3, #2
 800366c:	d103      	bne.n	8003676 <xQueueGenericSend+0x6e>
 800366e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003670:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003672:	2b01      	cmp	r3, #1
 8003674:	d101      	bne.n	800367a <xQueueGenericSend+0x72>
 8003676:	2301      	movs	r3, #1
 8003678:	e000      	b.n	800367c <xQueueGenericSend+0x74>
 800367a:	2300      	movs	r3, #0
 800367c:	2b00      	cmp	r3, #0
 800367e:	d10a      	bne.n	8003696 <xQueueGenericSend+0x8e>
	__asm volatile
 8003680:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003684:	f383 8811 	msr	BASEPRI, r3
 8003688:	f3bf 8f6f 	isb	sy
 800368c:	f3bf 8f4f 	dsb	sy
 8003690:	623b      	str	r3, [r7, #32]
}
 8003692:	bf00      	nop
 8003694:	e7fe      	b.n	8003694 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003696:	f001 f9bd 	bl	8004a14 <xTaskGetSchedulerState>
 800369a:	4603      	mov	r3, r0
 800369c:	2b00      	cmp	r3, #0
 800369e:	d102      	bne.n	80036a6 <xQueueGenericSend+0x9e>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d101      	bne.n	80036aa <xQueueGenericSend+0xa2>
 80036a6:	2301      	movs	r3, #1
 80036a8:	e000      	b.n	80036ac <xQueueGenericSend+0xa4>
 80036aa:	2300      	movs	r3, #0
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d10a      	bne.n	80036c6 <xQueueGenericSend+0xbe>
	__asm volatile
 80036b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036b4:	f383 8811 	msr	BASEPRI, r3
 80036b8:	f3bf 8f6f 	isb	sy
 80036bc:	f3bf 8f4f 	dsb	sy
 80036c0:	61fb      	str	r3, [r7, #28]
}
 80036c2:	bf00      	nop
 80036c4:	e7fe      	b.n	80036c4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80036c6:	f001 fefd 	bl	80054c4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80036ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80036ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036d2:	429a      	cmp	r2, r3
 80036d4:	d302      	bcc.n	80036dc <xQueueGenericSend+0xd4>
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	2b02      	cmp	r3, #2
 80036da:	d129      	bne.n	8003730 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80036dc:	683a      	ldr	r2, [r7, #0]
 80036de:	68b9      	ldr	r1, [r7, #8]
 80036e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80036e2:	f000 fa0b 	bl	8003afc <prvCopyDataToQueue>
 80036e6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80036e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d010      	beq.n	8003712 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80036f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036f2:	3324      	adds	r3, #36	; 0x24
 80036f4:	4618      	mov	r0, r3
 80036f6:	f000 ffcf 	bl	8004698 <xTaskRemoveFromEventList>
 80036fa:	4603      	mov	r3, r0
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d013      	beq.n	8003728 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003700:	4b3f      	ldr	r3, [pc, #252]	; (8003800 <xQueueGenericSend+0x1f8>)
 8003702:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003706:	601a      	str	r2, [r3, #0]
 8003708:	f3bf 8f4f 	dsb	sy
 800370c:	f3bf 8f6f 	isb	sy
 8003710:	e00a      	b.n	8003728 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003712:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003714:	2b00      	cmp	r3, #0
 8003716:	d007      	beq.n	8003728 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003718:	4b39      	ldr	r3, [pc, #228]	; (8003800 <xQueueGenericSend+0x1f8>)
 800371a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800371e:	601a      	str	r2, [r3, #0]
 8003720:	f3bf 8f4f 	dsb	sy
 8003724:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003728:	f001 fefc 	bl	8005524 <vPortExitCritical>
				return pdPASS;
 800372c:	2301      	movs	r3, #1
 800372e:	e063      	b.n	80037f8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d103      	bne.n	800373e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003736:	f001 fef5 	bl	8005524 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800373a:	2300      	movs	r3, #0
 800373c:	e05c      	b.n	80037f8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800373e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003740:	2b00      	cmp	r3, #0
 8003742:	d106      	bne.n	8003752 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003744:	f107 0314 	add.w	r3, r7, #20
 8003748:	4618      	mov	r0, r3
 800374a:	f001 f809 	bl	8004760 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800374e:	2301      	movs	r3, #1
 8003750:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003752:	f001 fee7 	bl	8005524 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003756:	f000 fd7b 	bl	8004250 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800375a:	f001 feb3 	bl	80054c4 <vPortEnterCritical>
 800375e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003760:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003764:	b25b      	sxtb	r3, r3
 8003766:	f1b3 3fff 	cmp.w	r3, #4294967295
 800376a:	d103      	bne.n	8003774 <xQueueGenericSend+0x16c>
 800376c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800376e:	2200      	movs	r2, #0
 8003770:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003776:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800377a:	b25b      	sxtb	r3, r3
 800377c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003780:	d103      	bne.n	800378a <xQueueGenericSend+0x182>
 8003782:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003784:	2200      	movs	r2, #0
 8003786:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800378a:	f001 fecb 	bl	8005524 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800378e:	1d3a      	adds	r2, r7, #4
 8003790:	f107 0314 	add.w	r3, r7, #20
 8003794:	4611      	mov	r1, r2
 8003796:	4618      	mov	r0, r3
 8003798:	f000 fff8 	bl	800478c <xTaskCheckForTimeOut>
 800379c:	4603      	mov	r3, r0
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d124      	bne.n	80037ec <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80037a2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80037a4:	f000 faa2 	bl	8003cec <prvIsQueueFull>
 80037a8:	4603      	mov	r3, r0
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d018      	beq.n	80037e0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80037ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037b0:	3310      	adds	r3, #16
 80037b2:	687a      	ldr	r2, [r7, #4]
 80037b4:	4611      	mov	r1, r2
 80037b6:	4618      	mov	r0, r3
 80037b8:	f000 ff1e 	bl	80045f8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80037bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80037be:	f000 fa2d 	bl	8003c1c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80037c2:	f000 fd53 	bl	800426c <xTaskResumeAll>
 80037c6:	4603      	mov	r3, r0
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	f47f af7c 	bne.w	80036c6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80037ce:	4b0c      	ldr	r3, [pc, #48]	; (8003800 <xQueueGenericSend+0x1f8>)
 80037d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80037d4:	601a      	str	r2, [r3, #0]
 80037d6:	f3bf 8f4f 	dsb	sy
 80037da:	f3bf 8f6f 	isb	sy
 80037de:	e772      	b.n	80036c6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80037e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80037e2:	f000 fa1b 	bl	8003c1c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80037e6:	f000 fd41 	bl	800426c <xTaskResumeAll>
 80037ea:	e76c      	b.n	80036c6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80037ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80037ee:	f000 fa15 	bl	8003c1c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80037f2:	f000 fd3b 	bl	800426c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80037f6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	3738      	adds	r7, #56	; 0x38
 80037fc:	46bd      	mov	sp, r7
 80037fe:	bd80      	pop	{r7, pc}
 8003800:	e000ed04 	.word	0xe000ed04

08003804 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b090      	sub	sp, #64	; 0x40
 8003808:	af00      	add	r7, sp, #0
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	60b9      	str	r1, [r7, #8]
 800380e:	607a      	str	r2, [r7, #4]
 8003810:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8003816:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003818:	2b00      	cmp	r3, #0
 800381a:	d10a      	bne.n	8003832 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800381c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003820:	f383 8811 	msr	BASEPRI, r3
 8003824:	f3bf 8f6f 	isb	sy
 8003828:	f3bf 8f4f 	dsb	sy
 800382c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800382e:	bf00      	nop
 8003830:	e7fe      	b.n	8003830 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003832:	68bb      	ldr	r3, [r7, #8]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d103      	bne.n	8003840 <xQueueGenericSendFromISR+0x3c>
 8003838:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800383a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800383c:	2b00      	cmp	r3, #0
 800383e:	d101      	bne.n	8003844 <xQueueGenericSendFromISR+0x40>
 8003840:	2301      	movs	r3, #1
 8003842:	e000      	b.n	8003846 <xQueueGenericSendFromISR+0x42>
 8003844:	2300      	movs	r3, #0
 8003846:	2b00      	cmp	r3, #0
 8003848:	d10a      	bne.n	8003860 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800384a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800384e:	f383 8811 	msr	BASEPRI, r3
 8003852:	f3bf 8f6f 	isb	sy
 8003856:	f3bf 8f4f 	dsb	sy
 800385a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800385c:	bf00      	nop
 800385e:	e7fe      	b.n	800385e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	2b02      	cmp	r3, #2
 8003864:	d103      	bne.n	800386e <xQueueGenericSendFromISR+0x6a>
 8003866:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003868:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800386a:	2b01      	cmp	r3, #1
 800386c:	d101      	bne.n	8003872 <xQueueGenericSendFromISR+0x6e>
 800386e:	2301      	movs	r3, #1
 8003870:	e000      	b.n	8003874 <xQueueGenericSendFromISR+0x70>
 8003872:	2300      	movs	r3, #0
 8003874:	2b00      	cmp	r3, #0
 8003876:	d10a      	bne.n	800388e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8003878:	f04f 0350 	mov.w	r3, #80	; 0x50
 800387c:	f383 8811 	msr	BASEPRI, r3
 8003880:	f3bf 8f6f 	isb	sy
 8003884:	f3bf 8f4f 	dsb	sy
 8003888:	623b      	str	r3, [r7, #32]
}
 800388a:	bf00      	nop
 800388c:	e7fe      	b.n	800388c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800388e:	f001 fefb 	bl	8005688 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003892:	f3ef 8211 	mrs	r2, BASEPRI
 8003896:	f04f 0350 	mov.w	r3, #80	; 0x50
 800389a:	f383 8811 	msr	BASEPRI, r3
 800389e:	f3bf 8f6f 	isb	sy
 80038a2:	f3bf 8f4f 	dsb	sy
 80038a6:	61fa      	str	r2, [r7, #28]
 80038a8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80038aa:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80038ac:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80038ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80038b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038b6:	429a      	cmp	r2, r3
 80038b8:	d302      	bcc.n	80038c0 <xQueueGenericSendFromISR+0xbc>
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	2b02      	cmp	r3, #2
 80038be:	d12f      	bne.n	8003920 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80038c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038c2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80038c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80038ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038ce:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80038d0:	683a      	ldr	r2, [r7, #0]
 80038d2:	68b9      	ldr	r1, [r7, #8]
 80038d4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80038d6:	f000 f911 	bl	8003afc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80038da:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80038de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038e2:	d112      	bne.n	800390a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80038e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d016      	beq.n	800391a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80038ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038ee:	3324      	adds	r3, #36	; 0x24
 80038f0:	4618      	mov	r0, r3
 80038f2:	f000 fed1 	bl	8004698 <xTaskRemoveFromEventList>
 80038f6:	4603      	mov	r3, r0
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d00e      	beq.n	800391a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d00b      	beq.n	800391a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2201      	movs	r2, #1
 8003906:	601a      	str	r2, [r3, #0]
 8003908:	e007      	b.n	800391a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800390a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800390e:	3301      	adds	r3, #1
 8003910:	b2db      	uxtb	r3, r3
 8003912:	b25a      	sxtb	r2, r3
 8003914:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003916:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800391a:	2301      	movs	r3, #1
 800391c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800391e:	e001      	b.n	8003924 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003920:	2300      	movs	r3, #0
 8003922:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003924:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003926:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800392e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003930:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8003932:	4618      	mov	r0, r3
 8003934:	3740      	adds	r7, #64	; 0x40
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}
	...

0800393c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b08c      	sub	sp, #48	; 0x30
 8003940:	af00      	add	r7, sp, #0
 8003942:	60f8      	str	r0, [r7, #12]
 8003944:	60b9      	str	r1, [r7, #8]
 8003946:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003948:	2300      	movs	r3, #0
 800394a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003952:	2b00      	cmp	r3, #0
 8003954:	d10a      	bne.n	800396c <xQueueReceive+0x30>
	__asm volatile
 8003956:	f04f 0350 	mov.w	r3, #80	; 0x50
 800395a:	f383 8811 	msr	BASEPRI, r3
 800395e:	f3bf 8f6f 	isb	sy
 8003962:	f3bf 8f4f 	dsb	sy
 8003966:	623b      	str	r3, [r7, #32]
}
 8003968:	bf00      	nop
 800396a:	e7fe      	b.n	800396a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d103      	bne.n	800397a <xQueueReceive+0x3e>
 8003972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003976:	2b00      	cmp	r3, #0
 8003978:	d101      	bne.n	800397e <xQueueReceive+0x42>
 800397a:	2301      	movs	r3, #1
 800397c:	e000      	b.n	8003980 <xQueueReceive+0x44>
 800397e:	2300      	movs	r3, #0
 8003980:	2b00      	cmp	r3, #0
 8003982:	d10a      	bne.n	800399a <xQueueReceive+0x5e>
	__asm volatile
 8003984:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003988:	f383 8811 	msr	BASEPRI, r3
 800398c:	f3bf 8f6f 	isb	sy
 8003990:	f3bf 8f4f 	dsb	sy
 8003994:	61fb      	str	r3, [r7, #28]
}
 8003996:	bf00      	nop
 8003998:	e7fe      	b.n	8003998 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800399a:	f001 f83b 	bl	8004a14 <xTaskGetSchedulerState>
 800399e:	4603      	mov	r3, r0
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d102      	bne.n	80039aa <xQueueReceive+0x6e>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d101      	bne.n	80039ae <xQueueReceive+0x72>
 80039aa:	2301      	movs	r3, #1
 80039ac:	e000      	b.n	80039b0 <xQueueReceive+0x74>
 80039ae:	2300      	movs	r3, #0
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d10a      	bne.n	80039ca <xQueueReceive+0x8e>
	__asm volatile
 80039b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039b8:	f383 8811 	msr	BASEPRI, r3
 80039bc:	f3bf 8f6f 	isb	sy
 80039c0:	f3bf 8f4f 	dsb	sy
 80039c4:	61bb      	str	r3, [r7, #24]
}
 80039c6:	bf00      	nop
 80039c8:	e7fe      	b.n	80039c8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80039ca:	f001 fd7b 	bl	80054c4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80039ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039d2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80039d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d01f      	beq.n	8003a1a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80039da:	68b9      	ldr	r1, [r7, #8]
 80039dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80039de:	f000 f8f7 	bl	8003bd0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80039e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e4:	1e5a      	subs	r2, r3, #1
 80039e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039e8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80039ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039ec:	691b      	ldr	r3, [r3, #16]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d00f      	beq.n	8003a12 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80039f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039f4:	3310      	adds	r3, #16
 80039f6:	4618      	mov	r0, r3
 80039f8:	f000 fe4e 	bl	8004698 <xTaskRemoveFromEventList>
 80039fc:	4603      	mov	r3, r0
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d007      	beq.n	8003a12 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003a02:	4b3d      	ldr	r3, [pc, #244]	; (8003af8 <xQueueReceive+0x1bc>)
 8003a04:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a08:	601a      	str	r2, [r3, #0]
 8003a0a:	f3bf 8f4f 	dsb	sy
 8003a0e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003a12:	f001 fd87 	bl	8005524 <vPortExitCritical>
				return pdPASS;
 8003a16:	2301      	movs	r3, #1
 8003a18:	e069      	b.n	8003aee <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d103      	bne.n	8003a28 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003a20:	f001 fd80 	bl	8005524 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003a24:	2300      	movs	r3, #0
 8003a26:	e062      	b.n	8003aee <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003a28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d106      	bne.n	8003a3c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003a2e:	f107 0310 	add.w	r3, r7, #16
 8003a32:	4618      	mov	r0, r3
 8003a34:	f000 fe94 	bl	8004760 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003a3c:	f001 fd72 	bl	8005524 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003a40:	f000 fc06 	bl	8004250 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003a44:	f001 fd3e 	bl	80054c4 <vPortEnterCritical>
 8003a48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a4a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003a4e:	b25b      	sxtb	r3, r3
 8003a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a54:	d103      	bne.n	8003a5e <xQueueReceive+0x122>
 8003a56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a58:	2200      	movs	r2, #0
 8003a5a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a60:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003a64:	b25b      	sxtb	r3, r3
 8003a66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a6a:	d103      	bne.n	8003a74 <xQueueReceive+0x138>
 8003a6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a6e:	2200      	movs	r2, #0
 8003a70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003a74:	f001 fd56 	bl	8005524 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003a78:	1d3a      	adds	r2, r7, #4
 8003a7a:	f107 0310 	add.w	r3, r7, #16
 8003a7e:	4611      	mov	r1, r2
 8003a80:	4618      	mov	r0, r3
 8003a82:	f000 fe83 	bl	800478c <xTaskCheckForTimeOut>
 8003a86:	4603      	mov	r3, r0
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d123      	bne.n	8003ad4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003a8c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003a8e:	f000 f917 	bl	8003cc0 <prvIsQueueEmpty>
 8003a92:	4603      	mov	r3, r0
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d017      	beq.n	8003ac8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003a98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a9a:	3324      	adds	r3, #36	; 0x24
 8003a9c:	687a      	ldr	r2, [r7, #4]
 8003a9e:	4611      	mov	r1, r2
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f000 fda9 	bl	80045f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003aa6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003aa8:	f000 f8b8 	bl	8003c1c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003aac:	f000 fbde 	bl	800426c <xTaskResumeAll>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d189      	bne.n	80039ca <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8003ab6:	4b10      	ldr	r3, [pc, #64]	; (8003af8 <xQueueReceive+0x1bc>)
 8003ab8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003abc:	601a      	str	r2, [r3, #0]
 8003abe:	f3bf 8f4f 	dsb	sy
 8003ac2:	f3bf 8f6f 	isb	sy
 8003ac6:	e780      	b.n	80039ca <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003ac8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003aca:	f000 f8a7 	bl	8003c1c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003ace:	f000 fbcd 	bl	800426c <xTaskResumeAll>
 8003ad2:	e77a      	b.n	80039ca <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003ad4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003ad6:	f000 f8a1 	bl	8003c1c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003ada:	f000 fbc7 	bl	800426c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003ade:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003ae0:	f000 f8ee 	bl	8003cc0 <prvIsQueueEmpty>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	f43f af6f 	beq.w	80039ca <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003aec:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003aee:	4618      	mov	r0, r3
 8003af0:	3730      	adds	r7, #48	; 0x30
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}
 8003af6:	bf00      	nop
 8003af8:	e000ed04 	.word	0xe000ed04

08003afc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b086      	sub	sp, #24
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	60f8      	str	r0, [r7, #12]
 8003b04:	60b9      	str	r1, [r7, #8]
 8003b06:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b10:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d10d      	bne.n	8003b36 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d14d      	bne.n	8003bbe <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	4618      	mov	r0, r3
 8003b28:	f000 ff92 	bl	8004a50 <xTaskPriorityDisinherit>
 8003b2c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2200      	movs	r2, #0
 8003b32:	609a      	str	r2, [r3, #8]
 8003b34:	e043      	b.n	8003bbe <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d119      	bne.n	8003b70 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	6858      	ldr	r0, [r3, #4]
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b44:	461a      	mov	r2, r3
 8003b46:	68b9      	ldr	r1, [r7, #8]
 8003b48:	f002 f80a 	bl	8005b60 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	685a      	ldr	r2, [r3, #4]
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b54:	441a      	add	r2, r3
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	685a      	ldr	r2, [r3, #4]
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	429a      	cmp	r2, r3
 8003b64:	d32b      	bcc.n	8003bbe <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	605a      	str	r2, [r3, #4]
 8003b6e:	e026      	b.n	8003bbe <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	68d8      	ldr	r0, [r3, #12]
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b78:	461a      	mov	r2, r3
 8003b7a:	68b9      	ldr	r1, [r7, #8]
 8003b7c:	f001 fff0 	bl	8005b60 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	68da      	ldr	r2, [r3, #12]
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b88:	425b      	negs	r3, r3
 8003b8a:	441a      	add	r2, r3
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	68da      	ldr	r2, [r3, #12]
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d207      	bcs.n	8003bac <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	689a      	ldr	r2, [r3, #8]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba4:	425b      	negs	r3, r3
 8003ba6:	441a      	add	r2, r3
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2b02      	cmp	r3, #2
 8003bb0:	d105      	bne.n	8003bbe <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d002      	beq.n	8003bbe <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	3b01      	subs	r3, #1
 8003bbc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	1c5a      	adds	r2, r3, #1
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003bc6:	697b      	ldr	r3, [r7, #20]
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	3718      	adds	r7, #24
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}

08003bd0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b082      	sub	sp, #8
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
 8003bd8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d018      	beq.n	8003c14 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	68da      	ldr	r2, [r3, #12]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bea:	441a      	add	r2, r3
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	68da      	ldr	r2, [r3, #12]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	429a      	cmp	r2, r3
 8003bfa:	d303      	bcc.n	8003c04 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	68d9      	ldr	r1, [r3, #12]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0c:	461a      	mov	r2, r3
 8003c0e:	6838      	ldr	r0, [r7, #0]
 8003c10:	f001 ffa6 	bl	8005b60 <memcpy>
	}
}
 8003c14:	bf00      	nop
 8003c16:	3708      	adds	r7, #8
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bd80      	pop	{r7, pc}

08003c1c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b084      	sub	sp, #16
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003c24:	f001 fc4e 	bl	80054c4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003c2e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003c30:	e011      	b.n	8003c56 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d012      	beq.n	8003c60 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	3324      	adds	r3, #36	; 0x24
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f000 fd2a 	bl	8004698 <xTaskRemoveFromEventList>
 8003c44:	4603      	mov	r3, r0
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d001      	beq.n	8003c4e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003c4a:	f000 fe01 	bl	8004850 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003c4e:	7bfb      	ldrb	r3, [r7, #15]
 8003c50:	3b01      	subs	r3, #1
 8003c52:	b2db      	uxtb	r3, r3
 8003c54:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003c56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	dce9      	bgt.n	8003c32 <prvUnlockQueue+0x16>
 8003c5e:	e000      	b.n	8003c62 <prvUnlockQueue+0x46>
					break;
 8003c60:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	22ff      	movs	r2, #255	; 0xff
 8003c66:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003c6a:	f001 fc5b 	bl	8005524 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003c6e:	f001 fc29 	bl	80054c4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003c78:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003c7a:	e011      	b.n	8003ca0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	691b      	ldr	r3, [r3, #16]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d012      	beq.n	8003caa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	3310      	adds	r3, #16
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f000 fd05 	bl	8004698 <xTaskRemoveFromEventList>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d001      	beq.n	8003c98 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003c94:	f000 fddc 	bl	8004850 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003c98:	7bbb      	ldrb	r3, [r7, #14]
 8003c9a:	3b01      	subs	r3, #1
 8003c9c:	b2db      	uxtb	r3, r3
 8003c9e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003ca0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	dce9      	bgt.n	8003c7c <prvUnlockQueue+0x60>
 8003ca8:	e000      	b.n	8003cac <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003caa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	22ff      	movs	r2, #255	; 0xff
 8003cb0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003cb4:	f001 fc36 	bl	8005524 <vPortExitCritical>
}
 8003cb8:	bf00      	nop
 8003cba:	3710      	adds	r7, #16
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd80      	pop	{r7, pc}

08003cc0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b084      	sub	sp, #16
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003cc8:	f001 fbfc 	bl	80054c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d102      	bne.n	8003cda <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	60fb      	str	r3, [r7, #12]
 8003cd8:	e001      	b.n	8003cde <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003cde:	f001 fc21 	bl	8005524 <vPortExitCritical>

	return xReturn;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	3710      	adds	r7, #16
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bd80      	pop	{r7, pc}

08003cec <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b084      	sub	sp, #16
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003cf4:	f001 fbe6 	bl	80054c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d102      	bne.n	8003d0a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003d04:	2301      	movs	r3, #1
 8003d06:	60fb      	str	r3, [r7, #12]
 8003d08:	e001      	b.n	8003d0e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003d0e:	f001 fc09 	bl	8005524 <vPortExitCritical>

	return xReturn;
 8003d12:	68fb      	ldr	r3, [r7, #12]
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	3710      	adds	r7, #16
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}

08003d1c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b085      	sub	sp, #20
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
 8003d24:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003d26:	2300      	movs	r3, #0
 8003d28:	60fb      	str	r3, [r7, #12]
 8003d2a:	e014      	b.n	8003d56 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003d2c:	4a0f      	ldr	r2, [pc, #60]	; (8003d6c <vQueueAddToRegistry+0x50>)
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d10b      	bne.n	8003d50 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003d38:	490c      	ldr	r1, [pc, #48]	; (8003d6c <vQueueAddToRegistry+0x50>)
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	683a      	ldr	r2, [r7, #0]
 8003d3e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003d42:	4a0a      	ldr	r2, [pc, #40]	; (8003d6c <vQueueAddToRegistry+0x50>)
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	00db      	lsls	r3, r3, #3
 8003d48:	4413      	add	r3, r2
 8003d4a:	687a      	ldr	r2, [r7, #4]
 8003d4c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003d4e:	e006      	b.n	8003d5e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	3301      	adds	r3, #1
 8003d54:	60fb      	str	r3, [r7, #12]
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	2b07      	cmp	r3, #7
 8003d5a:	d9e7      	bls.n	8003d2c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003d5c:	bf00      	nop
 8003d5e:	bf00      	nop
 8003d60:	3714      	adds	r7, #20
 8003d62:	46bd      	mov	sp, r7
 8003d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d68:	4770      	bx	lr
 8003d6a:	bf00      	nop
 8003d6c:	200007dc 	.word	0x200007dc

08003d70 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b086      	sub	sp, #24
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	60f8      	str	r0, [r7, #12]
 8003d78:	60b9      	str	r1, [r7, #8]
 8003d7a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003d80:	f001 fba0 	bl	80054c4 <vPortEnterCritical>
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003d8a:	b25b      	sxtb	r3, r3
 8003d8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d90:	d103      	bne.n	8003d9a <vQueueWaitForMessageRestricted+0x2a>
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	2200      	movs	r2, #0
 8003d96:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003da0:	b25b      	sxtb	r3, r3
 8003da2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003da6:	d103      	bne.n	8003db0 <vQueueWaitForMessageRestricted+0x40>
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	2200      	movs	r2, #0
 8003dac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003db0:	f001 fbb8 	bl	8005524 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d106      	bne.n	8003dca <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	3324      	adds	r3, #36	; 0x24
 8003dc0:	687a      	ldr	r2, [r7, #4]
 8003dc2:	68b9      	ldr	r1, [r7, #8]
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f000 fc3b 	bl	8004640 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003dca:	6978      	ldr	r0, [r7, #20]
 8003dcc:	f7ff ff26 	bl	8003c1c <prvUnlockQueue>
	}
 8003dd0:	bf00      	nop
 8003dd2:	3718      	adds	r7, #24
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}

08003dd8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b08e      	sub	sp, #56	; 0x38
 8003ddc:	af04      	add	r7, sp, #16
 8003dde:	60f8      	str	r0, [r7, #12]
 8003de0:	60b9      	str	r1, [r7, #8]
 8003de2:	607a      	str	r2, [r7, #4]
 8003de4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003de6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d10a      	bne.n	8003e02 <xTaskCreateStatic+0x2a>
	__asm volatile
 8003dec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003df0:	f383 8811 	msr	BASEPRI, r3
 8003df4:	f3bf 8f6f 	isb	sy
 8003df8:	f3bf 8f4f 	dsb	sy
 8003dfc:	623b      	str	r3, [r7, #32]
}
 8003dfe:	bf00      	nop
 8003e00:	e7fe      	b.n	8003e00 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003e02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d10a      	bne.n	8003e1e <xTaskCreateStatic+0x46>
	__asm volatile
 8003e08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e0c:	f383 8811 	msr	BASEPRI, r3
 8003e10:	f3bf 8f6f 	isb	sy
 8003e14:	f3bf 8f4f 	dsb	sy
 8003e18:	61fb      	str	r3, [r7, #28]
}
 8003e1a:	bf00      	nop
 8003e1c:	e7fe      	b.n	8003e1c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003e1e:	235c      	movs	r3, #92	; 0x5c
 8003e20:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003e22:	693b      	ldr	r3, [r7, #16]
 8003e24:	2b5c      	cmp	r3, #92	; 0x5c
 8003e26:	d00a      	beq.n	8003e3e <xTaskCreateStatic+0x66>
	__asm volatile
 8003e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e2c:	f383 8811 	msr	BASEPRI, r3
 8003e30:	f3bf 8f6f 	isb	sy
 8003e34:	f3bf 8f4f 	dsb	sy
 8003e38:	61bb      	str	r3, [r7, #24]
}
 8003e3a:	bf00      	nop
 8003e3c:	e7fe      	b.n	8003e3c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003e3e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003e40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d01e      	beq.n	8003e84 <xTaskCreateStatic+0xac>
 8003e46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d01b      	beq.n	8003e84 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003e4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e4e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e52:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003e54:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e58:	2202      	movs	r2, #2
 8003e5a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003e5e:	2300      	movs	r3, #0
 8003e60:	9303      	str	r3, [sp, #12]
 8003e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e64:	9302      	str	r3, [sp, #8]
 8003e66:	f107 0314 	add.w	r3, r7, #20
 8003e6a:	9301      	str	r3, [sp, #4]
 8003e6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e6e:	9300      	str	r3, [sp, #0]
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	687a      	ldr	r2, [r7, #4]
 8003e74:	68b9      	ldr	r1, [r7, #8]
 8003e76:	68f8      	ldr	r0, [r7, #12]
 8003e78:	f000 f850 	bl	8003f1c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003e7c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003e7e:	f000 f8dd 	bl	800403c <prvAddNewTaskToReadyList>
 8003e82:	e001      	b.n	8003e88 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003e84:	2300      	movs	r3, #0
 8003e86:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003e88:	697b      	ldr	r3, [r7, #20]
	}
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	3728      	adds	r7, #40	; 0x28
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}

08003e92 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003e92:	b580      	push	{r7, lr}
 8003e94:	b08c      	sub	sp, #48	; 0x30
 8003e96:	af04      	add	r7, sp, #16
 8003e98:	60f8      	str	r0, [r7, #12]
 8003e9a:	60b9      	str	r1, [r7, #8]
 8003e9c:	603b      	str	r3, [r7, #0]
 8003e9e:	4613      	mov	r3, r2
 8003ea0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003ea2:	88fb      	ldrh	r3, [r7, #6]
 8003ea4:	009b      	lsls	r3, r3, #2
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f001 fc2e 	bl	8005708 <pvPortMalloc>
 8003eac:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d00e      	beq.n	8003ed2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003eb4:	205c      	movs	r0, #92	; 0x5c
 8003eb6:	f001 fc27 	bl	8005708 <pvPortMalloc>
 8003eba:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003ebc:	69fb      	ldr	r3, [r7, #28]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d003      	beq.n	8003eca <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003ec2:	69fb      	ldr	r3, [r7, #28]
 8003ec4:	697a      	ldr	r2, [r7, #20]
 8003ec6:	631a      	str	r2, [r3, #48]	; 0x30
 8003ec8:	e005      	b.n	8003ed6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003eca:	6978      	ldr	r0, [r7, #20]
 8003ecc:	f001 fce8 	bl	80058a0 <vPortFree>
 8003ed0:	e001      	b.n	8003ed6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003ed6:	69fb      	ldr	r3, [r7, #28]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d017      	beq.n	8003f0c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003edc:	69fb      	ldr	r3, [r7, #28]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003ee4:	88fa      	ldrh	r2, [r7, #6]
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	9303      	str	r3, [sp, #12]
 8003eea:	69fb      	ldr	r3, [r7, #28]
 8003eec:	9302      	str	r3, [sp, #8]
 8003eee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ef0:	9301      	str	r3, [sp, #4]
 8003ef2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ef4:	9300      	str	r3, [sp, #0]
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	68b9      	ldr	r1, [r7, #8]
 8003efa:	68f8      	ldr	r0, [r7, #12]
 8003efc:	f000 f80e 	bl	8003f1c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003f00:	69f8      	ldr	r0, [r7, #28]
 8003f02:	f000 f89b 	bl	800403c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003f06:	2301      	movs	r3, #1
 8003f08:	61bb      	str	r3, [r7, #24]
 8003f0a:	e002      	b.n	8003f12 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003f0c:	f04f 33ff 	mov.w	r3, #4294967295
 8003f10:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003f12:	69bb      	ldr	r3, [r7, #24]
	}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3720      	adds	r7, #32
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}

08003f1c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b088      	sub	sp, #32
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	60f8      	str	r0, [r7, #12]
 8003f24:	60b9      	str	r1, [r7, #8]
 8003f26:	607a      	str	r2, [r7, #4]
 8003f28:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003f2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f2c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	009b      	lsls	r3, r3, #2
 8003f32:	461a      	mov	r2, r3
 8003f34:	21a5      	movs	r1, #165	; 0xa5
 8003f36:	f001 fe21 	bl	8005b7c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003f3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003f44:	3b01      	subs	r3, #1
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	4413      	add	r3, r2
 8003f4a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003f4c:	69bb      	ldr	r3, [r7, #24]
 8003f4e:	f023 0307 	bic.w	r3, r3, #7
 8003f52:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003f54:	69bb      	ldr	r3, [r7, #24]
 8003f56:	f003 0307 	and.w	r3, r3, #7
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d00a      	beq.n	8003f74 <prvInitialiseNewTask+0x58>
	__asm volatile
 8003f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f62:	f383 8811 	msr	BASEPRI, r3
 8003f66:	f3bf 8f6f 	isb	sy
 8003f6a:	f3bf 8f4f 	dsb	sy
 8003f6e:	617b      	str	r3, [r7, #20]
}
 8003f70:	bf00      	nop
 8003f72:	e7fe      	b.n	8003f72 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d01f      	beq.n	8003fba <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	61fb      	str	r3, [r7, #28]
 8003f7e:	e012      	b.n	8003fa6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003f80:	68ba      	ldr	r2, [r7, #8]
 8003f82:	69fb      	ldr	r3, [r7, #28]
 8003f84:	4413      	add	r3, r2
 8003f86:	7819      	ldrb	r1, [r3, #0]
 8003f88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f8a:	69fb      	ldr	r3, [r7, #28]
 8003f8c:	4413      	add	r3, r2
 8003f8e:	3334      	adds	r3, #52	; 0x34
 8003f90:	460a      	mov	r2, r1
 8003f92:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003f94:	68ba      	ldr	r2, [r7, #8]
 8003f96:	69fb      	ldr	r3, [r7, #28]
 8003f98:	4413      	add	r3, r2
 8003f9a:	781b      	ldrb	r3, [r3, #0]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d006      	beq.n	8003fae <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003fa0:	69fb      	ldr	r3, [r7, #28]
 8003fa2:	3301      	adds	r3, #1
 8003fa4:	61fb      	str	r3, [r7, #28]
 8003fa6:	69fb      	ldr	r3, [r7, #28]
 8003fa8:	2b0f      	cmp	r3, #15
 8003faa:	d9e9      	bls.n	8003f80 <prvInitialiseNewTask+0x64>
 8003fac:	e000      	b.n	8003fb0 <prvInitialiseNewTask+0x94>
			{
				break;
 8003fae:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003fb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003fb8:	e003      	b.n	8003fc2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003fba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003fc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fc4:	2b37      	cmp	r3, #55	; 0x37
 8003fc6:	d901      	bls.n	8003fcc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003fc8:	2337      	movs	r3, #55	; 0x37
 8003fca:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003fcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003fd0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003fd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fd4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003fd6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003fd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fda:	2200      	movs	r2, #0
 8003fdc:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003fde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fe0:	3304      	adds	r3, #4
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f7ff f978 	bl	80032d8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003fe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fea:	3318      	adds	r3, #24
 8003fec:	4618      	mov	r0, r3
 8003fee:	f7ff f973 	bl	80032d8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003ff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ff4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ff6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ffa:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003ffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004000:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004004:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004006:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004008:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800400a:	2200      	movs	r2, #0
 800400c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800400e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004010:	2200      	movs	r2, #0
 8004012:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004016:	683a      	ldr	r2, [r7, #0]
 8004018:	68f9      	ldr	r1, [r7, #12]
 800401a:	69b8      	ldr	r0, [r7, #24]
 800401c:	f001 f928 	bl	8005270 <pxPortInitialiseStack>
 8004020:	4602      	mov	r2, r0
 8004022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004024:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004026:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004028:	2b00      	cmp	r3, #0
 800402a:	d002      	beq.n	8004032 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800402c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800402e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004030:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004032:	bf00      	nop
 8004034:	3720      	adds	r7, #32
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}
	...

0800403c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b082      	sub	sp, #8
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004044:	f001 fa3e 	bl	80054c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004048:	4b2d      	ldr	r3, [pc, #180]	; (8004100 <prvAddNewTaskToReadyList+0xc4>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	3301      	adds	r3, #1
 800404e:	4a2c      	ldr	r2, [pc, #176]	; (8004100 <prvAddNewTaskToReadyList+0xc4>)
 8004050:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004052:	4b2c      	ldr	r3, [pc, #176]	; (8004104 <prvAddNewTaskToReadyList+0xc8>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d109      	bne.n	800406e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800405a:	4a2a      	ldr	r2, [pc, #168]	; (8004104 <prvAddNewTaskToReadyList+0xc8>)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004060:	4b27      	ldr	r3, [pc, #156]	; (8004100 <prvAddNewTaskToReadyList+0xc4>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	2b01      	cmp	r3, #1
 8004066:	d110      	bne.n	800408a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004068:	f000 fc16 	bl	8004898 <prvInitialiseTaskLists>
 800406c:	e00d      	b.n	800408a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800406e:	4b26      	ldr	r3, [pc, #152]	; (8004108 <prvAddNewTaskToReadyList+0xcc>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d109      	bne.n	800408a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004076:	4b23      	ldr	r3, [pc, #140]	; (8004104 <prvAddNewTaskToReadyList+0xc8>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004080:	429a      	cmp	r2, r3
 8004082:	d802      	bhi.n	800408a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004084:	4a1f      	ldr	r2, [pc, #124]	; (8004104 <prvAddNewTaskToReadyList+0xc8>)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800408a:	4b20      	ldr	r3, [pc, #128]	; (800410c <prvAddNewTaskToReadyList+0xd0>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	3301      	adds	r3, #1
 8004090:	4a1e      	ldr	r2, [pc, #120]	; (800410c <prvAddNewTaskToReadyList+0xd0>)
 8004092:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004094:	4b1d      	ldr	r3, [pc, #116]	; (800410c <prvAddNewTaskToReadyList+0xd0>)
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040a0:	4b1b      	ldr	r3, [pc, #108]	; (8004110 <prvAddNewTaskToReadyList+0xd4>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	429a      	cmp	r2, r3
 80040a6:	d903      	bls.n	80040b0 <prvAddNewTaskToReadyList+0x74>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040ac:	4a18      	ldr	r2, [pc, #96]	; (8004110 <prvAddNewTaskToReadyList+0xd4>)
 80040ae:	6013      	str	r3, [r2, #0]
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040b4:	4613      	mov	r3, r2
 80040b6:	009b      	lsls	r3, r3, #2
 80040b8:	4413      	add	r3, r2
 80040ba:	009b      	lsls	r3, r3, #2
 80040bc:	4a15      	ldr	r2, [pc, #84]	; (8004114 <prvAddNewTaskToReadyList+0xd8>)
 80040be:	441a      	add	r2, r3
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	3304      	adds	r3, #4
 80040c4:	4619      	mov	r1, r3
 80040c6:	4610      	mov	r0, r2
 80040c8:	f7ff f913 	bl	80032f2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80040cc:	f001 fa2a 	bl	8005524 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80040d0:	4b0d      	ldr	r3, [pc, #52]	; (8004108 <prvAddNewTaskToReadyList+0xcc>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d00e      	beq.n	80040f6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80040d8:	4b0a      	ldr	r3, [pc, #40]	; (8004104 <prvAddNewTaskToReadyList+0xc8>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040e2:	429a      	cmp	r2, r3
 80040e4:	d207      	bcs.n	80040f6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80040e6:	4b0c      	ldr	r3, [pc, #48]	; (8004118 <prvAddNewTaskToReadyList+0xdc>)
 80040e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80040ec:	601a      	str	r2, [r3, #0]
 80040ee:	f3bf 8f4f 	dsb	sy
 80040f2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80040f6:	bf00      	nop
 80040f8:	3708      	adds	r7, #8
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}
 80040fe:	bf00      	nop
 8004100:	20000cf0 	.word	0x20000cf0
 8004104:	2000081c 	.word	0x2000081c
 8004108:	20000cfc 	.word	0x20000cfc
 800410c:	20000d0c 	.word	0x20000d0c
 8004110:	20000cf8 	.word	0x20000cf8
 8004114:	20000820 	.word	0x20000820
 8004118:	e000ed04 	.word	0xe000ed04

0800411c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800411c:	b580      	push	{r7, lr}
 800411e:	b084      	sub	sp, #16
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004124:	2300      	movs	r3, #0
 8004126:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d017      	beq.n	800415e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800412e:	4b13      	ldr	r3, [pc, #76]	; (800417c <vTaskDelay+0x60>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d00a      	beq.n	800414c <vTaskDelay+0x30>
	__asm volatile
 8004136:	f04f 0350 	mov.w	r3, #80	; 0x50
 800413a:	f383 8811 	msr	BASEPRI, r3
 800413e:	f3bf 8f6f 	isb	sy
 8004142:	f3bf 8f4f 	dsb	sy
 8004146:	60bb      	str	r3, [r7, #8]
}
 8004148:	bf00      	nop
 800414a:	e7fe      	b.n	800414a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800414c:	f000 f880 	bl	8004250 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004150:	2100      	movs	r1, #0
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	f000 fcea 	bl	8004b2c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004158:	f000 f888 	bl	800426c <xTaskResumeAll>
 800415c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d107      	bne.n	8004174 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004164:	4b06      	ldr	r3, [pc, #24]	; (8004180 <vTaskDelay+0x64>)
 8004166:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800416a:	601a      	str	r2, [r3, #0]
 800416c:	f3bf 8f4f 	dsb	sy
 8004170:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004174:	bf00      	nop
 8004176:	3710      	adds	r7, #16
 8004178:	46bd      	mov	sp, r7
 800417a:	bd80      	pop	{r7, pc}
 800417c:	20000d18 	.word	0x20000d18
 8004180:	e000ed04 	.word	0xe000ed04

08004184 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b08a      	sub	sp, #40	; 0x28
 8004188:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800418a:	2300      	movs	r3, #0
 800418c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800418e:	2300      	movs	r3, #0
 8004190:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004192:	463a      	mov	r2, r7
 8004194:	1d39      	adds	r1, r7, #4
 8004196:	f107 0308 	add.w	r3, r7, #8
 800419a:	4618      	mov	r0, r3
 800419c:	f7ff f848 	bl	8003230 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80041a0:	6839      	ldr	r1, [r7, #0]
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	68ba      	ldr	r2, [r7, #8]
 80041a6:	9202      	str	r2, [sp, #8]
 80041a8:	9301      	str	r3, [sp, #4]
 80041aa:	2300      	movs	r3, #0
 80041ac:	9300      	str	r3, [sp, #0]
 80041ae:	2300      	movs	r3, #0
 80041b0:	460a      	mov	r2, r1
 80041b2:	4921      	ldr	r1, [pc, #132]	; (8004238 <vTaskStartScheduler+0xb4>)
 80041b4:	4821      	ldr	r0, [pc, #132]	; (800423c <vTaskStartScheduler+0xb8>)
 80041b6:	f7ff fe0f 	bl	8003dd8 <xTaskCreateStatic>
 80041ba:	4603      	mov	r3, r0
 80041bc:	4a20      	ldr	r2, [pc, #128]	; (8004240 <vTaskStartScheduler+0xbc>)
 80041be:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80041c0:	4b1f      	ldr	r3, [pc, #124]	; (8004240 <vTaskStartScheduler+0xbc>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d002      	beq.n	80041ce <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80041c8:	2301      	movs	r3, #1
 80041ca:	617b      	str	r3, [r7, #20]
 80041cc:	e001      	b.n	80041d2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80041ce:	2300      	movs	r3, #0
 80041d0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	2b01      	cmp	r3, #1
 80041d6:	d102      	bne.n	80041de <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80041d8:	f000 fcfc 	bl	8004bd4 <xTimerCreateTimerTask>
 80041dc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d116      	bne.n	8004212 <vTaskStartScheduler+0x8e>
	__asm volatile
 80041e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041e8:	f383 8811 	msr	BASEPRI, r3
 80041ec:	f3bf 8f6f 	isb	sy
 80041f0:	f3bf 8f4f 	dsb	sy
 80041f4:	613b      	str	r3, [r7, #16]
}
 80041f6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80041f8:	4b12      	ldr	r3, [pc, #72]	; (8004244 <vTaskStartScheduler+0xc0>)
 80041fa:	f04f 32ff 	mov.w	r2, #4294967295
 80041fe:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004200:	4b11      	ldr	r3, [pc, #68]	; (8004248 <vTaskStartScheduler+0xc4>)
 8004202:	2201      	movs	r2, #1
 8004204:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004206:	4b11      	ldr	r3, [pc, #68]	; (800424c <vTaskStartScheduler+0xc8>)
 8004208:	2200      	movs	r2, #0
 800420a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800420c:	f001 f8b8 	bl	8005380 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004210:	e00e      	b.n	8004230 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004212:	697b      	ldr	r3, [r7, #20]
 8004214:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004218:	d10a      	bne.n	8004230 <vTaskStartScheduler+0xac>
	__asm volatile
 800421a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800421e:	f383 8811 	msr	BASEPRI, r3
 8004222:	f3bf 8f6f 	isb	sy
 8004226:	f3bf 8f4f 	dsb	sy
 800422a:	60fb      	str	r3, [r7, #12]
}
 800422c:	bf00      	nop
 800422e:	e7fe      	b.n	800422e <vTaskStartScheduler+0xaa>
}
 8004230:	bf00      	nop
 8004232:	3718      	adds	r7, #24
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}
 8004238:	080064f0 	.word	0x080064f0
 800423c:	08004869 	.word	0x08004869
 8004240:	20000d14 	.word	0x20000d14
 8004244:	20000d10 	.word	0x20000d10
 8004248:	20000cfc 	.word	0x20000cfc
 800424c:	20000cf4 	.word	0x20000cf4

08004250 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004250:	b480      	push	{r7}
 8004252:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004254:	4b04      	ldr	r3, [pc, #16]	; (8004268 <vTaskSuspendAll+0x18>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	3301      	adds	r3, #1
 800425a:	4a03      	ldr	r2, [pc, #12]	; (8004268 <vTaskSuspendAll+0x18>)
 800425c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800425e:	bf00      	nop
 8004260:	46bd      	mov	sp, r7
 8004262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004266:	4770      	bx	lr
 8004268:	20000d18 	.word	0x20000d18

0800426c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b084      	sub	sp, #16
 8004270:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004272:	2300      	movs	r3, #0
 8004274:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004276:	2300      	movs	r3, #0
 8004278:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800427a:	4b42      	ldr	r3, [pc, #264]	; (8004384 <xTaskResumeAll+0x118>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d10a      	bne.n	8004298 <xTaskResumeAll+0x2c>
	__asm volatile
 8004282:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004286:	f383 8811 	msr	BASEPRI, r3
 800428a:	f3bf 8f6f 	isb	sy
 800428e:	f3bf 8f4f 	dsb	sy
 8004292:	603b      	str	r3, [r7, #0]
}
 8004294:	bf00      	nop
 8004296:	e7fe      	b.n	8004296 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004298:	f001 f914 	bl	80054c4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800429c:	4b39      	ldr	r3, [pc, #228]	; (8004384 <xTaskResumeAll+0x118>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	3b01      	subs	r3, #1
 80042a2:	4a38      	ldr	r2, [pc, #224]	; (8004384 <xTaskResumeAll+0x118>)
 80042a4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80042a6:	4b37      	ldr	r3, [pc, #220]	; (8004384 <xTaskResumeAll+0x118>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d162      	bne.n	8004374 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80042ae:	4b36      	ldr	r3, [pc, #216]	; (8004388 <xTaskResumeAll+0x11c>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d05e      	beq.n	8004374 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80042b6:	e02f      	b.n	8004318 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80042b8:	4b34      	ldr	r3, [pc, #208]	; (800438c <xTaskResumeAll+0x120>)
 80042ba:	68db      	ldr	r3, [r3, #12]
 80042bc:	68db      	ldr	r3, [r3, #12]
 80042be:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	3318      	adds	r3, #24
 80042c4:	4618      	mov	r0, r3
 80042c6:	f7ff f871 	bl	80033ac <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	3304      	adds	r3, #4
 80042ce:	4618      	mov	r0, r3
 80042d0:	f7ff f86c 	bl	80033ac <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042d8:	4b2d      	ldr	r3, [pc, #180]	; (8004390 <xTaskResumeAll+0x124>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	429a      	cmp	r2, r3
 80042de:	d903      	bls.n	80042e8 <xTaskResumeAll+0x7c>
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042e4:	4a2a      	ldr	r2, [pc, #168]	; (8004390 <xTaskResumeAll+0x124>)
 80042e6:	6013      	str	r3, [r2, #0]
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042ec:	4613      	mov	r3, r2
 80042ee:	009b      	lsls	r3, r3, #2
 80042f0:	4413      	add	r3, r2
 80042f2:	009b      	lsls	r3, r3, #2
 80042f4:	4a27      	ldr	r2, [pc, #156]	; (8004394 <xTaskResumeAll+0x128>)
 80042f6:	441a      	add	r2, r3
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	3304      	adds	r3, #4
 80042fc:	4619      	mov	r1, r3
 80042fe:	4610      	mov	r0, r2
 8004300:	f7fe fff7 	bl	80032f2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004308:	4b23      	ldr	r3, [pc, #140]	; (8004398 <xTaskResumeAll+0x12c>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800430e:	429a      	cmp	r2, r3
 8004310:	d302      	bcc.n	8004318 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8004312:	4b22      	ldr	r3, [pc, #136]	; (800439c <xTaskResumeAll+0x130>)
 8004314:	2201      	movs	r2, #1
 8004316:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004318:	4b1c      	ldr	r3, [pc, #112]	; (800438c <xTaskResumeAll+0x120>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d1cb      	bne.n	80042b8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d001      	beq.n	800432a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004326:	f000 fb55 	bl	80049d4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800432a:	4b1d      	ldr	r3, [pc, #116]	; (80043a0 <xTaskResumeAll+0x134>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d010      	beq.n	8004358 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004336:	f000 f847 	bl	80043c8 <xTaskIncrementTick>
 800433a:	4603      	mov	r3, r0
 800433c:	2b00      	cmp	r3, #0
 800433e:	d002      	beq.n	8004346 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004340:	4b16      	ldr	r3, [pc, #88]	; (800439c <xTaskResumeAll+0x130>)
 8004342:	2201      	movs	r2, #1
 8004344:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	3b01      	subs	r3, #1
 800434a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d1f1      	bne.n	8004336 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8004352:	4b13      	ldr	r3, [pc, #76]	; (80043a0 <xTaskResumeAll+0x134>)
 8004354:	2200      	movs	r2, #0
 8004356:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004358:	4b10      	ldr	r3, [pc, #64]	; (800439c <xTaskResumeAll+0x130>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d009      	beq.n	8004374 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004360:	2301      	movs	r3, #1
 8004362:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004364:	4b0f      	ldr	r3, [pc, #60]	; (80043a4 <xTaskResumeAll+0x138>)
 8004366:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800436a:	601a      	str	r2, [r3, #0]
 800436c:	f3bf 8f4f 	dsb	sy
 8004370:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004374:	f001 f8d6 	bl	8005524 <vPortExitCritical>

	return xAlreadyYielded;
 8004378:	68bb      	ldr	r3, [r7, #8]
}
 800437a:	4618      	mov	r0, r3
 800437c:	3710      	adds	r7, #16
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}
 8004382:	bf00      	nop
 8004384:	20000d18 	.word	0x20000d18
 8004388:	20000cf0 	.word	0x20000cf0
 800438c:	20000cb0 	.word	0x20000cb0
 8004390:	20000cf8 	.word	0x20000cf8
 8004394:	20000820 	.word	0x20000820
 8004398:	2000081c 	.word	0x2000081c
 800439c:	20000d04 	.word	0x20000d04
 80043a0:	20000d00 	.word	0x20000d00
 80043a4:	e000ed04 	.word	0xe000ed04

080043a8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80043a8:	b480      	push	{r7}
 80043aa:	b083      	sub	sp, #12
 80043ac:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80043ae:	4b05      	ldr	r3, [pc, #20]	; (80043c4 <xTaskGetTickCount+0x1c>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80043b4:	687b      	ldr	r3, [r7, #4]
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	370c      	adds	r7, #12
 80043ba:	46bd      	mov	sp, r7
 80043bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c0:	4770      	bx	lr
 80043c2:	bf00      	nop
 80043c4:	20000cf4 	.word	0x20000cf4

080043c8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b086      	sub	sp, #24
 80043cc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80043ce:	2300      	movs	r3, #0
 80043d0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80043d2:	4b4f      	ldr	r3, [pc, #316]	; (8004510 <xTaskIncrementTick+0x148>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	f040 808f 	bne.w	80044fa <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80043dc:	4b4d      	ldr	r3, [pc, #308]	; (8004514 <xTaskIncrementTick+0x14c>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	3301      	adds	r3, #1
 80043e2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80043e4:	4a4b      	ldr	r2, [pc, #300]	; (8004514 <xTaskIncrementTick+0x14c>)
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d120      	bne.n	8004432 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80043f0:	4b49      	ldr	r3, [pc, #292]	; (8004518 <xTaskIncrementTick+0x150>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d00a      	beq.n	8004410 <xTaskIncrementTick+0x48>
	__asm volatile
 80043fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043fe:	f383 8811 	msr	BASEPRI, r3
 8004402:	f3bf 8f6f 	isb	sy
 8004406:	f3bf 8f4f 	dsb	sy
 800440a:	603b      	str	r3, [r7, #0]
}
 800440c:	bf00      	nop
 800440e:	e7fe      	b.n	800440e <xTaskIncrementTick+0x46>
 8004410:	4b41      	ldr	r3, [pc, #260]	; (8004518 <xTaskIncrementTick+0x150>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	60fb      	str	r3, [r7, #12]
 8004416:	4b41      	ldr	r3, [pc, #260]	; (800451c <xTaskIncrementTick+0x154>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a3f      	ldr	r2, [pc, #252]	; (8004518 <xTaskIncrementTick+0x150>)
 800441c:	6013      	str	r3, [r2, #0]
 800441e:	4a3f      	ldr	r2, [pc, #252]	; (800451c <xTaskIncrementTick+0x154>)
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	6013      	str	r3, [r2, #0]
 8004424:	4b3e      	ldr	r3, [pc, #248]	; (8004520 <xTaskIncrementTick+0x158>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	3301      	adds	r3, #1
 800442a:	4a3d      	ldr	r2, [pc, #244]	; (8004520 <xTaskIncrementTick+0x158>)
 800442c:	6013      	str	r3, [r2, #0]
 800442e:	f000 fad1 	bl	80049d4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004432:	4b3c      	ldr	r3, [pc, #240]	; (8004524 <xTaskIncrementTick+0x15c>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	693a      	ldr	r2, [r7, #16]
 8004438:	429a      	cmp	r2, r3
 800443a:	d349      	bcc.n	80044d0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800443c:	4b36      	ldr	r3, [pc, #216]	; (8004518 <xTaskIncrementTick+0x150>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d104      	bne.n	8004450 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004446:	4b37      	ldr	r3, [pc, #220]	; (8004524 <xTaskIncrementTick+0x15c>)
 8004448:	f04f 32ff 	mov.w	r2, #4294967295
 800444c:	601a      	str	r2, [r3, #0]
					break;
 800444e:	e03f      	b.n	80044d0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004450:	4b31      	ldr	r3, [pc, #196]	; (8004518 <xTaskIncrementTick+0x150>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	68db      	ldr	r3, [r3, #12]
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004460:	693a      	ldr	r2, [r7, #16]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	429a      	cmp	r2, r3
 8004466:	d203      	bcs.n	8004470 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004468:	4a2e      	ldr	r2, [pc, #184]	; (8004524 <xTaskIncrementTick+0x15c>)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800446e:	e02f      	b.n	80044d0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	3304      	adds	r3, #4
 8004474:	4618      	mov	r0, r3
 8004476:	f7fe ff99 	bl	80033ac <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800447e:	2b00      	cmp	r3, #0
 8004480:	d004      	beq.n	800448c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004482:	68bb      	ldr	r3, [r7, #8]
 8004484:	3318      	adds	r3, #24
 8004486:	4618      	mov	r0, r3
 8004488:	f7fe ff90 	bl	80033ac <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004490:	4b25      	ldr	r3, [pc, #148]	; (8004528 <xTaskIncrementTick+0x160>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	429a      	cmp	r2, r3
 8004496:	d903      	bls.n	80044a0 <xTaskIncrementTick+0xd8>
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800449c:	4a22      	ldr	r2, [pc, #136]	; (8004528 <xTaskIncrementTick+0x160>)
 800449e:	6013      	str	r3, [r2, #0]
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044a4:	4613      	mov	r3, r2
 80044a6:	009b      	lsls	r3, r3, #2
 80044a8:	4413      	add	r3, r2
 80044aa:	009b      	lsls	r3, r3, #2
 80044ac:	4a1f      	ldr	r2, [pc, #124]	; (800452c <xTaskIncrementTick+0x164>)
 80044ae:	441a      	add	r2, r3
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	3304      	adds	r3, #4
 80044b4:	4619      	mov	r1, r3
 80044b6:	4610      	mov	r0, r2
 80044b8:	f7fe ff1b 	bl	80032f2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044c0:	4b1b      	ldr	r3, [pc, #108]	; (8004530 <xTaskIncrementTick+0x168>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044c6:	429a      	cmp	r2, r3
 80044c8:	d3b8      	bcc.n	800443c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80044ca:	2301      	movs	r3, #1
 80044cc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80044ce:	e7b5      	b.n	800443c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80044d0:	4b17      	ldr	r3, [pc, #92]	; (8004530 <xTaskIncrementTick+0x168>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044d6:	4915      	ldr	r1, [pc, #84]	; (800452c <xTaskIncrementTick+0x164>)
 80044d8:	4613      	mov	r3, r2
 80044da:	009b      	lsls	r3, r3, #2
 80044dc:	4413      	add	r3, r2
 80044de:	009b      	lsls	r3, r3, #2
 80044e0:	440b      	add	r3, r1
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	d901      	bls.n	80044ec <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80044e8:	2301      	movs	r3, #1
 80044ea:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80044ec:	4b11      	ldr	r3, [pc, #68]	; (8004534 <xTaskIncrementTick+0x16c>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d007      	beq.n	8004504 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80044f4:	2301      	movs	r3, #1
 80044f6:	617b      	str	r3, [r7, #20]
 80044f8:	e004      	b.n	8004504 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80044fa:	4b0f      	ldr	r3, [pc, #60]	; (8004538 <xTaskIncrementTick+0x170>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	3301      	adds	r3, #1
 8004500:	4a0d      	ldr	r2, [pc, #52]	; (8004538 <xTaskIncrementTick+0x170>)
 8004502:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004504:	697b      	ldr	r3, [r7, #20]
}
 8004506:	4618      	mov	r0, r3
 8004508:	3718      	adds	r7, #24
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}
 800450e:	bf00      	nop
 8004510:	20000d18 	.word	0x20000d18
 8004514:	20000cf4 	.word	0x20000cf4
 8004518:	20000ca8 	.word	0x20000ca8
 800451c:	20000cac 	.word	0x20000cac
 8004520:	20000d08 	.word	0x20000d08
 8004524:	20000d10 	.word	0x20000d10
 8004528:	20000cf8 	.word	0x20000cf8
 800452c:	20000820 	.word	0x20000820
 8004530:	2000081c 	.word	0x2000081c
 8004534:	20000d04 	.word	0x20000d04
 8004538:	20000d00 	.word	0x20000d00

0800453c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800453c:	b480      	push	{r7}
 800453e:	b085      	sub	sp, #20
 8004540:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004542:	4b28      	ldr	r3, [pc, #160]	; (80045e4 <vTaskSwitchContext+0xa8>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d003      	beq.n	8004552 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800454a:	4b27      	ldr	r3, [pc, #156]	; (80045e8 <vTaskSwitchContext+0xac>)
 800454c:	2201      	movs	r2, #1
 800454e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004550:	e041      	b.n	80045d6 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8004552:	4b25      	ldr	r3, [pc, #148]	; (80045e8 <vTaskSwitchContext+0xac>)
 8004554:	2200      	movs	r2, #0
 8004556:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004558:	4b24      	ldr	r3, [pc, #144]	; (80045ec <vTaskSwitchContext+0xb0>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	60fb      	str	r3, [r7, #12]
 800455e:	e010      	b.n	8004582 <vTaskSwitchContext+0x46>
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d10a      	bne.n	800457c <vTaskSwitchContext+0x40>
	__asm volatile
 8004566:	f04f 0350 	mov.w	r3, #80	; 0x50
 800456a:	f383 8811 	msr	BASEPRI, r3
 800456e:	f3bf 8f6f 	isb	sy
 8004572:	f3bf 8f4f 	dsb	sy
 8004576:	607b      	str	r3, [r7, #4]
}
 8004578:	bf00      	nop
 800457a:	e7fe      	b.n	800457a <vTaskSwitchContext+0x3e>
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	3b01      	subs	r3, #1
 8004580:	60fb      	str	r3, [r7, #12]
 8004582:	491b      	ldr	r1, [pc, #108]	; (80045f0 <vTaskSwitchContext+0xb4>)
 8004584:	68fa      	ldr	r2, [r7, #12]
 8004586:	4613      	mov	r3, r2
 8004588:	009b      	lsls	r3, r3, #2
 800458a:	4413      	add	r3, r2
 800458c:	009b      	lsls	r3, r3, #2
 800458e:	440b      	add	r3, r1
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d0e4      	beq.n	8004560 <vTaskSwitchContext+0x24>
 8004596:	68fa      	ldr	r2, [r7, #12]
 8004598:	4613      	mov	r3, r2
 800459a:	009b      	lsls	r3, r3, #2
 800459c:	4413      	add	r3, r2
 800459e:	009b      	lsls	r3, r3, #2
 80045a0:	4a13      	ldr	r2, [pc, #76]	; (80045f0 <vTaskSwitchContext+0xb4>)
 80045a2:	4413      	add	r3, r2
 80045a4:	60bb      	str	r3, [r7, #8]
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	685a      	ldr	r2, [r3, #4]
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	605a      	str	r2, [r3, #4]
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	685a      	ldr	r2, [r3, #4]
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	3308      	adds	r3, #8
 80045b8:	429a      	cmp	r2, r3
 80045ba:	d104      	bne.n	80045c6 <vTaskSwitchContext+0x8a>
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	685a      	ldr	r2, [r3, #4]
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	605a      	str	r2, [r3, #4]
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	68db      	ldr	r3, [r3, #12]
 80045cc:	4a09      	ldr	r2, [pc, #36]	; (80045f4 <vTaskSwitchContext+0xb8>)
 80045ce:	6013      	str	r3, [r2, #0]
 80045d0:	4a06      	ldr	r2, [pc, #24]	; (80045ec <vTaskSwitchContext+0xb0>)
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	6013      	str	r3, [r2, #0]
}
 80045d6:	bf00      	nop
 80045d8:	3714      	adds	r7, #20
 80045da:	46bd      	mov	sp, r7
 80045dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e0:	4770      	bx	lr
 80045e2:	bf00      	nop
 80045e4:	20000d18 	.word	0x20000d18
 80045e8:	20000d04 	.word	0x20000d04
 80045ec:	20000cf8 	.word	0x20000cf8
 80045f0:	20000820 	.word	0x20000820
 80045f4:	2000081c 	.word	0x2000081c

080045f8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b084      	sub	sp, #16
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
 8004600:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d10a      	bne.n	800461e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8004608:	f04f 0350 	mov.w	r3, #80	; 0x50
 800460c:	f383 8811 	msr	BASEPRI, r3
 8004610:	f3bf 8f6f 	isb	sy
 8004614:	f3bf 8f4f 	dsb	sy
 8004618:	60fb      	str	r3, [r7, #12]
}
 800461a:	bf00      	nop
 800461c:	e7fe      	b.n	800461c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800461e:	4b07      	ldr	r3, [pc, #28]	; (800463c <vTaskPlaceOnEventList+0x44>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	3318      	adds	r3, #24
 8004624:	4619      	mov	r1, r3
 8004626:	6878      	ldr	r0, [r7, #4]
 8004628:	f7fe fe87 	bl	800333a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800462c:	2101      	movs	r1, #1
 800462e:	6838      	ldr	r0, [r7, #0]
 8004630:	f000 fa7c 	bl	8004b2c <prvAddCurrentTaskToDelayedList>
}
 8004634:	bf00      	nop
 8004636:	3710      	adds	r7, #16
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}
 800463c:	2000081c 	.word	0x2000081c

08004640 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004640:	b580      	push	{r7, lr}
 8004642:	b086      	sub	sp, #24
 8004644:	af00      	add	r7, sp, #0
 8004646:	60f8      	str	r0, [r7, #12]
 8004648:	60b9      	str	r1, [r7, #8]
 800464a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d10a      	bne.n	8004668 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8004652:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004656:	f383 8811 	msr	BASEPRI, r3
 800465a:	f3bf 8f6f 	isb	sy
 800465e:	f3bf 8f4f 	dsb	sy
 8004662:	617b      	str	r3, [r7, #20]
}
 8004664:	bf00      	nop
 8004666:	e7fe      	b.n	8004666 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004668:	4b0a      	ldr	r3, [pc, #40]	; (8004694 <vTaskPlaceOnEventListRestricted+0x54>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	3318      	adds	r3, #24
 800466e:	4619      	mov	r1, r3
 8004670:	68f8      	ldr	r0, [r7, #12]
 8004672:	f7fe fe3e 	bl	80032f2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d002      	beq.n	8004682 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800467c:	f04f 33ff 	mov.w	r3, #4294967295
 8004680:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004682:	6879      	ldr	r1, [r7, #4]
 8004684:	68b8      	ldr	r0, [r7, #8]
 8004686:	f000 fa51 	bl	8004b2c <prvAddCurrentTaskToDelayedList>
	}
 800468a:	bf00      	nop
 800468c:	3718      	adds	r7, #24
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}
 8004692:	bf00      	nop
 8004694:	2000081c 	.word	0x2000081c

08004698 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b086      	sub	sp, #24
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	68db      	ldr	r3, [r3, #12]
 80046a4:	68db      	ldr	r3, [r3, #12]
 80046a6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d10a      	bne.n	80046c4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80046ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046b2:	f383 8811 	msr	BASEPRI, r3
 80046b6:	f3bf 8f6f 	isb	sy
 80046ba:	f3bf 8f4f 	dsb	sy
 80046be:	60fb      	str	r3, [r7, #12]
}
 80046c0:	bf00      	nop
 80046c2:	e7fe      	b.n	80046c2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	3318      	adds	r3, #24
 80046c8:	4618      	mov	r0, r3
 80046ca:	f7fe fe6f 	bl	80033ac <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80046ce:	4b1e      	ldr	r3, [pc, #120]	; (8004748 <xTaskRemoveFromEventList+0xb0>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d11d      	bne.n	8004712 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	3304      	adds	r3, #4
 80046da:	4618      	mov	r0, r3
 80046dc:	f7fe fe66 	bl	80033ac <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046e4:	4b19      	ldr	r3, [pc, #100]	; (800474c <xTaskRemoveFromEventList+0xb4>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	429a      	cmp	r2, r3
 80046ea:	d903      	bls.n	80046f4 <xTaskRemoveFromEventList+0x5c>
 80046ec:	693b      	ldr	r3, [r7, #16]
 80046ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046f0:	4a16      	ldr	r2, [pc, #88]	; (800474c <xTaskRemoveFromEventList+0xb4>)
 80046f2:	6013      	str	r3, [r2, #0]
 80046f4:	693b      	ldr	r3, [r7, #16]
 80046f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046f8:	4613      	mov	r3, r2
 80046fa:	009b      	lsls	r3, r3, #2
 80046fc:	4413      	add	r3, r2
 80046fe:	009b      	lsls	r3, r3, #2
 8004700:	4a13      	ldr	r2, [pc, #76]	; (8004750 <xTaskRemoveFromEventList+0xb8>)
 8004702:	441a      	add	r2, r3
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	3304      	adds	r3, #4
 8004708:	4619      	mov	r1, r3
 800470a:	4610      	mov	r0, r2
 800470c:	f7fe fdf1 	bl	80032f2 <vListInsertEnd>
 8004710:	e005      	b.n	800471e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	3318      	adds	r3, #24
 8004716:	4619      	mov	r1, r3
 8004718:	480e      	ldr	r0, [pc, #56]	; (8004754 <xTaskRemoveFromEventList+0xbc>)
 800471a:	f7fe fdea 	bl	80032f2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004722:	4b0d      	ldr	r3, [pc, #52]	; (8004758 <xTaskRemoveFromEventList+0xc0>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004728:	429a      	cmp	r2, r3
 800472a:	d905      	bls.n	8004738 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800472c:	2301      	movs	r3, #1
 800472e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004730:	4b0a      	ldr	r3, [pc, #40]	; (800475c <xTaskRemoveFromEventList+0xc4>)
 8004732:	2201      	movs	r2, #1
 8004734:	601a      	str	r2, [r3, #0]
 8004736:	e001      	b.n	800473c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8004738:	2300      	movs	r3, #0
 800473a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800473c:	697b      	ldr	r3, [r7, #20]
}
 800473e:	4618      	mov	r0, r3
 8004740:	3718      	adds	r7, #24
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}
 8004746:	bf00      	nop
 8004748:	20000d18 	.word	0x20000d18
 800474c:	20000cf8 	.word	0x20000cf8
 8004750:	20000820 	.word	0x20000820
 8004754:	20000cb0 	.word	0x20000cb0
 8004758:	2000081c 	.word	0x2000081c
 800475c:	20000d04 	.word	0x20000d04

08004760 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004760:	b480      	push	{r7}
 8004762:	b083      	sub	sp, #12
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004768:	4b06      	ldr	r3, [pc, #24]	; (8004784 <vTaskInternalSetTimeOutState+0x24>)
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004770:	4b05      	ldr	r3, [pc, #20]	; (8004788 <vTaskInternalSetTimeOutState+0x28>)
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	605a      	str	r2, [r3, #4]
}
 8004778:	bf00      	nop
 800477a:	370c      	adds	r7, #12
 800477c:	46bd      	mov	sp, r7
 800477e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004782:	4770      	bx	lr
 8004784:	20000d08 	.word	0x20000d08
 8004788:	20000cf4 	.word	0x20000cf4

0800478c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b088      	sub	sp, #32
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
 8004794:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d10a      	bne.n	80047b2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800479c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047a0:	f383 8811 	msr	BASEPRI, r3
 80047a4:	f3bf 8f6f 	isb	sy
 80047a8:	f3bf 8f4f 	dsb	sy
 80047ac:	613b      	str	r3, [r7, #16]
}
 80047ae:	bf00      	nop
 80047b0:	e7fe      	b.n	80047b0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d10a      	bne.n	80047ce <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80047b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047bc:	f383 8811 	msr	BASEPRI, r3
 80047c0:	f3bf 8f6f 	isb	sy
 80047c4:	f3bf 8f4f 	dsb	sy
 80047c8:	60fb      	str	r3, [r7, #12]
}
 80047ca:	bf00      	nop
 80047cc:	e7fe      	b.n	80047cc <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80047ce:	f000 fe79 	bl	80054c4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80047d2:	4b1d      	ldr	r3, [pc, #116]	; (8004848 <xTaskCheckForTimeOut+0xbc>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	69ba      	ldr	r2, [r7, #24]
 80047de:	1ad3      	subs	r3, r2, r3
 80047e0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047ea:	d102      	bne.n	80047f2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80047ec:	2300      	movs	r3, #0
 80047ee:	61fb      	str	r3, [r7, #28]
 80047f0:	e023      	b.n	800483a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681a      	ldr	r2, [r3, #0]
 80047f6:	4b15      	ldr	r3, [pc, #84]	; (800484c <xTaskCheckForTimeOut+0xc0>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	429a      	cmp	r2, r3
 80047fc:	d007      	beq.n	800480e <xTaskCheckForTimeOut+0x82>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	69ba      	ldr	r2, [r7, #24]
 8004804:	429a      	cmp	r2, r3
 8004806:	d302      	bcc.n	800480e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004808:	2301      	movs	r3, #1
 800480a:	61fb      	str	r3, [r7, #28]
 800480c:	e015      	b.n	800483a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	697a      	ldr	r2, [r7, #20]
 8004814:	429a      	cmp	r2, r3
 8004816:	d20b      	bcs.n	8004830 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	681a      	ldr	r2, [r3, #0]
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	1ad2      	subs	r2, r2, r3
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004824:	6878      	ldr	r0, [r7, #4]
 8004826:	f7ff ff9b 	bl	8004760 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800482a:	2300      	movs	r3, #0
 800482c:	61fb      	str	r3, [r7, #28]
 800482e:	e004      	b.n	800483a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	2200      	movs	r2, #0
 8004834:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004836:	2301      	movs	r3, #1
 8004838:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800483a:	f000 fe73 	bl	8005524 <vPortExitCritical>

	return xReturn;
 800483e:	69fb      	ldr	r3, [r7, #28]
}
 8004840:	4618      	mov	r0, r3
 8004842:	3720      	adds	r7, #32
 8004844:	46bd      	mov	sp, r7
 8004846:	bd80      	pop	{r7, pc}
 8004848:	20000cf4 	.word	0x20000cf4
 800484c:	20000d08 	.word	0x20000d08

08004850 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004850:	b480      	push	{r7}
 8004852:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004854:	4b03      	ldr	r3, [pc, #12]	; (8004864 <vTaskMissedYield+0x14>)
 8004856:	2201      	movs	r2, #1
 8004858:	601a      	str	r2, [r3, #0]
}
 800485a:	bf00      	nop
 800485c:	46bd      	mov	sp, r7
 800485e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004862:	4770      	bx	lr
 8004864:	20000d04 	.word	0x20000d04

08004868 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b082      	sub	sp, #8
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004870:	f000 f852 	bl	8004918 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004874:	4b06      	ldr	r3, [pc, #24]	; (8004890 <prvIdleTask+0x28>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	2b01      	cmp	r3, #1
 800487a:	d9f9      	bls.n	8004870 <prvIdleTask+0x8>
			{
				taskYIELD();
 800487c:	4b05      	ldr	r3, [pc, #20]	; (8004894 <prvIdleTask+0x2c>)
 800487e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004882:	601a      	str	r2, [r3, #0]
 8004884:	f3bf 8f4f 	dsb	sy
 8004888:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800488c:	e7f0      	b.n	8004870 <prvIdleTask+0x8>
 800488e:	bf00      	nop
 8004890:	20000820 	.word	0x20000820
 8004894:	e000ed04 	.word	0xe000ed04

08004898 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b082      	sub	sp, #8
 800489c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800489e:	2300      	movs	r3, #0
 80048a0:	607b      	str	r3, [r7, #4]
 80048a2:	e00c      	b.n	80048be <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80048a4:	687a      	ldr	r2, [r7, #4]
 80048a6:	4613      	mov	r3, r2
 80048a8:	009b      	lsls	r3, r3, #2
 80048aa:	4413      	add	r3, r2
 80048ac:	009b      	lsls	r3, r3, #2
 80048ae:	4a12      	ldr	r2, [pc, #72]	; (80048f8 <prvInitialiseTaskLists+0x60>)
 80048b0:	4413      	add	r3, r2
 80048b2:	4618      	mov	r0, r3
 80048b4:	f7fe fcf0 	bl	8003298 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	3301      	adds	r3, #1
 80048bc:	607b      	str	r3, [r7, #4]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2b37      	cmp	r3, #55	; 0x37
 80048c2:	d9ef      	bls.n	80048a4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80048c4:	480d      	ldr	r0, [pc, #52]	; (80048fc <prvInitialiseTaskLists+0x64>)
 80048c6:	f7fe fce7 	bl	8003298 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80048ca:	480d      	ldr	r0, [pc, #52]	; (8004900 <prvInitialiseTaskLists+0x68>)
 80048cc:	f7fe fce4 	bl	8003298 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80048d0:	480c      	ldr	r0, [pc, #48]	; (8004904 <prvInitialiseTaskLists+0x6c>)
 80048d2:	f7fe fce1 	bl	8003298 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80048d6:	480c      	ldr	r0, [pc, #48]	; (8004908 <prvInitialiseTaskLists+0x70>)
 80048d8:	f7fe fcde 	bl	8003298 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80048dc:	480b      	ldr	r0, [pc, #44]	; (800490c <prvInitialiseTaskLists+0x74>)
 80048de:	f7fe fcdb 	bl	8003298 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80048e2:	4b0b      	ldr	r3, [pc, #44]	; (8004910 <prvInitialiseTaskLists+0x78>)
 80048e4:	4a05      	ldr	r2, [pc, #20]	; (80048fc <prvInitialiseTaskLists+0x64>)
 80048e6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80048e8:	4b0a      	ldr	r3, [pc, #40]	; (8004914 <prvInitialiseTaskLists+0x7c>)
 80048ea:	4a05      	ldr	r2, [pc, #20]	; (8004900 <prvInitialiseTaskLists+0x68>)
 80048ec:	601a      	str	r2, [r3, #0]
}
 80048ee:	bf00      	nop
 80048f0:	3708      	adds	r7, #8
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bd80      	pop	{r7, pc}
 80048f6:	bf00      	nop
 80048f8:	20000820 	.word	0x20000820
 80048fc:	20000c80 	.word	0x20000c80
 8004900:	20000c94 	.word	0x20000c94
 8004904:	20000cb0 	.word	0x20000cb0
 8004908:	20000cc4 	.word	0x20000cc4
 800490c:	20000cdc 	.word	0x20000cdc
 8004910:	20000ca8 	.word	0x20000ca8
 8004914:	20000cac 	.word	0x20000cac

08004918 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b082      	sub	sp, #8
 800491c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800491e:	e019      	b.n	8004954 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004920:	f000 fdd0 	bl	80054c4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004924:	4b10      	ldr	r3, [pc, #64]	; (8004968 <prvCheckTasksWaitingTermination+0x50>)
 8004926:	68db      	ldr	r3, [r3, #12]
 8004928:	68db      	ldr	r3, [r3, #12]
 800492a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	3304      	adds	r3, #4
 8004930:	4618      	mov	r0, r3
 8004932:	f7fe fd3b 	bl	80033ac <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004936:	4b0d      	ldr	r3, [pc, #52]	; (800496c <prvCheckTasksWaitingTermination+0x54>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	3b01      	subs	r3, #1
 800493c:	4a0b      	ldr	r2, [pc, #44]	; (800496c <prvCheckTasksWaitingTermination+0x54>)
 800493e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004940:	4b0b      	ldr	r3, [pc, #44]	; (8004970 <prvCheckTasksWaitingTermination+0x58>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	3b01      	subs	r3, #1
 8004946:	4a0a      	ldr	r2, [pc, #40]	; (8004970 <prvCheckTasksWaitingTermination+0x58>)
 8004948:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800494a:	f000 fdeb 	bl	8005524 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800494e:	6878      	ldr	r0, [r7, #4]
 8004950:	f000 f810 	bl	8004974 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004954:	4b06      	ldr	r3, [pc, #24]	; (8004970 <prvCheckTasksWaitingTermination+0x58>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d1e1      	bne.n	8004920 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800495c:	bf00      	nop
 800495e:	bf00      	nop
 8004960:	3708      	adds	r7, #8
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}
 8004966:	bf00      	nop
 8004968:	20000cc4 	.word	0x20000cc4
 800496c:	20000cf0 	.word	0x20000cf0
 8004970:	20000cd8 	.word	0x20000cd8

08004974 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004974:	b580      	push	{r7, lr}
 8004976:	b084      	sub	sp, #16
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004982:	2b00      	cmp	r3, #0
 8004984:	d108      	bne.n	8004998 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800498a:	4618      	mov	r0, r3
 800498c:	f000 ff88 	bl	80058a0 <vPortFree>
				vPortFree( pxTCB );
 8004990:	6878      	ldr	r0, [r7, #4]
 8004992:	f000 ff85 	bl	80058a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004996:	e018      	b.n	80049ca <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800499e:	2b01      	cmp	r3, #1
 80049a0:	d103      	bne.n	80049aa <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80049a2:	6878      	ldr	r0, [r7, #4]
 80049a4:	f000 ff7c 	bl	80058a0 <vPortFree>
	}
 80049a8:	e00f      	b.n	80049ca <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80049b0:	2b02      	cmp	r3, #2
 80049b2:	d00a      	beq.n	80049ca <prvDeleteTCB+0x56>
	__asm volatile
 80049b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049b8:	f383 8811 	msr	BASEPRI, r3
 80049bc:	f3bf 8f6f 	isb	sy
 80049c0:	f3bf 8f4f 	dsb	sy
 80049c4:	60fb      	str	r3, [r7, #12]
}
 80049c6:	bf00      	nop
 80049c8:	e7fe      	b.n	80049c8 <prvDeleteTCB+0x54>
	}
 80049ca:	bf00      	nop
 80049cc:	3710      	adds	r7, #16
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bd80      	pop	{r7, pc}
	...

080049d4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80049d4:	b480      	push	{r7}
 80049d6:	b083      	sub	sp, #12
 80049d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80049da:	4b0c      	ldr	r3, [pc, #48]	; (8004a0c <prvResetNextTaskUnblockTime+0x38>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d104      	bne.n	80049ee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80049e4:	4b0a      	ldr	r3, [pc, #40]	; (8004a10 <prvResetNextTaskUnblockTime+0x3c>)
 80049e6:	f04f 32ff 	mov.w	r2, #4294967295
 80049ea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80049ec:	e008      	b.n	8004a00 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80049ee:	4b07      	ldr	r3, [pc, #28]	; (8004a0c <prvResetNextTaskUnblockTime+0x38>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	68db      	ldr	r3, [r3, #12]
 80049f4:	68db      	ldr	r3, [r3, #12]
 80049f6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	4a04      	ldr	r2, [pc, #16]	; (8004a10 <prvResetNextTaskUnblockTime+0x3c>)
 80049fe:	6013      	str	r3, [r2, #0]
}
 8004a00:	bf00      	nop
 8004a02:	370c      	adds	r7, #12
 8004a04:	46bd      	mov	sp, r7
 8004a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0a:	4770      	bx	lr
 8004a0c:	20000ca8 	.word	0x20000ca8
 8004a10:	20000d10 	.word	0x20000d10

08004a14 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004a14:	b480      	push	{r7}
 8004a16:	b083      	sub	sp, #12
 8004a18:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004a1a:	4b0b      	ldr	r3, [pc, #44]	; (8004a48 <xTaskGetSchedulerState+0x34>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d102      	bne.n	8004a28 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004a22:	2301      	movs	r3, #1
 8004a24:	607b      	str	r3, [r7, #4]
 8004a26:	e008      	b.n	8004a3a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a28:	4b08      	ldr	r3, [pc, #32]	; (8004a4c <xTaskGetSchedulerState+0x38>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d102      	bne.n	8004a36 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004a30:	2302      	movs	r3, #2
 8004a32:	607b      	str	r3, [r7, #4]
 8004a34:	e001      	b.n	8004a3a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004a36:	2300      	movs	r3, #0
 8004a38:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004a3a:	687b      	ldr	r3, [r7, #4]
	}
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	370c      	adds	r7, #12
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr
 8004a48:	20000cfc 	.word	0x20000cfc
 8004a4c:	20000d18 	.word	0x20000d18

08004a50 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b086      	sub	sp, #24
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d056      	beq.n	8004b14 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004a66:	4b2e      	ldr	r3, [pc, #184]	; (8004b20 <xTaskPriorityDisinherit+0xd0>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	693a      	ldr	r2, [r7, #16]
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	d00a      	beq.n	8004a86 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8004a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a74:	f383 8811 	msr	BASEPRI, r3
 8004a78:	f3bf 8f6f 	isb	sy
 8004a7c:	f3bf 8f4f 	dsb	sy
 8004a80:	60fb      	str	r3, [r7, #12]
}
 8004a82:	bf00      	nop
 8004a84:	e7fe      	b.n	8004a84 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d10a      	bne.n	8004aa4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8004a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a92:	f383 8811 	msr	BASEPRI, r3
 8004a96:	f3bf 8f6f 	isb	sy
 8004a9a:	f3bf 8f4f 	dsb	sy
 8004a9e:	60bb      	str	r3, [r7, #8]
}
 8004aa0:	bf00      	nop
 8004aa2:	e7fe      	b.n	8004aa2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004aa8:	1e5a      	subs	r2, r3, #1
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004aae:	693b      	ldr	r3, [r7, #16]
 8004ab0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ab6:	429a      	cmp	r2, r3
 8004ab8:	d02c      	beq.n	8004b14 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d128      	bne.n	8004b14 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	3304      	adds	r3, #4
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	f7fe fc70 	bl	80033ac <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004ad0:	693b      	ldr	r3, [r7, #16]
 8004ad2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ad8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ae4:	4b0f      	ldr	r3, [pc, #60]	; (8004b24 <xTaskPriorityDisinherit+0xd4>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	429a      	cmp	r2, r3
 8004aea:	d903      	bls.n	8004af4 <xTaskPriorityDisinherit+0xa4>
 8004aec:	693b      	ldr	r3, [r7, #16]
 8004aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004af0:	4a0c      	ldr	r2, [pc, #48]	; (8004b24 <xTaskPriorityDisinherit+0xd4>)
 8004af2:	6013      	str	r3, [r2, #0]
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004af8:	4613      	mov	r3, r2
 8004afa:	009b      	lsls	r3, r3, #2
 8004afc:	4413      	add	r3, r2
 8004afe:	009b      	lsls	r3, r3, #2
 8004b00:	4a09      	ldr	r2, [pc, #36]	; (8004b28 <xTaskPriorityDisinherit+0xd8>)
 8004b02:	441a      	add	r2, r3
 8004b04:	693b      	ldr	r3, [r7, #16]
 8004b06:	3304      	adds	r3, #4
 8004b08:	4619      	mov	r1, r3
 8004b0a:	4610      	mov	r0, r2
 8004b0c:	f7fe fbf1 	bl	80032f2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004b10:	2301      	movs	r3, #1
 8004b12:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004b14:	697b      	ldr	r3, [r7, #20]
	}
 8004b16:	4618      	mov	r0, r3
 8004b18:	3718      	adds	r7, #24
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	bf00      	nop
 8004b20:	2000081c 	.word	0x2000081c
 8004b24:	20000cf8 	.word	0x20000cf8
 8004b28:	20000820 	.word	0x20000820

08004b2c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b084      	sub	sp, #16
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
 8004b34:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004b36:	4b21      	ldr	r3, [pc, #132]	; (8004bbc <prvAddCurrentTaskToDelayedList+0x90>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004b3c:	4b20      	ldr	r3, [pc, #128]	; (8004bc0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	3304      	adds	r3, #4
 8004b42:	4618      	mov	r0, r3
 8004b44:	f7fe fc32 	bl	80033ac <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b4e:	d10a      	bne.n	8004b66 <prvAddCurrentTaskToDelayedList+0x3a>
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d007      	beq.n	8004b66 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004b56:	4b1a      	ldr	r3, [pc, #104]	; (8004bc0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	3304      	adds	r3, #4
 8004b5c:	4619      	mov	r1, r3
 8004b5e:	4819      	ldr	r0, [pc, #100]	; (8004bc4 <prvAddCurrentTaskToDelayedList+0x98>)
 8004b60:	f7fe fbc7 	bl	80032f2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004b64:	e026      	b.n	8004bb4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004b66:	68fa      	ldr	r2, [r7, #12]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	4413      	add	r3, r2
 8004b6c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004b6e:	4b14      	ldr	r3, [pc, #80]	; (8004bc0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	68ba      	ldr	r2, [r7, #8]
 8004b74:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004b76:	68ba      	ldr	r2, [r7, #8]
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d209      	bcs.n	8004b92 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004b7e:	4b12      	ldr	r3, [pc, #72]	; (8004bc8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	4b0f      	ldr	r3, [pc, #60]	; (8004bc0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	3304      	adds	r3, #4
 8004b88:	4619      	mov	r1, r3
 8004b8a:	4610      	mov	r0, r2
 8004b8c:	f7fe fbd5 	bl	800333a <vListInsert>
}
 8004b90:	e010      	b.n	8004bb4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004b92:	4b0e      	ldr	r3, [pc, #56]	; (8004bcc <prvAddCurrentTaskToDelayedList+0xa0>)
 8004b94:	681a      	ldr	r2, [r3, #0]
 8004b96:	4b0a      	ldr	r3, [pc, #40]	; (8004bc0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	3304      	adds	r3, #4
 8004b9c:	4619      	mov	r1, r3
 8004b9e:	4610      	mov	r0, r2
 8004ba0:	f7fe fbcb 	bl	800333a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004ba4:	4b0a      	ldr	r3, [pc, #40]	; (8004bd0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	68ba      	ldr	r2, [r7, #8]
 8004baa:	429a      	cmp	r2, r3
 8004bac:	d202      	bcs.n	8004bb4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004bae:	4a08      	ldr	r2, [pc, #32]	; (8004bd0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	6013      	str	r3, [r2, #0]
}
 8004bb4:	bf00      	nop
 8004bb6:	3710      	adds	r7, #16
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bd80      	pop	{r7, pc}
 8004bbc:	20000cf4 	.word	0x20000cf4
 8004bc0:	2000081c 	.word	0x2000081c
 8004bc4:	20000cdc 	.word	0x20000cdc
 8004bc8:	20000cac 	.word	0x20000cac
 8004bcc:	20000ca8 	.word	0x20000ca8
 8004bd0:	20000d10 	.word	0x20000d10

08004bd4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b08a      	sub	sp, #40	; 0x28
 8004bd8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004bda:	2300      	movs	r3, #0
 8004bdc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004bde:	f000 fb07 	bl	80051f0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004be2:	4b1c      	ldr	r3, [pc, #112]	; (8004c54 <xTimerCreateTimerTask+0x80>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d021      	beq.n	8004c2e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004bea:	2300      	movs	r3, #0
 8004bec:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004bf2:	1d3a      	adds	r2, r7, #4
 8004bf4:	f107 0108 	add.w	r1, r7, #8
 8004bf8:	f107 030c 	add.w	r3, r7, #12
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	f7fe fb31 	bl	8003264 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004c02:	6879      	ldr	r1, [r7, #4]
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	68fa      	ldr	r2, [r7, #12]
 8004c08:	9202      	str	r2, [sp, #8]
 8004c0a:	9301      	str	r3, [sp, #4]
 8004c0c:	2302      	movs	r3, #2
 8004c0e:	9300      	str	r3, [sp, #0]
 8004c10:	2300      	movs	r3, #0
 8004c12:	460a      	mov	r2, r1
 8004c14:	4910      	ldr	r1, [pc, #64]	; (8004c58 <xTimerCreateTimerTask+0x84>)
 8004c16:	4811      	ldr	r0, [pc, #68]	; (8004c5c <xTimerCreateTimerTask+0x88>)
 8004c18:	f7ff f8de 	bl	8003dd8 <xTaskCreateStatic>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	4a10      	ldr	r2, [pc, #64]	; (8004c60 <xTimerCreateTimerTask+0x8c>)
 8004c20:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004c22:	4b0f      	ldr	r3, [pc, #60]	; (8004c60 <xTimerCreateTimerTask+0x8c>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d001      	beq.n	8004c2e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d10a      	bne.n	8004c4a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8004c34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c38:	f383 8811 	msr	BASEPRI, r3
 8004c3c:	f3bf 8f6f 	isb	sy
 8004c40:	f3bf 8f4f 	dsb	sy
 8004c44:	613b      	str	r3, [r7, #16]
}
 8004c46:	bf00      	nop
 8004c48:	e7fe      	b.n	8004c48 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004c4a:	697b      	ldr	r3, [r7, #20]
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	3718      	adds	r7, #24
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bd80      	pop	{r7, pc}
 8004c54:	20000d4c 	.word	0x20000d4c
 8004c58:	080064f8 	.word	0x080064f8
 8004c5c:	08004d99 	.word	0x08004d99
 8004c60:	20000d50 	.word	0x20000d50

08004c64 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b08a      	sub	sp, #40	; 0x28
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	60f8      	str	r0, [r7, #12]
 8004c6c:	60b9      	str	r1, [r7, #8]
 8004c6e:	607a      	str	r2, [r7, #4]
 8004c70:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004c72:	2300      	movs	r3, #0
 8004c74:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d10a      	bne.n	8004c92 <xTimerGenericCommand+0x2e>
	__asm volatile
 8004c7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c80:	f383 8811 	msr	BASEPRI, r3
 8004c84:	f3bf 8f6f 	isb	sy
 8004c88:	f3bf 8f4f 	dsb	sy
 8004c8c:	623b      	str	r3, [r7, #32]
}
 8004c8e:	bf00      	nop
 8004c90:	e7fe      	b.n	8004c90 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004c92:	4b1a      	ldr	r3, [pc, #104]	; (8004cfc <xTimerGenericCommand+0x98>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d02a      	beq.n	8004cf0 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	2b05      	cmp	r3, #5
 8004caa:	dc18      	bgt.n	8004cde <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004cac:	f7ff feb2 	bl	8004a14 <xTaskGetSchedulerState>
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	2b02      	cmp	r3, #2
 8004cb4:	d109      	bne.n	8004cca <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004cb6:	4b11      	ldr	r3, [pc, #68]	; (8004cfc <xTimerGenericCommand+0x98>)
 8004cb8:	6818      	ldr	r0, [r3, #0]
 8004cba:	f107 0110 	add.w	r1, r7, #16
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004cc2:	f7fe fca1 	bl	8003608 <xQueueGenericSend>
 8004cc6:	6278      	str	r0, [r7, #36]	; 0x24
 8004cc8:	e012      	b.n	8004cf0 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004cca:	4b0c      	ldr	r3, [pc, #48]	; (8004cfc <xTimerGenericCommand+0x98>)
 8004ccc:	6818      	ldr	r0, [r3, #0]
 8004cce:	f107 0110 	add.w	r1, r7, #16
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	f7fe fc97 	bl	8003608 <xQueueGenericSend>
 8004cda:	6278      	str	r0, [r7, #36]	; 0x24
 8004cdc:	e008      	b.n	8004cf0 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004cde:	4b07      	ldr	r3, [pc, #28]	; (8004cfc <xTimerGenericCommand+0x98>)
 8004ce0:	6818      	ldr	r0, [r3, #0]
 8004ce2:	f107 0110 	add.w	r1, r7, #16
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	683a      	ldr	r2, [r7, #0]
 8004cea:	f7fe fd8b 	bl	8003804 <xQueueGenericSendFromISR>
 8004cee:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	3728      	adds	r7, #40	; 0x28
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bd80      	pop	{r7, pc}
 8004cfa:	bf00      	nop
 8004cfc:	20000d4c 	.word	0x20000d4c

08004d00 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b088      	sub	sp, #32
 8004d04:	af02      	add	r7, sp, #8
 8004d06:	6078      	str	r0, [r7, #4]
 8004d08:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d0a:	4b22      	ldr	r3, [pc, #136]	; (8004d94 <prvProcessExpiredTimer+0x94>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	68db      	ldr	r3, [r3, #12]
 8004d10:	68db      	ldr	r3, [r3, #12]
 8004d12:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	3304      	adds	r3, #4
 8004d18:	4618      	mov	r0, r3
 8004d1a:	f7fe fb47 	bl	80033ac <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004d1e:	697b      	ldr	r3, [r7, #20]
 8004d20:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d24:	f003 0304 	and.w	r3, r3, #4
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d022      	beq.n	8004d72 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	699a      	ldr	r2, [r3, #24]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	18d1      	adds	r1, r2, r3
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	683a      	ldr	r2, [r7, #0]
 8004d38:	6978      	ldr	r0, [r7, #20]
 8004d3a:	f000 f8d1 	bl	8004ee0 <prvInsertTimerInActiveList>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d01f      	beq.n	8004d84 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004d44:	2300      	movs	r3, #0
 8004d46:	9300      	str	r3, [sp, #0]
 8004d48:	2300      	movs	r3, #0
 8004d4a:	687a      	ldr	r2, [r7, #4]
 8004d4c:	2100      	movs	r1, #0
 8004d4e:	6978      	ldr	r0, [r7, #20]
 8004d50:	f7ff ff88 	bl	8004c64 <xTimerGenericCommand>
 8004d54:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d113      	bne.n	8004d84 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8004d5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d60:	f383 8811 	msr	BASEPRI, r3
 8004d64:	f3bf 8f6f 	isb	sy
 8004d68:	f3bf 8f4f 	dsb	sy
 8004d6c:	60fb      	str	r3, [r7, #12]
}
 8004d6e:	bf00      	nop
 8004d70:	e7fe      	b.n	8004d70 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d78:	f023 0301 	bic.w	r3, r3, #1
 8004d7c:	b2da      	uxtb	r2, r3
 8004d7e:	697b      	ldr	r3, [r7, #20]
 8004d80:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	6a1b      	ldr	r3, [r3, #32]
 8004d88:	6978      	ldr	r0, [r7, #20]
 8004d8a:	4798      	blx	r3
}
 8004d8c:	bf00      	nop
 8004d8e:	3718      	adds	r7, #24
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bd80      	pop	{r7, pc}
 8004d94:	20000d44 	.word	0x20000d44

08004d98 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b084      	sub	sp, #16
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004da0:	f107 0308 	add.w	r3, r7, #8
 8004da4:	4618      	mov	r0, r3
 8004da6:	f000 f857 	bl	8004e58 <prvGetNextExpireTime>
 8004daa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	4619      	mov	r1, r3
 8004db0:	68f8      	ldr	r0, [r7, #12]
 8004db2:	f000 f803 	bl	8004dbc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004db6:	f000 f8d5 	bl	8004f64 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004dba:	e7f1      	b.n	8004da0 <prvTimerTask+0x8>

08004dbc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b084      	sub	sp, #16
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
 8004dc4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004dc6:	f7ff fa43 	bl	8004250 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004dca:	f107 0308 	add.w	r3, r7, #8
 8004dce:	4618      	mov	r0, r3
 8004dd0:	f000 f866 	bl	8004ea0 <prvSampleTimeNow>
 8004dd4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d130      	bne.n	8004e3e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d10a      	bne.n	8004df8 <prvProcessTimerOrBlockTask+0x3c>
 8004de2:	687a      	ldr	r2, [r7, #4]
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	429a      	cmp	r2, r3
 8004de8:	d806      	bhi.n	8004df8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004dea:	f7ff fa3f 	bl	800426c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004dee:	68f9      	ldr	r1, [r7, #12]
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	f7ff ff85 	bl	8004d00 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004df6:	e024      	b.n	8004e42 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d008      	beq.n	8004e10 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004dfe:	4b13      	ldr	r3, [pc, #76]	; (8004e4c <prvProcessTimerOrBlockTask+0x90>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d101      	bne.n	8004e0c <prvProcessTimerOrBlockTask+0x50>
 8004e08:	2301      	movs	r3, #1
 8004e0a:	e000      	b.n	8004e0e <prvProcessTimerOrBlockTask+0x52>
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004e10:	4b0f      	ldr	r3, [pc, #60]	; (8004e50 <prvProcessTimerOrBlockTask+0x94>)
 8004e12:	6818      	ldr	r0, [r3, #0]
 8004e14:	687a      	ldr	r2, [r7, #4]
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	1ad3      	subs	r3, r2, r3
 8004e1a:	683a      	ldr	r2, [r7, #0]
 8004e1c:	4619      	mov	r1, r3
 8004e1e:	f7fe ffa7 	bl	8003d70 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004e22:	f7ff fa23 	bl	800426c <xTaskResumeAll>
 8004e26:	4603      	mov	r3, r0
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d10a      	bne.n	8004e42 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004e2c:	4b09      	ldr	r3, [pc, #36]	; (8004e54 <prvProcessTimerOrBlockTask+0x98>)
 8004e2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e32:	601a      	str	r2, [r3, #0]
 8004e34:	f3bf 8f4f 	dsb	sy
 8004e38:	f3bf 8f6f 	isb	sy
}
 8004e3c:	e001      	b.n	8004e42 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004e3e:	f7ff fa15 	bl	800426c <xTaskResumeAll>
}
 8004e42:	bf00      	nop
 8004e44:	3710      	adds	r7, #16
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}
 8004e4a:	bf00      	nop
 8004e4c:	20000d48 	.word	0x20000d48
 8004e50:	20000d4c 	.word	0x20000d4c
 8004e54:	e000ed04 	.word	0xe000ed04

08004e58 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b085      	sub	sp, #20
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004e60:	4b0e      	ldr	r3, [pc, #56]	; (8004e9c <prvGetNextExpireTime+0x44>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d101      	bne.n	8004e6e <prvGetNextExpireTime+0x16>
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	e000      	b.n	8004e70 <prvGetNextExpireTime+0x18>
 8004e6e:	2200      	movs	r2, #0
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d105      	bne.n	8004e88 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004e7c:	4b07      	ldr	r3, [pc, #28]	; (8004e9c <prvGetNextExpireTime+0x44>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	68db      	ldr	r3, [r3, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	60fb      	str	r3, [r7, #12]
 8004e86:	e001      	b.n	8004e8c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004e88:	2300      	movs	r3, #0
 8004e8a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
}
 8004e8e:	4618      	mov	r0, r3
 8004e90:	3714      	adds	r7, #20
 8004e92:	46bd      	mov	sp, r7
 8004e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e98:	4770      	bx	lr
 8004e9a:	bf00      	nop
 8004e9c:	20000d44 	.word	0x20000d44

08004ea0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b084      	sub	sp, #16
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004ea8:	f7ff fa7e 	bl	80043a8 <xTaskGetTickCount>
 8004eac:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004eae:	4b0b      	ldr	r3, [pc, #44]	; (8004edc <prvSampleTimeNow+0x3c>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	68fa      	ldr	r2, [r7, #12]
 8004eb4:	429a      	cmp	r2, r3
 8004eb6:	d205      	bcs.n	8004ec4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004eb8:	f000 f936 	bl	8005128 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	601a      	str	r2, [r3, #0]
 8004ec2:	e002      	b.n	8004eca <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004eca:	4a04      	ldr	r2, [pc, #16]	; (8004edc <prvSampleTimeNow+0x3c>)
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	3710      	adds	r7, #16
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop
 8004edc:	20000d54 	.word	0x20000d54

08004ee0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b086      	sub	sp, #24
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	60f8      	str	r0, [r7, #12]
 8004ee8:	60b9      	str	r1, [r7, #8]
 8004eea:	607a      	str	r2, [r7, #4]
 8004eec:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004eee:	2300      	movs	r3, #0
 8004ef0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	68ba      	ldr	r2, [r7, #8]
 8004ef6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	68fa      	ldr	r2, [r7, #12]
 8004efc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004efe:	68ba      	ldr	r2, [r7, #8]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	429a      	cmp	r2, r3
 8004f04:	d812      	bhi.n	8004f2c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f06:	687a      	ldr	r2, [r7, #4]
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	1ad2      	subs	r2, r2, r3
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	699b      	ldr	r3, [r3, #24]
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d302      	bcc.n	8004f1a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004f14:	2301      	movs	r3, #1
 8004f16:	617b      	str	r3, [r7, #20]
 8004f18:	e01b      	b.n	8004f52 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004f1a:	4b10      	ldr	r3, [pc, #64]	; (8004f5c <prvInsertTimerInActiveList+0x7c>)
 8004f1c:	681a      	ldr	r2, [r3, #0]
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	3304      	adds	r3, #4
 8004f22:	4619      	mov	r1, r3
 8004f24:	4610      	mov	r0, r2
 8004f26:	f7fe fa08 	bl	800333a <vListInsert>
 8004f2a:	e012      	b.n	8004f52 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004f2c:	687a      	ldr	r2, [r7, #4]
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	429a      	cmp	r2, r3
 8004f32:	d206      	bcs.n	8004f42 <prvInsertTimerInActiveList+0x62>
 8004f34:	68ba      	ldr	r2, [r7, #8]
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	429a      	cmp	r2, r3
 8004f3a:	d302      	bcc.n	8004f42 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004f3c:	2301      	movs	r3, #1
 8004f3e:	617b      	str	r3, [r7, #20]
 8004f40:	e007      	b.n	8004f52 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004f42:	4b07      	ldr	r3, [pc, #28]	; (8004f60 <prvInsertTimerInActiveList+0x80>)
 8004f44:	681a      	ldr	r2, [r3, #0]
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	3304      	adds	r3, #4
 8004f4a:	4619      	mov	r1, r3
 8004f4c:	4610      	mov	r0, r2
 8004f4e:	f7fe f9f4 	bl	800333a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004f52:	697b      	ldr	r3, [r7, #20]
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	3718      	adds	r7, #24
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}
 8004f5c:	20000d48 	.word	0x20000d48
 8004f60:	20000d44 	.word	0x20000d44

08004f64 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b08e      	sub	sp, #56	; 0x38
 8004f68:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004f6a:	e0ca      	b.n	8005102 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	da18      	bge.n	8004fa4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004f72:	1d3b      	adds	r3, r7, #4
 8004f74:	3304      	adds	r3, #4
 8004f76:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004f78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d10a      	bne.n	8004f94 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8004f7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f82:	f383 8811 	msr	BASEPRI, r3
 8004f86:	f3bf 8f6f 	isb	sy
 8004f8a:	f3bf 8f4f 	dsb	sy
 8004f8e:	61fb      	str	r3, [r7, #28]
}
 8004f90:	bf00      	nop
 8004f92:	e7fe      	b.n	8004f92 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004f94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004f9a:	6850      	ldr	r0, [r2, #4]
 8004f9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004f9e:	6892      	ldr	r2, [r2, #8]
 8004fa0:	4611      	mov	r1, r2
 8004fa2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	f2c0 80aa 	blt.w	8005100 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fb2:	695b      	ldr	r3, [r3, #20]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d004      	beq.n	8004fc2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004fb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fba:	3304      	adds	r3, #4
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	f7fe f9f5 	bl	80033ac <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004fc2:	463b      	mov	r3, r7
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	f7ff ff6b 	bl	8004ea0 <prvSampleTimeNow>
 8004fca:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2b09      	cmp	r3, #9
 8004fd0:	f200 8097 	bhi.w	8005102 <prvProcessReceivedCommands+0x19e>
 8004fd4:	a201      	add	r2, pc, #4	; (adr r2, 8004fdc <prvProcessReceivedCommands+0x78>)
 8004fd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fda:	bf00      	nop
 8004fdc:	08005005 	.word	0x08005005
 8004fe0:	08005005 	.word	0x08005005
 8004fe4:	08005005 	.word	0x08005005
 8004fe8:	08005079 	.word	0x08005079
 8004fec:	0800508d 	.word	0x0800508d
 8004ff0:	080050d7 	.word	0x080050d7
 8004ff4:	08005005 	.word	0x08005005
 8004ff8:	08005005 	.word	0x08005005
 8004ffc:	08005079 	.word	0x08005079
 8005000:	0800508d 	.word	0x0800508d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005006:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800500a:	f043 0301 	orr.w	r3, r3, #1
 800500e:	b2da      	uxtb	r2, r3
 8005010:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005012:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005016:	68ba      	ldr	r2, [r7, #8]
 8005018:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800501a:	699b      	ldr	r3, [r3, #24]
 800501c:	18d1      	adds	r1, r2, r3
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005022:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005024:	f7ff ff5c 	bl	8004ee0 <prvInsertTimerInActiveList>
 8005028:	4603      	mov	r3, r0
 800502a:	2b00      	cmp	r3, #0
 800502c:	d069      	beq.n	8005102 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800502e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005030:	6a1b      	ldr	r3, [r3, #32]
 8005032:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005034:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005038:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800503c:	f003 0304 	and.w	r3, r3, #4
 8005040:	2b00      	cmp	r3, #0
 8005042:	d05e      	beq.n	8005102 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005044:	68ba      	ldr	r2, [r7, #8]
 8005046:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005048:	699b      	ldr	r3, [r3, #24]
 800504a:	441a      	add	r2, r3
 800504c:	2300      	movs	r3, #0
 800504e:	9300      	str	r3, [sp, #0]
 8005050:	2300      	movs	r3, #0
 8005052:	2100      	movs	r1, #0
 8005054:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005056:	f7ff fe05 	bl	8004c64 <xTimerGenericCommand>
 800505a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800505c:	6a3b      	ldr	r3, [r7, #32]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d14f      	bne.n	8005102 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8005062:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005066:	f383 8811 	msr	BASEPRI, r3
 800506a:	f3bf 8f6f 	isb	sy
 800506e:	f3bf 8f4f 	dsb	sy
 8005072:	61bb      	str	r3, [r7, #24]
}
 8005074:	bf00      	nop
 8005076:	e7fe      	b.n	8005076 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800507a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800507e:	f023 0301 	bic.w	r3, r3, #1
 8005082:	b2da      	uxtb	r2, r3
 8005084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005086:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800508a:	e03a      	b.n	8005102 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800508c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800508e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005092:	f043 0301 	orr.w	r3, r3, #1
 8005096:	b2da      	uxtb	r2, r3
 8005098:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800509a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800509e:	68ba      	ldr	r2, [r7, #8]
 80050a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050a2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80050a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050a6:	699b      	ldr	r3, [r3, #24]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d10a      	bne.n	80050c2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80050ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050b0:	f383 8811 	msr	BASEPRI, r3
 80050b4:	f3bf 8f6f 	isb	sy
 80050b8:	f3bf 8f4f 	dsb	sy
 80050bc:	617b      	str	r3, [r7, #20]
}
 80050be:	bf00      	nop
 80050c0:	e7fe      	b.n	80050c0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80050c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050c4:	699a      	ldr	r2, [r3, #24]
 80050c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050c8:	18d1      	adds	r1, r2, r3
 80050ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80050d0:	f7ff ff06 	bl	8004ee0 <prvInsertTimerInActiveList>
					break;
 80050d4:	e015      	b.n	8005102 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80050d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80050dc:	f003 0302 	and.w	r3, r3, #2
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d103      	bne.n	80050ec <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80050e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80050e6:	f000 fbdb 	bl	80058a0 <vPortFree>
 80050ea:	e00a      	b.n	8005102 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80050ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050ee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80050f2:	f023 0301 	bic.w	r3, r3, #1
 80050f6:	b2da      	uxtb	r2, r3
 80050f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050fa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80050fe:	e000      	b.n	8005102 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8005100:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005102:	4b08      	ldr	r3, [pc, #32]	; (8005124 <prvProcessReceivedCommands+0x1c0>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	1d39      	adds	r1, r7, #4
 8005108:	2200      	movs	r2, #0
 800510a:	4618      	mov	r0, r3
 800510c:	f7fe fc16 	bl	800393c <xQueueReceive>
 8005110:	4603      	mov	r3, r0
 8005112:	2b00      	cmp	r3, #0
 8005114:	f47f af2a 	bne.w	8004f6c <prvProcessReceivedCommands+0x8>
	}
}
 8005118:	bf00      	nop
 800511a:	bf00      	nop
 800511c:	3730      	adds	r7, #48	; 0x30
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}
 8005122:	bf00      	nop
 8005124:	20000d4c 	.word	0x20000d4c

08005128 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b088      	sub	sp, #32
 800512c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800512e:	e048      	b.n	80051c2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005130:	4b2d      	ldr	r3, [pc, #180]	; (80051e8 <prvSwitchTimerLists+0xc0>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	68db      	ldr	r3, [r3, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800513a:	4b2b      	ldr	r3, [pc, #172]	; (80051e8 <prvSwitchTimerLists+0xc0>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	68db      	ldr	r3, [r3, #12]
 8005140:	68db      	ldr	r3, [r3, #12]
 8005142:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	3304      	adds	r3, #4
 8005148:	4618      	mov	r0, r3
 800514a:	f7fe f92f 	bl	80033ac <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	6a1b      	ldr	r3, [r3, #32]
 8005152:	68f8      	ldr	r0, [r7, #12]
 8005154:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800515c:	f003 0304 	and.w	r3, r3, #4
 8005160:	2b00      	cmp	r3, #0
 8005162:	d02e      	beq.n	80051c2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	699b      	ldr	r3, [r3, #24]
 8005168:	693a      	ldr	r2, [r7, #16]
 800516a:	4413      	add	r3, r2
 800516c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800516e:	68ba      	ldr	r2, [r7, #8]
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	429a      	cmp	r2, r3
 8005174:	d90e      	bls.n	8005194 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	68ba      	ldr	r2, [r7, #8]
 800517a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	68fa      	ldr	r2, [r7, #12]
 8005180:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005182:	4b19      	ldr	r3, [pc, #100]	; (80051e8 <prvSwitchTimerLists+0xc0>)
 8005184:	681a      	ldr	r2, [r3, #0]
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	3304      	adds	r3, #4
 800518a:	4619      	mov	r1, r3
 800518c:	4610      	mov	r0, r2
 800518e:	f7fe f8d4 	bl	800333a <vListInsert>
 8005192:	e016      	b.n	80051c2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005194:	2300      	movs	r3, #0
 8005196:	9300      	str	r3, [sp, #0]
 8005198:	2300      	movs	r3, #0
 800519a:	693a      	ldr	r2, [r7, #16]
 800519c:	2100      	movs	r1, #0
 800519e:	68f8      	ldr	r0, [r7, #12]
 80051a0:	f7ff fd60 	bl	8004c64 <xTimerGenericCommand>
 80051a4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d10a      	bne.n	80051c2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 80051ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051b0:	f383 8811 	msr	BASEPRI, r3
 80051b4:	f3bf 8f6f 	isb	sy
 80051b8:	f3bf 8f4f 	dsb	sy
 80051bc:	603b      	str	r3, [r7, #0]
}
 80051be:	bf00      	nop
 80051c0:	e7fe      	b.n	80051c0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80051c2:	4b09      	ldr	r3, [pc, #36]	; (80051e8 <prvSwitchTimerLists+0xc0>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d1b1      	bne.n	8005130 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80051cc:	4b06      	ldr	r3, [pc, #24]	; (80051e8 <prvSwitchTimerLists+0xc0>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80051d2:	4b06      	ldr	r3, [pc, #24]	; (80051ec <prvSwitchTimerLists+0xc4>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	4a04      	ldr	r2, [pc, #16]	; (80051e8 <prvSwitchTimerLists+0xc0>)
 80051d8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80051da:	4a04      	ldr	r2, [pc, #16]	; (80051ec <prvSwitchTimerLists+0xc4>)
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	6013      	str	r3, [r2, #0]
}
 80051e0:	bf00      	nop
 80051e2:	3718      	adds	r7, #24
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}
 80051e8:	20000d44 	.word	0x20000d44
 80051ec:	20000d48 	.word	0x20000d48

080051f0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b082      	sub	sp, #8
 80051f4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80051f6:	f000 f965 	bl	80054c4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80051fa:	4b15      	ldr	r3, [pc, #84]	; (8005250 <prvCheckForValidListAndQueue+0x60>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d120      	bne.n	8005244 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005202:	4814      	ldr	r0, [pc, #80]	; (8005254 <prvCheckForValidListAndQueue+0x64>)
 8005204:	f7fe f848 	bl	8003298 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005208:	4813      	ldr	r0, [pc, #76]	; (8005258 <prvCheckForValidListAndQueue+0x68>)
 800520a:	f7fe f845 	bl	8003298 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800520e:	4b13      	ldr	r3, [pc, #76]	; (800525c <prvCheckForValidListAndQueue+0x6c>)
 8005210:	4a10      	ldr	r2, [pc, #64]	; (8005254 <prvCheckForValidListAndQueue+0x64>)
 8005212:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005214:	4b12      	ldr	r3, [pc, #72]	; (8005260 <prvCheckForValidListAndQueue+0x70>)
 8005216:	4a10      	ldr	r2, [pc, #64]	; (8005258 <prvCheckForValidListAndQueue+0x68>)
 8005218:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800521a:	2300      	movs	r3, #0
 800521c:	9300      	str	r3, [sp, #0]
 800521e:	4b11      	ldr	r3, [pc, #68]	; (8005264 <prvCheckForValidListAndQueue+0x74>)
 8005220:	4a11      	ldr	r2, [pc, #68]	; (8005268 <prvCheckForValidListAndQueue+0x78>)
 8005222:	2110      	movs	r1, #16
 8005224:	200a      	movs	r0, #10
 8005226:	f7fe f953 	bl	80034d0 <xQueueGenericCreateStatic>
 800522a:	4603      	mov	r3, r0
 800522c:	4a08      	ldr	r2, [pc, #32]	; (8005250 <prvCheckForValidListAndQueue+0x60>)
 800522e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005230:	4b07      	ldr	r3, [pc, #28]	; (8005250 <prvCheckForValidListAndQueue+0x60>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d005      	beq.n	8005244 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005238:	4b05      	ldr	r3, [pc, #20]	; (8005250 <prvCheckForValidListAndQueue+0x60>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	490b      	ldr	r1, [pc, #44]	; (800526c <prvCheckForValidListAndQueue+0x7c>)
 800523e:	4618      	mov	r0, r3
 8005240:	f7fe fd6c 	bl	8003d1c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005244:	f000 f96e 	bl	8005524 <vPortExitCritical>
}
 8005248:	bf00      	nop
 800524a:	46bd      	mov	sp, r7
 800524c:	bd80      	pop	{r7, pc}
 800524e:	bf00      	nop
 8005250:	20000d4c 	.word	0x20000d4c
 8005254:	20000d1c 	.word	0x20000d1c
 8005258:	20000d30 	.word	0x20000d30
 800525c:	20000d44 	.word	0x20000d44
 8005260:	20000d48 	.word	0x20000d48
 8005264:	20000df8 	.word	0x20000df8
 8005268:	20000d58 	.word	0x20000d58
 800526c:	08006500 	.word	0x08006500

08005270 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005270:	b480      	push	{r7}
 8005272:	b085      	sub	sp, #20
 8005274:	af00      	add	r7, sp, #0
 8005276:	60f8      	str	r0, [r7, #12]
 8005278:	60b9      	str	r1, [r7, #8]
 800527a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	3b04      	subs	r3, #4
 8005280:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005288:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	3b04      	subs	r3, #4
 800528e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	f023 0201 	bic.w	r2, r3, #1
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	3b04      	subs	r3, #4
 800529e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80052a0:	4a0c      	ldr	r2, [pc, #48]	; (80052d4 <pxPortInitialiseStack+0x64>)
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	3b14      	subs	r3, #20
 80052aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80052ac:	687a      	ldr	r2, [r7, #4]
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	3b04      	subs	r3, #4
 80052b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	f06f 0202 	mvn.w	r2, #2
 80052be:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	3b20      	subs	r3, #32
 80052c4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80052c6:	68fb      	ldr	r3, [r7, #12]
}
 80052c8:	4618      	mov	r0, r3
 80052ca:	3714      	adds	r7, #20
 80052cc:	46bd      	mov	sp, r7
 80052ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d2:	4770      	bx	lr
 80052d4:	080052d9 	.word	0x080052d9

080052d8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80052d8:	b480      	push	{r7}
 80052da:	b085      	sub	sp, #20
 80052dc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80052de:	2300      	movs	r3, #0
 80052e0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80052e2:	4b12      	ldr	r3, [pc, #72]	; (800532c <prvTaskExitError+0x54>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052ea:	d00a      	beq.n	8005302 <prvTaskExitError+0x2a>
	__asm volatile
 80052ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052f0:	f383 8811 	msr	BASEPRI, r3
 80052f4:	f3bf 8f6f 	isb	sy
 80052f8:	f3bf 8f4f 	dsb	sy
 80052fc:	60fb      	str	r3, [r7, #12]
}
 80052fe:	bf00      	nop
 8005300:	e7fe      	b.n	8005300 <prvTaskExitError+0x28>
	__asm volatile
 8005302:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005306:	f383 8811 	msr	BASEPRI, r3
 800530a:	f3bf 8f6f 	isb	sy
 800530e:	f3bf 8f4f 	dsb	sy
 8005312:	60bb      	str	r3, [r7, #8]
}
 8005314:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005316:	bf00      	nop
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d0fc      	beq.n	8005318 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800531e:	bf00      	nop
 8005320:	bf00      	nop
 8005322:	3714      	adds	r7, #20
 8005324:	46bd      	mov	sp, r7
 8005326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532a:	4770      	bx	lr
 800532c:	2000000c 	.word	0x2000000c

08005330 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005330:	4b07      	ldr	r3, [pc, #28]	; (8005350 <pxCurrentTCBConst2>)
 8005332:	6819      	ldr	r1, [r3, #0]
 8005334:	6808      	ldr	r0, [r1, #0]
 8005336:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800533a:	f380 8809 	msr	PSP, r0
 800533e:	f3bf 8f6f 	isb	sy
 8005342:	f04f 0000 	mov.w	r0, #0
 8005346:	f380 8811 	msr	BASEPRI, r0
 800534a:	4770      	bx	lr
 800534c:	f3af 8000 	nop.w

08005350 <pxCurrentTCBConst2>:
 8005350:	2000081c 	.word	0x2000081c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005354:	bf00      	nop
 8005356:	bf00      	nop

08005358 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005358:	4808      	ldr	r0, [pc, #32]	; (800537c <prvPortStartFirstTask+0x24>)
 800535a:	6800      	ldr	r0, [r0, #0]
 800535c:	6800      	ldr	r0, [r0, #0]
 800535e:	f380 8808 	msr	MSP, r0
 8005362:	f04f 0000 	mov.w	r0, #0
 8005366:	f380 8814 	msr	CONTROL, r0
 800536a:	b662      	cpsie	i
 800536c:	b661      	cpsie	f
 800536e:	f3bf 8f4f 	dsb	sy
 8005372:	f3bf 8f6f 	isb	sy
 8005376:	df00      	svc	0
 8005378:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800537a:	bf00      	nop
 800537c:	e000ed08 	.word	0xe000ed08

08005380 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b086      	sub	sp, #24
 8005384:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005386:	4b46      	ldr	r3, [pc, #280]	; (80054a0 <xPortStartScheduler+0x120>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4a46      	ldr	r2, [pc, #280]	; (80054a4 <xPortStartScheduler+0x124>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d10a      	bne.n	80053a6 <xPortStartScheduler+0x26>
	__asm volatile
 8005390:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005394:	f383 8811 	msr	BASEPRI, r3
 8005398:	f3bf 8f6f 	isb	sy
 800539c:	f3bf 8f4f 	dsb	sy
 80053a0:	613b      	str	r3, [r7, #16]
}
 80053a2:	bf00      	nop
 80053a4:	e7fe      	b.n	80053a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80053a6:	4b3e      	ldr	r3, [pc, #248]	; (80054a0 <xPortStartScheduler+0x120>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4a3f      	ldr	r2, [pc, #252]	; (80054a8 <xPortStartScheduler+0x128>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d10a      	bne.n	80053c6 <xPortStartScheduler+0x46>
	__asm volatile
 80053b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053b4:	f383 8811 	msr	BASEPRI, r3
 80053b8:	f3bf 8f6f 	isb	sy
 80053bc:	f3bf 8f4f 	dsb	sy
 80053c0:	60fb      	str	r3, [r7, #12]
}
 80053c2:	bf00      	nop
 80053c4:	e7fe      	b.n	80053c4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80053c6:	4b39      	ldr	r3, [pc, #228]	; (80054ac <xPortStartScheduler+0x12c>)
 80053c8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80053ca:	697b      	ldr	r3, [r7, #20]
 80053cc:	781b      	ldrb	r3, [r3, #0]
 80053ce:	b2db      	uxtb	r3, r3
 80053d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	22ff      	movs	r2, #255	; 0xff
 80053d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	781b      	ldrb	r3, [r3, #0]
 80053dc:	b2db      	uxtb	r3, r3
 80053de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80053e0:	78fb      	ldrb	r3, [r7, #3]
 80053e2:	b2db      	uxtb	r3, r3
 80053e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80053e8:	b2da      	uxtb	r2, r3
 80053ea:	4b31      	ldr	r3, [pc, #196]	; (80054b0 <xPortStartScheduler+0x130>)
 80053ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80053ee:	4b31      	ldr	r3, [pc, #196]	; (80054b4 <xPortStartScheduler+0x134>)
 80053f0:	2207      	movs	r2, #7
 80053f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80053f4:	e009      	b.n	800540a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80053f6:	4b2f      	ldr	r3, [pc, #188]	; (80054b4 <xPortStartScheduler+0x134>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	3b01      	subs	r3, #1
 80053fc:	4a2d      	ldr	r2, [pc, #180]	; (80054b4 <xPortStartScheduler+0x134>)
 80053fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005400:	78fb      	ldrb	r3, [r7, #3]
 8005402:	b2db      	uxtb	r3, r3
 8005404:	005b      	lsls	r3, r3, #1
 8005406:	b2db      	uxtb	r3, r3
 8005408:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800540a:	78fb      	ldrb	r3, [r7, #3]
 800540c:	b2db      	uxtb	r3, r3
 800540e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005412:	2b80      	cmp	r3, #128	; 0x80
 8005414:	d0ef      	beq.n	80053f6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005416:	4b27      	ldr	r3, [pc, #156]	; (80054b4 <xPortStartScheduler+0x134>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f1c3 0307 	rsb	r3, r3, #7
 800541e:	2b04      	cmp	r3, #4
 8005420:	d00a      	beq.n	8005438 <xPortStartScheduler+0xb8>
	__asm volatile
 8005422:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005426:	f383 8811 	msr	BASEPRI, r3
 800542a:	f3bf 8f6f 	isb	sy
 800542e:	f3bf 8f4f 	dsb	sy
 8005432:	60bb      	str	r3, [r7, #8]
}
 8005434:	bf00      	nop
 8005436:	e7fe      	b.n	8005436 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005438:	4b1e      	ldr	r3, [pc, #120]	; (80054b4 <xPortStartScheduler+0x134>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	021b      	lsls	r3, r3, #8
 800543e:	4a1d      	ldr	r2, [pc, #116]	; (80054b4 <xPortStartScheduler+0x134>)
 8005440:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005442:	4b1c      	ldr	r3, [pc, #112]	; (80054b4 <xPortStartScheduler+0x134>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800544a:	4a1a      	ldr	r2, [pc, #104]	; (80054b4 <xPortStartScheduler+0x134>)
 800544c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	b2da      	uxtb	r2, r3
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005456:	4b18      	ldr	r3, [pc, #96]	; (80054b8 <xPortStartScheduler+0x138>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a17      	ldr	r2, [pc, #92]	; (80054b8 <xPortStartScheduler+0x138>)
 800545c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005460:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005462:	4b15      	ldr	r3, [pc, #84]	; (80054b8 <xPortStartScheduler+0x138>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4a14      	ldr	r2, [pc, #80]	; (80054b8 <xPortStartScheduler+0x138>)
 8005468:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800546c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800546e:	f000 f8dd 	bl	800562c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005472:	4b12      	ldr	r3, [pc, #72]	; (80054bc <xPortStartScheduler+0x13c>)
 8005474:	2200      	movs	r2, #0
 8005476:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005478:	f000 f8fc 	bl	8005674 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800547c:	4b10      	ldr	r3, [pc, #64]	; (80054c0 <xPortStartScheduler+0x140>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a0f      	ldr	r2, [pc, #60]	; (80054c0 <xPortStartScheduler+0x140>)
 8005482:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005486:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005488:	f7ff ff66 	bl	8005358 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800548c:	f7ff f856 	bl	800453c <vTaskSwitchContext>
	prvTaskExitError();
 8005490:	f7ff ff22 	bl	80052d8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005494:	2300      	movs	r3, #0
}
 8005496:	4618      	mov	r0, r3
 8005498:	3718      	adds	r7, #24
 800549a:	46bd      	mov	sp, r7
 800549c:	bd80      	pop	{r7, pc}
 800549e:	bf00      	nop
 80054a0:	e000ed00 	.word	0xe000ed00
 80054a4:	410fc271 	.word	0x410fc271
 80054a8:	410fc270 	.word	0x410fc270
 80054ac:	e000e400 	.word	0xe000e400
 80054b0:	20000e48 	.word	0x20000e48
 80054b4:	20000e4c 	.word	0x20000e4c
 80054b8:	e000ed20 	.word	0xe000ed20
 80054bc:	2000000c 	.word	0x2000000c
 80054c0:	e000ef34 	.word	0xe000ef34

080054c4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80054c4:	b480      	push	{r7}
 80054c6:	b083      	sub	sp, #12
 80054c8:	af00      	add	r7, sp, #0
	__asm volatile
 80054ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054ce:	f383 8811 	msr	BASEPRI, r3
 80054d2:	f3bf 8f6f 	isb	sy
 80054d6:	f3bf 8f4f 	dsb	sy
 80054da:	607b      	str	r3, [r7, #4]
}
 80054dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80054de:	4b0f      	ldr	r3, [pc, #60]	; (800551c <vPortEnterCritical+0x58>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	3301      	adds	r3, #1
 80054e4:	4a0d      	ldr	r2, [pc, #52]	; (800551c <vPortEnterCritical+0x58>)
 80054e6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80054e8:	4b0c      	ldr	r3, [pc, #48]	; (800551c <vPortEnterCritical+0x58>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	2b01      	cmp	r3, #1
 80054ee:	d10f      	bne.n	8005510 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80054f0:	4b0b      	ldr	r3, [pc, #44]	; (8005520 <vPortEnterCritical+0x5c>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	b2db      	uxtb	r3, r3
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d00a      	beq.n	8005510 <vPortEnterCritical+0x4c>
	__asm volatile
 80054fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054fe:	f383 8811 	msr	BASEPRI, r3
 8005502:	f3bf 8f6f 	isb	sy
 8005506:	f3bf 8f4f 	dsb	sy
 800550a:	603b      	str	r3, [r7, #0]
}
 800550c:	bf00      	nop
 800550e:	e7fe      	b.n	800550e <vPortEnterCritical+0x4a>
	}
}
 8005510:	bf00      	nop
 8005512:	370c      	adds	r7, #12
 8005514:	46bd      	mov	sp, r7
 8005516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551a:	4770      	bx	lr
 800551c:	2000000c 	.word	0x2000000c
 8005520:	e000ed04 	.word	0xe000ed04

08005524 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005524:	b480      	push	{r7}
 8005526:	b083      	sub	sp, #12
 8005528:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800552a:	4b12      	ldr	r3, [pc, #72]	; (8005574 <vPortExitCritical+0x50>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d10a      	bne.n	8005548 <vPortExitCritical+0x24>
	__asm volatile
 8005532:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005536:	f383 8811 	msr	BASEPRI, r3
 800553a:	f3bf 8f6f 	isb	sy
 800553e:	f3bf 8f4f 	dsb	sy
 8005542:	607b      	str	r3, [r7, #4]
}
 8005544:	bf00      	nop
 8005546:	e7fe      	b.n	8005546 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005548:	4b0a      	ldr	r3, [pc, #40]	; (8005574 <vPortExitCritical+0x50>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	3b01      	subs	r3, #1
 800554e:	4a09      	ldr	r2, [pc, #36]	; (8005574 <vPortExitCritical+0x50>)
 8005550:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005552:	4b08      	ldr	r3, [pc, #32]	; (8005574 <vPortExitCritical+0x50>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d105      	bne.n	8005566 <vPortExitCritical+0x42>
 800555a:	2300      	movs	r3, #0
 800555c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	f383 8811 	msr	BASEPRI, r3
}
 8005564:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005566:	bf00      	nop
 8005568:	370c      	adds	r7, #12
 800556a:	46bd      	mov	sp, r7
 800556c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005570:	4770      	bx	lr
 8005572:	bf00      	nop
 8005574:	2000000c 	.word	0x2000000c
	...

08005580 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005580:	f3ef 8009 	mrs	r0, PSP
 8005584:	f3bf 8f6f 	isb	sy
 8005588:	4b15      	ldr	r3, [pc, #84]	; (80055e0 <pxCurrentTCBConst>)
 800558a:	681a      	ldr	r2, [r3, #0]
 800558c:	f01e 0f10 	tst.w	lr, #16
 8005590:	bf08      	it	eq
 8005592:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005596:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800559a:	6010      	str	r0, [r2, #0]
 800559c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80055a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80055a4:	f380 8811 	msr	BASEPRI, r0
 80055a8:	f3bf 8f4f 	dsb	sy
 80055ac:	f3bf 8f6f 	isb	sy
 80055b0:	f7fe ffc4 	bl	800453c <vTaskSwitchContext>
 80055b4:	f04f 0000 	mov.w	r0, #0
 80055b8:	f380 8811 	msr	BASEPRI, r0
 80055bc:	bc09      	pop	{r0, r3}
 80055be:	6819      	ldr	r1, [r3, #0]
 80055c0:	6808      	ldr	r0, [r1, #0]
 80055c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055c6:	f01e 0f10 	tst.w	lr, #16
 80055ca:	bf08      	it	eq
 80055cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80055d0:	f380 8809 	msr	PSP, r0
 80055d4:	f3bf 8f6f 	isb	sy
 80055d8:	4770      	bx	lr
 80055da:	bf00      	nop
 80055dc:	f3af 8000 	nop.w

080055e0 <pxCurrentTCBConst>:
 80055e0:	2000081c 	.word	0x2000081c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80055e4:	bf00      	nop
 80055e6:	bf00      	nop

080055e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b082      	sub	sp, #8
 80055ec:	af00      	add	r7, sp, #0
	__asm volatile
 80055ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055f2:	f383 8811 	msr	BASEPRI, r3
 80055f6:	f3bf 8f6f 	isb	sy
 80055fa:	f3bf 8f4f 	dsb	sy
 80055fe:	607b      	str	r3, [r7, #4]
}
 8005600:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005602:	f7fe fee1 	bl	80043c8 <xTaskIncrementTick>
 8005606:	4603      	mov	r3, r0
 8005608:	2b00      	cmp	r3, #0
 800560a:	d003      	beq.n	8005614 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800560c:	4b06      	ldr	r3, [pc, #24]	; (8005628 <xPortSysTickHandler+0x40>)
 800560e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005612:	601a      	str	r2, [r3, #0]
 8005614:	2300      	movs	r3, #0
 8005616:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	f383 8811 	msr	BASEPRI, r3
}
 800561e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005620:	bf00      	nop
 8005622:	3708      	adds	r7, #8
 8005624:	46bd      	mov	sp, r7
 8005626:	bd80      	pop	{r7, pc}
 8005628:	e000ed04 	.word	0xe000ed04

0800562c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800562c:	b480      	push	{r7}
 800562e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005630:	4b0b      	ldr	r3, [pc, #44]	; (8005660 <vPortSetupTimerInterrupt+0x34>)
 8005632:	2200      	movs	r2, #0
 8005634:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005636:	4b0b      	ldr	r3, [pc, #44]	; (8005664 <vPortSetupTimerInterrupt+0x38>)
 8005638:	2200      	movs	r2, #0
 800563a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800563c:	4b0a      	ldr	r3, [pc, #40]	; (8005668 <vPortSetupTimerInterrupt+0x3c>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a0a      	ldr	r2, [pc, #40]	; (800566c <vPortSetupTimerInterrupt+0x40>)
 8005642:	fba2 2303 	umull	r2, r3, r2, r3
 8005646:	099b      	lsrs	r3, r3, #6
 8005648:	4a09      	ldr	r2, [pc, #36]	; (8005670 <vPortSetupTimerInterrupt+0x44>)
 800564a:	3b01      	subs	r3, #1
 800564c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800564e:	4b04      	ldr	r3, [pc, #16]	; (8005660 <vPortSetupTimerInterrupt+0x34>)
 8005650:	2207      	movs	r2, #7
 8005652:	601a      	str	r2, [r3, #0]
}
 8005654:	bf00      	nop
 8005656:	46bd      	mov	sp, r7
 8005658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565c:	4770      	bx	lr
 800565e:	bf00      	nop
 8005660:	e000e010 	.word	0xe000e010
 8005664:	e000e018 	.word	0xe000e018
 8005668:	20000000 	.word	0x20000000
 800566c:	10624dd3 	.word	0x10624dd3
 8005670:	e000e014 	.word	0xe000e014

08005674 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005674:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005684 <vPortEnableVFP+0x10>
 8005678:	6801      	ldr	r1, [r0, #0]
 800567a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800567e:	6001      	str	r1, [r0, #0]
 8005680:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005682:	bf00      	nop
 8005684:	e000ed88 	.word	0xe000ed88

08005688 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005688:	b480      	push	{r7}
 800568a:	b085      	sub	sp, #20
 800568c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800568e:	f3ef 8305 	mrs	r3, IPSR
 8005692:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	2b0f      	cmp	r3, #15
 8005698:	d914      	bls.n	80056c4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800569a:	4a17      	ldr	r2, [pc, #92]	; (80056f8 <vPortValidateInterruptPriority+0x70>)
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	4413      	add	r3, r2
 80056a0:	781b      	ldrb	r3, [r3, #0]
 80056a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80056a4:	4b15      	ldr	r3, [pc, #84]	; (80056fc <vPortValidateInterruptPriority+0x74>)
 80056a6:	781b      	ldrb	r3, [r3, #0]
 80056a8:	7afa      	ldrb	r2, [r7, #11]
 80056aa:	429a      	cmp	r2, r3
 80056ac:	d20a      	bcs.n	80056c4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80056ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056b2:	f383 8811 	msr	BASEPRI, r3
 80056b6:	f3bf 8f6f 	isb	sy
 80056ba:	f3bf 8f4f 	dsb	sy
 80056be:	607b      	str	r3, [r7, #4]
}
 80056c0:	bf00      	nop
 80056c2:	e7fe      	b.n	80056c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80056c4:	4b0e      	ldr	r3, [pc, #56]	; (8005700 <vPortValidateInterruptPriority+0x78>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80056cc:	4b0d      	ldr	r3, [pc, #52]	; (8005704 <vPortValidateInterruptPriority+0x7c>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	429a      	cmp	r2, r3
 80056d2:	d90a      	bls.n	80056ea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80056d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056d8:	f383 8811 	msr	BASEPRI, r3
 80056dc:	f3bf 8f6f 	isb	sy
 80056e0:	f3bf 8f4f 	dsb	sy
 80056e4:	603b      	str	r3, [r7, #0]
}
 80056e6:	bf00      	nop
 80056e8:	e7fe      	b.n	80056e8 <vPortValidateInterruptPriority+0x60>
	}
 80056ea:	bf00      	nop
 80056ec:	3714      	adds	r7, #20
 80056ee:	46bd      	mov	sp, r7
 80056f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f4:	4770      	bx	lr
 80056f6:	bf00      	nop
 80056f8:	e000e3f0 	.word	0xe000e3f0
 80056fc:	20000e48 	.word	0x20000e48
 8005700:	e000ed0c 	.word	0xe000ed0c
 8005704:	20000e4c 	.word	0x20000e4c

08005708 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b08a      	sub	sp, #40	; 0x28
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005710:	2300      	movs	r3, #0
 8005712:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005714:	f7fe fd9c 	bl	8004250 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005718:	4b5b      	ldr	r3, [pc, #364]	; (8005888 <pvPortMalloc+0x180>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d101      	bne.n	8005724 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005720:	f000 f938 	bl	8005994 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005724:	4b59      	ldr	r3, [pc, #356]	; (800588c <pvPortMalloc+0x184>)
 8005726:	681a      	ldr	r2, [r3, #0]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	4013      	ands	r3, r2
 800572c:	2b00      	cmp	r3, #0
 800572e:	f040 8093 	bne.w	8005858 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d01d      	beq.n	8005774 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005738:	2208      	movs	r2, #8
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	4413      	add	r3, r2
 800573e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	f003 0307 	and.w	r3, r3, #7
 8005746:	2b00      	cmp	r3, #0
 8005748:	d014      	beq.n	8005774 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	f023 0307 	bic.w	r3, r3, #7
 8005750:	3308      	adds	r3, #8
 8005752:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	f003 0307 	and.w	r3, r3, #7
 800575a:	2b00      	cmp	r3, #0
 800575c:	d00a      	beq.n	8005774 <pvPortMalloc+0x6c>
	__asm volatile
 800575e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005762:	f383 8811 	msr	BASEPRI, r3
 8005766:	f3bf 8f6f 	isb	sy
 800576a:	f3bf 8f4f 	dsb	sy
 800576e:	617b      	str	r3, [r7, #20]
}
 8005770:	bf00      	nop
 8005772:	e7fe      	b.n	8005772 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d06e      	beq.n	8005858 <pvPortMalloc+0x150>
 800577a:	4b45      	ldr	r3, [pc, #276]	; (8005890 <pvPortMalloc+0x188>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	687a      	ldr	r2, [r7, #4]
 8005780:	429a      	cmp	r2, r3
 8005782:	d869      	bhi.n	8005858 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005784:	4b43      	ldr	r3, [pc, #268]	; (8005894 <pvPortMalloc+0x18c>)
 8005786:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005788:	4b42      	ldr	r3, [pc, #264]	; (8005894 <pvPortMalloc+0x18c>)
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800578e:	e004      	b.n	800579a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005792:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800579a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	687a      	ldr	r2, [r7, #4]
 80057a0:	429a      	cmp	r2, r3
 80057a2:	d903      	bls.n	80057ac <pvPortMalloc+0xa4>
 80057a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d1f1      	bne.n	8005790 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80057ac:	4b36      	ldr	r3, [pc, #216]	; (8005888 <pvPortMalloc+0x180>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057b2:	429a      	cmp	r2, r3
 80057b4:	d050      	beq.n	8005858 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80057b6:	6a3b      	ldr	r3, [r7, #32]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	2208      	movs	r2, #8
 80057bc:	4413      	add	r3, r2
 80057be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80057c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057c2:	681a      	ldr	r2, [r3, #0]
 80057c4:	6a3b      	ldr	r3, [r7, #32]
 80057c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80057c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ca:	685a      	ldr	r2, [r3, #4]
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	1ad2      	subs	r2, r2, r3
 80057d0:	2308      	movs	r3, #8
 80057d2:	005b      	lsls	r3, r3, #1
 80057d4:	429a      	cmp	r2, r3
 80057d6:	d91f      	bls.n	8005818 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80057d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	4413      	add	r3, r2
 80057de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80057e0:	69bb      	ldr	r3, [r7, #24]
 80057e2:	f003 0307 	and.w	r3, r3, #7
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d00a      	beq.n	8005800 <pvPortMalloc+0xf8>
	__asm volatile
 80057ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057ee:	f383 8811 	msr	BASEPRI, r3
 80057f2:	f3bf 8f6f 	isb	sy
 80057f6:	f3bf 8f4f 	dsb	sy
 80057fa:	613b      	str	r3, [r7, #16]
}
 80057fc:	bf00      	nop
 80057fe:	e7fe      	b.n	80057fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005802:	685a      	ldr	r2, [r3, #4]
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	1ad2      	subs	r2, r2, r3
 8005808:	69bb      	ldr	r3, [r7, #24]
 800580a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800580c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800580e:	687a      	ldr	r2, [r7, #4]
 8005810:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005812:	69b8      	ldr	r0, [r7, #24]
 8005814:	f000 f920 	bl	8005a58 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005818:	4b1d      	ldr	r3, [pc, #116]	; (8005890 <pvPortMalloc+0x188>)
 800581a:	681a      	ldr	r2, [r3, #0]
 800581c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	1ad3      	subs	r3, r2, r3
 8005822:	4a1b      	ldr	r2, [pc, #108]	; (8005890 <pvPortMalloc+0x188>)
 8005824:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005826:	4b1a      	ldr	r3, [pc, #104]	; (8005890 <pvPortMalloc+0x188>)
 8005828:	681a      	ldr	r2, [r3, #0]
 800582a:	4b1b      	ldr	r3, [pc, #108]	; (8005898 <pvPortMalloc+0x190>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	429a      	cmp	r2, r3
 8005830:	d203      	bcs.n	800583a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005832:	4b17      	ldr	r3, [pc, #92]	; (8005890 <pvPortMalloc+0x188>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a18      	ldr	r2, [pc, #96]	; (8005898 <pvPortMalloc+0x190>)
 8005838:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800583a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800583c:	685a      	ldr	r2, [r3, #4]
 800583e:	4b13      	ldr	r3, [pc, #76]	; (800588c <pvPortMalloc+0x184>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	431a      	orrs	r2, r3
 8005844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005846:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800584a:	2200      	movs	r2, #0
 800584c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800584e:	4b13      	ldr	r3, [pc, #76]	; (800589c <pvPortMalloc+0x194>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	3301      	adds	r3, #1
 8005854:	4a11      	ldr	r2, [pc, #68]	; (800589c <pvPortMalloc+0x194>)
 8005856:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005858:	f7fe fd08 	bl	800426c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800585c:	69fb      	ldr	r3, [r7, #28]
 800585e:	f003 0307 	and.w	r3, r3, #7
 8005862:	2b00      	cmp	r3, #0
 8005864:	d00a      	beq.n	800587c <pvPortMalloc+0x174>
	__asm volatile
 8005866:	f04f 0350 	mov.w	r3, #80	; 0x50
 800586a:	f383 8811 	msr	BASEPRI, r3
 800586e:	f3bf 8f6f 	isb	sy
 8005872:	f3bf 8f4f 	dsb	sy
 8005876:	60fb      	str	r3, [r7, #12]
}
 8005878:	bf00      	nop
 800587a:	e7fe      	b.n	800587a <pvPortMalloc+0x172>
	return pvReturn;
 800587c:	69fb      	ldr	r3, [r7, #28]
}
 800587e:	4618      	mov	r0, r3
 8005880:	3728      	adds	r7, #40	; 0x28
 8005882:	46bd      	mov	sp, r7
 8005884:	bd80      	pop	{r7, pc}
 8005886:	bf00      	nop
 8005888:	20004a58 	.word	0x20004a58
 800588c:	20004a6c 	.word	0x20004a6c
 8005890:	20004a5c 	.word	0x20004a5c
 8005894:	20004a50 	.word	0x20004a50
 8005898:	20004a60 	.word	0x20004a60
 800589c:	20004a64 	.word	0x20004a64

080058a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b086      	sub	sp, #24
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d04d      	beq.n	800594e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80058b2:	2308      	movs	r3, #8
 80058b4:	425b      	negs	r3, r3
 80058b6:	697a      	ldr	r2, [r7, #20]
 80058b8:	4413      	add	r3, r2
 80058ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80058c0:	693b      	ldr	r3, [r7, #16]
 80058c2:	685a      	ldr	r2, [r3, #4]
 80058c4:	4b24      	ldr	r3, [pc, #144]	; (8005958 <vPortFree+0xb8>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4013      	ands	r3, r2
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d10a      	bne.n	80058e4 <vPortFree+0x44>
	__asm volatile
 80058ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058d2:	f383 8811 	msr	BASEPRI, r3
 80058d6:	f3bf 8f6f 	isb	sy
 80058da:	f3bf 8f4f 	dsb	sy
 80058de:	60fb      	str	r3, [r7, #12]
}
 80058e0:	bf00      	nop
 80058e2:	e7fe      	b.n	80058e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d00a      	beq.n	8005902 <vPortFree+0x62>
	__asm volatile
 80058ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058f0:	f383 8811 	msr	BASEPRI, r3
 80058f4:	f3bf 8f6f 	isb	sy
 80058f8:	f3bf 8f4f 	dsb	sy
 80058fc:	60bb      	str	r3, [r7, #8]
}
 80058fe:	bf00      	nop
 8005900:	e7fe      	b.n	8005900 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005902:	693b      	ldr	r3, [r7, #16]
 8005904:	685a      	ldr	r2, [r3, #4]
 8005906:	4b14      	ldr	r3, [pc, #80]	; (8005958 <vPortFree+0xb8>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4013      	ands	r3, r2
 800590c:	2b00      	cmp	r3, #0
 800590e:	d01e      	beq.n	800594e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005910:	693b      	ldr	r3, [r7, #16]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d11a      	bne.n	800594e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005918:	693b      	ldr	r3, [r7, #16]
 800591a:	685a      	ldr	r2, [r3, #4]
 800591c:	4b0e      	ldr	r3, [pc, #56]	; (8005958 <vPortFree+0xb8>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	43db      	mvns	r3, r3
 8005922:	401a      	ands	r2, r3
 8005924:	693b      	ldr	r3, [r7, #16]
 8005926:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005928:	f7fe fc92 	bl	8004250 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800592c:	693b      	ldr	r3, [r7, #16]
 800592e:	685a      	ldr	r2, [r3, #4]
 8005930:	4b0a      	ldr	r3, [pc, #40]	; (800595c <vPortFree+0xbc>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4413      	add	r3, r2
 8005936:	4a09      	ldr	r2, [pc, #36]	; (800595c <vPortFree+0xbc>)
 8005938:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800593a:	6938      	ldr	r0, [r7, #16]
 800593c:	f000 f88c 	bl	8005a58 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005940:	4b07      	ldr	r3, [pc, #28]	; (8005960 <vPortFree+0xc0>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	3301      	adds	r3, #1
 8005946:	4a06      	ldr	r2, [pc, #24]	; (8005960 <vPortFree+0xc0>)
 8005948:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800594a:	f7fe fc8f 	bl	800426c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800594e:	bf00      	nop
 8005950:	3718      	adds	r7, #24
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}
 8005956:	bf00      	nop
 8005958:	20004a6c 	.word	0x20004a6c
 800595c:	20004a5c 	.word	0x20004a5c
 8005960:	20004a68 	.word	0x20004a68

08005964 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 8005964:	b480      	push	{r7}
 8005966:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 8005968:	4b03      	ldr	r3, [pc, #12]	; (8005978 <xPortGetFreeHeapSize+0x14>)
 800596a:	681b      	ldr	r3, [r3, #0]
}
 800596c:	4618      	mov	r0, r3
 800596e:	46bd      	mov	sp, r7
 8005970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005974:	4770      	bx	lr
 8005976:	bf00      	nop
 8005978:	20004a5c 	.word	0x20004a5c

0800597c <xPortGetMinimumEverFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetMinimumEverFreeHeapSize( void )
{
 800597c:	b480      	push	{r7}
 800597e:	af00      	add	r7, sp, #0
	return xMinimumEverFreeBytesRemaining;
 8005980:	4b03      	ldr	r3, [pc, #12]	; (8005990 <xPortGetMinimumEverFreeHeapSize+0x14>)
 8005982:	681b      	ldr	r3, [r3, #0]
}
 8005984:	4618      	mov	r0, r3
 8005986:	46bd      	mov	sp, r7
 8005988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598c:	4770      	bx	lr
 800598e:	bf00      	nop
 8005990:	20004a60 	.word	0x20004a60

08005994 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005994:	b480      	push	{r7}
 8005996:	b085      	sub	sp, #20
 8005998:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800599a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800599e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80059a0:	4b27      	ldr	r3, [pc, #156]	; (8005a40 <prvHeapInit+0xac>)
 80059a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f003 0307 	and.w	r3, r3, #7
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d00c      	beq.n	80059c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	3307      	adds	r3, #7
 80059b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	f023 0307 	bic.w	r3, r3, #7
 80059ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80059bc:	68ba      	ldr	r2, [r7, #8]
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	1ad3      	subs	r3, r2, r3
 80059c2:	4a1f      	ldr	r2, [pc, #124]	; (8005a40 <prvHeapInit+0xac>)
 80059c4:	4413      	add	r3, r2
 80059c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80059cc:	4a1d      	ldr	r2, [pc, #116]	; (8005a44 <prvHeapInit+0xb0>)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80059d2:	4b1c      	ldr	r3, [pc, #112]	; (8005a44 <prvHeapInit+0xb0>)
 80059d4:	2200      	movs	r2, #0
 80059d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	68ba      	ldr	r2, [r7, #8]
 80059dc:	4413      	add	r3, r2
 80059de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80059e0:	2208      	movs	r2, #8
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	1a9b      	subs	r3, r3, r2
 80059e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	f023 0307 	bic.w	r3, r3, #7
 80059ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	4a15      	ldr	r2, [pc, #84]	; (8005a48 <prvHeapInit+0xb4>)
 80059f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80059f6:	4b14      	ldr	r3, [pc, #80]	; (8005a48 <prvHeapInit+0xb4>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	2200      	movs	r2, #0
 80059fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80059fe:	4b12      	ldr	r3, [pc, #72]	; (8005a48 <prvHeapInit+0xb4>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	2200      	movs	r2, #0
 8005a04:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	68fa      	ldr	r2, [r7, #12]
 8005a0e:	1ad2      	subs	r2, r2, r3
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005a14:	4b0c      	ldr	r3, [pc, #48]	; (8005a48 <prvHeapInit+0xb4>)
 8005a16:	681a      	ldr	r2, [r3, #0]
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	4a0a      	ldr	r2, [pc, #40]	; (8005a4c <prvHeapInit+0xb8>)
 8005a22:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	4a09      	ldr	r2, [pc, #36]	; (8005a50 <prvHeapInit+0xbc>)
 8005a2a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005a2c:	4b09      	ldr	r3, [pc, #36]	; (8005a54 <prvHeapInit+0xc0>)
 8005a2e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005a32:	601a      	str	r2, [r3, #0]
}
 8005a34:	bf00      	nop
 8005a36:	3714      	adds	r7, #20
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3e:	4770      	bx	lr
 8005a40:	20000e50 	.word	0x20000e50
 8005a44:	20004a50 	.word	0x20004a50
 8005a48:	20004a58 	.word	0x20004a58
 8005a4c:	20004a60 	.word	0x20004a60
 8005a50:	20004a5c 	.word	0x20004a5c
 8005a54:	20004a6c 	.word	0x20004a6c

08005a58 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b085      	sub	sp, #20
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005a60:	4b28      	ldr	r3, [pc, #160]	; (8005b04 <prvInsertBlockIntoFreeList+0xac>)
 8005a62:	60fb      	str	r3, [r7, #12]
 8005a64:	e002      	b.n	8005a6c <prvInsertBlockIntoFreeList+0x14>
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	60fb      	str	r3, [r7, #12]
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	687a      	ldr	r2, [r7, #4]
 8005a72:	429a      	cmp	r2, r3
 8005a74:	d8f7      	bhi.n	8005a66 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	68ba      	ldr	r2, [r7, #8]
 8005a80:	4413      	add	r3, r2
 8005a82:	687a      	ldr	r2, [r7, #4]
 8005a84:	429a      	cmp	r2, r3
 8005a86:	d108      	bne.n	8005a9a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	685a      	ldr	r2, [r3, #4]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	441a      	add	r2, r3
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	68ba      	ldr	r2, [r7, #8]
 8005aa4:	441a      	add	r2, r3
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	429a      	cmp	r2, r3
 8005aac:	d118      	bne.n	8005ae0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	4b15      	ldr	r3, [pc, #84]	; (8005b08 <prvInsertBlockIntoFreeList+0xb0>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	429a      	cmp	r2, r3
 8005ab8:	d00d      	beq.n	8005ad6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	685a      	ldr	r2, [r3, #4]
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	441a      	add	r2, r3
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	681a      	ldr	r2, [r3, #0]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	601a      	str	r2, [r3, #0]
 8005ad4:	e008      	b.n	8005ae8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005ad6:	4b0c      	ldr	r3, [pc, #48]	; (8005b08 <prvInsertBlockIntoFreeList+0xb0>)
 8005ad8:	681a      	ldr	r2, [r3, #0]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	601a      	str	r2, [r3, #0]
 8005ade:	e003      	b.n	8005ae8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681a      	ldr	r2, [r3, #0]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005ae8:	68fa      	ldr	r2, [r7, #12]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	429a      	cmp	r2, r3
 8005aee:	d002      	beq.n	8005af6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	687a      	ldr	r2, [r7, #4]
 8005af4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005af6:	bf00      	nop
 8005af8:	3714      	adds	r7, #20
 8005afa:	46bd      	mov	sp, r7
 8005afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b00:	4770      	bx	lr
 8005b02:	bf00      	nop
 8005b04:	20004a50 	.word	0x20004a50
 8005b08:	20004a58 	.word	0x20004a58

08005b0c <__errno>:
 8005b0c:	4b01      	ldr	r3, [pc, #4]	; (8005b14 <__errno+0x8>)
 8005b0e:	6818      	ldr	r0, [r3, #0]
 8005b10:	4770      	bx	lr
 8005b12:	bf00      	nop
 8005b14:	20000010 	.word	0x20000010

08005b18 <__libc_init_array>:
 8005b18:	b570      	push	{r4, r5, r6, lr}
 8005b1a:	4d0d      	ldr	r5, [pc, #52]	; (8005b50 <__libc_init_array+0x38>)
 8005b1c:	4c0d      	ldr	r4, [pc, #52]	; (8005b54 <__libc_init_array+0x3c>)
 8005b1e:	1b64      	subs	r4, r4, r5
 8005b20:	10a4      	asrs	r4, r4, #2
 8005b22:	2600      	movs	r6, #0
 8005b24:	42a6      	cmp	r6, r4
 8005b26:	d109      	bne.n	8005b3c <__libc_init_array+0x24>
 8005b28:	4d0b      	ldr	r5, [pc, #44]	; (8005b58 <__libc_init_array+0x40>)
 8005b2a:	4c0c      	ldr	r4, [pc, #48]	; (8005b5c <__libc_init_array+0x44>)
 8005b2c:	f000 fc8e 	bl	800644c <_init>
 8005b30:	1b64      	subs	r4, r4, r5
 8005b32:	10a4      	asrs	r4, r4, #2
 8005b34:	2600      	movs	r6, #0
 8005b36:	42a6      	cmp	r6, r4
 8005b38:	d105      	bne.n	8005b46 <__libc_init_array+0x2e>
 8005b3a:	bd70      	pop	{r4, r5, r6, pc}
 8005b3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b40:	4798      	blx	r3
 8005b42:	3601      	adds	r6, #1
 8005b44:	e7ee      	b.n	8005b24 <__libc_init_array+0xc>
 8005b46:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b4a:	4798      	blx	r3
 8005b4c:	3601      	adds	r6, #1
 8005b4e:	e7f2      	b.n	8005b36 <__libc_init_array+0x1e>
 8005b50:	0800655c 	.word	0x0800655c
 8005b54:	0800655c 	.word	0x0800655c
 8005b58:	0800655c 	.word	0x0800655c
 8005b5c:	08006560 	.word	0x08006560

08005b60 <memcpy>:
 8005b60:	440a      	add	r2, r1
 8005b62:	4291      	cmp	r1, r2
 8005b64:	f100 33ff 	add.w	r3, r0, #4294967295
 8005b68:	d100      	bne.n	8005b6c <memcpy+0xc>
 8005b6a:	4770      	bx	lr
 8005b6c:	b510      	push	{r4, lr}
 8005b6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005b72:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005b76:	4291      	cmp	r1, r2
 8005b78:	d1f9      	bne.n	8005b6e <memcpy+0xe>
 8005b7a:	bd10      	pop	{r4, pc}

08005b7c <memset>:
 8005b7c:	4402      	add	r2, r0
 8005b7e:	4603      	mov	r3, r0
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d100      	bne.n	8005b86 <memset+0xa>
 8005b84:	4770      	bx	lr
 8005b86:	f803 1b01 	strb.w	r1, [r3], #1
 8005b8a:	e7f9      	b.n	8005b80 <memset+0x4>

08005b8c <siprintf>:
 8005b8c:	b40e      	push	{r1, r2, r3}
 8005b8e:	b500      	push	{lr}
 8005b90:	b09c      	sub	sp, #112	; 0x70
 8005b92:	ab1d      	add	r3, sp, #116	; 0x74
 8005b94:	9002      	str	r0, [sp, #8]
 8005b96:	9006      	str	r0, [sp, #24]
 8005b98:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005b9c:	4809      	ldr	r0, [pc, #36]	; (8005bc4 <siprintf+0x38>)
 8005b9e:	9107      	str	r1, [sp, #28]
 8005ba0:	9104      	str	r1, [sp, #16]
 8005ba2:	4909      	ldr	r1, [pc, #36]	; (8005bc8 <siprintf+0x3c>)
 8005ba4:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ba8:	9105      	str	r1, [sp, #20]
 8005baa:	6800      	ldr	r0, [r0, #0]
 8005bac:	9301      	str	r3, [sp, #4]
 8005bae:	a902      	add	r1, sp, #8
 8005bb0:	f000 f868 	bl	8005c84 <_svfiprintf_r>
 8005bb4:	9b02      	ldr	r3, [sp, #8]
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	701a      	strb	r2, [r3, #0]
 8005bba:	b01c      	add	sp, #112	; 0x70
 8005bbc:	f85d eb04 	ldr.w	lr, [sp], #4
 8005bc0:	b003      	add	sp, #12
 8005bc2:	4770      	bx	lr
 8005bc4:	20000010 	.word	0x20000010
 8005bc8:	ffff0208 	.word	0xffff0208

08005bcc <__ssputs_r>:
 8005bcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bd0:	688e      	ldr	r6, [r1, #8]
 8005bd2:	429e      	cmp	r6, r3
 8005bd4:	4682      	mov	sl, r0
 8005bd6:	460c      	mov	r4, r1
 8005bd8:	4690      	mov	r8, r2
 8005bda:	461f      	mov	r7, r3
 8005bdc:	d838      	bhi.n	8005c50 <__ssputs_r+0x84>
 8005bde:	898a      	ldrh	r2, [r1, #12]
 8005be0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005be4:	d032      	beq.n	8005c4c <__ssputs_r+0x80>
 8005be6:	6825      	ldr	r5, [r4, #0]
 8005be8:	6909      	ldr	r1, [r1, #16]
 8005bea:	eba5 0901 	sub.w	r9, r5, r1
 8005bee:	6965      	ldr	r5, [r4, #20]
 8005bf0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005bf4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005bf8:	3301      	adds	r3, #1
 8005bfa:	444b      	add	r3, r9
 8005bfc:	106d      	asrs	r5, r5, #1
 8005bfe:	429d      	cmp	r5, r3
 8005c00:	bf38      	it	cc
 8005c02:	461d      	movcc	r5, r3
 8005c04:	0553      	lsls	r3, r2, #21
 8005c06:	d531      	bpl.n	8005c6c <__ssputs_r+0xa0>
 8005c08:	4629      	mov	r1, r5
 8005c0a:	f000 fb55 	bl	80062b8 <_malloc_r>
 8005c0e:	4606      	mov	r6, r0
 8005c10:	b950      	cbnz	r0, 8005c28 <__ssputs_r+0x5c>
 8005c12:	230c      	movs	r3, #12
 8005c14:	f8ca 3000 	str.w	r3, [sl]
 8005c18:	89a3      	ldrh	r3, [r4, #12]
 8005c1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c1e:	81a3      	strh	r3, [r4, #12]
 8005c20:	f04f 30ff 	mov.w	r0, #4294967295
 8005c24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c28:	6921      	ldr	r1, [r4, #16]
 8005c2a:	464a      	mov	r2, r9
 8005c2c:	f7ff ff98 	bl	8005b60 <memcpy>
 8005c30:	89a3      	ldrh	r3, [r4, #12]
 8005c32:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005c36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c3a:	81a3      	strh	r3, [r4, #12]
 8005c3c:	6126      	str	r6, [r4, #16]
 8005c3e:	6165      	str	r5, [r4, #20]
 8005c40:	444e      	add	r6, r9
 8005c42:	eba5 0509 	sub.w	r5, r5, r9
 8005c46:	6026      	str	r6, [r4, #0]
 8005c48:	60a5      	str	r5, [r4, #8]
 8005c4a:	463e      	mov	r6, r7
 8005c4c:	42be      	cmp	r6, r7
 8005c4e:	d900      	bls.n	8005c52 <__ssputs_r+0x86>
 8005c50:	463e      	mov	r6, r7
 8005c52:	6820      	ldr	r0, [r4, #0]
 8005c54:	4632      	mov	r2, r6
 8005c56:	4641      	mov	r1, r8
 8005c58:	f000 faa8 	bl	80061ac <memmove>
 8005c5c:	68a3      	ldr	r3, [r4, #8]
 8005c5e:	1b9b      	subs	r3, r3, r6
 8005c60:	60a3      	str	r3, [r4, #8]
 8005c62:	6823      	ldr	r3, [r4, #0]
 8005c64:	4433      	add	r3, r6
 8005c66:	6023      	str	r3, [r4, #0]
 8005c68:	2000      	movs	r0, #0
 8005c6a:	e7db      	b.n	8005c24 <__ssputs_r+0x58>
 8005c6c:	462a      	mov	r2, r5
 8005c6e:	f000 fb97 	bl	80063a0 <_realloc_r>
 8005c72:	4606      	mov	r6, r0
 8005c74:	2800      	cmp	r0, #0
 8005c76:	d1e1      	bne.n	8005c3c <__ssputs_r+0x70>
 8005c78:	6921      	ldr	r1, [r4, #16]
 8005c7a:	4650      	mov	r0, sl
 8005c7c:	f000 fab0 	bl	80061e0 <_free_r>
 8005c80:	e7c7      	b.n	8005c12 <__ssputs_r+0x46>
	...

08005c84 <_svfiprintf_r>:
 8005c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c88:	4698      	mov	r8, r3
 8005c8a:	898b      	ldrh	r3, [r1, #12]
 8005c8c:	061b      	lsls	r3, r3, #24
 8005c8e:	b09d      	sub	sp, #116	; 0x74
 8005c90:	4607      	mov	r7, r0
 8005c92:	460d      	mov	r5, r1
 8005c94:	4614      	mov	r4, r2
 8005c96:	d50e      	bpl.n	8005cb6 <_svfiprintf_r+0x32>
 8005c98:	690b      	ldr	r3, [r1, #16]
 8005c9a:	b963      	cbnz	r3, 8005cb6 <_svfiprintf_r+0x32>
 8005c9c:	2140      	movs	r1, #64	; 0x40
 8005c9e:	f000 fb0b 	bl	80062b8 <_malloc_r>
 8005ca2:	6028      	str	r0, [r5, #0]
 8005ca4:	6128      	str	r0, [r5, #16]
 8005ca6:	b920      	cbnz	r0, 8005cb2 <_svfiprintf_r+0x2e>
 8005ca8:	230c      	movs	r3, #12
 8005caa:	603b      	str	r3, [r7, #0]
 8005cac:	f04f 30ff 	mov.w	r0, #4294967295
 8005cb0:	e0d1      	b.n	8005e56 <_svfiprintf_r+0x1d2>
 8005cb2:	2340      	movs	r3, #64	; 0x40
 8005cb4:	616b      	str	r3, [r5, #20]
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	9309      	str	r3, [sp, #36]	; 0x24
 8005cba:	2320      	movs	r3, #32
 8005cbc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005cc0:	f8cd 800c 	str.w	r8, [sp, #12]
 8005cc4:	2330      	movs	r3, #48	; 0x30
 8005cc6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005e70 <_svfiprintf_r+0x1ec>
 8005cca:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005cce:	f04f 0901 	mov.w	r9, #1
 8005cd2:	4623      	mov	r3, r4
 8005cd4:	469a      	mov	sl, r3
 8005cd6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005cda:	b10a      	cbz	r2, 8005ce0 <_svfiprintf_r+0x5c>
 8005cdc:	2a25      	cmp	r2, #37	; 0x25
 8005cde:	d1f9      	bne.n	8005cd4 <_svfiprintf_r+0x50>
 8005ce0:	ebba 0b04 	subs.w	fp, sl, r4
 8005ce4:	d00b      	beq.n	8005cfe <_svfiprintf_r+0x7a>
 8005ce6:	465b      	mov	r3, fp
 8005ce8:	4622      	mov	r2, r4
 8005cea:	4629      	mov	r1, r5
 8005cec:	4638      	mov	r0, r7
 8005cee:	f7ff ff6d 	bl	8005bcc <__ssputs_r>
 8005cf2:	3001      	adds	r0, #1
 8005cf4:	f000 80aa 	beq.w	8005e4c <_svfiprintf_r+0x1c8>
 8005cf8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005cfa:	445a      	add	r2, fp
 8005cfc:	9209      	str	r2, [sp, #36]	; 0x24
 8005cfe:	f89a 3000 	ldrb.w	r3, [sl]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	f000 80a2 	beq.w	8005e4c <_svfiprintf_r+0x1c8>
 8005d08:	2300      	movs	r3, #0
 8005d0a:	f04f 32ff 	mov.w	r2, #4294967295
 8005d0e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005d12:	f10a 0a01 	add.w	sl, sl, #1
 8005d16:	9304      	str	r3, [sp, #16]
 8005d18:	9307      	str	r3, [sp, #28]
 8005d1a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005d1e:	931a      	str	r3, [sp, #104]	; 0x68
 8005d20:	4654      	mov	r4, sl
 8005d22:	2205      	movs	r2, #5
 8005d24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d28:	4851      	ldr	r0, [pc, #324]	; (8005e70 <_svfiprintf_r+0x1ec>)
 8005d2a:	f7fa fa59 	bl	80001e0 <memchr>
 8005d2e:	9a04      	ldr	r2, [sp, #16]
 8005d30:	b9d8      	cbnz	r0, 8005d6a <_svfiprintf_r+0xe6>
 8005d32:	06d0      	lsls	r0, r2, #27
 8005d34:	bf44      	itt	mi
 8005d36:	2320      	movmi	r3, #32
 8005d38:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005d3c:	0711      	lsls	r1, r2, #28
 8005d3e:	bf44      	itt	mi
 8005d40:	232b      	movmi	r3, #43	; 0x2b
 8005d42:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005d46:	f89a 3000 	ldrb.w	r3, [sl]
 8005d4a:	2b2a      	cmp	r3, #42	; 0x2a
 8005d4c:	d015      	beq.n	8005d7a <_svfiprintf_r+0xf6>
 8005d4e:	9a07      	ldr	r2, [sp, #28]
 8005d50:	4654      	mov	r4, sl
 8005d52:	2000      	movs	r0, #0
 8005d54:	f04f 0c0a 	mov.w	ip, #10
 8005d58:	4621      	mov	r1, r4
 8005d5a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005d5e:	3b30      	subs	r3, #48	; 0x30
 8005d60:	2b09      	cmp	r3, #9
 8005d62:	d94e      	bls.n	8005e02 <_svfiprintf_r+0x17e>
 8005d64:	b1b0      	cbz	r0, 8005d94 <_svfiprintf_r+0x110>
 8005d66:	9207      	str	r2, [sp, #28]
 8005d68:	e014      	b.n	8005d94 <_svfiprintf_r+0x110>
 8005d6a:	eba0 0308 	sub.w	r3, r0, r8
 8005d6e:	fa09 f303 	lsl.w	r3, r9, r3
 8005d72:	4313      	orrs	r3, r2
 8005d74:	9304      	str	r3, [sp, #16]
 8005d76:	46a2      	mov	sl, r4
 8005d78:	e7d2      	b.n	8005d20 <_svfiprintf_r+0x9c>
 8005d7a:	9b03      	ldr	r3, [sp, #12]
 8005d7c:	1d19      	adds	r1, r3, #4
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	9103      	str	r1, [sp, #12]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	bfbb      	ittet	lt
 8005d86:	425b      	neglt	r3, r3
 8005d88:	f042 0202 	orrlt.w	r2, r2, #2
 8005d8c:	9307      	strge	r3, [sp, #28]
 8005d8e:	9307      	strlt	r3, [sp, #28]
 8005d90:	bfb8      	it	lt
 8005d92:	9204      	strlt	r2, [sp, #16]
 8005d94:	7823      	ldrb	r3, [r4, #0]
 8005d96:	2b2e      	cmp	r3, #46	; 0x2e
 8005d98:	d10c      	bne.n	8005db4 <_svfiprintf_r+0x130>
 8005d9a:	7863      	ldrb	r3, [r4, #1]
 8005d9c:	2b2a      	cmp	r3, #42	; 0x2a
 8005d9e:	d135      	bne.n	8005e0c <_svfiprintf_r+0x188>
 8005da0:	9b03      	ldr	r3, [sp, #12]
 8005da2:	1d1a      	adds	r2, r3, #4
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	9203      	str	r2, [sp, #12]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	bfb8      	it	lt
 8005dac:	f04f 33ff 	movlt.w	r3, #4294967295
 8005db0:	3402      	adds	r4, #2
 8005db2:	9305      	str	r3, [sp, #20]
 8005db4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005e80 <_svfiprintf_r+0x1fc>
 8005db8:	7821      	ldrb	r1, [r4, #0]
 8005dba:	2203      	movs	r2, #3
 8005dbc:	4650      	mov	r0, sl
 8005dbe:	f7fa fa0f 	bl	80001e0 <memchr>
 8005dc2:	b140      	cbz	r0, 8005dd6 <_svfiprintf_r+0x152>
 8005dc4:	2340      	movs	r3, #64	; 0x40
 8005dc6:	eba0 000a 	sub.w	r0, r0, sl
 8005dca:	fa03 f000 	lsl.w	r0, r3, r0
 8005dce:	9b04      	ldr	r3, [sp, #16]
 8005dd0:	4303      	orrs	r3, r0
 8005dd2:	3401      	adds	r4, #1
 8005dd4:	9304      	str	r3, [sp, #16]
 8005dd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005dda:	4826      	ldr	r0, [pc, #152]	; (8005e74 <_svfiprintf_r+0x1f0>)
 8005ddc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005de0:	2206      	movs	r2, #6
 8005de2:	f7fa f9fd 	bl	80001e0 <memchr>
 8005de6:	2800      	cmp	r0, #0
 8005de8:	d038      	beq.n	8005e5c <_svfiprintf_r+0x1d8>
 8005dea:	4b23      	ldr	r3, [pc, #140]	; (8005e78 <_svfiprintf_r+0x1f4>)
 8005dec:	bb1b      	cbnz	r3, 8005e36 <_svfiprintf_r+0x1b2>
 8005dee:	9b03      	ldr	r3, [sp, #12]
 8005df0:	3307      	adds	r3, #7
 8005df2:	f023 0307 	bic.w	r3, r3, #7
 8005df6:	3308      	adds	r3, #8
 8005df8:	9303      	str	r3, [sp, #12]
 8005dfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dfc:	4433      	add	r3, r6
 8005dfe:	9309      	str	r3, [sp, #36]	; 0x24
 8005e00:	e767      	b.n	8005cd2 <_svfiprintf_r+0x4e>
 8005e02:	fb0c 3202 	mla	r2, ip, r2, r3
 8005e06:	460c      	mov	r4, r1
 8005e08:	2001      	movs	r0, #1
 8005e0a:	e7a5      	b.n	8005d58 <_svfiprintf_r+0xd4>
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	3401      	adds	r4, #1
 8005e10:	9305      	str	r3, [sp, #20]
 8005e12:	4619      	mov	r1, r3
 8005e14:	f04f 0c0a 	mov.w	ip, #10
 8005e18:	4620      	mov	r0, r4
 8005e1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005e1e:	3a30      	subs	r2, #48	; 0x30
 8005e20:	2a09      	cmp	r2, #9
 8005e22:	d903      	bls.n	8005e2c <_svfiprintf_r+0x1a8>
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d0c5      	beq.n	8005db4 <_svfiprintf_r+0x130>
 8005e28:	9105      	str	r1, [sp, #20]
 8005e2a:	e7c3      	b.n	8005db4 <_svfiprintf_r+0x130>
 8005e2c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005e30:	4604      	mov	r4, r0
 8005e32:	2301      	movs	r3, #1
 8005e34:	e7f0      	b.n	8005e18 <_svfiprintf_r+0x194>
 8005e36:	ab03      	add	r3, sp, #12
 8005e38:	9300      	str	r3, [sp, #0]
 8005e3a:	462a      	mov	r2, r5
 8005e3c:	4b0f      	ldr	r3, [pc, #60]	; (8005e7c <_svfiprintf_r+0x1f8>)
 8005e3e:	a904      	add	r1, sp, #16
 8005e40:	4638      	mov	r0, r7
 8005e42:	f3af 8000 	nop.w
 8005e46:	1c42      	adds	r2, r0, #1
 8005e48:	4606      	mov	r6, r0
 8005e4a:	d1d6      	bne.n	8005dfa <_svfiprintf_r+0x176>
 8005e4c:	89ab      	ldrh	r3, [r5, #12]
 8005e4e:	065b      	lsls	r3, r3, #25
 8005e50:	f53f af2c 	bmi.w	8005cac <_svfiprintf_r+0x28>
 8005e54:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005e56:	b01d      	add	sp, #116	; 0x74
 8005e58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e5c:	ab03      	add	r3, sp, #12
 8005e5e:	9300      	str	r3, [sp, #0]
 8005e60:	462a      	mov	r2, r5
 8005e62:	4b06      	ldr	r3, [pc, #24]	; (8005e7c <_svfiprintf_r+0x1f8>)
 8005e64:	a904      	add	r1, sp, #16
 8005e66:	4638      	mov	r0, r7
 8005e68:	f000 f87a 	bl	8005f60 <_printf_i>
 8005e6c:	e7eb      	b.n	8005e46 <_svfiprintf_r+0x1c2>
 8005e6e:	bf00      	nop
 8005e70:	08006520 	.word	0x08006520
 8005e74:	0800652a 	.word	0x0800652a
 8005e78:	00000000 	.word	0x00000000
 8005e7c:	08005bcd 	.word	0x08005bcd
 8005e80:	08006526 	.word	0x08006526

08005e84 <_printf_common>:
 8005e84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e88:	4616      	mov	r6, r2
 8005e8a:	4699      	mov	r9, r3
 8005e8c:	688a      	ldr	r2, [r1, #8]
 8005e8e:	690b      	ldr	r3, [r1, #16]
 8005e90:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005e94:	4293      	cmp	r3, r2
 8005e96:	bfb8      	it	lt
 8005e98:	4613      	movlt	r3, r2
 8005e9a:	6033      	str	r3, [r6, #0]
 8005e9c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005ea0:	4607      	mov	r7, r0
 8005ea2:	460c      	mov	r4, r1
 8005ea4:	b10a      	cbz	r2, 8005eaa <_printf_common+0x26>
 8005ea6:	3301      	adds	r3, #1
 8005ea8:	6033      	str	r3, [r6, #0]
 8005eaa:	6823      	ldr	r3, [r4, #0]
 8005eac:	0699      	lsls	r1, r3, #26
 8005eae:	bf42      	ittt	mi
 8005eb0:	6833      	ldrmi	r3, [r6, #0]
 8005eb2:	3302      	addmi	r3, #2
 8005eb4:	6033      	strmi	r3, [r6, #0]
 8005eb6:	6825      	ldr	r5, [r4, #0]
 8005eb8:	f015 0506 	ands.w	r5, r5, #6
 8005ebc:	d106      	bne.n	8005ecc <_printf_common+0x48>
 8005ebe:	f104 0a19 	add.w	sl, r4, #25
 8005ec2:	68e3      	ldr	r3, [r4, #12]
 8005ec4:	6832      	ldr	r2, [r6, #0]
 8005ec6:	1a9b      	subs	r3, r3, r2
 8005ec8:	42ab      	cmp	r3, r5
 8005eca:	dc26      	bgt.n	8005f1a <_printf_common+0x96>
 8005ecc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005ed0:	1e13      	subs	r3, r2, #0
 8005ed2:	6822      	ldr	r2, [r4, #0]
 8005ed4:	bf18      	it	ne
 8005ed6:	2301      	movne	r3, #1
 8005ed8:	0692      	lsls	r2, r2, #26
 8005eda:	d42b      	bmi.n	8005f34 <_printf_common+0xb0>
 8005edc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005ee0:	4649      	mov	r1, r9
 8005ee2:	4638      	mov	r0, r7
 8005ee4:	47c0      	blx	r8
 8005ee6:	3001      	adds	r0, #1
 8005ee8:	d01e      	beq.n	8005f28 <_printf_common+0xa4>
 8005eea:	6823      	ldr	r3, [r4, #0]
 8005eec:	68e5      	ldr	r5, [r4, #12]
 8005eee:	6832      	ldr	r2, [r6, #0]
 8005ef0:	f003 0306 	and.w	r3, r3, #6
 8005ef4:	2b04      	cmp	r3, #4
 8005ef6:	bf08      	it	eq
 8005ef8:	1aad      	subeq	r5, r5, r2
 8005efa:	68a3      	ldr	r3, [r4, #8]
 8005efc:	6922      	ldr	r2, [r4, #16]
 8005efe:	bf0c      	ite	eq
 8005f00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f04:	2500      	movne	r5, #0
 8005f06:	4293      	cmp	r3, r2
 8005f08:	bfc4      	itt	gt
 8005f0a:	1a9b      	subgt	r3, r3, r2
 8005f0c:	18ed      	addgt	r5, r5, r3
 8005f0e:	2600      	movs	r6, #0
 8005f10:	341a      	adds	r4, #26
 8005f12:	42b5      	cmp	r5, r6
 8005f14:	d11a      	bne.n	8005f4c <_printf_common+0xc8>
 8005f16:	2000      	movs	r0, #0
 8005f18:	e008      	b.n	8005f2c <_printf_common+0xa8>
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	4652      	mov	r2, sl
 8005f1e:	4649      	mov	r1, r9
 8005f20:	4638      	mov	r0, r7
 8005f22:	47c0      	blx	r8
 8005f24:	3001      	adds	r0, #1
 8005f26:	d103      	bne.n	8005f30 <_printf_common+0xac>
 8005f28:	f04f 30ff 	mov.w	r0, #4294967295
 8005f2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f30:	3501      	adds	r5, #1
 8005f32:	e7c6      	b.n	8005ec2 <_printf_common+0x3e>
 8005f34:	18e1      	adds	r1, r4, r3
 8005f36:	1c5a      	adds	r2, r3, #1
 8005f38:	2030      	movs	r0, #48	; 0x30
 8005f3a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005f3e:	4422      	add	r2, r4
 8005f40:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005f44:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005f48:	3302      	adds	r3, #2
 8005f4a:	e7c7      	b.n	8005edc <_printf_common+0x58>
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	4622      	mov	r2, r4
 8005f50:	4649      	mov	r1, r9
 8005f52:	4638      	mov	r0, r7
 8005f54:	47c0      	blx	r8
 8005f56:	3001      	adds	r0, #1
 8005f58:	d0e6      	beq.n	8005f28 <_printf_common+0xa4>
 8005f5a:	3601      	adds	r6, #1
 8005f5c:	e7d9      	b.n	8005f12 <_printf_common+0x8e>
	...

08005f60 <_printf_i>:
 8005f60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f64:	7e0f      	ldrb	r7, [r1, #24]
 8005f66:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005f68:	2f78      	cmp	r7, #120	; 0x78
 8005f6a:	4691      	mov	r9, r2
 8005f6c:	4680      	mov	r8, r0
 8005f6e:	460c      	mov	r4, r1
 8005f70:	469a      	mov	sl, r3
 8005f72:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005f76:	d807      	bhi.n	8005f88 <_printf_i+0x28>
 8005f78:	2f62      	cmp	r7, #98	; 0x62
 8005f7a:	d80a      	bhi.n	8005f92 <_printf_i+0x32>
 8005f7c:	2f00      	cmp	r7, #0
 8005f7e:	f000 80d8 	beq.w	8006132 <_printf_i+0x1d2>
 8005f82:	2f58      	cmp	r7, #88	; 0x58
 8005f84:	f000 80a3 	beq.w	80060ce <_printf_i+0x16e>
 8005f88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005f8c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005f90:	e03a      	b.n	8006008 <_printf_i+0xa8>
 8005f92:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005f96:	2b15      	cmp	r3, #21
 8005f98:	d8f6      	bhi.n	8005f88 <_printf_i+0x28>
 8005f9a:	a101      	add	r1, pc, #4	; (adr r1, 8005fa0 <_printf_i+0x40>)
 8005f9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005fa0:	08005ff9 	.word	0x08005ff9
 8005fa4:	0800600d 	.word	0x0800600d
 8005fa8:	08005f89 	.word	0x08005f89
 8005fac:	08005f89 	.word	0x08005f89
 8005fb0:	08005f89 	.word	0x08005f89
 8005fb4:	08005f89 	.word	0x08005f89
 8005fb8:	0800600d 	.word	0x0800600d
 8005fbc:	08005f89 	.word	0x08005f89
 8005fc0:	08005f89 	.word	0x08005f89
 8005fc4:	08005f89 	.word	0x08005f89
 8005fc8:	08005f89 	.word	0x08005f89
 8005fcc:	08006119 	.word	0x08006119
 8005fd0:	0800603d 	.word	0x0800603d
 8005fd4:	080060fb 	.word	0x080060fb
 8005fd8:	08005f89 	.word	0x08005f89
 8005fdc:	08005f89 	.word	0x08005f89
 8005fe0:	0800613b 	.word	0x0800613b
 8005fe4:	08005f89 	.word	0x08005f89
 8005fe8:	0800603d 	.word	0x0800603d
 8005fec:	08005f89 	.word	0x08005f89
 8005ff0:	08005f89 	.word	0x08005f89
 8005ff4:	08006103 	.word	0x08006103
 8005ff8:	682b      	ldr	r3, [r5, #0]
 8005ffa:	1d1a      	adds	r2, r3, #4
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	602a      	str	r2, [r5, #0]
 8006000:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006004:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006008:	2301      	movs	r3, #1
 800600a:	e0a3      	b.n	8006154 <_printf_i+0x1f4>
 800600c:	6820      	ldr	r0, [r4, #0]
 800600e:	6829      	ldr	r1, [r5, #0]
 8006010:	0606      	lsls	r6, r0, #24
 8006012:	f101 0304 	add.w	r3, r1, #4
 8006016:	d50a      	bpl.n	800602e <_printf_i+0xce>
 8006018:	680e      	ldr	r6, [r1, #0]
 800601a:	602b      	str	r3, [r5, #0]
 800601c:	2e00      	cmp	r6, #0
 800601e:	da03      	bge.n	8006028 <_printf_i+0xc8>
 8006020:	232d      	movs	r3, #45	; 0x2d
 8006022:	4276      	negs	r6, r6
 8006024:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006028:	485e      	ldr	r0, [pc, #376]	; (80061a4 <_printf_i+0x244>)
 800602a:	230a      	movs	r3, #10
 800602c:	e019      	b.n	8006062 <_printf_i+0x102>
 800602e:	680e      	ldr	r6, [r1, #0]
 8006030:	602b      	str	r3, [r5, #0]
 8006032:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006036:	bf18      	it	ne
 8006038:	b236      	sxthne	r6, r6
 800603a:	e7ef      	b.n	800601c <_printf_i+0xbc>
 800603c:	682b      	ldr	r3, [r5, #0]
 800603e:	6820      	ldr	r0, [r4, #0]
 8006040:	1d19      	adds	r1, r3, #4
 8006042:	6029      	str	r1, [r5, #0]
 8006044:	0601      	lsls	r1, r0, #24
 8006046:	d501      	bpl.n	800604c <_printf_i+0xec>
 8006048:	681e      	ldr	r6, [r3, #0]
 800604a:	e002      	b.n	8006052 <_printf_i+0xf2>
 800604c:	0646      	lsls	r6, r0, #25
 800604e:	d5fb      	bpl.n	8006048 <_printf_i+0xe8>
 8006050:	881e      	ldrh	r6, [r3, #0]
 8006052:	4854      	ldr	r0, [pc, #336]	; (80061a4 <_printf_i+0x244>)
 8006054:	2f6f      	cmp	r7, #111	; 0x6f
 8006056:	bf0c      	ite	eq
 8006058:	2308      	moveq	r3, #8
 800605a:	230a      	movne	r3, #10
 800605c:	2100      	movs	r1, #0
 800605e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006062:	6865      	ldr	r5, [r4, #4]
 8006064:	60a5      	str	r5, [r4, #8]
 8006066:	2d00      	cmp	r5, #0
 8006068:	bfa2      	ittt	ge
 800606a:	6821      	ldrge	r1, [r4, #0]
 800606c:	f021 0104 	bicge.w	r1, r1, #4
 8006070:	6021      	strge	r1, [r4, #0]
 8006072:	b90e      	cbnz	r6, 8006078 <_printf_i+0x118>
 8006074:	2d00      	cmp	r5, #0
 8006076:	d04d      	beq.n	8006114 <_printf_i+0x1b4>
 8006078:	4615      	mov	r5, r2
 800607a:	fbb6 f1f3 	udiv	r1, r6, r3
 800607e:	fb03 6711 	mls	r7, r3, r1, r6
 8006082:	5dc7      	ldrb	r7, [r0, r7]
 8006084:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006088:	4637      	mov	r7, r6
 800608a:	42bb      	cmp	r3, r7
 800608c:	460e      	mov	r6, r1
 800608e:	d9f4      	bls.n	800607a <_printf_i+0x11a>
 8006090:	2b08      	cmp	r3, #8
 8006092:	d10b      	bne.n	80060ac <_printf_i+0x14c>
 8006094:	6823      	ldr	r3, [r4, #0]
 8006096:	07de      	lsls	r6, r3, #31
 8006098:	d508      	bpl.n	80060ac <_printf_i+0x14c>
 800609a:	6923      	ldr	r3, [r4, #16]
 800609c:	6861      	ldr	r1, [r4, #4]
 800609e:	4299      	cmp	r1, r3
 80060a0:	bfde      	ittt	le
 80060a2:	2330      	movle	r3, #48	; 0x30
 80060a4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80060a8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80060ac:	1b52      	subs	r2, r2, r5
 80060ae:	6122      	str	r2, [r4, #16]
 80060b0:	f8cd a000 	str.w	sl, [sp]
 80060b4:	464b      	mov	r3, r9
 80060b6:	aa03      	add	r2, sp, #12
 80060b8:	4621      	mov	r1, r4
 80060ba:	4640      	mov	r0, r8
 80060bc:	f7ff fee2 	bl	8005e84 <_printf_common>
 80060c0:	3001      	adds	r0, #1
 80060c2:	d14c      	bne.n	800615e <_printf_i+0x1fe>
 80060c4:	f04f 30ff 	mov.w	r0, #4294967295
 80060c8:	b004      	add	sp, #16
 80060ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060ce:	4835      	ldr	r0, [pc, #212]	; (80061a4 <_printf_i+0x244>)
 80060d0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80060d4:	6829      	ldr	r1, [r5, #0]
 80060d6:	6823      	ldr	r3, [r4, #0]
 80060d8:	f851 6b04 	ldr.w	r6, [r1], #4
 80060dc:	6029      	str	r1, [r5, #0]
 80060de:	061d      	lsls	r5, r3, #24
 80060e0:	d514      	bpl.n	800610c <_printf_i+0x1ac>
 80060e2:	07df      	lsls	r7, r3, #31
 80060e4:	bf44      	itt	mi
 80060e6:	f043 0320 	orrmi.w	r3, r3, #32
 80060ea:	6023      	strmi	r3, [r4, #0]
 80060ec:	b91e      	cbnz	r6, 80060f6 <_printf_i+0x196>
 80060ee:	6823      	ldr	r3, [r4, #0]
 80060f0:	f023 0320 	bic.w	r3, r3, #32
 80060f4:	6023      	str	r3, [r4, #0]
 80060f6:	2310      	movs	r3, #16
 80060f8:	e7b0      	b.n	800605c <_printf_i+0xfc>
 80060fa:	6823      	ldr	r3, [r4, #0]
 80060fc:	f043 0320 	orr.w	r3, r3, #32
 8006100:	6023      	str	r3, [r4, #0]
 8006102:	2378      	movs	r3, #120	; 0x78
 8006104:	4828      	ldr	r0, [pc, #160]	; (80061a8 <_printf_i+0x248>)
 8006106:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800610a:	e7e3      	b.n	80060d4 <_printf_i+0x174>
 800610c:	0659      	lsls	r1, r3, #25
 800610e:	bf48      	it	mi
 8006110:	b2b6      	uxthmi	r6, r6
 8006112:	e7e6      	b.n	80060e2 <_printf_i+0x182>
 8006114:	4615      	mov	r5, r2
 8006116:	e7bb      	b.n	8006090 <_printf_i+0x130>
 8006118:	682b      	ldr	r3, [r5, #0]
 800611a:	6826      	ldr	r6, [r4, #0]
 800611c:	6961      	ldr	r1, [r4, #20]
 800611e:	1d18      	adds	r0, r3, #4
 8006120:	6028      	str	r0, [r5, #0]
 8006122:	0635      	lsls	r5, r6, #24
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	d501      	bpl.n	800612c <_printf_i+0x1cc>
 8006128:	6019      	str	r1, [r3, #0]
 800612a:	e002      	b.n	8006132 <_printf_i+0x1d2>
 800612c:	0670      	lsls	r0, r6, #25
 800612e:	d5fb      	bpl.n	8006128 <_printf_i+0x1c8>
 8006130:	8019      	strh	r1, [r3, #0]
 8006132:	2300      	movs	r3, #0
 8006134:	6123      	str	r3, [r4, #16]
 8006136:	4615      	mov	r5, r2
 8006138:	e7ba      	b.n	80060b0 <_printf_i+0x150>
 800613a:	682b      	ldr	r3, [r5, #0]
 800613c:	1d1a      	adds	r2, r3, #4
 800613e:	602a      	str	r2, [r5, #0]
 8006140:	681d      	ldr	r5, [r3, #0]
 8006142:	6862      	ldr	r2, [r4, #4]
 8006144:	2100      	movs	r1, #0
 8006146:	4628      	mov	r0, r5
 8006148:	f7fa f84a 	bl	80001e0 <memchr>
 800614c:	b108      	cbz	r0, 8006152 <_printf_i+0x1f2>
 800614e:	1b40      	subs	r0, r0, r5
 8006150:	6060      	str	r0, [r4, #4]
 8006152:	6863      	ldr	r3, [r4, #4]
 8006154:	6123      	str	r3, [r4, #16]
 8006156:	2300      	movs	r3, #0
 8006158:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800615c:	e7a8      	b.n	80060b0 <_printf_i+0x150>
 800615e:	6923      	ldr	r3, [r4, #16]
 8006160:	462a      	mov	r2, r5
 8006162:	4649      	mov	r1, r9
 8006164:	4640      	mov	r0, r8
 8006166:	47d0      	blx	sl
 8006168:	3001      	adds	r0, #1
 800616a:	d0ab      	beq.n	80060c4 <_printf_i+0x164>
 800616c:	6823      	ldr	r3, [r4, #0]
 800616e:	079b      	lsls	r3, r3, #30
 8006170:	d413      	bmi.n	800619a <_printf_i+0x23a>
 8006172:	68e0      	ldr	r0, [r4, #12]
 8006174:	9b03      	ldr	r3, [sp, #12]
 8006176:	4298      	cmp	r0, r3
 8006178:	bfb8      	it	lt
 800617a:	4618      	movlt	r0, r3
 800617c:	e7a4      	b.n	80060c8 <_printf_i+0x168>
 800617e:	2301      	movs	r3, #1
 8006180:	4632      	mov	r2, r6
 8006182:	4649      	mov	r1, r9
 8006184:	4640      	mov	r0, r8
 8006186:	47d0      	blx	sl
 8006188:	3001      	adds	r0, #1
 800618a:	d09b      	beq.n	80060c4 <_printf_i+0x164>
 800618c:	3501      	adds	r5, #1
 800618e:	68e3      	ldr	r3, [r4, #12]
 8006190:	9903      	ldr	r1, [sp, #12]
 8006192:	1a5b      	subs	r3, r3, r1
 8006194:	42ab      	cmp	r3, r5
 8006196:	dcf2      	bgt.n	800617e <_printf_i+0x21e>
 8006198:	e7eb      	b.n	8006172 <_printf_i+0x212>
 800619a:	2500      	movs	r5, #0
 800619c:	f104 0619 	add.w	r6, r4, #25
 80061a0:	e7f5      	b.n	800618e <_printf_i+0x22e>
 80061a2:	bf00      	nop
 80061a4:	08006531 	.word	0x08006531
 80061a8:	08006542 	.word	0x08006542

080061ac <memmove>:
 80061ac:	4288      	cmp	r0, r1
 80061ae:	b510      	push	{r4, lr}
 80061b0:	eb01 0402 	add.w	r4, r1, r2
 80061b4:	d902      	bls.n	80061bc <memmove+0x10>
 80061b6:	4284      	cmp	r4, r0
 80061b8:	4623      	mov	r3, r4
 80061ba:	d807      	bhi.n	80061cc <memmove+0x20>
 80061bc:	1e43      	subs	r3, r0, #1
 80061be:	42a1      	cmp	r1, r4
 80061c0:	d008      	beq.n	80061d4 <memmove+0x28>
 80061c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80061c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80061ca:	e7f8      	b.n	80061be <memmove+0x12>
 80061cc:	4402      	add	r2, r0
 80061ce:	4601      	mov	r1, r0
 80061d0:	428a      	cmp	r2, r1
 80061d2:	d100      	bne.n	80061d6 <memmove+0x2a>
 80061d4:	bd10      	pop	{r4, pc}
 80061d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80061da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80061de:	e7f7      	b.n	80061d0 <memmove+0x24>

080061e0 <_free_r>:
 80061e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80061e2:	2900      	cmp	r1, #0
 80061e4:	d044      	beq.n	8006270 <_free_r+0x90>
 80061e6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80061ea:	9001      	str	r0, [sp, #4]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	f1a1 0404 	sub.w	r4, r1, #4
 80061f2:	bfb8      	it	lt
 80061f4:	18e4      	addlt	r4, r4, r3
 80061f6:	f000 f913 	bl	8006420 <__malloc_lock>
 80061fa:	4a1e      	ldr	r2, [pc, #120]	; (8006274 <_free_r+0x94>)
 80061fc:	9801      	ldr	r0, [sp, #4]
 80061fe:	6813      	ldr	r3, [r2, #0]
 8006200:	b933      	cbnz	r3, 8006210 <_free_r+0x30>
 8006202:	6063      	str	r3, [r4, #4]
 8006204:	6014      	str	r4, [r2, #0]
 8006206:	b003      	add	sp, #12
 8006208:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800620c:	f000 b90e 	b.w	800642c <__malloc_unlock>
 8006210:	42a3      	cmp	r3, r4
 8006212:	d908      	bls.n	8006226 <_free_r+0x46>
 8006214:	6825      	ldr	r5, [r4, #0]
 8006216:	1961      	adds	r1, r4, r5
 8006218:	428b      	cmp	r3, r1
 800621a:	bf01      	itttt	eq
 800621c:	6819      	ldreq	r1, [r3, #0]
 800621e:	685b      	ldreq	r3, [r3, #4]
 8006220:	1949      	addeq	r1, r1, r5
 8006222:	6021      	streq	r1, [r4, #0]
 8006224:	e7ed      	b.n	8006202 <_free_r+0x22>
 8006226:	461a      	mov	r2, r3
 8006228:	685b      	ldr	r3, [r3, #4]
 800622a:	b10b      	cbz	r3, 8006230 <_free_r+0x50>
 800622c:	42a3      	cmp	r3, r4
 800622e:	d9fa      	bls.n	8006226 <_free_r+0x46>
 8006230:	6811      	ldr	r1, [r2, #0]
 8006232:	1855      	adds	r5, r2, r1
 8006234:	42a5      	cmp	r5, r4
 8006236:	d10b      	bne.n	8006250 <_free_r+0x70>
 8006238:	6824      	ldr	r4, [r4, #0]
 800623a:	4421      	add	r1, r4
 800623c:	1854      	adds	r4, r2, r1
 800623e:	42a3      	cmp	r3, r4
 8006240:	6011      	str	r1, [r2, #0]
 8006242:	d1e0      	bne.n	8006206 <_free_r+0x26>
 8006244:	681c      	ldr	r4, [r3, #0]
 8006246:	685b      	ldr	r3, [r3, #4]
 8006248:	6053      	str	r3, [r2, #4]
 800624a:	4421      	add	r1, r4
 800624c:	6011      	str	r1, [r2, #0]
 800624e:	e7da      	b.n	8006206 <_free_r+0x26>
 8006250:	d902      	bls.n	8006258 <_free_r+0x78>
 8006252:	230c      	movs	r3, #12
 8006254:	6003      	str	r3, [r0, #0]
 8006256:	e7d6      	b.n	8006206 <_free_r+0x26>
 8006258:	6825      	ldr	r5, [r4, #0]
 800625a:	1961      	adds	r1, r4, r5
 800625c:	428b      	cmp	r3, r1
 800625e:	bf04      	itt	eq
 8006260:	6819      	ldreq	r1, [r3, #0]
 8006262:	685b      	ldreq	r3, [r3, #4]
 8006264:	6063      	str	r3, [r4, #4]
 8006266:	bf04      	itt	eq
 8006268:	1949      	addeq	r1, r1, r5
 800626a:	6021      	streq	r1, [r4, #0]
 800626c:	6054      	str	r4, [r2, #4]
 800626e:	e7ca      	b.n	8006206 <_free_r+0x26>
 8006270:	b003      	add	sp, #12
 8006272:	bd30      	pop	{r4, r5, pc}
 8006274:	20004a70 	.word	0x20004a70

08006278 <sbrk_aligned>:
 8006278:	b570      	push	{r4, r5, r6, lr}
 800627a:	4e0e      	ldr	r6, [pc, #56]	; (80062b4 <sbrk_aligned+0x3c>)
 800627c:	460c      	mov	r4, r1
 800627e:	6831      	ldr	r1, [r6, #0]
 8006280:	4605      	mov	r5, r0
 8006282:	b911      	cbnz	r1, 800628a <sbrk_aligned+0x12>
 8006284:	f000 f8bc 	bl	8006400 <_sbrk_r>
 8006288:	6030      	str	r0, [r6, #0]
 800628a:	4621      	mov	r1, r4
 800628c:	4628      	mov	r0, r5
 800628e:	f000 f8b7 	bl	8006400 <_sbrk_r>
 8006292:	1c43      	adds	r3, r0, #1
 8006294:	d00a      	beq.n	80062ac <sbrk_aligned+0x34>
 8006296:	1cc4      	adds	r4, r0, #3
 8006298:	f024 0403 	bic.w	r4, r4, #3
 800629c:	42a0      	cmp	r0, r4
 800629e:	d007      	beq.n	80062b0 <sbrk_aligned+0x38>
 80062a0:	1a21      	subs	r1, r4, r0
 80062a2:	4628      	mov	r0, r5
 80062a4:	f000 f8ac 	bl	8006400 <_sbrk_r>
 80062a8:	3001      	adds	r0, #1
 80062aa:	d101      	bne.n	80062b0 <sbrk_aligned+0x38>
 80062ac:	f04f 34ff 	mov.w	r4, #4294967295
 80062b0:	4620      	mov	r0, r4
 80062b2:	bd70      	pop	{r4, r5, r6, pc}
 80062b4:	20004a74 	.word	0x20004a74

080062b8 <_malloc_r>:
 80062b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062bc:	1ccd      	adds	r5, r1, #3
 80062be:	f025 0503 	bic.w	r5, r5, #3
 80062c2:	3508      	adds	r5, #8
 80062c4:	2d0c      	cmp	r5, #12
 80062c6:	bf38      	it	cc
 80062c8:	250c      	movcc	r5, #12
 80062ca:	2d00      	cmp	r5, #0
 80062cc:	4607      	mov	r7, r0
 80062ce:	db01      	blt.n	80062d4 <_malloc_r+0x1c>
 80062d0:	42a9      	cmp	r1, r5
 80062d2:	d905      	bls.n	80062e0 <_malloc_r+0x28>
 80062d4:	230c      	movs	r3, #12
 80062d6:	603b      	str	r3, [r7, #0]
 80062d8:	2600      	movs	r6, #0
 80062da:	4630      	mov	r0, r6
 80062dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80062e0:	4e2e      	ldr	r6, [pc, #184]	; (800639c <_malloc_r+0xe4>)
 80062e2:	f000 f89d 	bl	8006420 <__malloc_lock>
 80062e6:	6833      	ldr	r3, [r6, #0]
 80062e8:	461c      	mov	r4, r3
 80062ea:	bb34      	cbnz	r4, 800633a <_malloc_r+0x82>
 80062ec:	4629      	mov	r1, r5
 80062ee:	4638      	mov	r0, r7
 80062f0:	f7ff ffc2 	bl	8006278 <sbrk_aligned>
 80062f4:	1c43      	adds	r3, r0, #1
 80062f6:	4604      	mov	r4, r0
 80062f8:	d14d      	bne.n	8006396 <_malloc_r+0xde>
 80062fa:	6834      	ldr	r4, [r6, #0]
 80062fc:	4626      	mov	r6, r4
 80062fe:	2e00      	cmp	r6, #0
 8006300:	d140      	bne.n	8006384 <_malloc_r+0xcc>
 8006302:	6823      	ldr	r3, [r4, #0]
 8006304:	4631      	mov	r1, r6
 8006306:	4638      	mov	r0, r7
 8006308:	eb04 0803 	add.w	r8, r4, r3
 800630c:	f000 f878 	bl	8006400 <_sbrk_r>
 8006310:	4580      	cmp	r8, r0
 8006312:	d13a      	bne.n	800638a <_malloc_r+0xd2>
 8006314:	6821      	ldr	r1, [r4, #0]
 8006316:	3503      	adds	r5, #3
 8006318:	1a6d      	subs	r5, r5, r1
 800631a:	f025 0503 	bic.w	r5, r5, #3
 800631e:	3508      	adds	r5, #8
 8006320:	2d0c      	cmp	r5, #12
 8006322:	bf38      	it	cc
 8006324:	250c      	movcc	r5, #12
 8006326:	4629      	mov	r1, r5
 8006328:	4638      	mov	r0, r7
 800632a:	f7ff ffa5 	bl	8006278 <sbrk_aligned>
 800632e:	3001      	adds	r0, #1
 8006330:	d02b      	beq.n	800638a <_malloc_r+0xd2>
 8006332:	6823      	ldr	r3, [r4, #0]
 8006334:	442b      	add	r3, r5
 8006336:	6023      	str	r3, [r4, #0]
 8006338:	e00e      	b.n	8006358 <_malloc_r+0xa0>
 800633a:	6822      	ldr	r2, [r4, #0]
 800633c:	1b52      	subs	r2, r2, r5
 800633e:	d41e      	bmi.n	800637e <_malloc_r+0xc6>
 8006340:	2a0b      	cmp	r2, #11
 8006342:	d916      	bls.n	8006372 <_malloc_r+0xba>
 8006344:	1961      	adds	r1, r4, r5
 8006346:	42a3      	cmp	r3, r4
 8006348:	6025      	str	r5, [r4, #0]
 800634a:	bf18      	it	ne
 800634c:	6059      	strne	r1, [r3, #4]
 800634e:	6863      	ldr	r3, [r4, #4]
 8006350:	bf08      	it	eq
 8006352:	6031      	streq	r1, [r6, #0]
 8006354:	5162      	str	r2, [r4, r5]
 8006356:	604b      	str	r3, [r1, #4]
 8006358:	4638      	mov	r0, r7
 800635a:	f104 060b 	add.w	r6, r4, #11
 800635e:	f000 f865 	bl	800642c <__malloc_unlock>
 8006362:	f026 0607 	bic.w	r6, r6, #7
 8006366:	1d23      	adds	r3, r4, #4
 8006368:	1af2      	subs	r2, r6, r3
 800636a:	d0b6      	beq.n	80062da <_malloc_r+0x22>
 800636c:	1b9b      	subs	r3, r3, r6
 800636e:	50a3      	str	r3, [r4, r2]
 8006370:	e7b3      	b.n	80062da <_malloc_r+0x22>
 8006372:	6862      	ldr	r2, [r4, #4]
 8006374:	42a3      	cmp	r3, r4
 8006376:	bf0c      	ite	eq
 8006378:	6032      	streq	r2, [r6, #0]
 800637a:	605a      	strne	r2, [r3, #4]
 800637c:	e7ec      	b.n	8006358 <_malloc_r+0xa0>
 800637e:	4623      	mov	r3, r4
 8006380:	6864      	ldr	r4, [r4, #4]
 8006382:	e7b2      	b.n	80062ea <_malloc_r+0x32>
 8006384:	4634      	mov	r4, r6
 8006386:	6876      	ldr	r6, [r6, #4]
 8006388:	e7b9      	b.n	80062fe <_malloc_r+0x46>
 800638a:	230c      	movs	r3, #12
 800638c:	603b      	str	r3, [r7, #0]
 800638e:	4638      	mov	r0, r7
 8006390:	f000 f84c 	bl	800642c <__malloc_unlock>
 8006394:	e7a1      	b.n	80062da <_malloc_r+0x22>
 8006396:	6025      	str	r5, [r4, #0]
 8006398:	e7de      	b.n	8006358 <_malloc_r+0xa0>
 800639a:	bf00      	nop
 800639c:	20004a70 	.word	0x20004a70

080063a0 <_realloc_r>:
 80063a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063a4:	4680      	mov	r8, r0
 80063a6:	4614      	mov	r4, r2
 80063a8:	460e      	mov	r6, r1
 80063aa:	b921      	cbnz	r1, 80063b6 <_realloc_r+0x16>
 80063ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80063b0:	4611      	mov	r1, r2
 80063b2:	f7ff bf81 	b.w	80062b8 <_malloc_r>
 80063b6:	b92a      	cbnz	r2, 80063c4 <_realloc_r+0x24>
 80063b8:	f7ff ff12 	bl	80061e0 <_free_r>
 80063bc:	4625      	mov	r5, r4
 80063be:	4628      	mov	r0, r5
 80063c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063c4:	f000 f838 	bl	8006438 <_malloc_usable_size_r>
 80063c8:	4284      	cmp	r4, r0
 80063ca:	4607      	mov	r7, r0
 80063cc:	d802      	bhi.n	80063d4 <_realloc_r+0x34>
 80063ce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80063d2:	d812      	bhi.n	80063fa <_realloc_r+0x5a>
 80063d4:	4621      	mov	r1, r4
 80063d6:	4640      	mov	r0, r8
 80063d8:	f7ff ff6e 	bl	80062b8 <_malloc_r>
 80063dc:	4605      	mov	r5, r0
 80063de:	2800      	cmp	r0, #0
 80063e0:	d0ed      	beq.n	80063be <_realloc_r+0x1e>
 80063e2:	42bc      	cmp	r4, r7
 80063e4:	4622      	mov	r2, r4
 80063e6:	4631      	mov	r1, r6
 80063e8:	bf28      	it	cs
 80063ea:	463a      	movcs	r2, r7
 80063ec:	f7ff fbb8 	bl	8005b60 <memcpy>
 80063f0:	4631      	mov	r1, r6
 80063f2:	4640      	mov	r0, r8
 80063f4:	f7ff fef4 	bl	80061e0 <_free_r>
 80063f8:	e7e1      	b.n	80063be <_realloc_r+0x1e>
 80063fa:	4635      	mov	r5, r6
 80063fc:	e7df      	b.n	80063be <_realloc_r+0x1e>
	...

08006400 <_sbrk_r>:
 8006400:	b538      	push	{r3, r4, r5, lr}
 8006402:	4d06      	ldr	r5, [pc, #24]	; (800641c <_sbrk_r+0x1c>)
 8006404:	2300      	movs	r3, #0
 8006406:	4604      	mov	r4, r0
 8006408:	4608      	mov	r0, r1
 800640a:	602b      	str	r3, [r5, #0]
 800640c:	f7fa fb7c 	bl	8000b08 <_sbrk>
 8006410:	1c43      	adds	r3, r0, #1
 8006412:	d102      	bne.n	800641a <_sbrk_r+0x1a>
 8006414:	682b      	ldr	r3, [r5, #0]
 8006416:	b103      	cbz	r3, 800641a <_sbrk_r+0x1a>
 8006418:	6023      	str	r3, [r4, #0]
 800641a:	bd38      	pop	{r3, r4, r5, pc}
 800641c:	20004a78 	.word	0x20004a78

08006420 <__malloc_lock>:
 8006420:	4801      	ldr	r0, [pc, #4]	; (8006428 <__malloc_lock+0x8>)
 8006422:	f000 b811 	b.w	8006448 <__retarget_lock_acquire_recursive>
 8006426:	bf00      	nop
 8006428:	20004a7c 	.word	0x20004a7c

0800642c <__malloc_unlock>:
 800642c:	4801      	ldr	r0, [pc, #4]	; (8006434 <__malloc_unlock+0x8>)
 800642e:	f000 b80c 	b.w	800644a <__retarget_lock_release_recursive>
 8006432:	bf00      	nop
 8006434:	20004a7c 	.word	0x20004a7c

08006438 <_malloc_usable_size_r>:
 8006438:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800643c:	1f18      	subs	r0, r3, #4
 800643e:	2b00      	cmp	r3, #0
 8006440:	bfbc      	itt	lt
 8006442:	580b      	ldrlt	r3, [r1, r0]
 8006444:	18c0      	addlt	r0, r0, r3
 8006446:	4770      	bx	lr

08006448 <__retarget_lock_acquire_recursive>:
 8006448:	4770      	bx	lr

0800644a <__retarget_lock_release_recursive>:
 800644a:	4770      	bx	lr

0800644c <_init>:
 800644c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800644e:	bf00      	nop
 8006450:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006452:	bc08      	pop	{r3}
 8006454:	469e      	mov	lr, r3
 8006456:	4770      	bx	lr

08006458 <_fini>:
 8006458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800645a:	bf00      	nop
 800645c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800645e:	bc08      	pop	{r3}
 8006460:	469e      	mov	lr, r3
 8006462:	4770      	bx	lr
