set ::env(PROJECT_NAME) openfpu64
set ::env(DESIGN_TOP) openFPU64
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/openfpu64/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/openfpu64/rtl/openfpu64.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
