// Seed: 4058514317
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  module_2 modCall_1 (
      id_7,
      id_3,
      id_1
  );
  assign modCall_1.id_8 = 0;
endmodule
module module_1;
  tri1 id_1 = 1'd0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign id_2 = -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3#(
        .id_4(1),
        .id_5(1)
    )
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_6 = -1;
  bit id_7;
  always_comb id_5 = id_1;
  uwire id_8;
  initial id_7 <= 1;
  id_9(
      id_5, 1, id_5, id_4, id_8, 1
  );
  wire id_10;
endmodule
