
           Lattice Mapping Report File for Design Module 'topalu00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     alu00_alu00.ngd -o alu00_alu00_map.ncd -pr alu00_alu00.prf -mp
     alu00_alu00.mrp -lpf D:/Sexto_Semestre/Arquitectura_Computadora/projectMach
     XO2/alu00/alu00/alu00_alu00_synplify.lpf -lpf
     D:/Sexto_Semestre/Arquitectura_Computadora/projectMachXO2/alu00/alu00.lpf
     -c 0 -gui -msgset D:/Sexto_Semestre/Arquitectura_Computadora/projectMachXO2
     /alu00/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  04/09/19  14:03:00

Design Summary
--------------

   Number of registers:     53 out of  7209 (1%)
      PFU registers:           44 out of  6864 (1%)
      PIO registers:            9 out of   345 (3%)
   Number of SLICEs:        55 out of  3432 (2%)
      SLICEs as Logic/ROM:     55 out of  3432 (2%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         11 out of  3432 (0%)
   Number of LUT4s:        109 out of  6864 (2%)
      Number used as logic LUTs:         87
      Number used as distributed RAM:     0
      Number used as ripple logic:       22
      Number used as shift registers:     0
   Number of PIO sites used: 39 + 4(JTAG) out of 115 (37%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net AL00.sclk_0: 35 loads, 35 rising, 0 falling (Driver: AL00/OS00/OSCInst0

                                    Page 1




Design:  topalu00                                      Date:  04/09/19  14:03:00

Design Summary (cont)
---------------------
     )
   Number of Clock Enables:  5
     Net un1_outdiv_0_sqmuxa_1_4_RNIQCU51: 11 loads, 2 LSLICEs
     Net AL01/aux_RNIBIGM1: 5 loads, 5 LSLICEs
     Net AL01/aux_RNO_0: 1 loads, 1 LSLICEs
     Net AL02/aux_RNI3BPT1: 5 loads, 5 LSLICEs
     Net AL02/aux_RNO_0_0: 1 loads, 1 LSLICEs
   Number of LSRs:  4
     Net un1_outdiv_0_sqmuxa_1_4_RNI5JQG1: 8 loads, 0 LSLICEs
     Net AL01/un1_functa_i_o3_RNI1RTH1: 5 loads, 5 LSLICEs
     Net G_17: 5 loads, 5 LSLICEs
     Net AL00/OS01/un1_sdiv69_RNIKKJ71: 11 loads, 11 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net un1_outdiv_0_sqmuxa_1_4_RNIQCU51: 18 loads
     Net AL00/OS01/un1_sdiv69_RNIKKJ71: 11 loads
     Net outFlagac0_c: 11 loads
     Net AL03/N_69: 8 loads
     Net AL03/N_70: 8 loads
     Net cdiv00_c[4]: 8 loads
     Net un1_outdiv_0_sqmuxa_1_4_RNI5JQG1: 8 loads
     Net cdiv00_c[0]: 7 loads
     Net cdiv00_c[2]: 6 loads
     Net AL01/aux_RNIBIGM1: 5 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| outFlagInst0        | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk00               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| enable0             | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| outFlagac0          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outalu0[7]          | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outalu0[6]          | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  topalu00                                      Date:  04/09/19  14:03:00

IO (PIO) Attributes (cont)
--------------------------
| outalu0[5]          | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outalu0[4]          | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outalu0[3]          | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outalu0[2]          | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outalu0[1]          | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outalu0[0]          | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| inregRT0[7]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inregRT0[6]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inregRT0[5]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inregRT0[4]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inregRT0[3]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inregRT0[2]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inregRT0[1]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inregRT0[0]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inregRS0[7]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inregRS0[6]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inregRS0[5]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inregRS0[4]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inregRS0[3]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inregRS0[2]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inregRS0[1]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inregRS0[0]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| funct0[5]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| funct0[4]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| funct0[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| funct0[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| funct0[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| funct0[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 3




Design:  topalu00                                      Date:  04/09/19  14:03:00

IO (PIO) Attributes (cont)
--------------------------
| cdiv00[4]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Block AL00/GND undriven or does not drive anything - clipped.
Block AL00/VCC undriven or does not drive anything - clipped.
Block AL00/OS00/VCC undriven or does not drive anything - clipped.
Block AL00/OS01/VCC undriven or does not drive anything - clipped.
Block AL03/VCC undriven or does not drive anything - clipped.
Block AL03/GND undriven or does not drive anything - clipped.
Block AL02/GND undriven or does not drive anything - clipped.
Block AL02/VCC undriven or does not drive anything - clipped.
Block AL01/GND undriven or does not drive anything - clipped.
Block AL01/VCC undriven or does not drive anything - clipped.
Signal AL00/OS00/GND undriven or does not drive anything - clipped.
Signal AL00/OS01/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal GND undriven or does not drive anything - clipped.
Signal AL00/OS00/OSCInst0_SEDSTDBY undriven or does not drive anything -
     clipped.
Signal AL00/OS01/un1_sdiv_cry_19_0_COUT undriven or does not drive anything -
     clipped.
Signal AL00/OS01/un1_sdiv_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal AL00/OS01/N_1 undriven or does not drive anything - clipped.
Block AL00/OS00/GND was optimized away.
Block AL00/OS01/GND was optimized away.

Memory Usage
------------


     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                AL00/OS00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     AL00.sclk_0
  OSC Nominal Frequency (MHz):                      2.08

                                    Page 4




Design:  topalu00                                      Date:  04/09/19  14:03:00


ASIC Components
---------------

Instance Name: AL00/OS00/OSCInst0
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 57 MB
        













































                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
