The problem is that the sequential block is triggered on the rising edge of reset instead of on the clock. In the code, the always block is written as:

â€ƒâ€ƒalways @(posedge reset) begin
â€ƒâ€ƒâ€ƒif (reset) begin
â€ƒâ€ƒâ€ƒâ€ƒstate <= S0;
â€ƒâ€ƒâ€ƒâ€ƒâ€¦
â€ƒâ€ƒâ€ƒend else begin
â€ƒâ€ƒâ€ƒâ€ƒâ€¦
â€ƒâ€ƒâ€ƒend
â€ƒâ€ƒend

Because itâ€™s sensitive only to the reset signal, once reset is deasserted no further updates occur. In your test bench the reset is deasserted after 10 time units, and then the clock togglesâ€”but the always block never triggers on a clock edge, so the state, output_data, and valid remain at their initial values (zero). This is why Test 1 fails: the expected state of 3, output_data of 3, and valid of 1 are never reached because the state never updates.

To fix the bug, change the always block to use the clock (with reset as an asynchronous reset). For example:

â€ƒâ€ƒalways @(posedge clk or posedge reset) begin
â€ƒâ€ƒâ€ƒif (reset) begin
â€ƒâ€ƒâ€ƒâ€ƒstate <= S0;
â€ƒâ€ƒâ€ƒâ€ƒoutput_data <= 8'd0;
â€ƒâ€ƒâ€ƒâ€ƒvalid <= 0;
â€ƒâ€ƒâ€ƒend else begin
â€ƒâ€ƒâ€ƒâ€ƒif(num_in >= 0 && num_in <= 9) begin
â€ƒâ€ƒâ€ƒâ€ƒâ€ƒstate <= num_in;
â€ƒâ€ƒâ€ƒâ€ƒâ€ƒvalid <= 1;
â€ƒâ€ƒâ€ƒâ€ƒend else begin
â€ƒâ€ƒâ€ƒâ€ƒâ€ƒstate <= S0;
â€ƒâ€ƒâ€ƒâ€ƒâ€ƒoutput_data <= 8'd0;
â€ƒâ€ƒâ€ƒâ€ƒâ€ƒvalid <= 0;
â€ƒâ€ƒâ€ƒâ€ƒend
â€ƒâ€ƒâ€ƒend
â€ƒâ€ƒend

Now, the always block will correctly update on each rising edge of clk (unless a reset occurs), ensuring that the FSM transitions as expected.

ðŸ” Related Documents:

- source_documents\verilog_fsm.pdf: 6
7 always@( * ) begin
8
Status = 3â€™b000;
9
case (CurrentState)
10
STATE_2: begin
11
Status = 3â€™b010;
12
end
13
STATE_3: begin
14
Status = 3â€™b011;
15
end
16
endcase
17 end
Alternatively, the output assignment for Status can be combined into the always@( * ) block that
chooses what the next state should be (see Program 21). It is seperated here for clarity.
4.5
A Complete FSM
In this tutorial we hasve discussed why the Moore machine FSM is useful in digital design and how...

- source_documents\verilog_fsm.pdf: 2
STATE_1 = 3â€™b001 ,
3
STATE_2 = 3â€™b010 ,
4
STATE_3 = 3â€™b011 ,
5
STATE_4 = 3â€™b100;
As 3 bits can specify a total of 8 states (0-7), our encoding speciï¬es 3 potential states not speciï¬ed
as being actual states. There are several ways of dealing with this problem:
1. Ignore it, and always press Reset as a way of initializing the FSM.
2. Specify these states, and make non-conditional transitions from them to the STATE_Initial....

- source_documents\Quick Start Guide to Verilog.pdf: S_BEQ_6
Â¼ 33,
S_BEQ_7
Â¼ 34,
S_ADD_AB_4 Â¼ 35;
//-- Addition States
Within the control unit module, the state memory is implemented as a separate procedural block that
will update the current state with the next state on each rising edge of the clock. The reset state will be the
ï¬rst fetch state in the FSM (i.e., S_FETCH_0). The following Verilog shows how the state memory in the
control unit can be modeled. Note that this block models sequential logic, so non-blocking assignments
are used....

- source_documents\Quick Start Guide to Verilog.pdf: 116
8.1.5 Changing the State Encoding Approach ....................................................
118
8.2 FSM DESIGN EXAMPLES ........................................................................................
119
8.2.1 Serial Bit Sequence Detector in Verilog ......................................................
119
8.2.2 Vending Machine Controller in Verilog ........................................................
121...

- source_documents\verilog_fsm.pdf: CurrentState;
37 reg [2:0]
NextState;
38 //
--------------------------------------------------------------------
39
40 //
--------------------------------------------------------------------
41 // Outputs
42 //
--------------------------------------------------------------------
43 // 1-bit
outputs
44 assign
Output1 = (CurrentState == STATE_1) | (CurrentState == STATE_2);
45 assign
Output2 = (CurrentState == STATE_2);
46
47 // multi -bit
outputs
48 always@( * ) begin
49
Status = 3â€™b000;
50...

- source_documents\verilog_fsm.pdf: Program 23 The complete FSM (part 1) from Figure 1
1 module
BasicFsm(
2
//
------------------------------------------------------------
3
// Inputs
4
//
------------------------------------------------------------
5
input
wire
Clock ,
6
input
wire
Reset ,
7
input
wire
A,
8
input
wire
B,
9
//
------------------------------------------------------------
10
11
//
------------------------------------------------------------
12
// Outputs
13
//...
