$date
	Mon May 19 00:34:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_flip_flop_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ t $end
$scope module tff $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ t $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
0"
0!
$end
#5
1"
#10
0"
0#
#15
1"
#20
0"
#25
1"
#30
0"
1$
#35
1!
1"
#40
0"
#45
0!
1"
#50
0"
0$
#55
1"
#60
0"
#65
1"
#70
0"
1$
#75
1!
1"
#80
0"
#85
0!
1"
#90
0"
0$
#95
1"
#100
0"
#105
1"
#110
0"
1$
#115
1!
1"
#120
0"
#125
0!
1"
#130
0"
1#
#135
1"
#140
0"
