
---------- Begin Simulation Statistics ----------
final_tick                               340294720000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 149711                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724108                       # Number of bytes of host memory used
host_op_rate                                   275798                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   667.95                       # Real time elapsed on the host
host_tick_rate                              509458493                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184220346                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.340295                       # Number of seconds simulated
sim_ticks                                340294720000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184220346                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.805894                       # CPI: cycles per instruction
system.cpu.discardedOps                          4316                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       461533603                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.146931                       # IPC: instructions per cycle
system.cpu.numCycles                        680589440                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640466     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                6      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082588      1.13%     54.19% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84382564     45.81%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184220346                       # Class of committed instruction
system.cpu.tickCycles                       219055837                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2615531                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5247667                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           51                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2631521                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          322                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5263784                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            322                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658466                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650160                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1444                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650470                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10649062                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.986780                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2705                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             196                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 22                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              174                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          105                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     81120030                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81120030                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     81120068                       # number of overall hits
system.cpu.dcache.overall_hits::total        81120068                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5262108                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5262108                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5262141                       # number of overall misses
system.cpu.dcache.overall_misses::total       5262141                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 499424931500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 499424931500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 499424931500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 499424931500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86382138                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86382138                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86382209                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86382209                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.060917                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060917                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.060917                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060917                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 94909.669566                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 94909.669566                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 94909.074367                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 94909.074367                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2631121                       # number of writebacks
system.cpu.dcache.writebacks::total           2631121                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2630293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2630293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2630293                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2630293                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2631815                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2631815                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2631833                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2631833                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 245178016500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 245178016500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 245180440000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 245180440000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030467                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030467                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030467                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030467                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 93159.289882                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93159.289882                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 93159.573575                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93159.573575                       # average overall mshr miss latency
system.cpu.dcache.replacements                2631321                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043650                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043650                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          240                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           240                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20225500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20225500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043890                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043890                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000117                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000117                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 84272.916667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84272.916667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          218                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          218                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     17883000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     17883000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 82032.110092                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82032.110092                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     79076380                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       79076380                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5261868                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5261868                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 499404706000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 499404706000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84338248                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84338248                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062390                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062390                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 94910.154721                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94910.154721                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2630271                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2630271                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2631597                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2631597                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 245160133500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 245160133500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 93160.211651                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93160.211651                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           38                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            38                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           33                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           33                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.464789                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.464789                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2423500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2423500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.253521                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.253521                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 134638.888889                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 134638.888889                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 340294720000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.749547                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            83751969                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2631833                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.822676                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.749547                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999511                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999511                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          432                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         175396387                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        175396387                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 340294720000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 340294720000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 340294720000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45069965                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086292                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169206                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32043067                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32043067                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32043067                       # number of overall hits
system.cpu.icache.overall_hits::total        32043067                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          430                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            430                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          430                       # number of overall misses
system.cpu.icache.overall_misses::total           430                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34574500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34574500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34574500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34574500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32043497                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32043497                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32043497                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32043497                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 80405.813953                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80405.813953                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 80405.813953                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80405.813953                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          200                       # number of writebacks
system.cpu.icache.writebacks::total               200                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          430                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          430                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          430                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          430                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34144500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34144500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34144500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34144500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79405.813953                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79405.813953                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79405.813953                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79405.813953                       # average overall mshr miss latency
system.cpu.icache.replacements                    200                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32043067                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32043067                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          430                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           430                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34574500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34574500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32043497                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32043497                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 80405.813953                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80405.813953                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          430                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          430                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34144500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34144500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79405.813953                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79405.813953                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 340294720000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           213.652130                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32043497                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               430                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          74519.760465                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   213.652130                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.834579                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.834579                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          230                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          230                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          64087424                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         64087424                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 340294720000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 340294720000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 340294720000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 340294720000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184220346                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   57                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   55                       # number of demand (read+write) hits
system.l2.demand_hits::total                      112                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  57                       # number of overall hits
system.l2.overall_hits::.cpu.data                  55                       # number of overall hits
system.l2.overall_hits::total                     112                       # number of overall hits
system.l2.demand_misses::.cpu.inst                373                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2631778                       # number of demand (read+write) misses
system.l2.demand_misses::total                2632151                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               373                       # number of overall misses
system.l2.overall_misses::.cpu.data           2631778                       # number of overall misses
system.l2.overall_misses::total               2632151                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32799000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 241232051000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     241264850000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32799000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 241232051000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    241264850000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              430                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2631833                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2632263                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             430                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2631833                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2632263                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.867442                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999979                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999957                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.867442                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999979                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999957                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 87932.975871                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91661.246123                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91660.717793                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87932.975871                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91661.246123                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91660.717793                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2615225                       # number of writebacks
system.l2.writebacks::total                   2615225                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           373                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2631772                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2632145                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2631772                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2632145                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29069000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 214913777000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 214942846000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29069000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 214913777000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 214942846000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.867442                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999955                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.867442                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999955                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77932.975871                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81661.244591                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81660.716260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77932.975871                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81661.244591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81660.716260                       # average overall mshr miss latency
system.l2.replacements                        2615844                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2631121                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2631121                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2631121                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2631121                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          195                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              195                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          195                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          195                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    11                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2631586                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2631586                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 241212620500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  241212620500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2631597                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2631597                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999996                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999996                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91660.550140                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91660.550140                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2631586                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2631586                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 214896760500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 214896760500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999996                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999996                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81660.550140                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81660.550140                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             57                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 57                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          373                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              373                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     32799000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32799000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          430                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            430                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.867442                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.867442                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87932.975871                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87932.975871                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          373                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          373                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29069000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29069000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.867442                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.867442                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77932.975871                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77932.975871                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            44                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                44                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          192                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             192                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     19430500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     19430500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          236                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           236                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.813559                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.813559                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101200.520833                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101200.520833                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          186                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          186                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     17016500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     17016500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.788136                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.788136                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91486.559140                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91486.559140                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 340294720000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16214.274054                       # Cycle average of tags in use
system.l2.tags.total_refs                     5263727                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2632228                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999723                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.477059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.874765                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16209.922229                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000236                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989641                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          702                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7022                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8581                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44742092                       # Number of tag accesses
system.l2.tags.data_accesses                 44742092                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 340294720000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5230450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       746.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000320759500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       326891                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       326891                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10260840                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4920341                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2632145                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2615225                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5264290                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5230450                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.52                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5264290                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5230450                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2631655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2631661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 269299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 326891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 326889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 326893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 326893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 326894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 326895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 326927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 326931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 326901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 326899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 326900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 326895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 326893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 326893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 326892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  57602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       326891                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.104078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.004394                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.225440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       326889    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        326891                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       326891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000505                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000460                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.040603                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           326832     99.98%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               36      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        326891                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336914560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            334748800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    990.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    983.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  340294701000                       # Total gap between requests
system.mem_ctrls.avgGap                      64850.53                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        47744                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336866816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    334746944                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 140301.912412863778                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 989926661.218840003014                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 983697143.464347600937                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          746                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5263544                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5230450                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     25573500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 201836922750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 8276046892750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34280.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     38346.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1582282.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        47744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336866816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336914560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        47744                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        47744                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    334748800                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    334748800                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          373                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      2631772                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2632145                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2615225                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2615225                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       140302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    989926661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        990066963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       140302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       140302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    983702598                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       983702598                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    983702598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       140302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    989926661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1973769561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5264290                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5230421                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       329282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329096                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       328964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       328922                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       328878                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328886                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       329014                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       329060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       328988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       328818                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       329018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       329138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       327109                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       326938                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       326970                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       326976                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       326988                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       326878                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       326784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       326784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       326784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       326862                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       326934                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       326914                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       326922                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       326736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       326858                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       326984                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            103157058750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26321450000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       201862496250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19595.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           38345.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4860024                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4856319                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.32                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.85                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       778367                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   862.910087                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   766.520284                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   290.744124                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1683      0.22%      0.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        62541      8.03%      8.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        33651      4.32%     12.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        18371      2.36%     14.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        16860      2.17%     17.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        25197      3.24%     20.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        47110      6.05%     26.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        32920      4.23%     30.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       540034     69.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       778367                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336914560                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          334746944                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              990.066963                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              983.697143                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   15.42                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               7.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 340294720000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2779030800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1477086105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18795307440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13652528940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 26862226560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  82031082600                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  61594366080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  207191628525                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   608.859369                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 157310990750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  11363040000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 171620689250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2778516720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1476816660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18791723160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13650268680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 26862226560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  82023770640                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  61600523520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  207183845940                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   608.836499                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 157327942750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  11363040000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 171603737250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 340294720000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                559                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2615225                       # Transaction distribution
system.membus.trans_dist::CleanEvict              297                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2631586                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2631586                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           559                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      7879812                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                7879812                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    671663360                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               671663360                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2632145                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2632145    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2632145                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 340294720000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         26191914000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        24388438500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               666                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5246346                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          200                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             819                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2631597                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2631597                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           430                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          236                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1060                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7894987                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               7896047                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        80640                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673658112                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673738752                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2615844                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334748800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5248107                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000071                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008430                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5247734     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    373      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5248107                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 340294720000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         7894534000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1075000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6579585494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
