// Seed: 521342456
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout reg id_2;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1
  );
  inout wire id_1;
  initial id_2 <= -1;
endmodule
module module_0 #(
    parameter id_4 = 32'd9
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  inout supply1 id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  assign id_1 = id_3;
  wire id_5;
  logic [id_4 : id_4] id_6;
  assign id_2[id_4] = id_4;
  wire id_7;
  assign id_5 = id_5;
  initial begin : LABEL_0
    wait (id_5);
    assert (id_3++);
  end
  logic module_2;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3
  );
  integer [1 'h0 : ""] id_8;
  ;
  wire id_9;
  assign id_8 = -1;
endmodule
