;redcode
;assert 1
	SPL 0, -2
	CMP -207, <-124
	MOV -1, <-20
	ADD 210, 60
	MOV 117, <-20
	ADD 8, 120
	MOV -11, <-25
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	JMP -7, -20
	MOV -9, <-20
	JMP -207, @-124
	SPL @270, @6
	JMN 12, #200
	SUB @0, @2
	SUB @0, @2
	ADD 8, 120
	SUB @21, 6
	JMZ @72, #0
	ADD 3, 320
	DJN -104, @-20
	DJN -104, @-20
	SUB 21, 6
	DJN <-927, 100
	JMP <107, 105
	SUB @121, 106
	SUB @107, 105
	JMZ @72, #0
	SUB @121, 106
	SUB @121, 106
	JMN 211, 60
	JMN 721, <0
	JMN 721, <0
	SPL @270, @1
	ADD 210, 60
	JMN @42, #200
	JMN @42, #200
	JMP 12
	ADD 70, 50
	SPL -1, @-20
	SPL -1, @-20
	SPL -1, @-20
	CMP -207, <-124
	SUB @124, -103
	MOV -1, <-20
	CMP -207, <-124
	CMP -207, <-124
	SUB 712, @14
	SUB 21, 6
	SPL 0, <-742
