# task4

*COMPANY*: CODTECH IT SOLUTIONS 

*NAME*: PENTAKOTA HEMA SREE

*INTERN ID*: CT04DF2769

*DOMAIN*: VLSI

*DURATION*: 4 WEEKS

*MENTOR*:NEELA SANTOSH

** In task4 I have written verilog code and test bench to design and simulate a digital FIR(FINITE IMPLUSE RESPONSE) filter using verilog and I have used edaplayground for writing code and for execution of simulation**

*simulation*:


