// Seed: 3239649369
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  initial begin
    #1 id_6 = 1;
    #1 id_4 = 1'b0;
  end
endmodule
module module_1 (
    output tri  id_0,
    input  tri0 id_1
);
  assign id_0 = 1 !== id_1;
  wire id_3;
  reg  id_4;
  always @(negedge id_1) id_4 <= ~0;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3, id_3
  );
endmodule
