<!doctype html>
<html>
<head>
<title>AXIPCIE_DMA Module</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> > AXIPCIE_DMA Module</p><h1>AXIPCIE_DMA Module</h1>
<h2>AXIPCIE_DMA Module Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Module Name</th><td width=80% class=noborder>AXIPCIE_DMA Module</td></tr>
<tr valign=top><th width=20% class=sumparam>Modules of this Type</th><td width=80% class=noborder>AXIPCIE_DMA0, AXIPCIE_DMA1, AXIPCIE_DMA2, AXIPCIE_DMA3</td></tr>
<tr valign=top><th class=sumparam>Base Address</th><td class=noborder>0x00FD0F0000 (AXIPCIE_DMA0)<br/>0x00FD0F0080 (AXIPCIE_DMA1)<br/>0x00FD0F0100 (AXIPCIE_DMA2)<br/>0x00FD0F0180 (AXIPCIE_DMA3)</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>PCIe Bridge - DMA Channel 0</td></tr>
</table>
<h2>AXIPCIE_DMA Module Register Summary</h2>
<table>
<tr valign=top><th width=20%>Register Name</th><th width=10%>Address</th><th width=10%>Width</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=40%>Description</th></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_src_q_ptr_lo.html")>DMA_CHANNEL_SRC_Q_PTR_LO</a></td><td class="hex">0x0000000000</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Queue Base Address Low</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_src_q_ptr_hi.html")>DMA_CHANNEL_SRC_Q_PTR_HI</a></td><td class="hex">0x0000000004</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Queue Base Address High</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_src_q_size.html")>DMA_CHANNEL_SRC_Q_SIZE</a></td><td class="hex">0x0000000008</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Queue Size</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_src_q_limit.html")>DMA_CHANNEL_SRC_Q_LIMIT</a></td><td class="hex">0x000000000C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Queue Limit Pointer</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_dst_q_ptr_lo.html")>DMA_CHANNEL_DST_Q_PTR_LO</a></td><td class="hex">0x0000000010</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Queue Base Address Low</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_dst_q_ptr_hi.html")>DMA_CHANNEL_DST_Q_PTR_HI</a></td><td class="hex">0x0000000014</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Queue Base Address High</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_dst_q_size.html")>DMA_CHANNEL_DST_Q_SIZE</a></td><td class="hex">0x0000000018</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Queue Size</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_dst_q_limit.html")>DMA_CHANNEL_DST_Q_LIMIT</a></td><td class="hex">0x000000001C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Queue Limit Pointer</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_stas_q_ptr_lo.html")>DMA_CHANNEL_STAS_Q_PTR_LO</a></td><td class="hex">0x0000000020</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Queue Base Address Low</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_stas_q_ptr_hi.html")>DMA_CHANNEL_STAS_Q_PTR_HI</a></td><td class="hex">0x0000000024</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Queue Base Address High</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_stas_q_size.html")>DMA_CHANNEL_STAS_Q_SIZE</a></td><td class="hex">0x0000000028</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Queue Size</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_stas_q_limit.html")>DMA_CHANNEL_STAS_Q_LIMIT</a></td><td class="hex">0x000000002C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Queue Limit Pointer</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_stad_q_ptr_lo.html")>DMA_CHANNEL_STAD_Q_PTR_LO</a></td><td class="hex">0x0000000030</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Queue Base Address Low</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_stad_q_ptr_hi.html")>DMA_CHANNEL_STAD_Q_PTR_HI</a></td><td class="hex">0x0000000034</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Queue Base Address High</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_stad_q_size.html")>DMA_CHANNEL_STAD_Q_SIZE</a></td><td class="hex">0x0000000038</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Queue Size</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_stad_q_limit.html")>DMA_CHANNEL_STAD_Q_LIMIT</a></td><td class="hex">0x000000003C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Queue Limit Pointer</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_src_q_next.html")>DMA_CHANNEL_SRC_Q_NEXT</a></td><td class="hex">0x0000000040</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Queue Next Pointer</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_dst_q_next.html")>DMA_CHANNEL_DST_Q_NEXT</a></td><td class="hex">0x0000000044</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Queue Next Pointer</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_stas_q_next.html")>DMA_CHANNEL_STAS_Q_NEXT</a></td><td class="hex">0x0000000048</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Queue Next Pointer</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_stad_q_next.html")>DMA_CHANNEL_STAD_Q_NEXT</a></td><td class="hex">0x000000004C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Write only to initialize DMA Channel</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_scratch0.html")>DMA_CHANNEL_SCRATCH0</a></td><td class="hex">0x0000000050</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Scratchpad Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_scratch1.html")>DMA_CHANNEL_SCRATCH1</a></td><td class="hex">0x0000000054</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Scratchpad Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_scratch2.html")>DMA_CHANNEL_SCRATCH2</a></td><td class="hex">0x0000000058</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Scratchpad Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_scratch3.html")>DMA_CHANNEL_SCRATCH3</a></td><td class="hex">0x000000005C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Scratchpad Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_pcie_interrupt_control.html")>DMA_CHANNEL_PCIE_INTERRUPT_CONTROL</a></td><td class="hex">0x0000000060</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>PCI Express Interrupt Control</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_pcie_interrupt_status.html")>DMA_CHANNEL_PCIE_INTERRUPT_STATUS</a></td><td class="hex">0x0000000064</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>PCIe Interrupt Status</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_axi_interrupt_control.html")>DMA_CHANNEL_AXI_INTERRUPT_CONTROL</a></td><td class="hex">0x0000000068</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>PCI Express Interrupt Control</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_axi_interrupt_status.html")>DMA_CHANNEL_AXI_INTERRUPT_STATUS</a></td><td class="hex">0x000000006C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>AXI Interrupt Status</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_pcie_interrupt_assert.html")>DMA_CHANNEL_PCIE_INTERRUPT_ASSERT</a></td><td class="hex">0x0000000070</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>PCIe Interrupt Assertion.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_axi_interrupt_assert.html")>DMA_CHANNEL_AXI_INTERRUPT_ASSERT</a></td><td class="hex">0x0000000074</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>AXI Interrupt Assertion.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_dma_control.html")>DMA_CHANNEL_DMA_CONTROL</a></td><td class="hex">0x0000000078</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>DMA Channel Control</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("axipcie_dma___dma_channel_dma_status.html")>DMA_CHANNEL_DMA_STATUS</a></td><td class="hex">0x000000007C</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00008000</td><td>DMA Channel Status</td></tr>
</table>
<p id=foot class=footer></p>
</body>
</html>