Vivado Simulator 2018.2
Time resolution is 1 ps
T Flip-Flop test completed successfully
$finish called at time : 295 ns : File "E:/home/Documents/GIKI Folder/3rd Semester/CE221 - Digital Logic Design/Verilog/T-Flipflop/T-Flipflop.srcs/sim_1/new/t_flipflop_tb.v" Line 86
