`timescale 1ns / 1ps

module mux2_1(
    input [1:0] sel,
    input [13:0] in_0,
    input [13:0] in_1,
    output [13:0] mux_out
);
    always @ (sel or in_0 or in_1) begin
        if (sel == 1) begin
            mux_out = in_0;
        end else begin
            mux_out = in_1;
        end
    end
endmodule

