// Seed: 2906239521
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic id_3;
  ;
  wire id_4;
  bit  id_5;
  always id_5 = -1;
  wire id_6, id_7;
  assign id_3 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1
    , id_20,
    input wor id_2,
    output wand id_3,
    output tri id_4,
    output tri1 id_5,
    input supply1 id_6,
    output tri1 id_7,
    input wire id_8,
    input wire id_9,
    output tri0 id_10,
    input supply1 id_11,
    input supply0 id_12,
    input supply1 id_13,
    output tri0 id_14,
    input tri0 id_15,
    input tri1 id_16,
    output tri0 id_17,
    output wire id_18
);
  wire id_21;
  module_0 modCall_1 (
      id_21,
      id_20
  );
endmodule
