# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/469labs/lab2 {C:/469labs/lab2/mux_8to1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:24 on Oct 11,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/469labs/lab2" C:/469labs/lab2/mux_8to1.sv 
# -- Compiling module mux_8to1
# -- Compiling module mux_8to1_tb
# 
# Top level modules:
# 	mux_8to1_tb
# End time: 15:54:24 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/469labs/lab2 {C:/469labs/lab2/mux_4to1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:24 on Oct 11,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/469labs/lab2" C:/469labs/lab2/mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_tb
# 
# Top level modules:
# 	mux_4to1_tb
# End time: 15:54:24 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/469labs/lab2 {C:/469labs/lab2/mux_2to1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:24 on Oct 11,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/469labs/lab2" C:/469labs/lab2/mux_2to1.sv 
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_tb
# 
# Top level modules:
# 	mux_2to1_tb
# End time: 15:54:24 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/469labs/lab2 {C:/469labs/lab2/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:24 on Oct 11,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/469labs/lab2" C:/469labs/lab2/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:54:24 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/469labs/lab2 {C:/469labs/lab2/adderSubtractor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:24 on Oct 11,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/469labs/lab2" C:/469labs/lab2/adderSubtractor.sv 
# -- Compiling module adderSubtractor
# -- Compiling module adderSubtractor_tb
# 
# Top level modules:
# 	adderSubtractor_tb
# End time: 15:54:24 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/469labs/lab2 {C:/469labs/lab2/norZeroFlag64bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:24 on Oct 11,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/469labs/lab2" C:/469labs/lab2/norZeroFlag64bit.sv 
# -- Compiling module norZeroFlag64bit
# -- Compiling module norZeroFlag64bit_tb
# 
# Top level modules:
# 	norZeroFlag64bit_tb
# End time: 15:54:25 on Oct 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.norZeroFlag64bit_tb
# vsim work.norZeroFlag64bit_tb 
# Start time: 15:54:41 on Oct 11,2025
# Loading sv_std.std
# Loading work.norZeroFlag64bit_tb
# Loading work.norZeroFlag64bit
# End time: 15:55:07 on Oct 11,2025, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
