Return-Path: <dri-devel-bounces@lists.freedesktop.org>
X-Original-To: lists+dri-devel@lfdr.de
Delivered-To: lists+dri-devel@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id 826A0A467D8
	for <lists+dri-devel@lfdr.de>; Wed, 26 Feb 2025 18:19:37 +0100 (CET)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 02D4010E96D;
	Wed, 26 Feb 2025 17:19:36 +0000 (UTC)
Authentication-Results: gabe.freedesktop.org;
	dkim=pass (2048-bit key; unprotected) header.d=intel.com header.i=@intel.com header.b="NRmGG++c";
	dkim-atps=neutral
X-Original-To: dri-devel@lists.freedesktop.org
Delivered-To: dri-devel@lists.freedesktop.org
Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.16])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 7783410E96D;
 Wed, 26 Feb 2025 17:19:35 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
 d=intel.com; i=@intel.com; q=dns/txt; s=Intel;
 t=1740590376; x=1772126376;
 h=message-id:date:subject:to:cc:references:from:
 in-reply-to:content-transfer-encoding:mime-version;
 bh=OuLLTqa0zY7+RvQKkQBsLFW7uMMzPPo9aHDKIBVKmAk=;
 b=NRmGG++chgujJAvnR7xYBA1VlrorMi2QUA+0rwCOfF1PrLgpIZtHaGim
 72e2fKdXV0N9w+VszUUSXuqQbKqBNQsV/TQd9NQwxFFIpwS4dDmzazpZ9
 rDDJQ0dnjTMMb5PVOgkfNpTcTlO/SpvxGryFdbtS81cz8hlItHhthX3o/
 o8fUgpMOhRQkck3k1fDJXV+/d1A2tetQygTYOCEqLkahKrfVMuBiBYdgg
 Ko+YYly/wbW/gsVFo6CnFS00unnpFNINvx+0YhQW+uswZCQOaRNRHXT7i
 srl9KRD/NxF+AdoW6O9UaBbkZrwrQIVWH9zD1zFLxxwMZ09BkR9IH3dJL A==;
X-CSE-ConnectionGUID: dsCBpxa4RQmopSFcXpcWTA==
X-CSE-MsgGUID: iSGXVu9wTmW9/nRr0AyDiQ==
X-IronPort-AV: E=McAfee;i="6700,10204,11357"; a="29049554"
X-IronPort-AV: E=Sophos;i="6.13,317,1732608000"; d="scan'208";a="29049554"
Received: from fmviesa010.fm.intel.com ([10.60.135.150])
 by fmvoesa110.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;
 26 Feb 2025 09:18:57 -0800
X-CSE-ConnectionGUID: 87gd5fQfQ3CwNoW+4Z2+gw==
X-CSE-MsgGUID: JBtVipTaSsmeGmGZTun1ZQ==
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="6.13,317,1732608000"; d="scan'208";a="117242463"
Received: from orsmsx901.amr.corp.intel.com ([10.22.229.23])
 by fmviesa010.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;
 26 Feb 2025 09:18:57 -0800
Received: from orsmsx601.amr.corp.intel.com (10.22.229.14) by
 ORSMSX901.amr.corp.intel.com (10.22.229.23) with Microsoft SMTP Server
 (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id
 15.2.1544.14; Wed, 26 Feb 2025 09:18:55 -0800
Received: from orsedg603.ED.cps.intel.com (10.7.248.4) by
 orsmsx601.amr.corp.intel.com (10.22.229.14) with Microsoft SMTP Server
 (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id
 15.1.2507.44 via Frontend Transport; Wed, 26 Feb 2025 09:18:55 -0800
Received: from NAM10-MW2-obe.outbound.protection.outlook.com (104.47.55.42) by
 edgegateway.intel.com (134.134.137.100) with Microsoft SMTP Server
 (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.1.2507.44; Wed, 26 Feb 2025 09:18:39 -0800
ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;
 b=ywbF8gDy9AOjdsHIJFG4mfID1T9j6y5nHku+Ne9DPN05vIeBFgR/g73tV1G7kel3NAcePBkWEdxoTu+O8L5MAg5Yq0Ys/8kHrhG0KP9UKejrGQIgBnpFylrHiNWG5n8nu9gGZ2XBixMJqeihZUeHdvr21fHYz6cKBhlWa4A30UJfMnVHvYW+1oNed/envQx1YgAARyIimHa7Sa74W51xlMkxJc2l18nWZmtZN1DZUYTMa0iK1raF29QdvkZjnEb3MMCwJHztKeHLwAWCHHSoeS/5+CLEhENu8wSz6swpZzZzbIvfs5KymLPI9H2FD/NhBzZyOmPHw6styd6dlnJQ7g==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector10001;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=C76BJr9eB3BKgM3D9Dky4vvoLxjgweJLgjhcSKzl45I=;
 b=lBRP86E0Ht7lq7201K83dS7iK8yMZlenlAidqU6tk5xBH6JH0nsUZLU0rbel8fHL8X8Q/SwxxzAZKBolWUOhxhR9xDcc9F4xznwK8LUz0JLvdXw5PSWd3jnLiz+5ln41xuaJmhojK8b9cIcKeLNRWnO00j04RzXePoVGOvwKg+LLRldUiB+6yyyB+ezVkllRA7yIp7pjibkoqqZeFy25GBtqfiKZhVoNrNXEEfdhgSGvkvkScB9tIMrKjHIVsMtot+pVAOImy0mIouA1R/Tz3LpKX9WPXNTd2Wxs4WMZT5dDwNT/qGy5O+voycNfSEHJL++/1/T86vv5D3zxUD0NpA==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com;
 dkim=pass header.d=intel.com; arc=none
Authentication-Results: dkim=none (message not signed)
 header.d=none;dmarc=none action=none header.from=intel.com;
Received: from MW4PR11MB7056.namprd11.prod.outlook.com (2603:10b6:303:21a::12)
 by MN2PR11MB4533.namprd11.prod.outlook.com (2603:10b6:208:264::19)
 with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8466.21; Wed, 26 Feb
 2025 17:18:36 +0000
Received: from MW4PR11MB7056.namprd11.prod.outlook.com
 ([fe80::c4d8:5a0b:cf67:99c5]) by MW4PR11MB7056.namprd11.prod.outlook.com
 ([fe80::c4d8:5a0b:cf67:99c5%4]) with mapi id 15.20.8466.016; Wed, 26 Feb 2025
 17:18:35 +0000
Message-ID: <8ae0bd90-a820-4c06-943d-bc9d652861c4@intel.com>
Date: Wed, 26 Feb 2025 22:48:28 +0530
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v6 14/32] drm/xe: Add (re)bind to SVM page fault handler
To: Matthew Brost <matthew.brost@intel.com>, <intel-xe@lists.freedesktop.org>, 
 <dri-devel@lists.freedesktop.org>
CC: <apopple@nvidia.com>, <airlied@gmail.com>,
 <thomas.hellstrom@linux.intel.com>, <simona.vetter@ffwll.ch>,
 <felix.kuehling@amd.com>, <dakr@kernel.org>
References: <20250225044311.3178695-1-matthew.brost@intel.com>
 <20250225044311.3178695-15-matthew.brost@intel.com>
Content-Language: en-US
From: "Ghimiray, Himal Prasad" <himal.prasad.ghimiray@intel.com>
In-Reply-To: <20250225044311.3178695-15-matthew.brost@intel.com>
Content-Type: text/plain; charset="UTF-8"; format=flowed
Content-Transfer-Encoding: 8bit
X-ClientProxiedBy: MAXP287CA0022.INDP287.PROD.OUTLOOK.COM
 (2603:1096:a00:49::29) To MW4PR11MB7056.namprd11.prod.outlook.com
 (2603:10b6:303:21a::12)
MIME-Version: 1.0
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: MW4PR11MB7056:EE_|MN2PR11MB4533:EE_
X-MS-Office365-Filtering-Correlation-Id: dd3293b6-1a5d-4993-a92f-08dd56899a4b
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam: BCL:0;ARA:13230040|366016|376014|1800799024;
X-Microsoft-Antispam-Message-Info: =?utf-8?B?ZEhEbmEzSXY4QWJDQmxmSDBFSnZaVGNtQlYrVnp6dVd1bHY0V0E4MWl6OXlm?=
 =?utf-8?B?MUcvQ0gxRzVaNmoweVU3SUxzK0djUFR2ekxuT1pIZXZ2aHZvWmhFSjV6ZXpY?=
 =?utf-8?B?d3V4TTd5R0lXQzZFUjlXNVZvejRrdUJ1TzAyKzI5S3ozNTdqQWcrci8yRi9Q?=
 =?utf-8?B?TzEwd2xlVFFMSStYanl4aWgwRkJvSklCZzV0MjVKUnNTUi8veTlMWFYrWkd2?=
 =?utf-8?B?NXZTTlc5QXgzakpBWXNlenZiTzArVDNhVVBwUy92ODNXM0E1QzRRZ3A4VFRi?=
 =?utf-8?B?RFJ4QlJ2aUl4MHJpZmpnRys3aXVkM1B2TkJ2TmhCTlVCNVNsSVFVa290OVFO?=
 =?utf-8?B?eStVL0tGL2RZWmZVUWpFL3ZMQWNQSllxVXNLMi9pSnUvOE1JYXdkT29Ra0do?=
 =?utf-8?B?a3JNOFoweTJiMEJoODU1c1FSVy8ySm40MkxERnhmM2dhR3JPNUdkVlJJU1Q3?=
 =?utf-8?B?enFhd1FHa3BRV1JnUndhMFRMbVBoa1pleVFhekMvM3JGNDVneFN6Y0hlWnAz?=
 =?utf-8?B?Q3U0RHJsWjkwN3ZDSWw1ODFYaHI3VERtRlh4cS9lN0c1VGZJQUM4aklLVk1r?=
 =?utf-8?B?RXp4eVlPdTJvMUVTYlY2ZmlyZi9RelQ3SmZaN0NCY0FSdFFtOEZISzJVdHJs?=
 =?utf-8?B?cytwTjN0bVgwUXZjMXduZ0Z2YzZoTEkyVTZ2alZNdDROUUZGYW4wZ2tkS20w?=
 =?utf-8?B?bk44OUZ1NHdrYzlrMW1kTWM2S1hhR3V3R0ZoUGlaYUJkb0JqNFhEV2JYK2dz?=
 =?utf-8?B?Qi9OMVdOKzd0NVdmcGtpUW10RHpzd2hqMU54TUw2TnFkdlZYWkNuUSsyc3Fn?=
 =?utf-8?B?cEJoMjhRYnZveE5HUEdGKzM1bGZIallKOXp2R2hKODNrbHFNQ2hTZ1MvN0NC?=
 =?utf-8?B?a21zRENhQ1o4ZmhkZko2dFZ1dTVqeElCRWdvdnIwUnBKTHdqZEhFMmlrejQ1?=
 =?utf-8?B?K0NmUjFrNTROYmQra2p2VVlha1pPT1hvU1VhZlU1c0oxbXpma2VmUXZrdU5J?=
 =?utf-8?B?TnpUQm9RckhudGhVQ2pQcHkrRDA0a3pEZjJOQml1UWVEeXhuOHd3YVdhYVBt?=
 =?utf-8?B?WWtNZjFpVy82NUw0WlN1M0c4NmtEWkZNb0lkcjkrQkdrTHFDby8zOWtuMFdp?=
 =?utf-8?B?UmpZOGV6RWtZKys2U3ZTR0ZzbTNmclJhSjFXQ3EyNDlxZXBLYjROckRZY0NV?=
 =?utf-8?B?VlBrQnBuc2dPMTBQVXhWbFdKNW5JUzhKY1AwK29yU2RmVVkraWJsbTNDeG8x?=
 =?utf-8?B?MHlQanBUa0RXbXRPL3JBejI3TkhhRXk1TlJQOExBRGRpdk9nUkxKVnpKVXpX?=
 =?utf-8?B?ZjgySTRYWS8vY3ZzRWVFRjVEVHJLcFNPN3o4RG52c3VaR1VTOGRwRzZhZmxS?=
 =?utf-8?B?ejlkK1Ruc0lDQU13NEYvNHE1VE5DWmVGWG5WbmcvS255dEtZMzFIZERxVHd3?=
 =?utf-8?B?ODIvbk1wWVlhYUtoOVFneHlSeTc0VUQxQ2tyNHc2dkJaMlk2KzBwektTYlRV?=
 =?utf-8?B?YWdmMTU5N2xNbC93TUl1eEU0SHY3YmNISHl6aHlyY2dxSTd6bGhxcDcwd2lY?=
 =?utf-8?B?TlZrQm1FaUtoRjh4T1hKNzNuY2g4SkZUdEF5WDdNWU9RV01ueHlaZEhwOWtY?=
 =?utf-8?B?bm53ZERPUW5nS0dlYUZ3QndmNXUrTzZKb1QzU21rdll0bWUwVEJsZ3VXNFZ1?=
 =?utf-8?B?ekE0WWMwblZvaFhXdHdCM0w3eTd1NnM3alJyV3k4R3kxSUwwZkVyYzkwd0lj?=
 =?utf-8?B?aG5QTU5Ja05sYXRxR3RsRjdGTXFXTUVTVmppY0VWRGxGQ1BtVVhvcS80OUJJ?=
 =?utf-8?B?NkRqUFh4WCtHcXBzanArcGpIQUdnQ1NQUm92R2t4eVFZKzFQL21WOUgxTFRo?=
 =?utf-8?Q?/FzHXhE3PnWfZ?=
X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;
 IPV:NLI; SFV:NSPM; H:MW4PR11MB7056.namprd11.prod.outlook.com; PTR:; CAT:NONE;
 SFS:(13230040)(366016)(376014)(1800799024); DIR:OUT; SFP:1101; 
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?N3RQVmVMWFdiM0k3TTBuU0pheHZPMWI1aEZqOTRoeDdJOUphL1hjTDZzMGta?=
 =?utf-8?B?eXNKOXV2TDJRMVA2T3ZCYTB3ZTN0L2RrNUtDR2ZObnNNcVdDSzRKQ3hYWkJo?=
 =?utf-8?B?TENZZFQxK01DbGw1dUZ1TWExblRYTEh5OW5HMThYdE1yYVBVNXlIUDdzMUZw?=
 =?utf-8?B?bUwvUlZyU0Jod2lDcjYwODRuUFcxMmVmKzFOVDRxZnFZZkMzL2tiUklnczZo?=
 =?utf-8?B?ajNLMG1RTHpubnA0N1ovTFpIcEZjMzdyWnozYUxOZEwxMHVaeHFyM1lyTFB1?=
 =?utf-8?B?YVBvc2RZZVR0V2haclZmSmx2aElsQ1FrTEpWR3Z4blRjY3BaM2xmbUlieGxy?=
 =?utf-8?B?RDlUR1ljM2pXNTgwY3hmQ25LUHNFWGJDa0tiN09GOTV2eFU1bkRWUTV2VXo2?=
 =?utf-8?B?RHdvaUN0Z1JRL041Q3hHTmVMZmxQaytVOGhXY1Z1RGcxSVE4NWk1ZURFNkt6?=
 =?utf-8?B?STFka2pDYUVSUHBXTkRhUS85MnlVMEJvTXVTalJCM1NZQng2SXFzdnAvTFdQ?=
 =?utf-8?B?TEdrd0wvRFJIazJJYis1M1F5RFdUMHBIQkd5OTA1QUhSbUNVVmg1MXl6bVlI?=
 =?utf-8?B?Q1RtQVFWWTJZeDhoY1RlY3VzMG15YXl5SUQwRzNibFZrZ1FMbFlpV055aXJ3?=
 =?utf-8?B?czlrT2RmT05pcDNMRGpkOEk2blFWR3lFcWo0b0N1M2hCWnVCVkMvcXZxMFBp?=
 =?utf-8?B?a0pmNFpVeGU0YjZqYzd4bTd5ZkhrS09DTGE4VTgrbFhzWldmRXpnTEwrRjhV?=
 =?utf-8?B?TmxMZ0dpR2FiaUN3SXNqd3ozUzZWK2ZzNXI3QlM1WFdoSWJCeFErSzlDelJv?=
 =?utf-8?B?OUpnajZMejJrVWdHenV6T2dBdEpPcW9pTVV5QlYxeHdzdlVuRlA0VU94bCtW?=
 =?utf-8?B?RlFFeFZZNXlFZEN1OHV6VFByQnF5STB0NGVKa0dHcXdQaHNUUmhZNzE0MnR2?=
 =?utf-8?B?SVJHQzVTb2o5YnpkM1RURlR2cndYNDduL1hKMHUwczFxQlVIZUFDQWxSbzNK?=
 =?utf-8?B?cHk2T2tzbGpSU2w4eGpHS0hlTkRIdXlCSVIwYndQSyt1MTloTlBobnIvNXlX?=
 =?utf-8?B?Z2ZkeWg4NU9HQTU2dEtQQ01iY3QzWVRwNytVN0pHRXd6YlZZcXpnZG5OSEpU?=
 =?utf-8?B?Ulg2Um4zVEJKNHYwWndsajZ6djgwODFyNjdWckwrYXFlV2xVSXMxRWlMdkpq?=
 =?utf-8?B?U1pkUzR0dFJ2NGpKNWpRSUNlaXJ5T0JwYWgrcGJtMU9ISFQxTWRyaHl4cWJy?=
 =?utf-8?B?ZlBNenZlaFFSS2Fkald4OFNXcGhzbnV1VHBiU2wvTEMrSkhucm03eTc2R1JK?=
 =?utf-8?B?NUdhNG80RWJRZ1VsK3J0U1o4VWlNZUFlall4YUpieC9GR21lS1ljY3h5RXEv?=
 =?utf-8?B?clJNaFBObFBLZXFMVUFVQjdXZXpZTGU0QTNtMWZsN2xFald4aDJsdnhCRGQx?=
 =?utf-8?B?Qm9menpGY2pQVG1HeGhkdVF5VUFCNkpUaCsxcTczbE03NlFwSktiRkMzSzZJ?=
 =?utf-8?B?WXVYTXpmNk9NZVExTTNqRloxMGVtK2tnYldhajhpbytRL0tVQnhNd3E3M3Jr?=
 =?utf-8?B?ZzVQV3E5NnhmNDVCZVVrS2lxWWxuTzhJTWRRNlJrSE44M25NUEwvUFNaSUNR?=
 =?utf-8?B?V3JJcmo5RlhERHQ0Y2ZoWXgrMml3VVN3cWx3UnltUTBVbjlsM3IranRnOThR?=
 =?utf-8?B?N0ovb3RJTThZRFlrcG0vbjFQbWxHTjJ2ckhmZjI4bzdwU3RuSTRyYnVlc2JT?=
 =?utf-8?B?N0pMQ1JSZDNFVGo3MkpsSDBIOTlucm1TcGdzVXpPa0pOVkd1MExQV1FqVFJt?=
 =?utf-8?B?TmNjVWhLc1lDdnRKOWpwUkFsOHg4eEprNzMrOHN3c2o0TjFyZ3h1MVQya0lP?=
 =?utf-8?B?a20rL01DNGVzSFNobzFXUEs1WGk3NHI0UzJhNTV2VldkaStYOEZQOU4zb2Qy?=
 =?utf-8?B?Vmx2cmpBeFFNKzl6V3YwUXVYUzVudmNmcGhGTHRkZm9HalhsUHBhbDRXbk8w?=
 =?utf-8?B?ZDdjV1VVRVhJdndqVzhJVERyS2FEa3FRUlROalVpV0J5aGllYTNVb1lhNEd6?=
 =?utf-8?B?RVlCaThWUmswZEJZMUM5QXZEWnN3U2VvRFZMdmlvcU9NWVBjbWpkaDgxZVcx?=
 =?utf-8?B?Y0xncllRZnViaTVwdW5Ybm9hM0ZXZTdHZjREYUtyWEwrWDJndnBta1dGMmdt?=
 =?utf-8?Q?zXzsB1FvQ35+5ZvXN/k2fPU=3D?=
X-MS-Exchange-CrossTenant-Network-Message-Id: dd3293b6-1a5d-4993-a92f-08dd56899a4b
X-MS-Exchange-CrossTenant-AuthSource: MW4PR11MB7056.namprd11.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 26 Feb 2025 17:18:35.8885 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 46c98d88-e344-4ed4-8496-4ed7712e255d
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: QStH5dzFXFc+2ZOQDZi0cH3OXaCaA/ZfTRE0vAghxoaEn8469dmk9+4Itt8sXvQU6FxGGfCZCYe+4UobBdoFfnsCE6rFPC2sgcr2J24wifE=
X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR11MB4533
X-OriginatorOrg: intel.com
X-BeenThere: dri-devel@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Direct Rendering Infrastructure - Development
 <dri-devel.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/dri-devel>,
 <mailto:dri-devel-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/dri-devel>
List-Post: <mailto:dri-devel@lists.freedesktop.org>
List-Help: <mailto:dri-devel-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/dri-devel>,
 <mailto:dri-devel-request@lists.freedesktop.org?subject=subscribe>
Errors-To: dri-devel-bounces@lists.freedesktop.org
Sender: "dri-devel" <dri-devel-bounces@lists.freedesktop.org>



On 25-02-2025 10:12, Matthew Brost wrote:
> Add (re)bind to SVM page fault handler. To facilitate add support
> function to VM layer which (re)binds a SVM range. Also teach PT layer to
> understand (re)binds of SVM ranges.
> 
> v2:
>   - Don't assert BO lock held for range binds
>   - Use xe_svm_notifier_lock/unlock helper in xe_svm_close
>   - Use drm_pagemap dma cursor
>   - Take notifier lock in bind code to check range state
> v3:
>   - Use new GPU SVM range structure (Thomas)
>   - Kernel doc (Thomas)
>   - s/DRM_GPUVA_OP_USER/DRM_GPUVA_OP_DRIVER (Thomas)
> v5:
>   - Kernel doc (Thomas)
> v6:
>   - Only compile if CONFIG_DRM_GPUSVM selected (CI, Lucas)
> 
> Signed-off-by: Thomas Hellstr√∂m <thomas.hellstrom@linux.intel.com>
> Signed-off-by: Matthew Brost <matthew.brost@intel.com>
> ---
>   drivers/gpu/drm/xe/xe_pt.c       | 170 +++++++++++++++++++++++++++----
>   drivers/gpu/drm/xe/xe_pt_types.h |   2 +
>   drivers/gpu/drm/xe/xe_svm.c      |  44 +++++++-
>   drivers/gpu/drm/xe/xe_svm.h      |  28 +++++
>   drivers/gpu/drm/xe/xe_vm.c       |  92 +++++++++++++++++
>   drivers/gpu/drm/xe/xe_vm.h       |   5 +
>   drivers/gpu/drm/xe/xe_vm_types.h |  19 ++++
>   7 files changed, 340 insertions(+), 20 deletions(-)
> 
> diff --git a/drivers/gpu/drm/xe/xe_pt.c b/drivers/gpu/drm/xe/xe_pt.c
> index a9aa1678437e..cb63596dbfbf 100644
> --- a/drivers/gpu/drm/xe/xe_pt.c
> +++ b/drivers/gpu/drm/xe/xe_pt.c
> @@ -602,6 +602,7 @@ static const struct xe_pt_walk_ops xe_pt_stage_bind_ops = {
>    * range.
>    * @tile: The tile we're building for.
>    * @vma: The vma indicating the address range.
> + * @range: The range indicating the address range.
>    * @entries: Storage for the update entries used for connecting the tree to
>    * the main tree at commit time.
>    * @num_entries: On output contains the number of @entries used.
> @@ -617,6 +618,7 @@ static const struct xe_pt_walk_ops xe_pt_stage_bind_ops = {
>    */
>   static int
>   xe_pt_stage_bind(struct xe_tile *tile, struct xe_vma *vma,
> +		 struct xe_svm_range *range,
>   		 struct xe_vm_pgtable_update *entries, u32 *num_entries)
>   {
>   	struct xe_device *xe = tile_to_xe(tile);
> @@ -633,14 +635,38 @@ xe_pt_stage_bind(struct xe_tile *tile, struct xe_vma *vma,
>   		.vm = xe_vma_vm(vma),
>   		.tile = tile,
>   		.curs = &curs,
> -		.va_curs_start = xe_vma_start(vma),
> +		.va_curs_start = range ? range->base.itree.start :
> +			xe_vma_start(vma),
>   		.vma = vma,
>   		.wupd.entries = entries,
> -		.needs_64K = (xe_vma_vm(vma)->flags & XE_VM_FLAG_64K) && is_devmem,
>   	};
>   	struct xe_pt *pt = xe_vma_vm(vma)->pt_root[tile->id];
>   	int ret;
>   
> +	if (range) {
> +		/* Move this entire thing to xe_svm.c? */
> +		xe_svm_notifier_lock(xe_vma_vm(vma));
> +		if (!xe_svm_range_pages_valid(range)) {
> +			xe_svm_notifier_unlock(xe_vma_vm(vma));
> +			return -EAGAIN;
> +		}
> +		if (xe_svm_range_has_dma_mapping(range)) {
> +			xe_res_first_dma(range->base.dma_addr, 0,
> +					 range->base.itree.last + 1 - range->base.itree.start,
> +					 &curs);
> +			is_devmem = xe_res_is_vram(&curs);
> +		} else {
> +			xe_assert(xe, false);
> +		}
> +		/*
> +		 * Note, when unlocking the resource cursor dma addresses may become
> +		 * stale, but the bind will be aborted anyway att commit time.
> +		 */
> +		xe_svm_notifier_unlock(xe_vma_vm(vma));
> +	}
> +
> +	xe_walk.needs_64K = (xe_vma_vm(vma)->flags & XE_VM_FLAG_64K) && is_devmem;
> +
>   	/**
>   	 * Default atomic expectations for different allocation scenarios are as follows:
>   	 *
> @@ -662,7 +688,7 @@ xe_pt_stage_bind(struct xe_tile *tile, struct xe_vma *vma,
>   			 * gets migrated to LMEM, bind such allocations with
>   			 * device atomics enabled.
>   			 */
> -			else if (is_devmem && !xe_bo_has_single_placement(bo))
> +			else if (is_devmem)
>   				xe_walk.default_pte |= XE_USM_PPGTT_PTE_AE;
>   		} else {
>   			xe_walk.default_pte |= XE_USM_PPGTT_PTE_AE;
> @@ -678,15 +704,16 @@ xe_pt_stage_bind(struct xe_tile *tile, struct xe_vma *vma,
>   
>   	if (is_devmem) {
>   		xe_walk.default_pte |= XE_PPGTT_PTE_DM;
> -		xe_walk.dma_offset = vram_region_gpu_offset(bo->ttm.resource);
> +		xe_walk.dma_offset = bo ? vram_region_gpu_offset(bo->ttm.resource) : 0;
>   	}
>   
>   	if (!xe_vma_has_no_bo(vma) && xe_bo_is_stolen(bo))
>   		xe_walk.dma_offset = xe_ttm_stolen_gpu_offset(xe_bo_device(bo));
>   
> -	xe_bo_assert_held(bo);
> +	if (!range)
> +		xe_bo_assert_held(bo);
>   
> -	if (!xe_vma_is_null(vma)) {
> +	if (!xe_vma_is_null(vma) && !range) {
>   		if (xe_vma_is_userptr(vma))
>   			xe_res_first_sg(to_userptr_vma(vma)->userptr.sg, 0,
>   					xe_vma_size(vma), &curs);
> @@ -696,12 +723,14 @@ xe_pt_stage_bind(struct xe_tile *tile, struct xe_vma *vma,
>   		else
>   			xe_res_first_sg(xe_bo_sg(bo), xe_vma_bo_offset(vma),
>   					xe_vma_size(vma), &curs);
> -	} else {
> +	} else if (!range) {
>   		curs.size = xe_vma_size(vma);
>   	}
>   
> -	ret = xe_pt_walk_range(&pt->base, pt->level, xe_vma_start(vma),
> -			       xe_vma_end(vma), &xe_walk.base);
> +	ret = xe_pt_walk_range(&pt->base, pt->level,
> +			       range ? range->base.itree.start : xe_vma_start(vma),
> +			       range ? range->base.itree.last + 1 : xe_vma_end(vma),
> +			       &xe_walk.base);
>   
>   	*num_entries = xe_walk.wupd.num_used_entries;
>   	return ret;
> @@ -934,7 +963,7 @@ static void xe_pt_commit_locks_assert(struct xe_vma *vma)
>   
>   	lockdep_assert_held(&vm->lock);
>   
> -	if (!xe_vma_is_userptr(vma) && !xe_vma_is_null(vma))
> +	if (!xe_vma_has_no_bo(vma))
>   		dma_resv_assert_held(xe_vma_bo(vma)->ttm.base.resv);
>   
>   	xe_vm_assert_held(vm);
> @@ -1036,12 +1065,13 @@ static void xe_pt_free_bind(struct xe_vm_pgtable_update *entries,
>   
>   static int
>   xe_pt_prepare_bind(struct xe_tile *tile, struct xe_vma *vma,
> +		   struct xe_svm_range *range,
>   		   struct xe_vm_pgtable_update *entries, u32 *num_entries)
>   {
>   	int err;
>   
>   	*num_entries = 0;
> -	err = xe_pt_stage_bind(tile, vma, entries, num_entries);
> +	err = xe_pt_stage_bind(tile, vma, range, entries, num_entries);
>   	if (!err)
>   		xe_tile_assert(tile, *num_entries);
>   
> @@ -1147,6 +1177,8 @@ static int op_add_deps(struct xe_vm *vm, struct xe_vma_op *op,
>   	case DRM_GPUVA_OP_PREFETCH:
>   		err = vma_add_deps(gpuva_to_vma(op->base.prefetch.va), job);
>   		break;
> +	case DRM_GPUVA_OP_DRIVER:
> +		break;
>   	default:
>   		drm_warn(&vm->xe->drm, "NOT POSSIBLE");
>   	}
> @@ -1371,6 +1403,34 @@ static int xe_pt_userptr_pre_commit(struct xe_migrate_pt_update *pt_update)
>   	return err;
>   }
>   
> +static int xe_pt_svm_pre_commit(struct xe_migrate_pt_update *pt_update)
> +{
> +	struct xe_vm *vm = pt_update->vops->vm;
> +	struct xe_vma_ops *vops = pt_update->vops;
> +	struct xe_vma_op *op;
> +	int err;
> +
> +	err = xe_pt_pre_commit(pt_update);
> +	if (err)
> +		return err;
> +
> +	xe_svm_notifier_lock(vm);
> +
> +	list_for_each_entry(op, &vops->list, link) {
> +		struct xe_svm_range *range = op->map_range.range;
> +
> +		xe_assert(vm->xe, xe_vma_is_cpu_addr_mirror(op->map_range.vma));
> +		xe_assert(vm->xe, op->subop == XE_VMA_SUBOP_MAP_RANGE);
> +
> +		if (!xe_svm_range_pages_valid(range)) {
> +			xe_svm_notifier_unlock(vm);
> +			return -EAGAIN;
> +		}
> +	}
> +
> +	return 0;
> +}
> +
>   struct invalidation_fence {
>   	struct xe_gt_tlb_invalidation_fence base;
>   	struct xe_gt *gt;
> @@ -1663,12 +1723,12 @@ xe_pt_commit_prepare_unbind(struct xe_vma *vma,
>   
>   static void
>   xe_pt_update_ops_rfence_interval(struct xe_vm_pgtable_update_ops *pt_update_ops,
> -				 struct xe_vma *vma)
> +				 u64 start, u64 end)
>   {
> +	u64 last;
>   	u32 current_op = pt_update_ops->current_op;
>   	struct xe_vm_pgtable_update_op *pt_op = &pt_update_ops->ops[current_op];
>   	int i, level = 0;
> -	u64 start, last;
>   
>   	for (i = 0; i < pt_op->num_entries; i++) {
>   		const struct xe_vm_pgtable_update *entry = &pt_op->entries[i];
> @@ -1678,8 +1738,8 @@ xe_pt_update_ops_rfence_interval(struct xe_vm_pgtable_update_ops *pt_update_ops,
>   	}
>   
>   	/* Greedy (non-optimal) calculation but simple */
> -	start = ALIGN_DOWN(xe_vma_start(vma), 0x1ull << xe_pt_shift(level));
> -	last = ALIGN(xe_vma_end(vma), 0x1ull << xe_pt_shift(level)) - 1;
> +	start = ALIGN_DOWN(start, 0x1ull << xe_pt_shift(level));
> +	last = ALIGN(end, 0x1ull << xe_pt_shift(level)) - 1;
>   
>   	if (start < pt_update_ops->start)
>   		pt_update_ops->start = start;
> @@ -1721,7 +1781,7 @@ static int bind_op_prepare(struct xe_vm *vm, struct xe_tile *tile,
>   	if (err)
>   		return err;
>   
> -	err = xe_pt_prepare_bind(tile, vma, pt_op->entries,
> +	err = xe_pt_prepare_bind(tile, vma, NULL, pt_op->entries,
>   				 &pt_op->num_entries);
>   	if (!err) {
>   		xe_tile_assert(tile, pt_op->num_entries <=
> @@ -1729,7 +1789,9 @@ static int bind_op_prepare(struct xe_vm *vm, struct xe_tile *tile,
>   		xe_vm_dbg_print_entries(tile_to_xe(tile), pt_op->entries,
>   					pt_op->num_entries, true);
>   
> -		xe_pt_update_ops_rfence_interval(pt_update_ops, vma);
> +		xe_pt_update_ops_rfence_interval(pt_update_ops,
> +						 xe_vma_start(vma),
> +						 xe_vma_end(vma));
>   		++pt_update_ops->current_op;
>   		pt_update_ops->needs_userptr_lock |= xe_vma_is_userptr(vma);
>   
> @@ -1763,6 +1825,48 @@ static int bind_op_prepare(struct xe_vm *vm, struct xe_tile *tile,
>   	return err;
>   }
>   
> +static int bind_range_prepare(struct xe_vm *vm, struct xe_tile *tile,
> +			      struct xe_vm_pgtable_update_ops *pt_update_ops,
> +			      struct xe_vma *vma, struct xe_svm_range *range)
> +{
> +	u32 current_op = pt_update_ops->current_op;
> +	struct xe_vm_pgtable_update_op *pt_op = &pt_update_ops->ops[current_op];
> +	int err;
> +
> +	xe_tile_assert(tile, xe_vma_is_cpu_addr_mirror(vma));
> +
> +	vm_dbg(&xe_vma_vm(vma)->xe->drm,
> +	       "Preparing bind, with range [%lx...%lx)\n",
> +	       range->base.itree.start, range->base.itree.last);
> +
> +	pt_op->vma = NULL;
> +	pt_op->bind = true;
> +	pt_op->rebind = BIT(tile->id) & range->tile_present;
> +
> +	err = xe_pt_prepare_bind(tile, vma, range, pt_op->entries,
> +				 &pt_op->num_entries);
> +	if (!err) {
> +		xe_tile_assert(tile, pt_op->num_entries <=
> +			       ARRAY_SIZE(pt_op->entries));
> +		xe_vm_dbg_print_entries(tile_to_xe(tile), pt_op->entries,
> +					pt_op->num_entries, true);
> +
> +		xe_pt_update_ops_rfence_interval(pt_update_ops,
> +						 range->base.itree.start,
> +						 range->base.itree.last + 1);
> +		++pt_update_ops->current_op;
> +		pt_update_ops->needs_svm_lock = true;
> +
> +		pt_op->vma = vma;
> +		xe_pt_commit_prepare_bind(vma, pt_op->entries,
> +					  pt_op->num_entries, pt_op->rebind);
> +	} else {
> +		xe_pt_cancel_bind(vma, pt_op->entries, pt_op->num_entries);
> +	}
> +
> +	return err;
> +}
> +
>   static int unbind_op_prepare(struct xe_tile *tile,
>   			     struct xe_vm_pgtable_update_ops *pt_update_ops,
>   			     struct xe_vma *vma)
> @@ -1800,7 +1904,8 @@ static int unbind_op_prepare(struct xe_tile *tile,
>   
>   	xe_vm_dbg_print_entries(tile_to_xe(tile), pt_op->entries,
>   				pt_op->num_entries, false);
> -	xe_pt_update_ops_rfence_interval(pt_update_ops, vma);
> +	xe_pt_update_ops_rfence_interval(pt_update_ops, xe_vma_start(vma),
> +					 xe_vma_end(vma));
>   	++pt_update_ops->current_op;
>   	pt_update_ops->needs_userptr_lock |= xe_vma_is_userptr(vma);
>   	pt_update_ops->needs_invalidation = true;
> @@ -1870,6 +1975,15 @@ static int op_prepare(struct xe_vm *vm,
>   		pt_update_ops->wait_vm_kernel = true;
>   		break;
>   	}
> +	case DRM_GPUVA_OP_DRIVER:
> +		if (op->subop == XE_VMA_SUBOP_MAP_RANGE) {
> +			xe_assert(vm->xe, xe_vma_is_cpu_addr_mirror(op->map_range.vma));
> +
> +			err = bind_range_prepare(vm, tile, pt_update_ops,
> +						 op->map_range.vma,
> +						 op->map_range.range);
> +		}
> +		break;
>   	default:
>   		drm_warn(&vm->xe->drm, "NOT POSSIBLE");
>   	}
> @@ -2052,6 +2166,14 @@ static void op_commit(struct xe_vm *vm,
>   				       fence2);
>   		break;
>   	}
> +	case DRM_GPUVA_OP_DRIVER:
> +	{
> +		if (op->subop == XE_VMA_SUBOP_MAP_RANGE) {
> +			op->map_range.range->tile_present |= BIT(tile->id);
> +			op->map_range.range->tile_invalidated &= ~BIT(tile->id);
> +		}
> +		break;
> +	}
>   	default:
>   		drm_warn(&vm->xe->drm, "NOT POSSIBLE");
>   	}
> @@ -2069,6 +2191,12 @@ static const struct xe_migrate_pt_update_ops userptr_migrate_ops = {
>   	.pre_commit = xe_pt_userptr_pre_commit,
>   };
>   
> +static const struct xe_migrate_pt_update_ops svm_migrate_ops = {
> +	.populate = xe_vm_populate_pgtable,
> +	.clear = xe_migrate_clear_pgtable_callback,
> +	.pre_commit = xe_pt_svm_pre_commit,
> +};
> +
>   /**
>    * xe_pt_update_ops_run() - Run PT update operations
>    * @tile: Tile of PT update operations
> @@ -2094,7 +2222,9 @@ xe_pt_update_ops_run(struct xe_tile *tile, struct xe_vma_ops *vops)
>   	struct xe_vma_op *op;
>   	int err = 0, i;
>   	struct xe_migrate_pt_update update = {
> -		.ops = pt_update_ops->needs_userptr_lock ?
> +		.ops = pt_update_ops->needs_svm_lock ?
> +			&svm_migrate_ops :
> +			pt_update_ops->needs_userptr_lock ?
>   			&userptr_migrate_ops :
>   			&migrate_ops,
>   		.vops = vops,
> @@ -2215,6 +2345,8 @@ xe_pt_update_ops_run(struct xe_tile *tile, struct xe_vma_ops *vops)
>   				  &ifence->base.base, &mfence->base.base);
>   	}
>   
> +	if (pt_update_ops->needs_svm_lock)
> +		xe_svm_notifier_unlock(vm);
>   	if (pt_update_ops->needs_userptr_lock)
>   		up_read(&vm->userptr.notifier_lock);
>   
> diff --git a/drivers/gpu/drm/xe/xe_pt_types.h b/drivers/gpu/drm/xe/xe_pt_types.h
> index 384cc04de719..69eab6f37cfe 100644
> --- a/drivers/gpu/drm/xe/xe_pt_types.h
> +++ b/drivers/gpu/drm/xe/xe_pt_types.h
> @@ -104,6 +104,8 @@ struct xe_vm_pgtable_update_ops {
>   	u32 num_ops;
>   	/** @current_op: current operations */
>   	u32 current_op;
> +	/** @needs_svm_lock: Needs SVM lock */
> +	bool needs_svm_lock;
>   	/** @needs_userptr_lock: Needs userptr lock */
>   	bool needs_userptr_lock;
>   	/** @needs_invalidation: Needs invalidation */
> diff --git a/drivers/gpu/drm/xe/xe_svm.c b/drivers/gpu/drm/xe/xe_svm.c
> index 866872f75d5e..401583cf8e73 100644
> --- a/drivers/gpu/drm/xe/xe_svm.c
> +++ b/drivers/gpu/drm/xe/xe_svm.c
> @@ -258,6 +258,12 @@ void xe_svm_fini(struct xe_vm *vm)
>   	drm_gpusvm_fini(&vm->svm.gpusvm);
>   }
>   
> +static bool xe_svm_range_is_valid(struct xe_svm_range *range,
> +				  struct xe_tile *tile)
> +{
> +	return (range->tile_present & ~range->tile_invalidated) & BIT(tile->id);
> +}
> +
>   /**
>    * xe_svm_handle_pagefault() - SVM handle page fault
>    * @vm: The VM.
> @@ -275,7 +281,11 @@ int xe_svm_handle_pagefault(struct xe_vm *vm, struct xe_vma *vma,
>   			    bool atomic)
>   {
>   	struct drm_gpusvm_ctx ctx = { .read_only = xe_vma_read_only(vma), };
> +	struct xe_svm_range *range;
>   	struct drm_gpusvm_range *r;
> +	struct drm_exec exec;
> +	struct dma_fence *fence;
> +	ktime_t end = 0;
>   	int err;
>   
>   	lockdep_assert_held_write(&vm->lock);
> @@ -290,11 +300,43 @@ int xe_svm_handle_pagefault(struct xe_vm *vm, struct xe_vma *vma,
>   	if (IS_ERR(r))
>   		return PTR_ERR(r);
>   
> +	range = to_xe_range(r);
> +	if (xe_svm_range_is_valid(range, tile))
> +		return 0;
> +
>   	err = drm_gpusvm_range_get_pages(&vm->svm.gpusvm, r, &ctx);
>   	if (err == -EFAULT || err == -EPERM)	/* Corner where CPU mappings have changed */
>   		goto retry;
> +	if (err)
> +		goto err_out;
> +
> +retry_bind:
> +	drm_exec_init(&exec, 0, 0);
> +	drm_exec_until_all_locked(&exec) {
> +		err = drm_exec_lock_obj(&exec, vm->gpuvm.r_obj);
> +		drm_exec_retry_on_contention(&exec);
> +		if (err) {
> +			drm_exec_fini(&exec);
> +			goto err_out;
> +		}
> +
> +		fence = xe_vm_range_rebind(vm, vma, range, BIT(tile->id));
> +		if (IS_ERR(fence)) {
> +			drm_exec_fini(&exec);
> +			err = PTR_ERR(fence);
> +			if (err == -EAGAIN)
> +				goto retry;
> +			if (xe_vm_validate_should_retry(&exec, err, &end))
> +				goto retry_bind;
> +			goto err_out;
> +		}
> +	}
> +	drm_exec_fini(&exec);
> +
> +	dma_fence_wait(fence, false);
> +	dma_fence_put(fence);
>   
> -	/* TODO: Issue bind */
> +err_out:
>   
>   	return err;
>   }
> diff --git a/drivers/gpu/drm/xe/xe_svm.h b/drivers/gpu/drm/xe/xe_svm.h
> index 31090967b83c..e03699becb3d 100644
> --- a/drivers/gpu/drm/xe/xe_svm.h
> +++ b/drivers/gpu/drm/xe/xe_svm.h
> @@ -32,6 +32,17 @@ struct xe_svm_range {
>   };
>   
>   #if IS_ENABLED(CONFIG_DRM_GPUSVM)
> +/**
> + * xe_svm_range_pages_valid() - SVM range pages valid
> + * @range: SVM range
> + *
> + * Return: True if SVM range pages are valid, False otherwise
> + */
> +static inline bool xe_svm_range_pages_valid(struct xe_svm_range *range)
> +{
> +	return drm_gpusvm_range_pages_valid(range->base.gpusvm, &range->base);
> +}
> +
>   int xe_svm_init(struct xe_vm *vm);
>   
>   void xe_svm_fini(struct xe_vm *vm);
> @@ -42,6 +53,11 @@ int xe_svm_handle_pagefault(struct xe_vm *vm, struct xe_vma *vma,
>   			    struct xe_tile *tile, u64 fault_addr,
>   			    bool atomic);
>   #else
> +static inline bool xe_svm_range_pages_valid(struct xe_svm_range *range)
> +{
> +	return false;
> +}
> +
>   static inline
>   int xe_svm_init(struct xe_vm *vm)
>   {
> @@ -67,6 +83,18 @@ int xe_svm_handle_pagefault(struct xe_vm *vm, struct xe_vma *vma,
>   }
>   #endif
>   
> +/**
> + * xe_svm_range_has_dma_mapping() - SVM range has DMA mapping
> + * @range: SVM range
> + *
> + * Return: True if SVM range has a DMA mapping, False otherwise
> + */
> +static inline bool xe_svm_range_has_dma_mapping(struct xe_svm_range *range)
> +{
> +	lockdep_assert_held(&range->base.gpusvm->notifier_lock);
> +	return range->base.flags.has_dma_mapping;
> +}
> +
>   #define xe_svm_assert_in_notifier(vm__) \
>   	lockdep_assert_held_write(&(vm__)->svm.gpusvm.notifier_lock)
>   
> diff --git a/drivers/gpu/drm/xe/xe_vm.c b/drivers/gpu/drm/xe/xe_vm.c
> index b89b0933dff6..56524d21b708 100644
> --- a/drivers/gpu/drm/xe/xe_vm.c
> +++ b/drivers/gpu/drm/xe/xe_vm.c
> @@ -919,6 +919,96 @@ struct dma_fence *xe_vma_rebind(struct xe_vm *vm, struct xe_vma *vma, u8 tile_ma
>   	return fence;
>   }
>   
> +static void xe_vm_populate_range_rebind(struct xe_vma_op *op,
> +					struct xe_vma *vma,
> +					struct xe_svm_range *range,
> +					u8 tile_mask)
> +{
> +	INIT_LIST_HEAD(&op->link);
> +	op->tile_mask = tile_mask;
> +	op->base.op = DRM_GPUVA_OP_DRIVER;
> +	op->subop = XE_VMA_SUBOP_MAP_RANGE;
> +	op->map_range.vma = vma;
> +	op->map_range.range = range;
> +}
> +
> +static int
> +xe_vm_ops_add_range_rebind(struct xe_vma_ops *vops,
> +			   struct xe_vma *vma,
> +			   struct xe_svm_range *range,
> +			   u8 tile_mask)
> +{
> +	struct xe_vma_op *op;
> +
> +	op = kzalloc(sizeof(*op), GFP_KERNEL);
> +	if (!op)
> +		return -ENOMEM;
> +
> +	xe_vm_populate_range_rebind(op, vma, range, tile_mask);
> +	list_add_tail(&op->link, &vops->list);
> +	xe_vma_ops_incr_pt_update_ops(vops, tile_mask);
> +
> +	return 0;
> +}
> +
> +/**
> + * xe_vm_range_rebind() - VM range (re)bind
> + * @vm: The VM which the range belongs to.
> + * @vma: The VMA which the range belongs to.
> + * @range: SVM range to rebind.
> + * @tile_mask: Tile mask to bind the range to.
> + *
> + * (re)bind SVM range setting up GPU page tables for the range.
> + *
> + * Return: dma fence for rebind to signal completion on succees, ERR_PTR on
> + * failure
> + */
> +struct dma_fence *xe_vm_range_rebind(struct xe_vm *vm,
> +				     struct xe_vma *vma,
> +				     struct xe_svm_range *range,
> +				     u8 tile_mask)
> +{
> +	struct dma_fence *fence = NULL;
> +	struct xe_vma_ops vops;
> +	struct xe_vma_op *op, *next_op;
> +	struct xe_tile *tile;
> +	u8 id;
> +	int err;
> +
> +	lockdep_assert_held(&vm->lock);
> +	xe_vm_assert_held(vm);
> +	xe_assert(vm->xe, xe_vm_in_fault_mode(vm));
> +	xe_assert(vm->xe, xe_vma_is_cpu_addr_mirror(vma));
> +
> +	xe_vma_ops_init(&vops, vm, NULL, NULL, 0);
> +	for_each_tile(tile, vm->xe, id) {
> +		vops.pt_update_ops[id].wait_vm_bookkeep = true;
> +		vops.pt_update_ops[tile->id].q =
> +			xe_tile_migrate_exec_queue(tile);
> +	}
> +
> +	err = xe_vm_ops_add_range_rebind(&vops, vma, range, tile_mask);
> +	if (err)
> +		return ERR_PTR(err);
> +
> +	err = xe_vma_ops_alloc(&vops, false);
> +	if (err) {
> +		fence = ERR_PTR(err);
> +		goto free_ops;
> +	}
> +
> +	fence = ops_execute(vm, &vops);
> +
> +free_ops:
> +	list_for_each_entry_safe(op, next_op, &vops.list, link) {
> +		list_del(&op->link);
> +		kfree(op);
> +	}
> +	xe_vma_ops_fini(&vops);
> +
> +	return fence;
> +}
> +
>   static void xe_vma_free(struct xe_vma *vma)
>   {
>   	if (xe_vma_is_userptr(vma))
> @@ -2588,6 +2678,8 @@ static void op_trace(struct xe_vma_op *op)
>   	case DRM_GPUVA_OP_PREFETCH:
>   		trace_xe_vma_bind(gpuva_to_vma(op->base.prefetch.va));
>   		break;
> +	case DRM_GPUVA_OP_DRIVER:
> +		break;
>   	default:
>   		XE_WARN_ON("NOT POSSIBLE");
>   	}
> diff --git a/drivers/gpu/drm/xe/xe_vm.h b/drivers/gpu/drm/xe/xe_vm.h
> index 448922ad9b6b..61e7919956ec 100644
> --- a/drivers/gpu/drm/xe/xe_vm.h
> +++ b/drivers/gpu/drm/xe/xe_vm.h
> @@ -23,6 +23,7 @@ struct dma_fence;
>   struct xe_exec_queue;
>   struct xe_file;
>   struct xe_sync_entry;
> +struct xe_svm_range;
>   struct drm_exec;
>   
>   struct xe_vm *xe_vm_create(struct xe_device *xe, u32 flags);
> @@ -218,6 +219,10 @@ int xe_vm_userptr_check_repin(struct xe_vm *vm);
>   int xe_vm_rebind(struct xe_vm *vm, bool rebind_worker);
>   struct dma_fence *xe_vma_rebind(struct xe_vm *vm, struct xe_vma *vma,
>   				u8 tile_mask);
> +struct dma_fence *xe_vm_range_rebind(struct xe_vm *vm,
> +				     struct xe_vma *vma,
> +				     struct xe_svm_range *range,
> +				     u8 tile_mask);
>   
>   int xe_vm_invalidate_vma(struct xe_vma *vma);
>   
> diff --git a/drivers/gpu/drm/xe/xe_vm_types.h b/drivers/gpu/drm/xe/xe_vm_types.h
> index 18ec9003a48a..2d988a867e63 100644
> --- a/drivers/gpu/drm/xe/xe_vm_types.h
> +++ b/drivers/gpu/drm/xe/xe_vm_types.h
> @@ -19,6 +19,7 @@
>   #include "xe_range_fence.h"
>   
>   struct xe_bo;
> +struct xe_svm_range;
>   struct xe_sync_entry;
>   struct xe_user_fence;
>   struct xe_vm;
> @@ -335,6 +336,14 @@ struct xe_vma_op_prefetch {
>   	u32 region;
>   };
>   
> +/** struct xe_vma_op_map_range - VMA map range operation */
> +struct xe_vma_op_map_range {
> +	/** @vma: VMA to map (system allocator VMA) */
> +	struct xe_vma *vma;
> +	/** @range: SVM range to map */
> +	struct xe_svm_range *range;
> +};
> +
>   /** enum xe_vma_op_flags - flags for VMA operation */
>   enum xe_vma_op_flags {
>   	/** @XE_VMA_OP_COMMITTED: VMA operation committed */
> @@ -345,6 +354,12 @@ enum xe_vma_op_flags {
>   	XE_VMA_OP_NEXT_COMMITTED	= BIT(2),
>   };
>   
> +/** enum xe_vma_subop - VMA sub-operation */
> +enum xe_vma_subop {
> +	/** @XE_VMA_SUBOP_MAP_RANGE: Map range */
> +	XE_VMA_SUBOP_MAP_RANGE,
> +};
> +
>   /** struct xe_vma_op - VMA operation */
>   struct xe_vma_op {
>   	/** @base: GPUVA base operation */
> @@ -353,6 +368,8 @@ struct xe_vma_op {
>   	struct list_head link;
>   	/** @flags: operation flags */
>   	enum xe_vma_op_flags flags;
> +	/** @subop: user defined sub-operation */
> +	enum xe_vma_subop subop;
>   	/** @tile_mask: Tile mask for operation */
>   	u8 tile_mask;
>   
> @@ -363,6 +380,8 @@ struct xe_vma_op {
>   		struct xe_vma_op_remap remap;
>   		/** @prefetch: VMA prefetch operation specific data */
>   		struct xe_vma_op_prefetch prefetch;
> +		/** @map_range: VMA map range operation specific data */
> +		struct xe_vma_op_map_range map_range;

LGTM
Reviewed-by: Himal Prasad Ghimiray <himal.prasad.ghimiray@intel.com>
Tested-by: Himal Prasad Ghimiray <himal.prasad.ghimiray@intel.com>

>   	};
>   };
>   

