# Benchmark "control_merge" written by ABC on Sun Jul 13 14:39:41 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins_valid[0] \
 ins_valid[1] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] outs[0] outs[1] outs[2] outs[3] outs[4] \
 outs[5] outs[6] outs[7] outs_valid index[0] index[1] index[2] index_valid

.latch        n76 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n81 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n86 control.tehb.dataReg[0]  0
.latch        n91 control.tehb.dataReg[1]  0
.latch        n96 control.tehb.dataReg[2]  0
.latch       n101 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n57
01 1
.names control.tehb.control.fullReg new_n57 ins_ready[1]
01 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n59
11 1
.names ins_ready[1] new_n59 index[0]
00 0
.names ins[0] index[0] new_n61
00 1
.names ins[8] index[0] new_n62
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg index[1]
11 1
.names control.tehb.dataReg[2] control.tehb.control.fullReg index[2]
11 1
.names index[1] index[2] new_n65
00 1
.names new_n61 new_n65 new_n66
01 1
.names new_n62 new_n66 outs[0]
01 1
.names ins[1] index[0] new_n68
00 1
.names ins[9] index[0] new_n69
01 1
.names new_n65 new_n68 new_n70
10 1
.names new_n69 new_n70 outs[1]
01 1
.names ins[2] index[0] new_n72
00 1
.names ins[10] index[0] new_n73
01 1
.names new_n65 new_n72 new_n74
10 1
.names new_n73 new_n74 outs[2]
01 1
.names ins[3] index[0] new_n76_1
00 1
.names ins[11] index[0] new_n77
01 1
.names new_n65 new_n76_1 new_n78
10 1
.names new_n77 new_n78 outs[3]
01 1
.names ins[4] index[0] new_n80
00 1
.names ins[12] index[0] new_n81_1
01 1
.names new_n65 new_n80 new_n82
10 1
.names new_n81_1 new_n82 outs[4]
01 1
.names ins[5] index[0] new_n84
00 1
.names ins[13] index[0] new_n85
01 1
.names new_n65 new_n84 new_n86_1
10 1
.names new_n85 new_n86_1 outs[5]
01 1
.names ins[6] index[0] new_n88
00 1
.names ins[14] index[0] new_n89
01 1
.names new_n65 new_n88 new_n90
10 1
.names new_n89 new_n90 outs[6]
01 1
.names ins[7] index[0] new_n92
00 1
.names ins[15] index[0] new_n93
01 1
.names new_n65 new_n92 new_n94
10 1
.names new_n93 new_n94 outs[7]
01 1
.names ins_valid[0] new_n57 new_n96_1
00 1
.names control.tehb.control.fullReg new_n96_1 new_n97
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n97 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n97 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n100
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n101_1
01 1
.names new_n100 new_n101_1 new_n102
00 1
.names rst new_n102 new_n103
00 1
.names new_n97 new_n103 n101
01 1
.names new_n100 n101 n76
01 0
.names new_n101_1 n101 n81
01 0
.names control.tehb.control.fullReg new_n96_1 new_n107
00 1
.names new_n102 new_n107 new_n108
01 1
.names control.tehb.dataReg[0] new_n108 new_n109
10 1
.names new_n57 new_n108 new_n110
11 1
.names new_n109 new_n110 new_n111
00 1
.names rst new_n111 n86
00 1
.names rst control.tehb.dataReg[1] new_n113
01 1
.names new_n108 new_n113 n91
01 1
.names rst control.tehb.dataReg[2] new_n115
01 1
.names new_n108 new_n115 n96
01 1
.end
