
Mastering_In_Embedded_C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008020  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000390  080081b0  080081b0  000181b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008540  08008540  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08008540  08008540  00018540  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008548  08008548  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008548  08008548  00018548  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800854c  0800854c  0001854c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08008550  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
 10 .bss          00007078  20000074  20000074  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200070ec  200070ec  00020074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 13 .debug_info   00026dfd  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004c7d  00000000  00000000  00046ea1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017b0  00000000  00000000  0004bb20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027498  00000000  00000000  0004d2d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f0ad  00000000  00000000  00074768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000da151  00000000  00000000  00093815  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0016d966  2**0
                  CONTENTS, READONLY
 20 .debug_ranges 000015a0  00000000  00000000  0016d9c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006928  00000000  00000000  0016ef60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008198 	.word	0x08008198

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08008198 	.word	0x08008198

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <LED_GPIO_Init>:



/* -------------------- GPIO INIT -------------------- */
void LED_GPIO_Init(void)
{
 8000568:	b480      	push	{r7}
 800056a:	af00      	add	r7, sp, #0
    // Enable GPIOD (LEDs)
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;
 800056c:	4b0b      	ldr	r3, [pc, #44]	; (800059c <LED_GPIO_Init+0x34>)
 800056e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000570:	4a0a      	ldr	r2, [pc, #40]	; (800059c <LED_GPIO_Init+0x34>)
 8000572:	f043 0308 	orr.w	r3, r3, #8
 8000576:	6313      	str	r3, [r2, #48]	; 0x30

    // PD12–PD15 as output (LEDs)
    GPIOD->MODER &= ~((3U<<(12*2)) | (3U<<(13*2)) | (3U<<(14*2)) | (3U<<(15*2)));
 8000578:	4b09      	ldr	r3, [pc, #36]	; (80005a0 <LED_GPIO_Init+0x38>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	4a08      	ldr	r2, [pc, #32]	; (80005a0 <LED_GPIO_Init+0x38>)
 800057e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000582:	6013      	str	r3, [r2, #0]
    GPIOD->MODER |=  ((1U<<(12*2)) | (1U<<(13*2)) | (1U<<(14*2)) | (1U<<(15*2)));
 8000584:	4b06      	ldr	r3, [pc, #24]	; (80005a0 <LED_GPIO_Init+0x38>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	4a05      	ldr	r2, [pc, #20]	; (80005a0 <LED_GPIO_Init+0x38>)
 800058a:	f043 43aa 	orr.w	r3, r3, #1426063360	; 0x55000000
 800058e:	6013      	str	r3, [r2, #0]
}
 8000590:	bf00      	nop
 8000592:	46bd      	mov	sp, r7
 8000594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop
 800059c:	40023800 	.word	0x40023800
 80005a0:	40020c00 	.word	0x40020c00

080005a4 <Red_LED_ON>:


void Red_LED_ON()
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
    GPIOD->ODR |= (1U<<12);  //GPIOD->ODR ^= (1U<<12);//Toggle
 80005a8:	4b05      	ldr	r3, [pc, #20]	; (80005c0 <Red_LED_ON+0x1c>)
 80005aa:	695b      	ldr	r3, [r3, #20]
 80005ac:	4a04      	ldr	r2, [pc, #16]	; (80005c0 <Red_LED_ON+0x1c>)
 80005ae:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80005b2:	6153      	str	r3, [r2, #20]
}
 80005b4:	bf00      	nop
 80005b6:	46bd      	mov	sp, r7
 80005b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop
 80005c0:	40020c00 	.word	0x40020c00

080005c4 <Red_LED_OFF>:

void Red_LED_OFF()
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
    // Toggle LEDs
    GPIOD->ODR &= ~(1U<<12);
 80005c8:	4b05      	ldr	r3, [pc, #20]	; (80005e0 <Red_LED_OFF+0x1c>)
 80005ca:	695b      	ldr	r3, [r3, #20]
 80005cc:	4a04      	ldr	r2, [pc, #16]	; (80005e0 <Red_LED_OFF+0x1c>)
 80005ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80005d2:	6153      	str	r3, [r2, #20]
}
 80005d4:	bf00      	nop
 80005d6:	46bd      	mov	sp, r7
 80005d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop
 80005e0:	40020c00 	.word	0x40020c00

080005e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b083      	sub	sp, #12
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	4603      	mov	r3, r0
 80005ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	db0b      	blt.n	800060e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005f6:	79fb      	ldrb	r3, [r7, #7]
 80005f8:	f003 021f 	and.w	r2, r3, #31
 80005fc:	4907      	ldr	r1, [pc, #28]	; (800061c <__NVIC_EnableIRQ+0x38>)
 80005fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000602:	095b      	lsrs	r3, r3, #5
 8000604:	2001      	movs	r0, #1
 8000606:	fa00 f202 	lsl.w	r2, r0, r2
 800060a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800060e:	bf00      	nop
 8000610:	370c      	adds	r7, #12
 8000612:	46bd      	mov	sp, r7
 8000614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop
 800061c:	e000e100 	.word	0xe000e100

08000620 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000620:	b480      	push	{r7}
 8000622:	b083      	sub	sp, #12
 8000624:	af00      	add	r7, sp, #0
 8000626:	4603      	mov	r3, r0
 8000628:	6039      	str	r1, [r7, #0]
 800062a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800062c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000630:	2b00      	cmp	r3, #0
 8000632:	db0a      	blt.n	800064a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000634:	683b      	ldr	r3, [r7, #0]
 8000636:	b2da      	uxtb	r2, r3
 8000638:	490c      	ldr	r1, [pc, #48]	; (800066c <__NVIC_SetPriority+0x4c>)
 800063a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800063e:	0112      	lsls	r2, r2, #4
 8000640:	b2d2      	uxtb	r2, r2
 8000642:	440b      	add	r3, r1
 8000644:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000648:	e00a      	b.n	8000660 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800064a:	683b      	ldr	r3, [r7, #0]
 800064c:	b2da      	uxtb	r2, r3
 800064e:	4908      	ldr	r1, [pc, #32]	; (8000670 <__NVIC_SetPriority+0x50>)
 8000650:	79fb      	ldrb	r3, [r7, #7]
 8000652:	f003 030f 	and.w	r3, r3, #15
 8000656:	3b04      	subs	r3, #4
 8000658:	0112      	lsls	r2, r2, #4
 800065a:	b2d2      	uxtb	r2, r2
 800065c:	440b      	add	r3, r1
 800065e:	761a      	strb	r2, [r3, #24]
}
 8000660:	bf00      	nop
 8000662:	370c      	adds	r7, #12
 8000664:	46bd      	mov	sp, r7
 8000666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066a:	4770      	bx	lr
 800066c:	e000e100 	.word	0xe000e100
 8000670:	e000ed00 	.word	0xe000ed00

08000674 <GPIO_Init>:
static int test;
void delayMs(uint32_t ms);

/* -------------------- GPIO INIT -------------------- */
void GPIO_Init(void)
{
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0
    // Enable GPIOA (Button) and GPIOD (LEDs)
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000678:	4b0b      	ldr	r3, [pc, #44]	; (80006a8 <GPIO_Init+0x34>)
 800067a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800067c:	4a0a      	ldr	r2, [pc, #40]	; (80006a8 <GPIO_Init+0x34>)
 800067e:	f043 0301 	orr.w	r3, r3, #1
 8000682:	6313      	str	r3, [r2, #48]	; 0x30

    // PA0 as input (user button)
    GPIOA->MODER &= ~(3U << (0 * 2));  // Input mode
 8000684:	4b09      	ldr	r3, [pc, #36]	; (80006ac <GPIO_Init+0x38>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	4a08      	ldr	r2, [pc, #32]	; (80006ac <GPIO_Init+0x38>)
 800068a:	f023 0303 	bic.w	r3, r3, #3
 800068e:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR |= (2U << (0 * 2));  // 10 = Pull-down
 8000690:	4b06      	ldr	r3, [pc, #24]	; (80006ac <GPIO_Init+0x38>)
 8000692:	68db      	ldr	r3, [r3, #12]
 8000694:	4a05      	ldr	r2, [pc, #20]	; (80006ac <GPIO_Init+0x38>)
 8000696:	f043 0302 	orr.w	r3, r3, #2
 800069a:	60d3      	str	r3, [r2, #12]

}
 800069c:	bf00      	nop
 800069e:	46bd      	mov	sp, r7
 80006a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a4:	4770      	bx	lr
 80006a6:	bf00      	nop
 80006a8:	40023800 	.word	0x40023800
 80006ac:	40020000 	.word	0x40020000

080006b0 <EXTI0_Init>:



/* -------------------- EXTI0 INIT (Button Interrupt) -------------------- */
void EXTI0_Init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
    // Enable SYSCFG clock (for EXTI line configuration)
    RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 80006b4:	4b13      	ldr	r3, [pc, #76]	; (8000704 <EXTI0_Init+0x54>)
 80006b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006b8:	4a12      	ldr	r2, [pc, #72]	; (8000704 <EXTI0_Init+0x54>)
 80006ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006be:	6453      	str	r3, [r2, #68]	; 0x44

    // Connect EXTI Line0 to PA0
    SYSCFG->EXTICR[0] &= ~(0xF << 0);   // EXTI0 from PA0
 80006c0:	4b11      	ldr	r3, [pc, #68]	; (8000708 <EXTI0_Init+0x58>)
 80006c2:	689b      	ldr	r3, [r3, #8]
 80006c4:	4a10      	ldr	r2, [pc, #64]	; (8000708 <EXTI0_Init+0x58>)
 80006c6:	f023 030f 	bic.w	r3, r3, #15
 80006ca:	6093      	str	r3, [r2, #8]

    // Configure EXTI line 0 for rising edge trigger (button press)
    EXTI->IMR  |= (1U << 0);   // Unmask line 0
 80006cc:	4b0f      	ldr	r3, [pc, #60]	; (800070c <EXTI0_Init+0x5c>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	4a0e      	ldr	r2, [pc, #56]	; (800070c <EXTI0_Init+0x5c>)
 80006d2:	f043 0301 	orr.w	r3, r3, #1
 80006d6:	6013      	str	r3, [r2, #0]
    EXTI->RTSR |= (1U << 0);   // Rising edge trigger
 80006d8:	4b0c      	ldr	r3, [pc, #48]	; (800070c <EXTI0_Init+0x5c>)
 80006da:	689b      	ldr	r3, [r3, #8]
 80006dc:	4a0b      	ldr	r2, [pc, #44]	; (800070c <EXTI0_Init+0x5c>)
 80006de:	f043 0301 	orr.w	r3, r3, #1
 80006e2:	6093      	str	r3, [r2, #8]
    EXTI->FTSR &= ~(1U << 0);  // No falling edge
 80006e4:	4b09      	ldr	r3, [pc, #36]	; (800070c <EXTI0_Init+0x5c>)
 80006e6:	68db      	ldr	r3, [r3, #12]
 80006e8:	4a08      	ldr	r2, [pc, #32]	; (800070c <EXTI0_Init+0x5c>)
 80006ea:	f023 0301 	bic.w	r3, r3, #1
 80006ee:	60d3      	str	r3, [r2, #12]

    // Enable EXTI0 interrupt in NVIC
    NVIC_EnableIRQ(EXTI0_IRQn);
 80006f0:	2006      	movs	r0, #6
 80006f2:	f7ff ff77 	bl	80005e4 <__NVIC_EnableIRQ>
    NVIC_SetPriority(EXTI0_IRQn, 5);
 80006f6:	2105      	movs	r1, #5
 80006f8:	2006      	movs	r0, #6
 80006fa:	f7ff ff91 	bl	8000620 <__NVIC_SetPriority>
}
 80006fe:	bf00      	nop
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	40023800 	.word	0x40023800
 8000708:	40013800 	.word	0x40013800
 800070c:	40013c00 	.word	0x40013c00

08000710 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000716:	2300      	movs	r3, #0
 8000718:	607b      	str	r3, [r7, #4]

    if (EXTI->PR & (1U << 0))
 800071a:	4b13      	ldr	r3, [pc, #76]	; (8000768 <EXTI0_IRQHandler+0x58>)
 800071c:	695b      	ldr	r3, [r3, #20]
 800071e:	f003 0301 	and.w	r3, r3, #1
 8000722:	2b00      	cmp	r3, #0
 8000724:	d01c      	beq.n	8000760 <EXTI0_IRQHandler+0x50>
    {
    	test++;
 8000726:	4b11      	ldr	r3, [pc, #68]	; (800076c <EXTI0_IRQHandler+0x5c>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	3301      	adds	r3, #1
 800072c:	4a0f      	ldr	r2, [pc, #60]	; (800076c <EXTI0_IRQHandler+0x5c>)
 800072e:	6013      	str	r3, [r2, #0]

        EXTI->PR = (1U << 0);  // Clear pending
 8000730:	4b0d      	ldr	r3, [pc, #52]	; (8000768 <EXTI0_IRQHandler+0x58>)
 8000732:	2201      	movs	r2, #1
 8000734:	615a      	str	r2, [r3, #20]

        xSemaphoreGiveFromISR(Motor_Fault, &xHigherPriorityTaskWoken);
 8000736:	4b0e      	ldr	r3, [pc, #56]	; (8000770 <EXTI0_IRQHandler+0x60>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	1d3a      	adds	r2, r7, #4
 800073c:	4611      	mov	r1, r2
 800073e:	4618      	mov	r0, r3
 8000740:	f002 fa91 	bl	8002c66 <xQueueGiveFromISR>

        delayMs(200);
 8000744:	20c8      	movs	r0, #200	; 0xc8
 8000746:	f000 f817 	bl	8000778 <delayMs>

        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	2b00      	cmp	r3, #0
 800074e:	d007      	beq.n	8000760 <EXTI0_IRQHandler+0x50>
 8000750:	4b08      	ldr	r3, [pc, #32]	; (8000774 <EXTI0_IRQHandler+0x64>)
 8000752:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000756:	601a      	str	r2, [r3, #0]
 8000758:	f3bf 8f4f 	dsb	sy
 800075c:	f3bf 8f6f 	isb	sy
    }
}
 8000760:	bf00      	nop
 8000762:	3708      	adds	r7, #8
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}
 8000768:	40013c00 	.word	0x40013c00
 800076c:	20000090 	.word	0x20000090
 8000770:	20006f94 	.word	0x20006f94
 8000774:	e000ed04 	.word	0xe000ed04

08000778 <delayMs>:

/* -------------------- SIMPLE DELAY -------------------- */
void delayMs(uint32_t ms)
{
 8000778:	b480      	push	{r7}
 800077a:	b085      	sub	sp, #20
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
    for(uint32_t i=0; i < ms*1600; i++);
 8000780:	2300      	movs	r3, #0
 8000782:	60fb      	str	r3, [r7, #12]
 8000784:	e002      	b.n	800078c <delayMs+0x14>
 8000786:	68fb      	ldr	r3, [r7, #12]
 8000788:	3301      	adds	r3, #1
 800078a:	60fb      	str	r3, [r7, #12]
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8000792:	fb02 f303 	mul.w	r3, r2, r3
 8000796:	68fa      	ldr	r2, [r7, #12]
 8000798:	429a      	cmp	r2, r3
 800079a:	d3f4      	bcc.n	8000786 <delayMs+0xe>
}
 800079c:	bf00      	nop
 800079e:	bf00      	nop
 80007a0:	3714      	adds	r7, #20
 80007a2:	46bd      	mov	sp, r7
 80007a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a8:	4770      	bx	lr
	...

080007ac <__NVIC_EnableIRQ>:
{
 80007ac:	b480      	push	{r7}
 80007ae:	b083      	sub	sp, #12
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	4603      	mov	r3, r0
 80007b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	db0b      	blt.n	80007d6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007be:	79fb      	ldrb	r3, [r7, #7]
 80007c0:	f003 021f 	and.w	r2, r3, #31
 80007c4:	4907      	ldr	r1, [pc, #28]	; (80007e4 <__NVIC_EnableIRQ+0x38>)
 80007c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ca:	095b      	lsrs	r3, r3, #5
 80007cc:	2001      	movs	r0, #1
 80007ce:	fa00 f202 	lsl.w	r2, r0, r2
 80007d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80007d6:	bf00      	nop
 80007d8:	370c      	adds	r7, #12
 80007da:	46bd      	mov	sp, r7
 80007dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop
 80007e4:	e000e100 	.word	0xe000e100

080007e8 <__NVIC_SetPriority>:
{
 80007e8:	b480      	push	{r7}
 80007ea:	b083      	sub	sp, #12
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	4603      	mov	r3, r0
 80007f0:	6039      	str	r1, [r7, #0]
 80007f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	db0a      	blt.n	8000812 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007fc:	683b      	ldr	r3, [r7, #0]
 80007fe:	b2da      	uxtb	r2, r3
 8000800:	490c      	ldr	r1, [pc, #48]	; (8000834 <__NVIC_SetPriority+0x4c>)
 8000802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000806:	0112      	lsls	r2, r2, #4
 8000808:	b2d2      	uxtb	r2, r2
 800080a:	440b      	add	r3, r1
 800080c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000810:	e00a      	b.n	8000828 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000812:	683b      	ldr	r3, [r7, #0]
 8000814:	b2da      	uxtb	r2, r3
 8000816:	4908      	ldr	r1, [pc, #32]	; (8000838 <__NVIC_SetPriority+0x50>)
 8000818:	79fb      	ldrb	r3, [r7, #7]
 800081a:	f003 030f 	and.w	r3, r3, #15
 800081e:	3b04      	subs	r3, #4
 8000820:	0112      	lsls	r2, r2, #4
 8000822:	b2d2      	uxtb	r2, r2
 8000824:	440b      	add	r3, r1
 8000826:	761a      	strb	r2, [r3, #24]
}
 8000828:	bf00      	nop
 800082a:	370c      	adds	r7, #12
 800082c:	46bd      	mov	sp, r7
 800082e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000832:	4770      	bx	lr
 8000834:	e000e100 	.word	0xe000e100
 8000838:	e000ed00 	.word	0xe000ed00

0800083c <UART2_Init>:
#include "Protocols/UART/Uart.h"


void UART2_Init(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000840:	4b1b      	ldr	r3, [pc, #108]	; (80008b0 <UART2_Init+0x74>)
 8000842:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000844:	4a1a      	ldr	r2, [pc, #104]	; (80008b0 <UART2_Init+0x74>)
 8000846:	f043 0301 	orr.w	r3, r3, #1
 800084a:	6313      	str	r3, [r2, #48]	; 0x30
    RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 800084c:	4b18      	ldr	r3, [pc, #96]	; (80008b0 <UART2_Init+0x74>)
 800084e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000850:	4a17      	ldr	r2, [pc, #92]	; (80008b0 <UART2_Init+0x74>)
 8000852:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000856:	6413      	str	r3, [r2, #64]	; 0x40

    // PA3 → USART2_RX (AF7)
    GPIOA->MODER |= (2U << (3*2));
 8000858:	4b16      	ldr	r3, [pc, #88]	; (80008b4 <UART2_Init+0x78>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	4a15      	ldr	r2, [pc, #84]	; (80008b4 <UART2_Init+0x78>)
 800085e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000862:	6013      	str	r3, [r2, #0]
    GPIOA->AFR[0] |= (7U << (3*4));
 8000864:	4b13      	ldr	r3, [pc, #76]	; (80008b4 <UART2_Init+0x78>)
 8000866:	6a1b      	ldr	r3, [r3, #32]
 8000868:	4a12      	ldr	r2, [pc, #72]	; (80008b4 <UART2_Init+0x78>)
 800086a:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 800086e:	6213      	str	r3, [r2, #32]

    USART2->BRR = 0x1117;   // 115200 @16MHz
 8000870:	4b11      	ldr	r3, [pc, #68]	; (80008b8 <UART2_Init+0x7c>)
 8000872:	f241 1217 	movw	r2, #4375	; 0x1117
 8000876:	609a      	str	r2, [r3, #8]
    USART2->CR1 |= USART_CR1_RE;      // Receiver enable
 8000878:	4b0f      	ldr	r3, [pc, #60]	; (80008b8 <UART2_Init+0x7c>)
 800087a:	68db      	ldr	r3, [r3, #12]
 800087c:	4a0e      	ldr	r2, [pc, #56]	; (80008b8 <UART2_Init+0x7c>)
 800087e:	f043 0304 	orr.w	r3, r3, #4
 8000882:	60d3      	str	r3, [r2, #12]
    USART2->CR1 |= USART_CR1_RXNEIE;  // RX interrupt enable
 8000884:	4b0c      	ldr	r3, [pc, #48]	; (80008b8 <UART2_Init+0x7c>)
 8000886:	68db      	ldr	r3, [r3, #12]
 8000888:	4a0b      	ldr	r2, [pc, #44]	; (80008b8 <UART2_Init+0x7c>)
 800088a:	f043 0320 	orr.w	r3, r3, #32
 800088e:	60d3      	str	r3, [r2, #12]
    USART2->CR1 |= USART_CR1_UE;      // USART enable
 8000890:	4b09      	ldr	r3, [pc, #36]	; (80008b8 <UART2_Init+0x7c>)
 8000892:	68db      	ldr	r3, [r3, #12]
 8000894:	4a08      	ldr	r2, [pc, #32]	; (80008b8 <UART2_Init+0x7c>)
 8000896:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800089a:	60d3      	str	r3, [r2, #12]

    NVIC_SetPriority(USART2_IRQn, 5);
 800089c:	2105      	movs	r1, #5
 800089e:	2026      	movs	r0, #38	; 0x26
 80008a0:	f7ff ffa2 	bl	80007e8 <__NVIC_SetPriority>
    NVIC_EnableIRQ(USART2_IRQn);
 80008a4:	2026      	movs	r0, #38	; 0x26
 80008a6:	f7ff ff81 	bl	80007ac <__NVIC_EnableIRQ>
}
 80008aa:	bf00      	nop
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	40023800 	.word	0x40023800
 80008b4:	40020000 	.word	0x40020000
 80008b8:	40004400 	.word	0x40004400

080008bc <USART2_IRQHandler>:


void USART2_IRQHandler(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80008c2:	2300      	movs	r3, #0
 80008c4:	607b      	str	r3, [r7, #4]

    if (USART2->SR & USART_SR_RXNE)
 80008c6:	4b10      	ldr	r3, [pc, #64]	; (8000908 <USART2_IRQHandler+0x4c>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	f003 0320 	and.w	r3, r3, #32
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d015      	beq.n	80008fe <USART2_IRQHandler+0x42>
    {
        uint8_t byte = USART2->DR;  // Read data
 80008d2:	4b0d      	ldr	r3, [pc, #52]	; (8000908 <USART2_IRQHandler+0x4c>)
 80008d4:	685b      	ldr	r3, [r3, #4]
 80008d6:	b2db      	uxtb	r3, r3
 80008d8:	70fb      	strb	r3, [r7, #3]

        // Send received byte to queue
        xQueueSendFromISR(uartQueue, &byte, &xHigherPriorityTaskWoken);
 80008da:	4b0c      	ldr	r3, [pc, #48]	; (800090c <USART2_IRQHandler+0x50>)
 80008dc:	6818      	ldr	r0, [r3, #0]
 80008de:	1d3a      	adds	r2, r7, #4
 80008e0:	1cf9      	adds	r1, r7, #3
 80008e2:	2300      	movs	r3, #0
 80008e4:	f002 f910 	bl	8002b08 <xQueueGenericSendFromISR>

        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d007      	beq.n	80008fe <USART2_IRQHandler+0x42>
 80008ee:	4b08      	ldr	r3, [pc, #32]	; (8000910 <USART2_IRQHandler+0x54>)
 80008f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80008f4:	601a      	str	r2, [r3, #0]
 80008f6:	f3bf 8f4f 	dsb	sy
 80008fa:	f3bf 8f6f 	isb	sy
    }
}
 80008fe:	bf00      	nop
 8000900:	3708      	adds	r7, #8
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	40004400 	.word	0x40004400
 800090c:	20006f9c 	.word	0x20006f9c
 8000910:	e000ed04 	.word	0xe000ed04

08000914 <ProducerTask>:
#include "RTOS/Counting_Semaphore.h"


void ProducerTask(void *argument)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b082      	sub	sp, #8
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
	while(1)
	{
		  // Simulate sensor reading
		  vTaskDelay(pdMS_TO_TICKS(500));
 800091c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000920:	f002 ffdc 	bl	80038dc <vTaskDelay>

		  // Add one item into the buffer
		  xSemaphoreGive(CountSem);
 8000924:	4b05      	ldr	r3, [pc, #20]	; (800093c <ProducerTask+0x28>)
 8000926:	6818      	ldr	r0, [r3, #0]
 8000928:	2300      	movs	r3, #0
 800092a:	2200      	movs	r2, #0
 800092c:	2100      	movs	r1, #0
 800092e:	f001 ffc5 	bl	80028bc <xQueueGenericSend>

		  printf("Produced 1 item\n");
 8000932:	4803      	ldr	r0, [pc, #12]	; (8000940 <ProducerTask+0x2c>)
 8000934:	f006 fcea 	bl	800730c <puts>
		  vTaskDelay(pdMS_TO_TICKS(500));
 8000938:	e7f0      	b.n	800091c <ProducerTask+0x8>
 800093a:	bf00      	nop
 800093c:	20006f84 	.word	0x20006f84
 8000940:	080081b0 	.word	0x080081b0

08000944 <ConsumerTask>:
	}
}


void ConsumerTask(void *argument)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
	while(1)
	{
	  // Wait until at least one item is available
	  xSemaphoreTake(CountSem, portMAX_DELAY);
 800094c:	4b07      	ldr	r3, [pc, #28]	; (800096c <ConsumerTask+0x28>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	f04f 31ff 	mov.w	r1, #4294967295
 8000954:	4618      	mov	r0, r3
 8000956:	f002 fb37 	bl	8002fc8 <xQueueSemaphoreTake>

	  printf("Consumed 1 item\n");
 800095a:	4805      	ldr	r0, [pc, #20]	; (8000970 <ConsumerTask+0x2c>)
 800095c:	f006 fcd6 	bl	800730c <puts>

	  vTaskDelay(pdMS_TO_TICKS(5000));  // slow consumer
 8000960:	f241 3088 	movw	r0, #5000	; 0x1388
 8000964:	f002 ffba 	bl	80038dc <vTaskDelay>
	  xSemaphoreTake(CountSem, portMAX_DELAY);
 8000968:	e7f0      	b.n	800094c <ConsumerTask+0x8>
 800096a:	bf00      	nop
 800096c:	20006f84 	.word	0x20006f84
 8000970:	080081c0 	.word	0x080081c0

08000974 <RTOS_INIT>:
#include "RTOS/Init.h"



void RTOS_INIT()
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af02      	add	r7, sp, #8
	Motor_Fault     = xSemaphoreCreateBinary();
 800097a:	2203      	movs	r2, #3
 800097c:	2100      	movs	r1, #0
 800097e:	2001      	movs	r0, #1
 8000980:	f001 fed4 	bl	800272c <xQueueGenericCreate>
 8000984:	4603      	mov	r3, r0
 8000986:	4a57      	ldr	r2, [pc, #348]	; (8000ae4 <RTOS_INIT+0x170>)
 8000988:	6013      	str	r3, [r2, #0]
	Dummy           = xSemaphoreCreateBinary();
 800098a:	2203      	movs	r2, #3
 800098c:	2100      	movs	r1, #0
 800098e:	2001      	movs	r0, #1
 8000990:	f001 fecc 	bl	800272c <xQueueGenericCreate>
 8000994:	4603      	mov	r3, r0
 8000996:	4a54      	ldr	r2, [pc, #336]	; (8000ae8 <RTOS_INIT+0x174>)
 8000998:	6013      	str	r3, [r2, #0]
	Duplicate_mutex = xSemaphoreCreateBinary();
 800099a:	2203      	movs	r2, #3
 800099c:	2100      	movs	r1, #0
 800099e:	2001      	movs	r0, #1
 80009a0:	f001 fec4 	bl	800272c <xQueueGenericCreate>
 80009a4:	4603      	mov	r3, r0
 80009a6:	4a51      	ldr	r2, [pc, #324]	; (8000aec <RTOS_INIT+0x178>)
 80009a8:	6013      	str	r3, [r2, #0]

	CountSem = xSemaphoreCreateCounting(10, 1);
 80009aa:	2101      	movs	r1, #1
 80009ac:	200a      	movs	r0, #10
 80009ae:	f001 ff52 	bl	8002856 <xQueueCreateCountingSemaphore>
 80009b2:	4603      	mov	r3, r0
 80009b4:	4a4e      	ldr	r2, [pc, #312]	; (8000af0 <RTOS_INIT+0x17c>)
 80009b6:	6013      	str	r3, [r2, #0]

	xUartMutex = xSemaphoreCreateMutex();
 80009b8:	2001      	movs	r0, #1
 80009ba:	f001 ff34 	bl	8002826 <xQueueCreateMutex>
 80009be:	4603      	mov	r3, r0
 80009c0:	4a4c      	ldr	r2, [pc, #304]	; (8000af4 <RTOS_INIT+0x180>)
 80009c2:	6013      	str	r3, [r2, #0]

	uartQueue = xQueueCreate(32, sizeof(uint8_t));
 80009c4:	2200      	movs	r2, #0
 80009c6:	2101      	movs	r1, #1
 80009c8:	2020      	movs	r0, #32
 80009ca:	f001 feaf 	bl	800272c <xQueueGenericCreate>
 80009ce:	4603      	mov	r3, r0
 80009d0:	4a49      	ldr	r2, [pc, #292]	; (8000af8 <RTOS_INIT+0x184>)
 80009d2:	6013      	str	r3, [r2, #0]

	if(Motor_Fault==NULL)
 80009d4:	4b43      	ldr	r3, [pc, #268]	; (8000ae4 <RTOS_INIT+0x170>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d102      	bne.n	80009e2 <RTOS_INIT+0x6e>
	{
		printf("Motor_Fault semaphore allocation failed");
 80009dc:	4847      	ldr	r0, [pc, #284]	; (8000afc <RTOS_INIT+0x188>)
 80009de:	f006 fc0f 	bl	8007200 <iprintf>
	}
	if(Dummy == NULL)
 80009e2:	4b41      	ldr	r3, [pc, #260]	; (8000ae8 <RTOS_INIT+0x174>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d102      	bne.n	80009f0 <RTOS_INIT+0x7c>
	{
		printf("Dummy semaphore allocation failed");
 80009ea:	4845      	ldr	r0, [pc, #276]	; (8000b00 <RTOS_INIT+0x18c>)
 80009ec:	f006 fc08 	bl	8007200 <iprintf>
	}
	if(Duplicate_mutex == NULL)
 80009f0:	4b3e      	ldr	r3, [pc, #248]	; (8000aec <RTOS_INIT+0x178>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d102      	bne.n	80009fe <RTOS_INIT+0x8a>
	{
		printf("Duplicate_mutex semaphore allocation failed");
 80009f8:	4842      	ldr	r0, [pc, #264]	; (8000b04 <RTOS_INIT+0x190>)
 80009fa:	f006 fc01 	bl	8007200 <iprintf>
	}
	if(CountSem == NULL)
 80009fe:	4b3c      	ldr	r3, [pc, #240]	; (8000af0 <RTOS_INIT+0x17c>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d102      	bne.n	8000a0c <RTOS_INIT+0x98>
	{
		printf("CountSem semaphore allocation failed");
 8000a06:	4840      	ldr	r0, [pc, #256]	; (8000b08 <RTOS_INIT+0x194>)
 8000a08:	f006 fbfa 	bl	8007200 <iprintf>
	}

	xTaskCreate(Motor_Saftey,"T1",128,NULL,5,&Motor_Saftey_Handle);
 8000a0c:	4b3f      	ldr	r3, [pc, #252]	; (8000b0c <RTOS_INIT+0x198>)
 8000a0e:	9301      	str	r3, [sp, #4]
 8000a10:	2305      	movs	r3, #5
 8000a12:	9300      	str	r3, [sp, #0]
 8000a14:	2300      	movs	r3, #0
 8000a16:	2280      	movs	r2, #128	; 0x80
 8000a18:	493d      	ldr	r1, [pc, #244]	; (8000b10 <RTOS_INIT+0x19c>)
 8000a1a:	483e      	ldr	r0, [pc, #248]	; (8000b14 <RTOS_INIT+0x1a0>)
 8000a1c:	f002 fdfb 	bl	8003616 <xTaskCreate>
	xTaskCreate(Task2,"T2",128,NULL,5,&Task_Handle);
 8000a20:	4b3d      	ldr	r3, [pc, #244]	; (8000b18 <RTOS_INIT+0x1a4>)
 8000a22:	9301      	str	r3, [sp, #4]
 8000a24:	2305      	movs	r3, #5
 8000a26:	9300      	str	r3, [sp, #0]
 8000a28:	2300      	movs	r3, #0
 8000a2a:	2280      	movs	r2, #128	; 0x80
 8000a2c:	493b      	ldr	r1, [pc, #236]	; (8000b1c <RTOS_INIT+0x1a8>)
 8000a2e:	483c      	ldr	r0, [pc, #240]	; (8000b20 <RTOS_INIT+0x1ac>)
 8000a30:	f002 fdf1 	bl	8003616 <xTaskCreate>
	xTaskCreate(High_Task,"High",128,NULL,4,&High_Handle);
 8000a34:	4b3b      	ldr	r3, [pc, #236]	; (8000b24 <RTOS_INIT+0x1b0>)
 8000a36:	9301      	str	r3, [sp, #4]
 8000a38:	2304      	movs	r3, #4
 8000a3a:	9300      	str	r3, [sp, #0]
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	2280      	movs	r2, #128	; 0x80
 8000a40:	4939      	ldr	r1, [pc, #228]	; (8000b28 <RTOS_INIT+0x1b4>)
 8000a42:	483a      	ldr	r0, [pc, #232]	; (8000b2c <RTOS_INIT+0x1b8>)
 8000a44:	f002 fde7 	bl	8003616 <xTaskCreate>
	xTaskCreate(Medium_Task,"Medium",128,NULL,3,&Medium_Handle);
 8000a48:	4b39      	ldr	r3, [pc, #228]	; (8000b30 <RTOS_INIT+0x1bc>)
 8000a4a:	9301      	str	r3, [sp, #4]
 8000a4c:	2303      	movs	r3, #3
 8000a4e:	9300      	str	r3, [sp, #0]
 8000a50:	2300      	movs	r3, #0
 8000a52:	2280      	movs	r2, #128	; 0x80
 8000a54:	4937      	ldr	r1, [pc, #220]	; (8000b34 <RTOS_INIT+0x1c0>)
 8000a56:	4838      	ldr	r0, [pc, #224]	; (8000b38 <RTOS_INIT+0x1c4>)
 8000a58:	f002 fddd 	bl	8003616 <xTaskCreate>
	xTaskCreate(Low_Task,"Low",128,NULL,2,&Low_Handle);
 8000a5c:	4b37      	ldr	r3, [pc, #220]	; (8000b3c <RTOS_INIT+0x1c8>)
 8000a5e:	9301      	str	r3, [sp, #4]
 8000a60:	2302      	movs	r3, #2
 8000a62:	9300      	str	r3, [sp, #0]
 8000a64:	2300      	movs	r3, #0
 8000a66:	2280      	movs	r2, #128	; 0x80
 8000a68:	4935      	ldr	r1, [pc, #212]	; (8000b40 <RTOS_INIT+0x1cc>)
 8000a6a:	4836      	ldr	r0, [pc, #216]	; (8000b44 <RTOS_INIT+0x1d0>)
 8000a6c:	f002 fdd3 	bl	8003616 <xTaskCreate>


	xTaskCreate(ProducerTask, "Producer", 128, NULL, 2, NULL);
 8000a70:	2300      	movs	r3, #0
 8000a72:	9301      	str	r3, [sp, #4]
 8000a74:	2302      	movs	r3, #2
 8000a76:	9300      	str	r3, [sp, #0]
 8000a78:	2300      	movs	r3, #0
 8000a7a:	2280      	movs	r2, #128	; 0x80
 8000a7c:	4932      	ldr	r1, [pc, #200]	; (8000b48 <RTOS_INIT+0x1d4>)
 8000a7e:	4833      	ldr	r0, [pc, #204]	; (8000b4c <RTOS_INIT+0x1d8>)
 8000a80:	f002 fdc9 	bl	8003616 <xTaskCreate>
	xTaskCreate(ConsumerTask, "Consumer", 128, NULL, 2, NULL);
 8000a84:	2300      	movs	r3, #0
 8000a86:	9301      	str	r3, [sp, #4]
 8000a88:	2302      	movs	r3, #2
 8000a8a:	9300      	str	r3, [sp, #0]
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	2280      	movs	r2, #128	; 0x80
 8000a90:	492f      	ldr	r1, [pc, #188]	; (8000b50 <RTOS_INIT+0x1dc>)
 8000a92:	4830      	ldr	r0, [pc, #192]	; (8000b54 <RTOS_INIT+0x1e0>)
 8000a94:	f002 fdbf 	bl	8003616 <xTaskCreate>


    xTaskCreate(MotorTask,  "Motor",  256, NULL, 2, NULL);
 8000a98:	2300      	movs	r3, #0
 8000a9a:	9301      	str	r3, [sp, #4]
 8000a9c:	2302      	movs	r3, #2
 8000a9e:	9300      	str	r3, [sp, #0]
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000aa6:	492c      	ldr	r1, [pc, #176]	; (8000b58 <RTOS_INIT+0x1e4>)
 8000aa8:	482c      	ldr	r0, [pc, #176]	; (8000b5c <RTOS_INIT+0x1e8>)
 8000aaa:	f002 fdb4 	bl	8003616 <xTaskCreate>
    xTaskCreate(SensorTask, "Sensor", 256, NULL, 2, NULL);
 8000aae:	2300      	movs	r3, #0
 8000ab0:	9301      	str	r3, [sp, #4]
 8000ab2:	2302      	movs	r3, #2
 8000ab4:	9300      	str	r3, [sp, #0]
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000abc:	4928      	ldr	r1, [pc, #160]	; (8000b60 <RTOS_INIT+0x1ec>)
 8000abe:	4829      	ldr	r0, [pc, #164]	; (8000b64 <RTOS_INIT+0x1f0>)
 8000ac0:	f002 fda9 	bl	8003616 <xTaskCreate>

    xTaskCreate(UART_Task, "UART", 256, NULL, 2, NULL);
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	9301      	str	r3, [sp, #4]
 8000ac8:	2302      	movs	r3, #2
 8000aca:	9300      	str	r3, [sp, #0]
 8000acc:	2300      	movs	r3, #0
 8000ace:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ad2:	4925      	ldr	r1, [pc, #148]	; (8000b68 <RTOS_INIT+0x1f4>)
 8000ad4:	4825      	ldr	r0, [pc, #148]	; (8000b6c <RTOS_INIT+0x1f8>)
 8000ad6:	f002 fd9e 	bl	8003616 <xTaskCreate>

	vTaskStartScheduler();
 8000ada:	f002 ff37 	bl	800394c <vTaskStartScheduler>


}
 8000ade:	bf00      	nop
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	20006f94 	.word	0x20006f94
 8000ae8:	20006f80 	.word	0x20006f80
 8000aec:	20006fa4 	.word	0x20006fa4
 8000af0:	20006f84 	.word	0x20006f84
 8000af4:	20006f90 	.word	0x20006f90
 8000af8:	20006f9c 	.word	0x20006f9c
 8000afc:	080081d0 	.word	0x080081d0
 8000b00:	080081f8 	.word	0x080081f8
 8000b04:	0800821c 	.word	0x0800821c
 8000b08:	08008248 	.word	0x08008248
 8000b0c:	20006fa0 	.word	0x20006fa0
 8000b10:	08008270 	.word	0x08008270
 8000b14:	08000c4d 	.word	0x08000c4d
 8000b18:	20006f7c 	.word	0x20006f7c
 8000b1c:	08008274 	.word	0x08008274
 8000b20:	08000c91 	.word	0x08000c91
 8000b24:	20006f98 	.word	0x20006f98
 8000b28:	08008278 	.word	0x08008278
 8000b2c:	08000d1d 	.word	0x08000d1d
 8000b30:	20006f8c 	.word	0x20006f8c
 8000b34:	08008280 	.word	0x08008280
 8000b38:	08000d01 	.word	0x08000d01
 8000b3c:	20006f88 	.word	0x20006f88
 8000b40:	08008288 	.word	0x08008288
 8000b44:	08000cc5 	.word	0x08000cc5
 8000b48:	0800828c 	.word	0x0800828c
 8000b4c:	08000915 	.word	0x08000915
 8000b50:	08008298 	.word	0x08008298
 8000b54:	08000945 	.word	0x08000945
 8000b58:	080082a4 	.word	0x080082a4
 8000b5c:	08000b71 	.word	0x08000b71
 8000b60:	080082ac 	.word	0x080082ac
 8000b64:	08000bb5 	.word	0x08000bb5
 8000b68:	080082b4 	.word	0x080082b4
 8000b6c:	08000c19 	.word	0x08000c19

08000b70 <MotorTask>:

int Read_Temperature();


void MotorTask(void *argument)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
    while(1)
    {
        if (xSemaphoreTake(xUartMutex, portMAX_DELAY) == pdTRUE)
 8000b78:	4b0c      	ldr	r3, [pc, #48]	; (8000bac <MotorTask+0x3c>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	f04f 31ff 	mov.w	r1, #4294967295
 8000b80:	4618      	mov	r0, r3
 8000b82:	f002 fa21 	bl	8002fc8 <xQueueSemaphoreTake>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b01      	cmp	r3, #1
 8000b8a:	d109      	bne.n	8000ba0 <MotorTask+0x30>
        {
            printf("Motor Task: Motor Running...\n");
 8000b8c:	4808      	ldr	r0, [pc, #32]	; (8000bb0 <MotorTask+0x40>)
 8000b8e:	f006 fbbd 	bl	800730c <puts>
            xSemaphoreGive(xUartMutex);
 8000b92:	4b06      	ldr	r3, [pc, #24]	; (8000bac <MotorTask+0x3c>)
 8000b94:	6818      	ldr	r0, [r3, #0]
 8000b96:	2300      	movs	r3, #0
 8000b98:	2200      	movs	r2, #0
 8000b9a:	2100      	movs	r1, #0
 8000b9c:	f001 fe8e 	bl	80028bc <xQueueGenericSend>
        }

        vTaskDelay(3000);
 8000ba0:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000ba4:	f002 fe9a 	bl	80038dc <vTaskDelay>
        if (xSemaphoreTake(xUartMutex, portMAX_DELAY) == pdTRUE)
 8000ba8:	e7e6      	b.n	8000b78 <MotorTask+0x8>
 8000baa:	bf00      	nop
 8000bac:	20006f90 	.word	0x20006f90
 8000bb0:	080082bc 	.word	0x080082bc

08000bb4 <SensorTask>:
    }
}


void SensorTask(void *argument)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
    while(1)
    {
        if (xSemaphoreTake(xUartMutex, portMAX_DELAY) == pdTRUE)
 8000bbc:	4b0e      	ldr	r3, [pc, #56]	; (8000bf8 <SensorTask+0x44>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	f04f 31ff 	mov.w	r1, #4294967295
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f002 f9ff 	bl	8002fc8 <xQueueSemaphoreTake>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b01      	cmp	r3, #1
 8000bce:	d10d      	bne.n	8000bec <SensorTask+0x38>
        {
            printf("Sensor Task: Temp = %d C\n", Read_Temperature());
 8000bd0:	f000 f816 	bl	8000c00 <Read_Temperature>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	4808      	ldr	r0, [pc, #32]	; (8000bfc <SensorTask+0x48>)
 8000bda:	f006 fb11 	bl	8007200 <iprintf>
            xSemaphoreGive(xUartMutex);
 8000bde:	4b06      	ldr	r3, [pc, #24]	; (8000bf8 <SensorTask+0x44>)
 8000be0:	6818      	ldr	r0, [r3, #0]
 8000be2:	2300      	movs	r3, #0
 8000be4:	2200      	movs	r2, #0
 8000be6:	2100      	movs	r1, #0
 8000be8:	f001 fe68 	bl	80028bc <xQueueGenericSend>
        }

        vTaskDelay(3000);
 8000bec:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000bf0:	f002 fe74 	bl	80038dc <vTaskDelay>
        if (xSemaphoreTake(xUartMutex, portMAX_DELAY) == pdTRUE)
 8000bf4:	e7e2      	b.n	8000bbc <SensorTask+0x8>
 8000bf6:	bf00      	nop
 8000bf8:	20006f90 	.word	0x20006f90
 8000bfc:	080082dc 	.word	0x080082dc

08000c00 <Read_Temperature>:
    }
}


int Read_Temperature()
{
 8000c00:	b480      	push	{r7}
 8000c02:	b083      	sub	sp, #12
 8000c04:	af00      	add	r7, sp, #0
	int temp=54;
 8000c06:	2336      	movs	r3, #54	; 0x36
 8000c08:	607b      	str	r3, [r7, #4]
	return temp;
 8000c0a:	687b      	ldr	r3, [r7, #4]
}
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	370c      	adds	r7, #12
 8000c10:	46bd      	mov	sp, r7
 8000c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c16:	4770      	bx	lr

08000c18 <UART_Task>:
#include "RTOS/Queue.h"


void UART_Task(void *argument)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b084      	sub	sp, #16
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
    uint8_t rx;

    while(1)
    {
        // Block until data available
        if (xQueueReceive(uartQueue, &rx, portMAX_DELAY) == pdTRUE)
 8000c20:	4b08      	ldr	r3, [pc, #32]	; (8000c44 <UART_Task+0x2c>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	f107 010f 	add.w	r1, r7, #15
 8000c28:	f04f 32ff 	mov.w	r2, #4294967295
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f002 f8bb 	bl	8002da8 <xQueueReceive>
 8000c32:	4603      	mov	r3, r0
 8000c34:	2b01      	cmp	r3, #1
 8000c36:	d1f3      	bne.n	8000c20 <UART_Task+0x8>
        {
            printf("Received Byte: %c\n", rx);
 8000c38:	7bfb      	ldrb	r3, [r7, #15]
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	4802      	ldr	r0, [pc, #8]	; (8000c48 <UART_Task+0x30>)
 8000c3e:	f006 fadf 	bl	8007200 <iprintf>
        if (xQueueReceive(uartQueue, &rx, portMAX_DELAY) == pdTRUE)
 8000c42:	e7ed      	b.n	8000c20 <UART_Task+0x8>
 8000c44:	20006f9c 	.word	0x20006f9c
 8000c48:	080082f8 	.word	0x080082f8

08000c4c <Motor_Saftey>:
#include "RTOS/Semaphore.h"



void Motor_Saftey(void *PVparamater)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
	while(1)
	{
		xSemaphoreTake(Motor_Fault,portMAX_DELAY);
 8000c54:	4b0b      	ldr	r3, [pc, #44]	; (8000c84 <Motor_Saftey+0x38>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	f04f 31ff 	mov.w	r1, #4294967295
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f002 f9b3 	bl	8002fc8 <xQueueSemaphoreTake>
        printf("Motor Turned off\n");
 8000c62:	4809      	ldr	r0, [pc, #36]	; (8000c88 <Motor_Saftey+0x3c>)
 8000c64:	f006 fb52 	bl	800730c <puts>
        Red_LED_ON();
 8000c68:	f7ff fc9c 	bl	80005a4 <Red_LED_ON>
		xSemaphoreGive(Dummy);
 8000c6c:	4b07      	ldr	r3, [pc, #28]	; (8000c8c <Motor_Saftey+0x40>)
 8000c6e:	6818      	ldr	r0, [r3, #0]
 8000c70:	2300      	movs	r3, #0
 8000c72:	2200      	movs	r2, #0
 8000c74:	2100      	movs	r1, #0
 8000c76:	f001 fe21 	bl	80028bc <xQueueGenericSend>
        vTaskDelay(1);
 8000c7a:	2001      	movs	r0, #1
 8000c7c:	f002 fe2e 	bl	80038dc <vTaskDelay>
		xSemaphoreTake(Motor_Fault,portMAX_DELAY);
 8000c80:	e7e8      	b.n	8000c54 <Motor_Saftey+0x8>
 8000c82:	bf00      	nop
 8000c84:	20006f94 	.word	0x20006f94
 8000c88:	0800830c 	.word	0x0800830c
 8000c8c:	20006f80 	.word	0x20006f80

08000c90 <Task2>:
	}
}
void Task2(void *PVparamater)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
	while(1)
	{

		xSemaphoreTake(Dummy,portMAX_DELAY);
 8000c98:	4b08      	ldr	r3, [pc, #32]	; (8000cbc <Task2+0x2c>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	f04f 31ff 	mov.w	r1, #4294967295
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f002 f991 	bl	8002fc8 <xQueueSemaphoreTake>
		printf("Task2\n");
 8000ca6:	4806      	ldr	r0, [pc, #24]	; (8000cc0 <Task2+0x30>)
 8000ca8:	f006 fb30 	bl	800730c <puts>
		vTaskDelay(5000);
 8000cac:	f241 3088 	movw	r0, #5000	; 0x1388
 8000cb0:	f002 fe14 	bl	80038dc <vTaskDelay>
		Red_LED_OFF();
 8000cb4:	f7ff fc86 	bl	80005c4 <Red_LED_OFF>
		xSemaphoreTake(Dummy,portMAX_DELAY);
 8000cb8:	e7ee      	b.n	8000c98 <Task2+0x8>
 8000cba:	bf00      	nop
 8000cbc:	20006f80 	.word	0x20006f80
 8000cc0:	08008320 	.word	0x08008320

08000cc4 <Low_Task>:
}



void Low_Task(void *pvParameters)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
    while (1)
    {
        xSemaphoreTake(Duplicate_mutex, portMAX_DELAY); // Holds the resource
 8000ccc:	4b0a      	ldr	r3, [pc, #40]	; (8000cf8 <Low_Task+0x34>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	f04f 31ff 	mov.w	r1, #4294967295
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f002 f977 	bl	8002fc8 <xQueueSemaphoreTake>
        printf("Low Task: Using shared resource\n");
 8000cda:	4808      	ldr	r0, [pc, #32]	; (8000cfc <Low_Task+0x38>)
 8000cdc:	f006 fb16 	bl	800730c <puts>
        vTaskDelay(10000);                              // Simulate long processing
 8000ce0:	f242 7010 	movw	r0, #10000	; 0x2710
 8000ce4:	f002 fdfa 	bl	80038dc <vTaskDelay>
        xSemaphoreGive(Duplicate_mutex);
 8000ce8:	4b03      	ldr	r3, [pc, #12]	; (8000cf8 <Low_Task+0x34>)
 8000cea:	6818      	ldr	r0, [r3, #0]
 8000cec:	2300      	movs	r3, #0
 8000cee:	2200      	movs	r2, #0
 8000cf0:	2100      	movs	r1, #0
 8000cf2:	f001 fde3 	bl	80028bc <xQueueGenericSend>
        xSemaphoreTake(Duplicate_mutex, portMAX_DELAY); // Holds the resource
 8000cf6:	e7e9      	b.n	8000ccc <Low_Task+0x8>
 8000cf8:	20006fa4 	.word	0x20006fa4
 8000cfc:	08008328 	.word	0x08008328

08000d00 <Medium_Task>:
    }
}

void Medium_Task(void *pvParameters)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
    while (1)
    {
        printf("Medium Task: Running\n");
 8000d08:	4803      	ldr	r0, [pc, #12]	; (8000d18 <Medium_Task+0x18>)
 8000d0a:	f006 faff 	bl	800730c <puts>
        vTaskDelay(2000);
 8000d0e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000d12:	f002 fde3 	bl	80038dc <vTaskDelay>
        printf("Medium Task: Running\n");
 8000d16:	e7f7      	b.n	8000d08 <Medium_Task+0x8>
 8000d18:	08008348 	.word	0x08008348

08000d1c <High_Task>:
    }
}

void High_Task(void *pvParameters)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b082      	sub	sp, #8
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
	xSemaphoreGive(Duplicate_mutex);
 8000d24:	4b11      	ldr	r3, [pc, #68]	; (8000d6c <High_Task+0x50>)
 8000d26:	6818      	ldr	r0, [r3, #0]
 8000d28:	2300      	movs	r3, #0
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	f001 fdc5 	bl	80028bc <xQueueGenericSend>
    while (1)
    {

        printf("High Task: Wants shared resource\n");
 8000d32:	480f      	ldr	r0, [pc, #60]	; (8000d70 <High_Task+0x54>)
 8000d34:	f006 faea 	bl	800730c <puts>
        xSemaphoreTake(Duplicate_mutex, portMAX_DELAY); // Gets blocked here
 8000d38:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <High_Task+0x50>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	f04f 31ff 	mov.w	r1, #4294967295
 8000d40:	4618      	mov	r0, r3
 8000d42:	f002 f941 	bl	8002fc8 <xQueueSemaphoreTake>
        vTaskDelay(500);
 8000d46:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d4a:	f002 fdc7 	bl	80038dc <vTaskDelay>
        printf("High Task: Got resource!\n");
 8000d4e:	4809      	ldr	r0, [pc, #36]	; (8000d74 <High_Task+0x58>)
 8000d50:	f006 fadc 	bl	800730c <puts>
        xSemaphoreGive(Duplicate_mutex);
 8000d54:	4b05      	ldr	r3, [pc, #20]	; (8000d6c <High_Task+0x50>)
 8000d56:	6818      	ldr	r0, [r3, #0]
 8000d58:	2300      	movs	r3, #0
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	f001 fdad 	bl	80028bc <xQueueGenericSend>
        vTaskDelay(100);
 8000d62:	2064      	movs	r0, #100	; 0x64
 8000d64:	f002 fdba 	bl	80038dc <vTaskDelay>
        printf("High Task: Wants shared resource\n");
 8000d68:	e7e3      	b.n	8000d32 <High_Task+0x16>
 8000d6a:	bf00      	nop
 8000d6c:	20006fa4 	.word	0x20006fa4
 8000d70:	08008360 	.word	0x08008360
 8000d74:	08008384 	.word	0x08008384

08000d78 <main>:
static void MX_GPIO_Init(void);
void StartDefaultTask(void *argument);


int main(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
  DWT->CTRL |= (1<<0);
 8000d7c:	4b10      	ldr	r3, [pc, #64]	; (8000dc0 <main+0x48>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	4a0f      	ldr	r2, [pc, #60]	; (8000dc0 <main+0x48>)
 8000d82:	f043 0301 	orr.w	r3, r3, #1
 8000d86:	6013      	str	r3, [r2, #0]
  HAL_Init();
 8000d88:	f000 fa70 	bl	800126c <HAL_Init>
  SystemClock_Config();
 8000d8c:	f000 f81a 	bl	8000dc4 <SystemClock_Config>
  MX_GPIO_Init();
 8000d90:	f000 f882 	bl	8000e98 <MX_GPIO_Init>
  SEGGER_SYSVIEW_Conf();
 8000d94:	f004 fc90 	bl	80056b8 <SEGGER_SYSVIEW_Conf>
  vSetVarulMaxPRIGROUPValue();
 8000d98:	f004 fa3e 	bl	8005218 <vSetVarulMaxPRIGROUPValue>
  SEGGER_SYSVIEW_Start();
 8000d9c:	f005 fc0a 	bl	80065b4 <SEGGER_SYSVIEW_Start>

  GPIO_Init();
 8000da0:	f7ff fc68 	bl	8000674 <GPIO_Init>
  EXTI0_Init();
 8000da4:	f7ff fc84 	bl	80006b0 <EXTI0_Init>
  LED_GPIO_Init();
 8000da8:	f7ff fbde 	bl	8000568 <LED_GPIO_Init>
  UART2_Init();  // enable USART2 + RX interrupt
 8000dac:	f7ff fd46 	bl	800083c <UART2_Init>

  RTOS_INIT();
 8000db0:	f7ff fde0 	bl	8000974 <RTOS_INIT>

  while (1)
  {
      HAL_Delay(1000);
 8000db4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000db8:	f000 fa9a 	bl	80012f0 <HAL_Delay>
 8000dbc:	e7fa      	b.n	8000db4 <main+0x3c>
 8000dbe:	bf00      	nop
 8000dc0:	e0001000 	.word	0xe0001000

08000dc4 <SystemClock_Config>:

}


void SystemClock_Config(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b094      	sub	sp, #80	; 0x50
 8000dc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dca:	f107 0320 	add.w	r3, r7, #32
 8000dce:	2230      	movs	r2, #48	; 0x30
 8000dd0:	2100      	movs	r1, #0
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f006 fa0c 	bl	80071f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dd8:	f107 030c 	add.w	r3, r7, #12
 8000ddc:	2200      	movs	r2, #0
 8000dde:	601a      	str	r2, [r3, #0]
 8000de0:	605a      	str	r2, [r3, #4]
 8000de2:	609a      	str	r2, [r3, #8]
 8000de4:	60da      	str	r2, [r3, #12]
 8000de6:	611a      	str	r2, [r3, #16]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000de8:	2300      	movs	r3, #0
 8000dea:	60bb      	str	r3, [r7, #8]
 8000dec:	4b28      	ldr	r3, [pc, #160]	; (8000e90 <SystemClock_Config+0xcc>)
 8000dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000df0:	4a27      	ldr	r2, [pc, #156]	; (8000e90 <SystemClock_Config+0xcc>)
 8000df2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000df6:	6413      	str	r3, [r2, #64]	; 0x40
 8000df8:	4b25      	ldr	r3, [pc, #148]	; (8000e90 <SystemClock_Config+0xcc>)
 8000dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e00:	60bb      	str	r3, [r7, #8]
 8000e02:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e04:	2300      	movs	r3, #0
 8000e06:	607b      	str	r3, [r7, #4]
 8000e08:	4b22      	ldr	r3, [pc, #136]	; (8000e94 <SystemClock_Config+0xd0>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4a21      	ldr	r2, [pc, #132]	; (8000e94 <SystemClock_Config+0xd0>)
 8000e0e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e12:	6013      	str	r3, [r2, #0]
 8000e14:	4b1f      	ldr	r3, [pc, #124]	; (8000e94 <SystemClock_Config+0xd0>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e1c:	607b      	str	r3, [r7, #4]
 8000e1e:	687b      	ldr	r3, [r7, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e20:	2301      	movs	r3, #1
 8000e22:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e24:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e28:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e2a:	2302      	movs	r3, #2
 8000e2c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e2e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000e32:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000e34:	2304      	movs	r3, #4
 8000e36:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000e38:	23a8      	movs	r3, #168	; 0xa8
 8000e3a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e3c:	2302      	movs	r3, #2
 8000e3e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000e40:	2304      	movs	r3, #4
 8000e42:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e44:	f107 0320 	add.w	r3, r7, #32
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f000 fb57 	bl	80014fc <HAL_RCC_OscConfig>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d001      	beq.n	8000e58 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000e54:	f000 f857 	bl	8000f06 <Error_Handler>
  }
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e58:	230f      	movs	r3, #15
 8000e5a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e5c:	2302      	movs	r3, #2
 8000e5e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e60:	2300      	movs	r3, #0
 8000e62:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000e64:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000e68:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000e6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e6e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000e70:	f107 030c 	add.w	r3, r7, #12
 8000e74:	2105      	movs	r1, #5
 8000e76:	4618      	mov	r0, r3
 8000e78:	f000 fdb8 	bl	80019ec <HAL_RCC_ClockConfig>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000e82:	f000 f840 	bl	8000f06 <Error_Handler>
  }
}
 8000e86:	bf00      	nop
 8000e88:	3750      	adds	r7, #80	; 0x50
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	40023800 	.word	0x40023800
 8000e94:	40007000 	.word	0x40007000

08000e98 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b083      	sub	sp, #12
 8000e9c:	af00      	add	r7, sp, #0
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	607b      	str	r3, [r7, #4]
 8000ea2:	4b10      	ldr	r3, [pc, #64]	; (8000ee4 <MX_GPIO_Init+0x4c>)
 8000ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ea6:	4a0f      	ldr	r2, [pc, #60]	; (8000ee4 <MX_GPIO_Init+0x4c>)
 8000ea8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000eac:	6313      	str	r3, [r2, #48]	; 0x30
 8000eae:	4b0d      	ldr	r3, [pc, #52]	; (8000ee4 <MX_GPIO_Init+0x4c>)
 8000eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000eb6:	607b      	str	r3, [r7, #4]
 8000eb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eba:	2300      	movs	r3, #0
 8000ebc:	603b      	str	r3, [r7, #0]
 8000ebe:	4b09      	ldr	r3, [pc, #36]	; (8000ee4 <MX_GPIO_Init+0x4c>)
 8000ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ec2:	4a08      	ldr	r2, [pc, #32]	; (8000ee4 <MX_GPIO_Init+0x4c>)
 8000ec4:	f043 0301 	orr.w	r3, r3, #1
 8000ec8:	6313      	str	r3, [r2, #48]	; 0x30
 8000eca:	4b06      	ldr	r3, [pc, #24]	; (8000ee4 <MX_GPIO_Init+0x4c>)
 8000ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ece:	f003 0301 	and.w	r3, r3, #1
 8000ed2:	603b      	str	r3, [r7, #0]
 8000ed4:	683b      	ldr	r3, [r7, #0]
}
 8000ed6:	bf00      	nop
 8000ed8:	370c      	adds	r7, #12
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop
 8000ee4:	40023800 	.word	0x40023800

08000ee8 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000ef8:	d101      	bne.n	8000efe <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000efa:	f000 f9d9 	bl	80012b0 <HAL_IncTick>
  }
}
 8000efe:	bf00      	nop
 8000f00:	3708      	adds	r7, #8
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}

08000f06 <Error_Handler>:
void Error_Handler(void)
{
 8000f06:	b480      	push	{r7}
 8000f08:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f0a:	b672      	cpsid	i
}
 8000f0c:	bf00      	nop
  __disable_irq();
  while (1)
 8000f0e:	e7fe      	b.n	8000f0e <Error_Handler+0x8>

08000f10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f16:	2300      	movs	r3, #0
 8000f18:	607b      	str	r3, [r7, #4]
 8000f1a:	4b12      	ldr	r3, [pc, #72]	; (8000f64 <HAL_MspInit+0x54>)
 8000f1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f1e:	4a11      	ldr	r2, [pc, #68]	; (8000f64 <HAL_MspInit+0x54>)
 8000f20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f24:	6453      	str	r3, [r2, #68]	; 0x44
 8000f26:	4b0f      	ldr	r3, [pc, #60]	; (8000f64 <HAL_MspInit+0x54>)
 8000f28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f2e:	607b      	str	r3, [r7, #4]
 8000f30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f32:	2300      	movs	r3, #0
 8000f34:	603b      	str	r3, [r7, #0]
 8000f36:	4b0b      	ldr	r3, [pc, #44]	; (8000f64 <HAL_MspInit+0x54>)
 8000f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f3a:	4a0a      	ldr	r2, [pc, #40]	; (8000f64 <HAL_MspInit+0x54>)
 8000f3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f40:	6413      	str	r3, [r2, #64]	; 0x40
 8000f42:	4b08      	ldr	r3, [pc, #32]	; (8000f64 <HAL_MspInit+0x54>)
 8000f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f4a:	603b      	str	r3, [r7, #0]
 8000f4c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000f4e:	2200      	movs	r2, #0
 8000f50:	210f      	movs	r1, #15
 8000f52:	f06f 0001 	mvn.w	r0, #1
 8000f56:	f000 faa7 	bl	80014a8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f5a:	bf00      	nop
 8000f5c:	3708      	adds	r7, #8
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	40023800 	.word	0x40023800

08000f68 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b08c      	sub	sp, #48	; 0x30
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000f70:	2300      	movs	r3, #0
 8000f72:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000f74:	2300      	movs	r3, #0
 8000f76:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0);
 8000f78:	2200      	movs	r2, #0
 8000f7a:	6879      	ldr	r1, [r7, #4]
 8000f7c:	201c      	movs	r0, #28
 8000f7e:	f000 fa93 	bl	80014a8 <HAL_NVIC_SetPriority>

  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f82:	201c      	movs	r0, #28
 8000f84:	f000 faac 	bl	80014e0 <HAL_NVIC_EnableIRQ>

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8000f88:	2300      	movs	r3, #0
 8000f8a:	60fb      	str	r3, [r7, #12]
 8000f8c:	4b20      	ldr	r3, [pc, #128]	; (8001010 <HAL_InitTick+0xa8>)
 8000f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f90:	4a1f      	ldr	r2, [pc, #124]	; (8001010 <HAL_InitTick+0xa8>)
 8000f92:	f043 0301 	orr.w	r3, r3, #1
 8000f96:	6413      	str	r3, [r2, #64]	; 0x40
 8000f98:	4b1d      	ldr	r3, [pc, #116]	; (8001010 <HAL_InitTick+0xa8>)
 8000f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f9c:	f003 0301 	and.w	r3, r3, #1
 8000fa0:	60fb      	str	r3, [r7, #12]
 8000fa2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000fa4:	f107 0210 	add.w	r2, r7, #16
 8000fa8:	f107 0314 	add.w	r3, r7, #20
 8000fac:	4611      	mov	r1, r2
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f000 ff04 	bl	8001dbc <HAL_RCC_GetClockConfig>

  /* Compute TIM2 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000fb4:	f000 feee 	bl	8001d94 <HAL_RCC_GetPCLK1Freq>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	005b      	lsls	r3, r3, #1
 8000fbc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000fbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fc0:	4a14      	ldr	r2, [pc, #80]	; (8001014 <HAL_InitTick+0xac>)
 8000fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8000fc6:	0c9b      	lsrs	r3, r3, #18
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8000fcc:	4b12      	ldr	r3, [pc, #72]	; (8001018 <HAL_InitTick+0xb0>)
 8000fce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000fd2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8000fd4:	4b10      	ldr	r3, [pc, #64]	; (8001018 <HAL_InitTick+0xb0>)
 8000fd6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000fda:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8000fdc:	4a0e      	ldr	r2, [pc, #56]	; (8001018 <HAL_InitTick+0xb0>)
 8000fde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fe0:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8000fe2:	4b0d      	ldr	r3, [pc, #52]	; (8001018 <HAL_InitTick+0xb0>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fe8:	4b0b      	ldr	r3, [pc, #44]	; (8001018 <HAL_InitTick+0xb0>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 8000fee:	480a      	ldr	r0, [pc, #40]	; (8001018 <HAL_InitTick+0xb0>)
 8000ff0:	f000 ff16 	bl	8001e20 <HAL_TIM_Base_Init>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d104      	bne.n	8001004 <HAL_InitTick+0x9c>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim2);
 8000ffa:	4807      	ldr	r0, [pc, #28]	; (8001018 <HAL_InitTick+0xb0>)
 8000ffc:	f000 ff6a 	bl	8001ed4 <HAL_TIM_Base_Start_IT>
 8001000:	4603      	mov	r3, r0
 8001002:	e000      	b.n	8001006 <HAL_InitTick+0x9e>
  }

  /* Return function status */
  return HAL_ERROR;
 8001004:	2301      	movs	r3, #1
}
 8001006:	4618      	mov	r0, r3
 8001008:	3730      	adds	r7, #48	; 0x30
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	40023800 	.word	0x40023800
 8001014:	431bde83 	.word	0x431bde83
 8001018:	20006fa8 	.word	0x20006fa8

0800101c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001020:	e7fe      	b.n	8001020 <NMI_Handler+0x4>

08001022 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001022:	b480      	push	{r7}
 8001024:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001026:	e7fe      	b.n	8001026 <HardFault_Handler+0x4>

08001028 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800102c:	e7fe      	b.n	800102c <MemManage_Handler+0x4>

0800102e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800102e:	b480      	push	{r7}
 8001030:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001032:	e7fe      	b.n	8001032 <BusFault_Handler+0x4>

08001034 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001038:	e7fe      	b.n	8001038 <UsageFault_Handler+0x4>

0800103a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800103a:	b480      	push	{r7}
 800103c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800103e:	bf00      	nop
 8001040:	46bd      	mov	sp, r7
 8001042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001046:	4770      	bx	lr

08001048 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800104c:	4802      	ldr	r0, [pc, #8]	; (8001058 <TIM2_IRQHandler+0x10>)
 800104e:	f000 ffb1 	bl	8001fb4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001052:	bf00      	nop
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	20006fa8 	.word	0x20006fa8

0800105c <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0
 8001062:	4603      	mov	r3, r0
 8001064:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 8001066:	4b0f      	ldr	r3, [pc, #60]	; (80010a4 <ITM_SendChar+0x48>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	4a0e      	ldr	r2, [pc, #56]	; (80010a4 <ITM_SendChar+0x48>)
 800106c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001070:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 8001072:	4b0d      	ldr	r3, [pc, #52]	; (80010a8 <ITM_SendChar+0x4c>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	4a0c      	ldr	r2, [pc, #48]	; (80010a8 <ITM_SendChar+0x4c>)
 8001078:	f043 0301 	orr.w	r3, r3, #1
 800107c:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 800107e:	bf00      	nop
 8001080:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f003 0301 	and.w	r3, r3, #1
 800108a:	2b00      	cmp	r3, #0
 800108c:	d0f8      	beq.n	8001080 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 800108e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8001092:	79fb      	ldrb	r3, [r7, #7]
 8001094:	6013      	str	r3, [r2, #0]
}
 8001096:	bf00      	nop
 8001098:	370c      	adds	r7, #12
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop
 80010a4:	e000edfc 	.word	0xe000edfc
 80010a8:	e0000e00 	.word	0xe0000e00

080010ac <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b086      	sub	sp, #24
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	60f8      	str	r0, [r7, #12]
 80010b4:	60b9      	str	r1, [r7, #8]
 80010b6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010b8:	2300      	movs	r3, #0
 80010ba:	617b      	str	r3, [r7, #20]
 80010bc:	e00a      	b.n	80010d4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80010be:	f3af 8000 	nop.w
 80010c2:	4601      	mov	r1, r0
 80010c4:	68bb      	ldr	r3, [r7, #8]
 80010c6:	1c5a      	adds	r2, r3, #1
 80010c8:	60ba      	str	r2, [r7, #8]
 80010ca:	b2ca      	uxtb	r2, r1
 80010cc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010ce:	697b      	ldr	r3, [r7, #20]
 80010d0:	3301      	adds	r3, #1
 80010d2:	617b      	str	r3, [r7, #20]
 80010d4:	697a      	ldr	r2, [r7, #20]
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	429a      	cmp	r2, r3
 80010da:	dbf0      	blt.n	80010be <_read+0x12>
	}

return len;
 80010dc:	687b      	ldr	r3, [r7, #4]
}
 80010de:	4618      	mov	r0, r3
 80010e0:	3718      	adds	r7, #24
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}

080010e6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80010e6:	b580      	push	{r7, lr}
 80010e8:	b086      	sub	sp, #24
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	60f8      	str	r0, [r7, #12]
 80010ee:	60b9      	str	r1, [r7, #8]
 80010f0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010f2:	2300      	movs	r3, #0
 80010f4:	617b      	str	r3, [r7, #20]
 80010f6:	e009      	b.n	800110c <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 80010f8:	68bb      	ldr	r3, [r7, #8]
 80010fa:	1c5a      	adds	r2, r3, #1
 80010fc:	60ba      	str	r2, [r7, #8]
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	4618      	mov	r0, r3
 8001102:	f7ff ffab 	bl	800105c <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	3301      	adds	r3, #1
 800110a:	617b      	str	r3, [r7, #20]
 800110c:	697a      	ldr	r2, [r7, #20]
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	429a      	cmp	r2, r3
 8001112:	dbf1      	blt.n	80010f8 <_write+0x12>
	}
	return len;
 8001114:	687b      	ldr	r3, [r7, #4]
}
 8001116:	4618      	mov	r0, r3
 8001118:	3718      	adds	r7, #24
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}

0800111e <_close>:

int _close(int file)
{
 800111e:	b480      	push	{r7}
 8001120:	b083      	sub	sp, #12
 8001122:	af00      	add	r7, sp, #0
 8001124:	6078      	str	r0, [r7, #4]
	return -1;
 8001126:	f04f 33ff 	mov.w	r3, #4294967295
}
 800112a:	4618      	mov	r0, r3
 800112c:	370c      	adds	r7, #12
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr

08001136 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001136:	b480      	push	{r7}
 8001138:	b083      	sub	sp, #12
 800113a:	af00      	add	r7, sp, #0
 800113c:	6078      	str	r0, [r7, #4]
 800113e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001146:	605a      	str	r2, [r3, #4]
	return 0;
 8001148:	2300      	movs	r3, #0
}
 800114a:	4618      	mov	r0, r3
 800114c:	370c      	adds	r7, #12
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr

08001156 <_isatty>:

int _isatty(int file)
{
 8001156:	b480      	push	{r7}
 8001158:	b083      	sub	sp, #12
 800115a:	af00      	add	r7, sp, #0
 800115c:	6078      	str	r0, [r7, #4]
	return 1;
 800115e:	2301      	movs	r3, #1
}
 8001160:	4618      	mov	r0, r3
 8001162:	370c      	adds	r7, #12
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr

0800116c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800116c:	b480      	push	{r7}
 800116e:	b085      	sub	sp, #20
 8001170:	af00      	add	r7, sp, #0
 8001172:	60f8      	str	r0, [r7, #12]
 8001174:	60b9      	str	r1, [r7, #8]
 8001176:	607a      	str	r2, [r7, #4]
	return 0;
 8001178:	2300      	movs	r3, #0
}
 800117a:	4618      	mov	r0, r3
 800117c:	3714      	adds	r7, #20
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr
	...

08001188 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b086      	sub	sp, #24
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001190:	4a14      	ldr	r2, [pc, #80]	; (80011e4 <_sbrk+0x5c>)
 8001192:	4b15      	ldr	r3, [pc, #84]	; (80011e8 <_sbrk+0x60>)
 8001194:	1ad3      	subs	r3, r2, r3
 8001196:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800119c:	4b13      	ldr	r3, [pc, #76]	; (80011ec <_sbrk+0x64>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d102      	bne.n	80011aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011a4:	4b11      	ldr	r3, [pc, #68]	; (80011ec <_sbrk+0x64>)
 80011a6:	4a12      	ldr	r2, [pc, #72]	; (80011f0 <_sbrk+0x68>)
 80011a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011aa:	4b10      	ldr	r3, [pc, #64]	; (80011ec <_sbrk+0x64>)
 80011ac:	681a      	ldr	r2, [r3, #0]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	4413      	add	r3, r2
 80011b2:	693a      	ldr	r2, [r7, #16]
 80011b4:	429a      	cmp	r2, r3
 80011b6:	d207      	bcs.n	80011c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011b8:	f005 ffd4 	bl	8007164 <__errno>
 80011bc:	4603      	mov	r3, r0
 80011be:	220c      	movs	r2, #12
 80011c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011c2:	f04f 33ff 	mov.w	r3, #4294967295
 80011c6:	e009      	b.n	80011dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011c8:	4b08      	ldr	r3, [pc, #32]	; (80011ec <_sbrk+0x64>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011ce:	4b07      	ldr	r3, [pc, #28]	; (80011ec <_sbrk+0x64>)
 80011d0:	681a      	ldr	r2, [r3, #0]
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	4413      	add	r3, r2
 80011d6:	4a05      	ldr	r2, [pc, #20]	; (80011ec <_sbrk+0x64>)
 80011d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011da:	68fb      	ldr	r3, [r7, #12]
}
 80011dc:	4618      	mov	r0, r3
 80011de:	3718      	adds	r7, #24
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	20020000 	.word	0x20020000
 80011e8:	00000400 	.word	0x00000400
 80011ec:	20000094 	.word	0x20000094
 80011f0:	200070f0 	.word	0x200070f0

080011f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011f8:	4b06      	ldr	r3, [pc, #24]	; (8001214 <SystemInit+0x20>)
 80011fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80011fe:	4a05      	ldr	r2, [pc, #20]	; (8001214 <SystemInit+0x20>)
 8001200:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001204:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001208:	bf00      	nop
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr
 8001212:	bf00      	nop
 8001214:	e000ed00 	.word	0xe000ed00

08001218 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001218:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001250 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800121c:	480d      	ldr	r0, [pc, #52]	; (8001254 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800121e:	490e      	ldr	r1, [pc, #56]	; (8001258 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001220:	4a0e      	ldr	r2, [pc, #56]	; (800125c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001222:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001224:	e002      	b.n	800122c <LoopCopyDataInit>

08001226 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001226:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001228:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800122a:	3304      	adds	r3, #4

0800122c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800122c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800122e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001230:	d3f9      	bcc.n	8001226 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001232:	4a0b      	ldr	r2, [pc, #44]	; (8001260 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001234:	4c0b      	ldr	r4, [pc, #44]	; (8001264 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001236:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001238:	e001      	b.n	800123e <LoopFillZerobss>

0800123a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800123a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800123c:	3204      	adds	r2, #4

0800123e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800123e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001240:	d3fb      	bcc.n	800123a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001242:	f7ff ffd7 	bl	80011f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001246:	f005 ff93 	bl	8007170 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800124a:	f7ff fd95 	bl	8000d78 <main>
  bx  lr    
 800124e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001250:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001254:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001258:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 800125c:	08008550 	.word	0x08008550
  ldr r2, =_sbss
 8001260:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001264:	200070ec 	.word	0x200070ec

08001268 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001268:	e7fe      	b.n	8001268 <ADC_IRQHandler>
	...

0800126c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001270:	4b0e      	ldr	r3, [pc, #56]	; (80012ac <HAL_Init+0x40>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a0d      	ldr	r2, [pc, #52]	; (80012ac <HAL_Init+0x40>)
 8001276:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800127a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800127c:	4b0b      	ldr	r3, [pc, #44]	; (80012ac <HAL_Init+0x40>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4a0a      	ldr	r2, [pc, #40]	; (80012ac <HAL_Init+0x40>)
 8001282:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001286:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001288:	4b08      	ldr	r3, [pc, #32]	; (80012ac <HAL_Init+0x40>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a07      	ldr	r2, [pc, #28]	; (80012ac <HAL_Init+0x40>)
 800128e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001292:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001294:	2003      	movs	r0, #3
 8001296:	f000 f8fc 	bl	8001492 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800129a:	200f      	movs	r0, #15
 800129c:	f7ff fe64 	bl	8000f68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012a0:	f7ff fe36 	bl	8000f10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012a4:	2300      	movs	r3, #0
}
 80012a6:	4618      	mov	r0, r3
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	40023c00 	.word	0x40023c00

080012b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012b4:	4b06      	ldr	r3, [pc, #24]	; (80012d0 <HAL_IncTick+0x20>)
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	461a      	mov	r2, r3
 80012ba:	4b06      	ldr	r3, [pc, #24]	; (80012d4 <HAL_IncTick+0x24>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4413      	add	r3, r2
 80012c0:	4a04      	ldr	r2, [pc, #16]	; (80012d4 <HAL_IncTick+0x24>)
 80012c2:	6013      	str	r3, [r2, #0]
}
 80012c4:	bf00      	nop
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr
 80012ce:	bf00      	nop
 80012d0:	20000008 	.word	0x20000008
 80012d4:	20006ff0 	.word	0x20006ff0

080012d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  return uwTick;
 80012dc:	4b03      	ldr	r3, [pc, #12]	; (80012ec <HAL_GetTick+0x14>)
 80012de:	681b      	ldr	r3, [r3, #0]
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr
 80012ea:	bf00      	nop
 80012ec:	20006ff0 	.word	0x20006ff0

080012f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b084      	sub	sp, #16
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012f8:	f7ff ffee 	bl	80012d8 <HAL_GetTick>
 80012fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001308:	d005      	beq.n	8001316 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800130a:	4b0a      	ldr	r3, [pc, #40]	; (8001334 <HAL_Delay+0x44>)
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	461a      	mov	r2, r3
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	4413      	add	r3, r2
 8001314:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001316:	bf00      	nop
 8001318:	f7ff ffde 	bl	80012d8 <HAL_GetTick>
 800131c:	4602      	mov	r2, r0
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	68fa      	ldr	r2, [r7, #12]
 8001324:	429a      	cmp	r2, r3
 8001326:	d8f7      	bhi.n	8001318 <HAL_Delay+0x28>
  {
  }
}
 8001328:	bf00      	nop
 800132a:	bf00      	nop
 800132c:	3710      	adds	r7, #16
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	20000008 	.word	0x20000008

08001338 <__NVIC_SetPriorityGrouping>:
{
 8001338:	b480      	push	{r7}
 800133a:	b085      	sub	sp, #20
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	f003 0307 	and.w	r3, r3, #7
 8001346:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001348:	4b0c      	ldr	r3, [pc, #48]	; (800137c <__NVIC_SetPriorityGrouping+0x44>)
 800134a:	68db      	ldr	r3, [r3, #12]
 800134c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800134e:	68ba      	ldr	r2, [r7, #8]
 8001350:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001354:	4013      	ands	r3, r2
 8001356:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800135c:	68bb      	ldr	r3, [r7, #8]
 800135e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001360:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001364:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001368:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800136a:	4a04      	ldr	r2, [pc, #16]	; (800137c <__NVIC_SetPriorityGrouping+0x44>)
 800136c:	68bb      	ldr	r3, [r7, #8]
 800136e:	60d3      	str	r3, [r2, #12]
}
 8001370:	bf00      	nop
 8001372:	3714      	adds	r7, #20
 8001374:	46bd      	mov	sp, r7
 8001376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137a:	4770      	bx	lr
 800137c:	e000ed00 	.word	0xe000ed00

08001380 <__NVIC_GetPriorityGrouping>:
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001384:	4b04      	ldr	r3, [pc, #16]	; (8001398 <__NVIC_GetPriorityGrouping+0x18>)
 8001386:	68db      	ldr	r3, [r3, #12]
 8001388:	0a1b      	lsrs	r3, r3, #8
 800138a:	f003 0307 	and.w	r3, r3, #7
}
 800138e:	4618      	mov	r0, r3
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr
 8001398:	e000ed00 	.word	0xe000ed00

0800139c <__NVIC_EnableIRQ>:
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	4603      	mov	r3, r0
 80013a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	db0b      	blt.n	80013c6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013ae:	79fb      	ldrb	r3, [r7, #7]
 80013b0:	f003 021f 	and.w	r2, r3, #31
 80013b4:	4907      	ldr	r1, [pc, #28]	; (80013d4 <__NVIC_EnableIRQ+0x38>)
 80013b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ba:	095b      	lsrs	r3, r3, #5
 80013bc:	2001      	movs	r0, #1
 80013be:	fa00 f202 	lsl.w	r2, r0, r2
 80013c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80013c6:	bf00      	nop
 80013c8:	370c      	adds	r7, #12
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	e000e100 	.word	0xe000e100

080013d8 <__NVIC_SetPriority>:
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	4603      	mov	r3, r0
 80013e0:	6039      	str	r1, [r7, #0]
 80013e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	db0a      	blt.n	8001402 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	b2da      	uxtb	r2, r3
 80013f0:	490c      	ldr	r1, [pc, #48]	; (8001424 <__NVIC_SetPriority+0x4c>)
 80013f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f6:	0112      	lsls	r2, r2, #4
 80013f8:	b2d2      	uxtb	r2, r2
 80013fa:	440b      	add	r3, r1
 80013fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001400:	e00a      	b.n	8001418 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	b2da      	uxtb	r2, r3
 8001406:	4908      	ldr	r1, [pc, #32]	; (8001428 <__NVIC_SetPriority+0x50>)
 8001408:	79fb      	ldrb	r3, [r7, #7]
 800140a:	f003 030f 	and.w	r3, r3, #15
 800140e:	3b04      	subs	r3, #4
 8001410:	0112      	lsls	r2, r2, #4
 8001412:	b2d2      	uxtb	r2, r2
 8001414:	440b      	add	r3, r1
 8001416:	761a      	strb	r2, [r3, #24]
}
 8001418:	bf00      	nop
 800141a:	370c      	adds	r7, #12
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr
 8001424:	e000e100 	.word	0xe000e100
 8001428:	e000ed00 	.word	0xe000ed00

0800142c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800142c:	b480      	push	{r7}
 800142e:	b089      	sub	sp, #36	; 0x24
 8001430:	af00      	add	r7, sp, #0
 8001432:	60f8      	str	r0, [r7, #12]
 8001434:	60b9      	str	r1, [r7, #8]
 8001436:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	f003 0307 	and.w	r3, r3, #7
 800143e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001440:	69fb      	ldr	r3, [r7, #28]
 8001442:	f1c3 0307 	rsb	r3, r3, #7
 8001446:	2b04      	cmp	r3, #4
 8001448:	bf28      	it	cs
 800144a:	2304      	movcs	r3, #4
 800144c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800144e:	69fb      	ldr	r3, [r7, #28]
 8001450:	3304      	adds	r3, #4
 8001452:	2b06      	cmp	r3, #6
 8001454:	d902      	bls.n	800145c <NVIC_EncodePriority+0x30>
 8001456:	69fb      	ldr	r3, [r7, #28]
 8001458:	3b03      	subs	r3, #3
 800145a:	e000      	b.n	800145e <NVIC_EncodePriority+0x32>
 800145c:	2300      	movs	r3, #0
 800145e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001460:	f04f 32ff 	mov.w	r2, #4294967295
 8001464:	69bb      	ldr	r3, [r7, #24]
 8001466:	fa02 f303 	lsl.w	r3, r2, r3
 800146a:	43da      	mvns	r2, r3
 800146c:	68bb      	ldr	r3, [r7, #8]
 800146e:	401a      	ands	r2, r3
 8001470:	697b      	ldr	r3, [r7, #20]
 8001472:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001474:	f04f 31ff 	mov.w	r1, #4294967295
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	fa01 f303 	lsl.w	r3, r1, r3
 800147e:	43d9      	mvns	r1, r3
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001484:	4313      	orrs	r3, r2
         );
}
 8001486:	4618      	mov	r0, r3
 8001488:	3724      	adds	r7, #36	; 0x24
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr

08001492 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001492:	b580      	push	{r7, lr}
 8001494:	b082      	sub	sp, #8
 8001496:	af00      	add	r7, sp, #0
 8001498:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800149a:	6878      	ldr	r0, [r7, #4]
 800149c:	f7ff ff4c 	bl	8001338 <__NVIC_SetPriorityGrouping>
}
 80014a0:	bf00      	nop
 80014a2:	3708      	adds	r7, #8
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}

080014a8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b086      	sub	sp, #24
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	4603      	mov	r3, r0
 80014b0:	60b9      	str	r1, [r7, #8]
 80014b2:	607a      	str	r2, [r7, #4]
 80014b4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014b6:	2300      	movs	r3, #0
 80014b8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014ba:	f7ff ff61 	bl	8001380 <__NVIC_GetPriorityGrouping>
 80014be:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014c0:	687a      	ldr	r2, [r7, #4]
 80014c2:	68b9      	ldr	r1, [r7, #8]
 80014c4:	6978      	ldr	r0, [r7, #20]
 80014c6:	f7ff ffb1 	bl	800142c <NVIC_EncodePriority>
 80014ca:	4602      	mov	r2, r0
 80014cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014d0:	4611      	mov	r1, r2
 80014d2:	4618      	mov	r0, r3
 80014d4:	f7ff ff80 	bl	80013d8 <__NVIC_SetPriority>
}
 80014d8:	bf00      	nop
 80014da:	3718      	adds	r7, #24
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}

080014e0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	4603      	mov	r3, r0
 80014e8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ee:	4618      	mov	r0, r3
 80014f0:	f7ff ff54 	bl	800139c <__NVIC_EnableIRQ>
}
 80014f4:	bf00      	nop
 80014f6:	3708      	adds	r7, #8
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}

080014fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b086      	sub	sp, #24
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d101      	bne.n	800150e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800150a:	2301      	movs	r3, #1
 800150c:	e264      	b.n	80019d8 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f003 0301 	and.w	r3, r3, #1
 8001516:	2b00      	cmp	r3, #0
 8001518:	d075      	beq.n	8001606 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800151a:	4ba3      	ldr	r3, [pc, #652]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 800151c:	689b      	ldr	r3, [r3, #8]
 800151e:	f003 030c 	and.w	r3, r3, #12
 8001522:	2b04      	cmp	r3, #4
 8001524:	d00c      	beq.n	8001540 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001526:	4ba0      	ldr	r3, [pc, #640]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 8001528:	689b      	ldr	r3, [r3, #8]
 800152a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800152e:	2b08      	cmp	r3, #8
 8001530:	d112      	bne.n	8001558 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001532:	4b9d      	ldr	r3, [pc, #628]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800153a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800153e:	d10b      	bne.n	8001558 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001540:	4b99      	ldr	r3, [pc, #612]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001548:	2b00      	cmp	r3, #0
 800154a:	d05b      	beq.n	8001604 <HAL_RCC_OscConfig+0x108>
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d157      	bne.n	8001604 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001554:	2301      	movs	r3, #1
 8001556:	e23f      	b.n	80019d8 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001560:	d106      	bne.n	8001570 <HAL_RCC_OscConfig+0x74>
 8001562:	4b91      	ldr	r3, [pc, #580]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4a90      	ldr	r2, [pc, #576]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 8001568:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800156c:	6013      	str	r3, [r2, #0]
 800156e:	e01d      	b.n	80015ac <HAL_RCC_OscConfig+0xb0>
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001578:	d10c      	bne.n	8001594 <HAL_RCC_OscConfig+0x98>
 800157a:	4b8b      	ldr	r3, [pc, #556]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4a8a      	ldr	r2, [pc, #552]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 8001580:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001584:	6013      	str	r3, [r2, #0]
 8001586:	4b88      	ldr	r3, [pc, #544]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4a87      	ldr	r2, [pc, #540]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 800158c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001590:	6013      	str	r3, [r2, #0]
 8001592:	e00b      	b.n	80015ac <HAL_RCC_OscConfig+0xb0>
 8001594:	4b84      	ldr	r3, [pc, #528]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a83      	ldr	r2, [pc, #524]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 800159a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800159e:	6013      	str	r3, [r2, #0]
 80015a0:	4b81      	ldr	r3, [pc, #516]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a80      	ldr	r2, [pc, #512]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 80015a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d013      	beq.n	80015dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015b4:	f7ff fe90 	bl	80012d8 <HAL_GetTick>
 80015b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015ba:	e008      	b.n	80015ce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015bc:	f7ff fe8c 	bl	80012d8 <HAL_GetTick>
 80015c0:	4602      	mov	r2, r0
 80015c2:	693b      	ldr	r3, [r7, #16]
 80015c4:	1ad3      	subs	r3, r2, r3
 80015c6:	2b64      	cmp	r3, #100	; 0x64
 80015c8:	d901      	bls.n	80015ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80015ca:	2303      	movs	r3, #3
 80015cc:	e204      	b.n	80019d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015ce:	4b76      	ldr	r3, [pc, #472]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d0f0      	beq.n	80015bc <HAL_RCC_OscConfig+0xc0>
 80015da:	e014      	b.n	8001606 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015dc:	f7ff fe7c 	bl	80012d8 <HAL_GetTick>
 80015e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015e2:	e008      	b.n	80015f6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015e4:	f7ff fe78 	bl	80012d8 <HAL_GetTick>
 80015e8:	4602      	mov	r2, r0
 80015ea:	693b      	ldr	r3, [r7, #16]
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	2b64      	cmp	r3, #100	; 0x64
 80015f0:	d901      	bls.n	80015f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80015f2:	2303      	movs	r3, #3
 80015f4:	e1f0      	b.n	80019d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015f6:	4b6c      	ldr	r3, [pc, #432]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d1f0      	bne.n	80015e4 <HAL_RCC_OscConfig+0xe8>
 8001602:	e000      	b.n	8001606 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001604:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f003 0302 	and.w	r3, r3, #2
 800160e:	2b00      	cmp	r3, #0
 8001610:	d063      	beq.n	80016da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001612:	4b65      	ldr	r3, [pc, #404]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 8001614:	689b      	ldr	r3, [r3, #8]
 8001616:	f003 030c 	and.w	r3, r3, #12
 800161a:	2b00      	cmp	r3, #0
 800161c:	d00b      	beq.n	8001636 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800161e:	4b62      	ldr	r3, [pc, #392]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 8001620:	689b      	ldr	r3, [r3, #8]
 8001622:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001626:	2b08      	cmp	r3, #8
 8001628:	d11c      	bne.n	8001664 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800162a:	4b5f      	ldr	r3, [pc, #380]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001632:	2b00      	cmp	r3, #0
 8001634:	d116      	bne.n	8001664 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001636:	4b5c      	ldr	r3, [pc, #368]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f003 0302 	and.w	r3, r3, #2
 800163e:	2b00      	cmp	r3, #0
 8001640:	d005      	beq.n	800164e <HAL_RCC_OscConfig+0x152>
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	68db      	ldr	r3, [r3, #12]
 8001646:	2b01      	cmp	r3, #1
 8001648:	d001      	beq.n	800164e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800164a:	2301      	movs	r3, #1
 800164c:	e1c4      	b.n	80019d8 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800164e:	4b56      	ldr	r3, [pc, #344]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	691b      	ldr	r3, [r3, #16]
 800165a:	00db      	lsls	r3, r3, #3
 800165c:	4952      	ldr	r1, [pc, #328]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 800165e:	4313      	orrs	r3, r2
 8001660:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001662:	e03a      	b.n	80016da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	68db      	ldr	r3, [r3, #12]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d020      	beq.n	80016ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800166c:	4b4f      	ldr	r3, [pc, #316]	; (80017ac <HAL_RCC_OscConfig+0x2b0>)
 800166e:	2201      	movs	r2, #1
 8001670:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001672:	f7ff fe31 	bl	80012d8 <HAL_GetTick>
 8001676:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001678:	e008      	b.n	800168c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800167a:	f7ff fe2d 	bl	80012d8 <HAL_GetTick>
 800167e:	4602      	mov	r2, r0
 8001680:	693b      	ldr	r3, [r7, #16]
 8001682:	1ad3      	subs	r3, r2, r3
 8001684:	2b02      	cmp	r3, #2
 8001686:	d901      	bls.n	800168c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001688:	2303      	movs	r3, #3
 800168a:	e1a5      	b.n	80019d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800168c:	4b46      	ldr	r3, [pc, #280]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f003 0302 	and.w	r3, r3, #2
 8001694:	2b00      	cmp	r3, #0
 8001696:	d0f0      	beq.n	800167a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001698:	4b43      	ldr	r3, [pc, #268]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	691b      	ldr	r3, [r3, #16]
 80016a4:	00db      	lsls	r3, r3, #3
 80016a6:	4940      	ldr	r1, [pc, #256]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 80016a8:	4313      	orrs	r3, r2
 80016aa:	600b      	str	r3, [r1, #0]
 80016ac:	e015      	b.n	80016da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016ae:	4b3f      	ldr	r3, [pc, #252]	; (80017ac <HAL_RCC_OscConfig+0x2b0>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016b4:	f7ff fe10 	bl	80012d8 <HAL_GetTick>
 80016b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016ba:	e008      	b.n	80016ce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016bc:	f7ff fe0c 	bl	80012d8 <HAL_GetTick>
 80016c0:	4602      	mov	r2, r0
 80016c2:	693b      	ldr	r3, [r7, #16]
 80016c4:	1ad3      	subs	r3, r2, r3
 80016c6:	2b02      	cmp	r3, #2
 80016c8:	d901      	bls.n	80016ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80016ca:	2303      	movs	r3, #3
 80016cc:	e184      	b.n	80019d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016ce:	4b36      	ldr	r3, [pc, #216]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f003 0302 	and.w	r3, r3, #2
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d1f0      	bne.n	80016bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f003 0308 	and.w	r3, r3, #8
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d030      	beq.n	8001748 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	695b      	ldr	r3, [r3, #20]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d016      	beq.n	800171c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016ee:	4b30      	ldr	r3, [pc, #192]	; (80017b0 <HAL_RCC_OscConfig+0x2b4>)
 80016f0:	2201      	movs	r2, #1
 80016f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016f4:	f7ff fdf0 	bl	80012d8 <HAL_GetTick>
 80016f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016fa:	e008      	b.n	800170e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016fc:	f7ff fdec 	bl	80012d8 <HAL_GetTick>
 8001700:	4602      	mov	r2, r0
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	1ad3      	subs	r3, r2, r3
 8001706:	2b02      	cmp	r3, #2
 8001708:	d901      	bls.n	800170e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800170a:	2303      	movs	r3, #3
 800170c:	e164      	b.n	80019d8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800170e:	4b26      	ldr	r3, [pc, #152]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 8001710:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001712:	f003 0302 	and.w	r3, r3, #2
 8001716:	2b00      	cmp	r3, #0
 8001718:	d0f0      	beq.n	80016fc <HAL_RCC_OscConfig+0x200>
 800171a:	e015      	b.n	8001748 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800171c:	4b24      	ldr	r3, [pc, #144]	; (80017b0 <HAL_RCC_OscConfig+0x2b4>)
 800171e:	2200      	movs	r2, #0
 8001720:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001722:	f7ff fdd9 	bl	80012d8 <HAL_GetTick>
 8001726:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001728:	e008      	b.n	800173c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800172a:	f7ff fdd5 	bl	80012d8 <HAL_GetTick>
 800172e:	4602      	mov	r2, r0
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	1ad3      	subs	r3, r2, r3
 8001734:	2b02      	cmp	r3, #2
 8001736:	d901      	bls.n	800173c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001738:	2303      	movs	r3, #3
 800173a:	e14d      	b.n	80019d8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800173c:	4b1a      	ldr	r3, [pc, #104]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 800173e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001740:	f003 0302 	and.w	r3, r3, #2
 8001744:	2b00      	cmp	r3, #0
 8001746:	d1f0      	bne.n	800172a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f003 0304 	and.w	r3, r3, #4
 8001750:	2b00      	cmp	r3, #0
 8001752:	f000 80a0 	beq.w	8001896 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001756:	2300      	movs	r3, #0
 8001758:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800175a:	4b13      	ldr	r3, [pc, #76]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 800175c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800175e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001762:	2b00      	cmp	r3, #0
 8001764:	d10f      	bne.n	8001786 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001766:	2300      	movs	r3, #0
 8001768:	60bb      	str	r3, [r7, #8]
 800176a:	4b0f      	ldr	r3, [pc, #60]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 800176c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800176e:	4a0e      	ldr	r2, [pc, #56]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 8001770:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001774:	6413      	str	r3, [r2, #64]	; 0x40
 8001776:	4b0c      	ldr	r3, [pc, #48]	; (80017a8 <HAL_RCC_OscConfig+0x2ac>)
 8001778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800177a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800177e:	60bb      	str	r3, [r7, #8]
 8001780:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001782:	2301      	movs	r3, #1
 8001784:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001786:	4b0b      	ldr	r3, [pc, #44]	; (80017b4 <HAL_RCC_OscConfig+0x2b8>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800178e:	2b00      	cmp	r3, #0
 8001790:	d121      	bne.n	80017d6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001792:	4b08      	ldr	r3, [pc, #32]	; (80017b4 <HAL_RCC_OscConfig+0x2b8>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4a07      	ldr	r2, [pc, #28]	; (80017b4 <HAL_RCC_OscConfig+0x2b8>)
 8001798:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800179c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800179e:	f7ff fd9b 	bl	80012d8 <HAL_GetTick>
 80017a2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017a4:	e011      	b.n	80017ca <HAL_RCC_OscConfig+0x2ce>
 80017a6:	bf00      	nop
 80017a8:	40023800 	.word	0x40023800
 80017ac:	42470000 	.word	0x42470000
 80017b0:	42470e80 	.word	0x42470e80
 80017b4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017b8:	f7ff fd8e 	bl	80012d8 <HAL_GetTick>
 80017bc:	4602      	mov	r2, r0
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	1ad3      	subs	r3, r2, r3
 80017c2:	2b02      	cmp	r3, #2
 80017c4:	d901      	bls.n	80017ca <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80017c6:	2303      	movs	r3, #3
 80017c8:	e106      	b.n	80019d8 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017ca:	4b85      	ldr	r3, [pc, #532]	; (80019e0 <HAL_RCC_OscConfig+0x4e4>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d0f0      	beq.n	80017b8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	689b      	ldr	r3, [r3, #8]
 80017da:	2b01      	cmp	r3, #1
 80017dc:	d106      	bne.n	80017ec <HAL_RCC_OscConfig+0x2f0>
 80017de:	4b81      	ldr	r3, [pc, #516]	; (80019e4 <HAL_RCC_OscConfig+0x4e8>)
 80017e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017e2:	4a80      	ldr	r2, [pc, #512]	; (80019e4 <HAL_RCC_OscConfig+0x4e8>)
 80017e4:	f043 0301 	orr.w	r3, r3, #1
 80017e8:	6713      	str	r3, [r2, #112]	; 0x70
 80017ea:	e01c      	b.n	8001826 <HAL_RCC_OscConfig+0x32a>
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	2b05      	cmp	r3, #5
 80017f2:	d10c      	bne.n	800180e <HAL_RCC_OscConfig+0x312>
 80017f4:	4b7b      	ldr	r3, [pc, #492]	; (80019e4 <HAL_RCC_OscConfig+0x4e8>)
 80017f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017f8:	4a7a      	ldr	r2, [pc, #488]	; (80019e4 <HAL_RCC_OscConfig+0x4e8>)
 80017fa:	f043 0304 	orr.w	r3, r3, #4
 80017fe:	6713      	str	r3, [r2, #112]	; 0x70
 8001800:	4b78      	ldr	r3, [pc, #480]	; (80019e4 <HAL_RCC_OscConfig+0x4e8>)
 8001802:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001804:	4a77      	ldr	r2, [pc, #476]	; (80019e4 <HAL_RCC_OscConfig+0x4e8>)
 8001806:	f043 0301 	orr.w	r3, r3, #1
 800180a:	6713      	str	r3, [r2, #112]	; 0x70
 800180c:	e00b      	b.n	8001826 <HAL_RCC_OscConfig+0x32a>
 800180e:	4b75      	ldr	r3, [pc, #468]	; (80019e4 <HAL_RCC_OscConfig+0x4e8>)
 8001810:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001812:	4a74      	ldr	r2, [pc, #464]	; (80019e4 <HAL_RCC_OscConfig+0x4e8>)
 8001814:	f023 0301 	bic.w	r3, r3, #1
 8001818:	6713      	str	r3, [r2, #112]	; 0x70
 800181a:	4b72      	ldr	r3, [pc, #456]	; (80019e4 <HAL_RCC_OscConfig+0x4e8>)
 800181c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800181e:	4a71      	ldr	r2, [pc, #452]	; (80019e4 <HAL_RCC_OscConfig+0x4e8>)
 8001820:	f023 0304 	bic.w	r3, r3, #4
 8001824:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d015      	beq.n	800185a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800182e:	f7ff fd53 	bl	80012d8 <HAL_GetTick>
 8001832:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001834:	e00a      	b.n	800184c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001836:	f7ff fd4f 	bl	80012d8 <HAL_GetTick>
 800183a:	4602      	mov	r2, r0
 800183c:	693b      	ldr	r3, [r7, #16]
 800183e:	1ad3      	subs	r3, r2, r3
 8001840:	f241 3288 	movw	r2, #5000	; 0x1388
 8001844:	4293      	cmp	r3, r2
 8001846:	d901      	bls.n	800184c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001848:	2303      	movs	r3, #3
 800184a:	e0c5      	b.n	80019d8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800184c:	4b65      	ldr	r3, [pc, #404]	; (80019e4 <HAL_RCC_OscConfig+0x4e8>)
 800184e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001850:	f003 0302 	and.w	r3, r3, #2
 8001854:	2b00      	cmp	r3, #0
 8001856:	d0ee      	beq.n	8001836 <HAL_RCC_OscConfig+0x33a>
 8001858:	e014      	b.n	8001884 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800185a:	f7ff fd3d 	bl	80012d8 <HAL_GetTick>
 800185e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001860:	e00a      	b.n	8001878 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001862:	f7ff fd39 	bl	80012d8 <HAL_GetTick>
 8001866:	4602      	mov	r2, r0
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	1ad3      	subs	r3, r2, r3
 800186c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001870:	4293      	cmp	r3, r2
 8001872:	d901      	bls.n	8001878 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001874:	2303      	movs	r3, #3
 8001876:	e0af      	b.n	80019d8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001878:	4b5a      	ldr	r3, [pc, #360]	; (80019e4 <HAL_RCC_OscConfig+0x4e8>)
 800187a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800187c:	f003 0302 	and.w	r3, r3, #2
 8001880:	2b00      	cmp	r3, #0
 8001882:	d1ee      	bne.n	8001862 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001884:	7dfb      	ldrb	r3, [r7, #23]
 8001886:	2b01      	cmp	r3, #1
 8001888:	d105      	bne.n	8001896 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800188a:	4b56      	ldr	r3, [pc, #344]	; (80019e4 <HAL_RCC_OscConfig+0x4e8>)
 800188c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800188e:	4a55      	ldr	r2, [pc, #340]	; (80019e4 <HAL_RCC_OscConfig+0x4e8>)
 8001890:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001894:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	699b      	ldr	r3, [r3, #24]
 800189a:	2b00      	cmp	r3, #0
 800189c:	f000 809b 	beq.w	80019d6 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80018a0:	4b50      	ldr	r3, [pc, #320]	; (80019e4 <HAL_RCC_OscConfig+0x4e8>)
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	f003 030c 	and.w	r3, r3, #12
 80018a8:	2b08      	cmp	r3, #8
 80018aa:	d05c      	beq.n	8001966 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	699b      	ldr	r3, [r3, #24]
 80018b0:	2b02      	cmp	r3, #2
 80018b2:	d141      	bne.n	8001938 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018b4:	4b4c      	ldr	r3, [pc, #304]	; (80019e8 <HAL_RCC_OscConfig+0x4ec>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018ba:	f7ff fd0d 	bl	80012d8 <HAL_GetTick>
 80018be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018c0:	e008      	b.n	80018d4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018c2:	f7ff fd09 	bl	80012d8 <HAL_GetTick>
 80018c6:	4602      	mov	r2, r0
 80018c8:	693b      	ldr	r3, [r7, #16]
 80018ca:	1ad3      	subs	r3, r2, r3
 80018cc:	2b02      	cmp	r3, #2
 80018ce:	d901      	bls.n	80018d4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80018d0:	2303      	movs	r3, #3
 80018d2:	e081      	b.n	80019d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018d4:	4b43      	ldr	r3, [pc, #268]	; (80019e4 <HAL_RCC_OscConfig+0x4e8>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d1f0      	bne.n	80018c2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	69da      	ldr	r2, [r3, #28]
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6a1b      	ldr	r3, [r3, #32]
 80018e8:	431a      	orrs	r2, r3
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ee:	019b      	lsls	r3, r3, #6
 80018f0:	431a      	orrs	r2, r3
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018f6:	085b      	lsrs	r3, r3, #1
 80018f8:	3b01      	subs	r3, #1
 80018fa:	041b      	lsls	r3, r3, #16
 80018fc:	431a      	orrs	r2, r3
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001902:	061b      	lsls	r3, r3, #24
 8001904:	4937      	ldr	r1, [pc, #220]	; (80019e4 <HAL_RCC_OscConfig+0x4e8>)
 8001906:	4313      	orrs	r3, r2
 8001908:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800190a:	4b37      	ldr	r3, [pc, #220]	; (80019e8 <HAL_RCC_OscConfig+0x4ec>)
 800190c:	2201      	movs	r2, #1
 800190e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001910:	f7ff fce2 	bl	80012d8 <HAL_GetTick>
 8001914:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001916:	e008      	b.n	800192a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001918:	f7ff fcde 	bl	80012d8 <HAL_GetTick>
 800191c:	4602      	mov	r2, r0
 800191e:	693b      	ldr	r3, [r7, #16]
 8001920:	1ad3      	subs	r3, r2, r3
 8001922:	2b02      	cmp	r3, #2
 8001924:	d901      	bls.n	800192a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001926:	2303      	movs	r3, #3
 8001928:	e056      	b.n	80019d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800192a:	4b2e      	ldr	r3, [pc, #184]	; (80019e4 <HAL_RCC_OscConfig+0x4e8>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001932:	2b00      	cmp	r3, #0
 8001934:	d0f0      	beq.n	8001918 <HAL_RCC_OscConfig+0x41c>
 8001936:	e04e      	b.n	80019d6 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001938:	4b2b      	ldr	r3, [pc, #172]	; (80019e8 <HAL_RCC_OscConfig+0x4ec>)
 800193a:	2200      	movs	r2, #0
 800193c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800193e:	f7ff fccb 	bl	80012d8 <HAL_GetTick>
 8001942:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001944:	e008      	b.n	8001958 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001946:	f7ff fcc7 	bl	80012d8 <HAL_GetTick>
 800194a:	4602      	mov	r2, r0
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	1ad3      	subs	r3, r2, r3
 8001950:	2b02      	cmp	r3, #2
 8001952:	d901      	bls.n	8001958 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001954:	2303      	movs	r3, #3
 8001956:	e03f      	b.n	80019d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001958:	4b22      	ldr	r3, [pc, #136]	; (80019e4 <HAL_RCC_OscConfig+0x4e8>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001960:	2b00      	cmp	r3, #0
 8001962:	d1f0      	bne.n	8001946 <HAL_RCC_OscConfig+0x44a>
 8001964:	e037      	b.n	80019d6 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	699b      	ldr	r3, [r3, #24]
 800196a:	2b01      	cmp	r3, #1
 800196c:	d101      	bne.n	8001972 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800196e:	2301      	movs	r3, #1
 8001970:	e032      	b.n	80019d8 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001972:	4b1c      	ldr	r3, [pc, #112]	; (80019e4 <HAL_RCC_OscConfig+0x4e8>)
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	699b      	ldr	r3, [r3, #24]
 800197c:	2b01      	cmp	r3, #1
 800197e:	d028      	beq.n	80019d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800198a:	429a      	cmp	r2, r3
 800198c:	d121      	bne.n	80019d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001998:	429a      	cmp	r2, r3
 800199a:	d11a      	bne.n	80019d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800199c:	68fa      	ldr	r2, [r7, #12]
 800199e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80019a2:	4013      	ands	r3, r2
 80019a4:	687a      	ldr	r2, [r7, #4]
 80019a6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80019a8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d111      	bne.n	80019d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019b8:	085b      	lsrs	r3, r3, #1
 80019ba:	3b01      	subs	r3, #1
 80019bc:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80019be:	429a      	cmp	r2, r3
 80019c0:	d107      	bne.n	80019d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019cc:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80019ce:	429a      	cmp	r2, r3
 80019d0:	d001      	beq.n	80019d6 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80019d2:	2301      	movs	r3, #1
 80019d4:	e000      	b.n	80019d8 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80019d6:	2300      	movs	r3, #0
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3718      	adds	r7, #24
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	40007000 	.word	0x40007000
 80019e4:	40023800 	.word	0x40023800
 80019e8:	42470060 	.word	0x42470060

080019ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b084      	sub	sp, #16
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
 80019f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d101      	bne.n	8001a00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019fc:	2301      	movs	r3, #1
 80019fe:	e0cc      	b.n	8001b9a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a00:	4b68      	ldr	r3, [pc, #416]	; (8001ba4 <HAL_RCC_ClockConfig+0x1b8>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f003 0307 	and.w	r3, r3, #7
 8001a08:	683a      	ldr	r2, [r7, #0]
 8001a0a:	429a      	cmp	r2, r3
 8001a0c:	d90c      	bls.n	8001a28 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a0e:	4b65      	ldr	r3, [pc, #404]	; (8001ba4 <HAL_RCC_ClockConfig+0x1b8>)
 8001a10:	683a      	ldr	r2, [r7, #0]
 8001a12:	b2d2      	uxtb	r2, r2
 8001a14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a16:	4b63      	ldr	r3, [pc, #396]	; (8001ba4 <HAL_RCC_ClockConfig+0x1b8>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f003 0307 	and.w	r3, r3, #7
 8001a1e:	683a      	ldr	r2, [r7, #0]
 8001a20:	429a      	cmp	r2, r3
 8001a22:	d001      	beq.n	8001a28 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001a24:	2301      	movs	r3, #1
 8001a26:	e0b8      	b.n	8001b9a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f003 0302 	and.w	r3, r3, #2
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d020      	beq.n	8001a76 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f003 0304 	and.w	r3, r3, #4
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d005      	beq.n	8001a4c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a40:	4b59      	ldr	r3, [pc, #356]	; (8001ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a42:	689b      	ldr	r3, [r3, #8]
 8001a44:	4a58      	ldr	r2, [pc, #352]	; (8001ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a46:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001a4a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f003 0308 	and.w	r3, r3, #8
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d005      	beq.n	8001a64 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a58:	4b53      	ldr	r3, [pc, #332]	; (8001ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	4a52      	ldr	r2, [pc, #328]	; (8001ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a5e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001a62:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a64:	4b50      	ldr	r3, [pc, #320]	; (8001ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	689b      	ldr	r3, [r3, #8]
 8001a70:	494d      	ldr	r1, [pc, #308]	; (8001ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a72:	4313      	orrs	r3, r2
 8001a74:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f003 0301 	and.w	r3, r3, #1
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d044      	beq.n	8001b0c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	2b01      	cmp	r3, #1
 8001a88:	d107      	bne.n	8001a9a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a8a:	4b47      	ldr	r3, [pc, #284]	; (8001ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d119      	bne.n	8001aca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a96:	2301      	movs	r3, #1
 8001a98:	e07f      	b.n	8001b9a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	685b      	ldr	r3, [r3, #4]
 8001a9e:	2b02      	cmp	r3, #2
 8001aa0:	d003      	beq.n	8001aaa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001aa6:	2b03      	cmp	r3, #3
 8001aa8:	d107      	bne.n	8001aba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001aaa:	4b3f      	ldr	r3, [pc, #252]	; (8001ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d109      	bne.n	8001aca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	e06f      	b.n	8001b9a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001aba:	4b3b      	ldr	r3, [pc, #236]	; (8001ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f003 0302 	and.w	r3, r3, #2
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d101      	bne.n	8001aca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	e067      	b.n	8001b9a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001aca:	4b37      	ldr	r3, [pc, #220]	; (8001ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8001acc:	689b      	ldr	r3, [r3, #8]
 8001ace:	f023 0203 	bic.w	r2, r3, #3
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	4934      	ldr	r1, [pc, #208]	; (8001ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001adc:	f7ff fbfc 	bl	80012d8 <HAL_GetTick>
 8001ae0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ae2:	e00a      	b.n	8001afa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ae4:	f7ff fbf8 	bl	80012d8 <HAL_GetTick>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	1ad3      	subs	r3, r2, r3
 8001aee:	f241 3288 	movw	r2, #5000	; 0x1388
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d901      	bls.n	8001afa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001af6:	2303      	movs	r3, #3
 8001af8:	e04f      	b.n	8001b9a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001afa:	4b2b      	ldr	r3, [pc, #172]	; (8001ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	f003 020c 	and.w	r2, r3, #12
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	d1eb      	bne.n	8001ae4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b0c:	4b25      	ldr	r3, [pc, #148]	; (8001ba4 <HAL_RCC_ClockConfig+0x1b8>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f003 0307 	and.w	r3, r3, #7
 8001b14:	683a      	ldr	r2, [r7, #0]
 8001b16:	429a      	cmp	r2, r3
 8001b18:	d20c      	bcs.n	8001b34 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b1a:	4b22      	ldr	r3, [pc, #136]	; (8001ba4 <HAL_RCC_ClockConfig+0x1b8>)
 8001b1c:	683a      	ldr	r2, [r7, #0]
 8001b1e:	b2d2      	uxtb	r2, r2
 8001b20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b22:	4b20      	ldr	r3, [pc, #128]	; (8001ba4 <HAL_RCC_ClockConfig+0x1b8>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f003 0307 	and.w	r3, r3, #7
 8001b2a:	683a      	ldr	r2, [r7, #0]
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d001      	beq.n	8001b34 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001b30:	2301      	movs	r3, #1
 8001b32:	e032      	b.n	8001b9a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f003 0304 	and.w	r3, r3, #4
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d008      	beq.n	8001b52 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b40:	4b19      	ldr	r3, [pc, #100]	; (8001ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	4916      	ldr	r1, [pc, #88]	; (8001ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f003 0308 	and.w	r3, r3, #8
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d009      	beq.n	8001b72 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b5e:	4b12      	ldr	r3, [pc, #72]	; (8001ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	691b      	ldr	r3, [r3, #16]
 8001b6a:	00db      	lsls	r3, r3, #3
 8001b6c:	490e      	ldr	r1, [pc, #56]	; (8001ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b72:	f000 f821 	bl	8001bb8 <HAL_RCC_GetSysClockFreq>
 8001b76:	4602      	mov	r2, r0
 8001b78:	4b0b      	ldr	r3, [pc, #44]	; (8001ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8001b7a:	689b      	ldr	r3, [r3, #8]
 8001b7c:	091b      	lsrs	r3, r3, #4
 8001b7e:	f003 030f 	and.w	r3, r3, #15
 8001b82:	490a      	ldr	r1, [pc, #40]	; (8001bac <HAL_RCC_ClockConfig+0x1c0>)
 8001b84:	5ccb      	ldrb	r3, [r1, r3]
 8001b86:	fa22 f303 	lsr.w	r3, r2, r3
 8001b8a:	4a09      	ldr	r2, [pc, #36]	; (8001bb0 <HAL_RCC_ClockConfig+0x1c4>)
 8001b8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001b8e:	4b09      	ldr	r3, [pc, #36]	; (8001bb4 <HAL_RCC_ClockConfig+0x1c8>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4618      	mov	r0, r3
 8001b94:	f7ff f9e8 	bl	8000f68 <HAL_InitTick>

  return HAL_OK;
 8001b98:	2300      	movs	r3, #0
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	3710      	adds	r7, #16
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	40023c00 	.word	0x40023c00
 8001ba8:	40023800 	.word	0x40023800
 8001bac:	0800847c 	.word	0x0800847c
 8001bb0:	20000000 	.word	0x20000000
 8001bb4:	20000004 	.word	0x20000004

08001bb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001bb8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001bbc:	b084      	sub	sp, #16
 8001bbe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	607b      	str	r3, [r7, #4]
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	60fb      	str	r3, [r7, #12]
 8001bc8:	2300      	movs	r3, #0
 8001bca:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001bd0:	4b67      	ldr	r3, [pc, #412]	; (8001d70 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001bd2:	689b      	ldr	r3, [r3, #8]
 8001bd4:	f003 030c 	and.w	r3, r3, #12
 8001bd8:	2b08      	cmp	r3, #8
 8001bda:	d00d      	beq.n	8001bf8 <HAL_RCC_GetSysClockFreq+0x40>
 8001bdc:	2b08      	cmp	r3, #8
 8001bde:	f200 80bd 	bhi.w	8001d5c <HAL_RCC_GetSysClockFreq+0x1a4>
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d002      	beq.n	8001bec <HAL_RCC_GetSysClockFreq+0x34>
 8001be6:	2b04      	cmp	r3, #4
 8001be8:	d003      	beq.n	8001bf2 <HAL_RCC_GetSysClockFreq+0x3a>
 8001bea:	e0b7      	b.n	8001d5c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001bec:	4b61      	ldr	r3, [pc, #388]	; (8001d74 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001bee:	60bb      	str	r3, [r7, #8]
       break;
 8001bf0:	e0b7      	b.n	8001d62 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001bf2:	4b61      	ldr	r3, [pc, #388]	; (8001d78 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001bf4:	60bb      	str	r3, [r7, #8]
      break;
 8001bf6:	e0b4      	b.n	8001d62 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001bf8:	4b5d      	ldr	r3, [pc, #372]	; (8001d70 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001c00:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c02:	4b5b      	ldr	r3, [pc, #364]	; (8001d70 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d04d      	beq.n	8001caa <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c0e:	4b58      	ldr	r3, [pc, #352]	; (8001d70 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	099b      	lsrs	r3, r3, #6
 8001c14:	461a      	mov	r2, r3
 8001c16:	f04f 0300 	mov.w	r3, #0
 8001c1a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001c1e:	f04f 0100 	mov.w	r1, #0
 8001c22:	ea02 0800 	and.w	r8, r2, r0
 8001c26:	ea03 0901 	and.w	r9, r3, r1
 8001c2a:	4640      	mov	r0, r8
 8001c2c:	4649      	mov	r1, r9
 8001c2e:	f04f 0200 	mov.w	r2, #0
 8001c32:	f04f 0300 	mov.w	r3, #0
 8001c36:	014b      	lsls	r3, r1, #5
 8001c38:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001c3c:	0142      	lsls	r2, r0, #5
 8001c3e:	4610      	mov	r0, r2
 8001c40:	4619      	mov	r1, r3
 8001c42:	ebb0 0008 	subs.w	r0, r0, r8
 8001c46:	eb61 0109 	sbc.w	r1, r1, r9
 8001c4a:	f04f 0200 	mov.w	r2, #0
 8001c4e:	f04f 0300 	mov.w	r3, #0
 8001c52:	018b      	lsls	r3, r1, #6
 8001c54:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001c58:	0182      	lsls	r2, r0, #6
 8001c5a:	1a12      	subs	r2, r2, r0
 8001c5c:	eb63 0301 	sbc.w	r3, r3, r1
 8001c60:	f04f 0000 	mov.w	r0, #0
 8001c64:	f04f 0100 	mov.w	r1, #0
 8001c68:	00d9      	lsls	r1, r3, #3
 8001c6a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001c6e:	00d0      	lsls	r0, r2, #3
 8001c70:	4602      	mov	r2, r0
 8001c72:	460b      	mov	r3, r1
 8001c74:	eb12 0208 	adds.w	r2, r2, r8
 8001c78:	eb43 0309 	adc.w	r3, r3, r9
 8001c7c:	f04f 0000 	mov.w	r0, #0
 8001c80:	f04f 0100 	mov.w	r1, #0
 8001c84:	0259      	lsls	r1, r3, #9
 8001c86:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001c8a:	0250      	lsls	r0, r2, #9
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	460b      	mov	r3, r1
 8001c90:	4610      	mov	r0, r2
 8001c92:	4619      	mov	r1, r3
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	461a      	mov	r2, r3
 8001c98:	f04f 0300 	mov.w	r3, #0
 8001c9c:	f7fe fae8 	bl	8000270 <__aeabi_uldivmod>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	460b      	mov	r3, r1
 8001ca4:	4613      	mov	r3, r2
 8001ca6:	60fb      	str	r3, [r7, #12]
 8001ca8:	e04a      	b.n	8001d40 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001caa:	4b31      	ldr	r3, [pc, #196]	; (8001d70 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	099b      	lsrs	r3, r3, #6
 8001cb0:	461a      	mov	r2, r3
 8001cb2:	f04f 0300 	mov.w	r3, #0
 8001cb6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001cba:	f04f 0100 	mov.w	r1, #0
 8001cbe:	ea02 0400 	and.w	r4, r2, r0
 8001cc2:	ea03 0501 	and.w	r5, r3, r1
 8001cc6:	4620      	mov	r0, r4
 8001cc8:	4629      	mov	r1, r5
 8001cca:	f04f 0200 	mov.w	r2, #0
 8001cce:	f04f 0300 	mov.w	r3, #0
 8001cd2:	014b      	lsls	r3, r1, #5
 8001cd4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001cd8:	0142      	lsls	r2, r0, #5
 8001cda:	4610      	mov	r0, r2
 8001cdc:	4619      	mov	r1, r3
 8001cde:	1b00      	subs	r0, r0, r4
 8001ce0:	eb61 0105 	sbc.w	r1, r1, r5
 8001ce4:	f04f 0200 	mov.w	r2, #0
 8001ce8:	f04f 0300 	mov.w	r3, #0
 8001cec:	018b      	lsls	r3, r1, #6
 8001cee:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001cf2:	0182      	lsls	r2, r0, #6
 8001cf4:	1a12      	subs	r2, r2, r0
 8001cf6:	eb63 0301 	sbc.w	r3, r3, r1
 8001cfa:	f04f 0000 	mov.w	r0, #0
 8001cfe:	f04f 0100 	mov.w	r1, #0
 8001d02:	00d9      	lsls	r1, r3, #3
 8001d04:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001d08:	00d0      	lsls	r0, r2, #3
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	460b      	mov	r3, r1
 8001d0e:	1912      	adds	r2, r2, r4
 8001d10:	eb45 0303 	adc.w	r3, r5, r3
 8001d14:	f04f 0000 	mov.w	r0, #0
 8001d18:	f04f 0100 	mov.w	r1, #0
 8001d1c:	0299      	lsls	r1, r3, #10
 8001d1e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001d22:	0290      	lsls	r0, r2, #10
 8001d24:	4602      	mov	r2, r0
 8001d26:	460b      	mov	r3, r1
 8001d28:	4610      	mov	r0, r2
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	461a      	mov	r2, r3
 8001d30:	f04f 0300 	mov.w	r3, #0
 8001d34:	f7fe fa9c 	bl	8000270 <__aeabi_uldivmod>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	460b      	mov	r3, r1
 8001d3c:	4613      	mov	r3, r2
 8001d3e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001d40:	4b0b      	ldr	r3, [pc, #44]	; (8001d70 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	0c1b      	lsrs	r3, r3, #16
 8001d46:	f003 0303 	and.w	r3, r3, #3
 8001d4a:	3301      	adds	r3, #1
 8001d4c:	005b      	lsls	r3, r3, #1
 8001d4e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001d50:	68fa      	ldr	r2, [r7, #12]
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d58:	60bb      	str	r3, [r7, #8]
      break;
 8001d5a:	e002      	b.n	8001d62 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d5c:	4b05      	ldr	r3, [pc, #20]	; (8001d74 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001d5e:	60bb      	str	r3, [r7, #8]
      break;
 8001d60:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d62:	68bb      	ldr	r3, [r7, #8]
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	3710      	adds	r7, #16
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001d6e:	bf00      	nop
 8001d70:	40023800 	.word	0x40023800
 8001d74:	00f42400 	.word	0x00f42400
 8001d78:	007a1200 	.word	0x007a1200

08001d7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d80:	4b03      	ldr	r3, [pc, #12]	; (8001d90 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d82:	681b      	ldr	r3, [r3, #0]
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr
 8001d8e:	bf00      	nop
 8001d90:	20000000 	.word	0x20000000

08001d94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001d98:	f7ff fff0 	bl	8001d7c <HAL_RCC_GetHCLKFreq>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	4b05      	ldr	r3, [pc, #20]	; (8001db4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	0a9b      	lsrs	r3, r3, #10
 8001da4:	f003 0307 	and.w	r3, r3, #7
 8001da8:	4903      	ldr	r1, [pc, #12]	; (8001db8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001daa:	5ccb      	ldrb	r3, [r1, r3]
 8001dac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	40023800 	.word	0x40023800
 8001db8:	0800848c 	.word	0x0800848c

08001dbc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
 8001dc4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	220f      	movs	r2, #15
 8001dca:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001dcc:	4b12      	ldr	r3, [pc, #72]	; (8001e18 <HAL_RCC_GetClockConfig+0x5c>)
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	f003 0203 	and.w	r2, r3, #3
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001dd8:	4b0f      	ldr	r3, [pc, #60]	; (8001e18 <HAL_RCC_GetClockConfig+0x5c>)
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001de4:	4b0c      	ldr	r3, [pc, #48]	; (8001e18 <HAL_RCC_GetClockConfig+0x5c>)
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001df0:	4b09      	ldr	r3, [pc, #36]	; (8001e18 <HAL_RCC_GetClockConfig+0x5c>)
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	08db      	lsrs	r3, r3, #3
 8001df6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001dfe:	4b07      	ldr	r3, [pc, #28]	; (8001e1c <HAL_RCC_GetClockConfig+0x60>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 0207 	and.w	r2, r3, #7
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	601a      	str	r2, [r3, #0]
}
 8001e0a:	bf00      	nop
 8001e0c:	370c      	adds	r7, #12
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	40023800 	.word	0x40023800
 8001e1c:	40023c00 	.word	0x40023c00

08001e20 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d101      	bne.n	8001e32 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e041      	b.n	8001eb6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d106      	bne.n	8001e4c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2200      	movs	r2, #0
 8001e42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	f000 f839 	bl	8001ebe <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2202      	movs	r2, #2
 8001e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	3304      	adds	r3, #4
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	4610      	mov	r0, r2
 8001e60:	f000 f9d8 	bl	8002214 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2201      	movs	r2, #1
 8001e68:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2201      	movs	r2, #1
 8001e70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2201      	movs	r2, #1
 8001e78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2201      	movs	r2, #1
 8001e80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2201      	movs	r2, #1
 8001e88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2201      	movs	r2, #1
 8001e90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2201      	movs	r2, #1
 8001e98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2201      	movs	r2, #1
 8001eb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001eb4:	2300      	movs	r3, #0
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3708      	adds	r7, #8
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}

08001ebe <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001ebe:	b480      	push	{r7}
 8001ec0:	b083      	sub	sp, #12
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001ec6:	bf00      	nop
 8001ec8:	370c      	adds	r7, #12
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr
	...

08001ed4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b085      	sub	sp, #20
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ee2:	b2db      	uxtb	r3, r3
 8001ee4:	2b01      	cmp	r3, #1
 8001ee6:	d001      	beq.n	8001eec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	e04e      	b.n	8001f8a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2202      	movs	r2, #2
 8001ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	68da      	ldr	r2, [r3, #12]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f042 0201 	orr.w	r2, r2, #1
 8001f02:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a23      	ldr	r2, [pc, #140]	; (8001f98 <HAL_TIM_Base_Start_IT+0xc4>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d022      	beq.n	8001f54 <HAL_TIM_Base_Start_IT+0x80>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f16:	d01d      	beq.n	8001f54 <HAL_TIM_Base_Start_IT+0x80>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a1f      	ldr	r2, [pc, #124]	; (8001f9c <HAL_TIM_Base_Start_IT+0xc8>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d018      	beq.n	8001f54 <HAL_TIM_Base_Start_IT+0x80>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4a1e      	ldr	r2, [pc, #120]	; (8001fa0 <HAL_TIM_Base_Start_IT+0xcc>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d013      	beq.n	8001f54 <HAL_TIM_Base_Start_IT+0x80>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a1c      	ldr	r2, [pc, #112]	; (8001fa4 <HAL_TIM_Base_Start_IT+0xd0>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d00e      	beq.n	8001f54 <HAL_TIM_Base_Start_IT+0x80>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a1b      	ldr	r2, [pc, #108]	; (8001fa8 <HAL_TIM_Base_Start_IT+0xd4>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d009      	beq.n	8001f54 <HAL_TIM_Base_Start_IT+0x80>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a19      	ldr	r2, [pc, #100]	; (8001fac <HAL_TIM_Base_Start_IT+0xd8>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d004      	beq.n	8001f54 <HAL_TIM_Base_Start_IT+0x80>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a18      	ldr	r2, [pc, #96]	; (8001fb0 <HAL_TIM_Base_Start_IT+0xdc>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d111      	bne.n	8001f78 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	689b      	ldr	r3, [r3, #8]
 8001f5a:	f003 0307 	and.w	r3, r3, #7
 8001f5e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	2b06      	cmp	r3, #6
 8001f64:	d010      	beq.n	8001f88 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f042 0201 	orr.w	r2, r2, #1
 8001f74:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f76:	e007      	b.n	8001f88 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f042 0201 	orr.w	r2, r2, #1
 8001f86:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f88:	2300      	movs	r3, #0
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3714      	adds	r7, #20
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop
 8001f98:	40010000 	.word	0x40010000
 8001f9c:	40000400 	.word	0x40000400
 8001fa0:	40000800 	.word	0x40000800
 8001fa4:	40000c00 	.word	0x40000c00
 8001fa8:	40010400 	.word	0x40010400
 8001fac:	40014000 	.word	0x40014000
 8001fb0:	40001800 	.word	0x40001800

08001fb4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	691b      	ldr	r3, [r3, #16]
 8001fc2:	f003 0302 	and.w	r3, r3, #2
 8001fc6:	2b02      	cmp	r3, #2
 8001fc8:	d122      	bne.n	8002010 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	f003 0302 	and.w	r3, r3, #2
 8001fd4:	2b02      	cmp	r3, #2
 8001fd6:	d11b      	bne.n	8002010 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f06f 0202 	mvn.w	r2, #2
 8001fe0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	699b      	ldr	r3, [r3, #24]
 8001fee:	f003 0303 	and.w	r3, r3, #3
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d003      	beq.n	8001ffe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001ff6:	6878      	ldr	r0, [r7, #4]
 8001ff8:	f000 f8ee 	bl	80021d8 <HAL_TIM_IC_CaptureCallback>
 8001ffc:	e005      	b.n	800200a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ffe:	6878      	ldr	r0, [r7, #4]
 8002000:	f000 f8e0 	bl	80021c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	f000 f8f1 	bl	80021ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2200      	movs	r2, #0
 800200e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	691b      	ldr	r3, [r3, #16]
 8002016:	f003 0304 	and.w	r3, r3, #4
 800201a:	2b04      	cmp	r3, #4
 800201c:	d122      	bne.n	8002064 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	68db      	ldr	r3, [r3, #12]
 8002024:	f003 0304 	and.w	r3, r3, #4
 8002028:	2b04      	cmp	r3, #4
 800202a:	d11b      	bne.n	8002064 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f06f 0204 	mvn.w	r2, #4
 8002034:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2202      	movs	r2, #2
 800203a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	699b      	ldr	r3, [r3, #24]
 8002042:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002046:	2b00      	cmp	r3, #0
 8002048:	d003      	beq.n	8002052 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f000 f8c4 	bl	80021d8 <HAL_TIM_IC_CaptureCallback>
 8002050:	e005      	b.n	800205e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f000 f8b6 	bl	80021c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002058:	6878      	ldr	r0, [r7, #4]
 800205a:	f000 f8c7 	bl	80021ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2200      	movs	r2, #0
 8002062:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	691b      	ldr	r3, [r3, #16]
 800206a:	f003 0308 	and.w	r3, r3, #8
 800206e:	2b08      	cmp	r3, #8
 8002070:	d122      	bne.n	80020b8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	f003 0308 	and.w	r3, r3, #8
 800207c:	2b08      	cmp	r3, #8
 800207e:	d11b      	bne.n	80020b8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f06f 0208 	mvn.w	r2, #8
 8002088:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2204      	movs	r2, #4
 800208e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	69db      	ldr	r3, [r3, #28]
 8002096:	f003 0303 	and.w	r3, r3, #3
 800209a:	2b00      	cmp	r3, #0
 800209c:	d003      	beq.n	80020a6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800209e:	6878      	ldr	r0, [r7, #4]
 80020a0:	f000 f89a 	bl	80021d8 <HAL_TIM_IC_CaptureCallback>
 80020a4:	e005      	b.n	80020b2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f000 f88c 	bl	80021c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020ac:	6878      	ldr	r0, [r7, #4]
 80020ae:	f000 f89d 	bl	80021ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2200      	movs	r2, #0
 80020b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	691b      	ldr	r3, [r3, #16]
 80020be:	f003 0310 	and.w	r3, r3, #16
 80020c2:	2b10      	cmp	r3, #16
 80020c4:	d122      	bne.n	800210c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	f003 0310 	and.w	r3, r3, #16
 80020d0:	2b10      	cmp	r3, #16
 80020d2:	d11b      	bne.n	800210c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f06f 0210 	mvn.w	r2, #16
 80020dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2208      	movs	r2, #8
 80020e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	69db      	ldr	r3, [r3, #28]
 80020ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d003      	beq.n	80020fa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020f2:	6878      	ldr	r0, [r7, #4]
 80020f4:	f000 f870 	bl	80021d8 <HAL_TIM_IC_CaptureCallback>
 80020f8:	e005      	b.n	8002106 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020fa:	6878      	ldr	r0, [r7, #4]
 80020fc:	f000 f862 	bl	80021c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002100:	6878      	ldr	r0, [r7, #4]
 8002102:	f000 f873 	bl	80021ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2200      	movs	r2, #0
 800210a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	691b      	ldr	r3, [r3, #16]
 8002112:	f003 0301 	and.w	r3, r3, #1
 8002116:	2b01      	cmp	r3, #1
 8002118:	d10e      	bne.n	8002138 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	f003 0301 	and.w	r3, r3, #1
 8002124:	2b01      	cmp	r3, #1
 8002126:	d107      	bne.n	8002138 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f06f 0201 	mvn.w	r2, #1
 8002130:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002132:	6878      	ldr	r0, [r7, #4]
 8002134:	f7fe fed8 	bl	8000ee8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	691b      	ldr	r3, [r3, #16]
 800213e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002142:	2b80      	cmp	r3, #128	; 0x80
 8002144:	d10e      	bne.n	8002164 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002150:	2b80      	cmp	r3, #128	; 0x80
 8002152:	d107      	bne.n	8002164 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800215c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800215e:	6878      	ldr	r0, [r7, #4]
 8002160:	f000 f902 	bl	8002368 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	691b      	ldr	r3, [r3, #16]
 800216a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800216e:	2b40      	cmp	r3, #64	; 0x40
 8002170:	d10e      	bne.n	8002190 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	68db      	ldr	r3, [r3, #12]
 8002178:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800217c:	2b40      	cmp	r3, #64	; 0x40
 800217e:	d107      	bne.n	8002190 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002188:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f000 f838 	bl	8002200 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	691b      	ldr	r3, [r3, #16]
 8002196:	f003 0320 	and.w	r3, r3, #32
 800219a:	2b20      	cmp	r3, #32
 800219c:	d10e      	bne.n	80021bc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	68db      	ldr	r3, [r3, #12]
 80021a4:	f003 0320 	and.w	r3, r3, #32
 80021a8:	2b20      	cmp	r3, #32
 80021aa:	d107      	bne.n	80021bc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f06f 0220 	mvn.w	r2, #32
 80021b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80021b6:	6878      	ldr	r0, [r7, #4]
 80021b8:	f000 f8cc 	bl	8002354 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80021bc:	bf00      	nop
 80021be:	3708      	adds	r7, #8
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}

080021c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80021cc:	bf00      	nop
 80021ce:	370c      	adds	r7, #12
 80021d0:	46bd      	mov	sp, r7
 80021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d6:	4770      	bx	lr

080021d8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80021d8:	b480      	push	{r7}
 80021da:	b083      	sub	sp, #12
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80021e0:	bf00      	nop
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80021f4:	bf00      	nop
 80021f6:	370c      	adds	r7, #12
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr

08002200 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002200:	b480      	push	{r7}
 8002202:	b083      	sub	sp, #12
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002208:	bf00      	nop
 800220a:	370c      	adds	r7, #12
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr

08002214 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002214:	b480      	push	{r7}
 8002216:	b085      	sub	sp, #20
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
 800221c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	4a40      	ldr	r2, [pc, #256]	; (8002328 <TIM_Base_SetConfig+0x114>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d013      	beq.n	8002254 <TIM_Base_SetConfig+0x40>
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002232:	d00f      	beq.n	8002254 <TIM_Base_SetConfig+0x40>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	4a3d      	ldr	r2, [pc, #244]	; (800232c <TIM_Base_SetConfig+0x118>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d00b      	beq.n	8002254 <TIM_Base_SetConfig+0x40>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	4a3c      	ldr	r2, [pc, #240]	; (8002330 <TIM_Base_SetConfig+0x11c>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d007      	beq.n	8002254 <TIM_Base_SetConfig+0x40>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	4a3b      	ldr	r2, [pc, #236]	; (8002334 <TIM_Base_SetConfig+0x120>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d003      	beq.n	8002254 <TIM_Base_SetConfig+0x40>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	4a3a      	ldr	r2, [pc, #232]	; (8002338 <TIM_Base_SetConfig+0x124>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d108      	bne.n	8002266 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800225a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	68fa      	ldr	r2, [r7, #12]
 8002262:	4313      	orrs	r3, r2
 8002264:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4a2f      	ldr	r2, [pc, #188]	; (8002328 <TIM_Base_SetConfig+0x114>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d02b      	beq.n	80022c6 <TIM_Base_SetConfig+0xb2>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002274:	d027      	beq.n	80022c6 <TIM_Base_SetConfig+0xb2>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4a2c      	ldr	r2, [pc, #176]	; (800232c <TIM_Base_SetConfig+0x118>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d023      	beq.n	80022c6 <TIM_Base_SetConfig+0xb2>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4a2b      	ldr	r2, [pc, #172]	; (8002330 <TIM_Base_SetConfig+0x11c>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d01f      	beq.n	80022c6 <TIM_Base_SetConfig+0xb2>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	4a2a      	ldr	r2, [pc, #168]	; (8002334 <TIM_Base_SetConfig+0x120>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d01b      	beq.n	80022c6 <TIM_Base_SetConfig+0xb2>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4a29      	ldr	r2, [pc, #164]	; (8002338 <TIM_Base_SetConfig+0x124>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d017      	beq.n	80022c6 <TIM_Base_SetConfig+0xb2>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	4a28      	ldr	r2, [pc, #160]	; (800233c <TIM_Base_SetConfig+0x128>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d013      	beq.n	80022c6 <TIM_Base_SetConfig+0xb2>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	4a27      	ldr	r2, [pc, #156]	; (8002340 <TIM_Base_SetConfig+0x12c>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d00f      	beq.n	80022c6 <TIM_Base_SetConfig+0xb2>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	4a26      	ldr	r2, [pc, #152]	; (8002344 <TIM_Base_SetConfig+0x130>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d00b      	beq.n	80022c6 <TIM_Base_SetConfig+0xb2>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	4a25      	ldr	r2, [pc, #148]	; (8002348 <TIM_Base_SetConfig+0x134>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d007      	beq.n	80022c6 <TIM_Base_SetConfig+0xb2>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	4a24      	ldr	r2, [pc, #144]	; (800234c <TIM_Base_SetConfig+0x138>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d003      	beq.n	80022c6 <TIM_Base_SetConfig+0xb2>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	4a23      	ldr	r2, [pc, #140]	; (8002350 <TIM_Base_SetConfig+0x13c>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d108      	bne.n	80022d8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80022cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	68db      	ldr	r3, [r3, #12]
 80022d2:	68fa      	ldr	r2, [r7, #12]
 80022d4:	4313      	orrs	r3, r2
 80022d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	695b      	ldr	r3, [r3, #20]
 80022e2:	4313      	orrs	r3, r2
 80022e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	68fa      	ldr	r2, [r7, #12]
 80022ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	689a      	ldr	r2, [r3, #8]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	4a0a      	ldr	r2, [pc, #40]	; (8002328 <TIM_Base_SetConfig+0x114>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d003      	beq.n	800230c <TIM_Base_SetConfig+0xf8>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	4a0c      	ldr	r2, [pc, #48]	; (8002338 <TIM_Base_SetConfig+0x124>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d103      	bne.n	8002314 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	691a      	ldr	r2, [r3, #16]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2201      	movs	r2, #1
 8002318:	615a      	str	r2, [r3, #20]
}
 800231a:	bf00      	nop
 800231c:	3714      	adds	r7, #20
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
 8002326:	bf00      	nop
 8002328:	40010000 	.word	0x40010000
 800232c:	40000400 	.word	0x40000400
 8002330:	40000800 	.word	0x40000800
 8002334:	40000c00 	.word	0x40000c00
 8002338:	40010400 	.word	0x40010400
 800233c:	40014000 	.word	0x40014000
 8002340:	40014400 	.word	0x40014400
 8002344:	40014800 	.word	0x40014800
 8002348:	40001800 	.word	0x40001800
 800234c:	40001c00 	.word	0x40001c00
 8002350:	40002000 	.word	0x40002000

08002354 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800235c:	bf00      	nop
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr

08002368 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002368:	b480      	push	{r7}
 800236a:	b083      	sub	sp, #12
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002370:	bf00      	nop
 8002372:	370c      	adds	r7, #12
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr

0800237c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002380:	4b05      	ldr	r3, [pc, #20]	; (8002398 <SysTick_Handler+0x1c>)
 8002382:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002384:	f001 ffa0 	bl	80042c8 <xTaskGetSchedulerState>
 8002388:	4603      	mov	r3, r0
 800238a:	2b01      	cmp	r3, #1
 800238c:	d001      	beq.n	8002392 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800238e:	f002 feab 	bl	80050e8 <xPortSysTickHandler>
  }
}
 8002392:	bf00      	nop
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	e000e010 	.word	0xe000e010

0800239c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800239c:	b480      	push	{r7}
 800239e:	b085      	sub	sp, #20
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	60f8      	str	r0, [r7, #12]
 80023a4:	60b9      	str	r1, [r7, #8]
 80023a6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	4a07      	ldr	r2, [pc, #28]	; (80023c8 <vApplicationGetIdleTaskMemory+0x2c>)
 80023ac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80023ae:	68bb      	ldr	r3, [r7, #8]
 80023b0:	4a06      	ldr	r2, [pc, #24]	; (80023cc <vApplicationGetIdleTaskMemory+0x30>)
 80023b2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2280      	movs	r2, #128	; 0x80
 80023b8:	601a      	str	r2, [r3, #0]
}
 80023ba:	bf00      	nop
 80023bc:	3714      	adds	r7, #20
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr
 80023c6:	bf00      	nop
 80023c8:	20000098 	.word	0x20000098
 80023cc:	200000f4 	.word	0x200000f4

080023d0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80023d0:	b480      	push	{r7}
 80023d2:	b085      	sub	sp, #20
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	60f8      	str	r0, [r7, #12]
 80023d8:	60b9      	str	r1, [r7, #8]
 80023da:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	4a07      	ldr	r2, [pc, #28]	; (80023fc <vApplicationGetTimerTaskMemory+0x2c>)
 80023e0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	4a06      	ldr	r2, [pc, #24]	; (8002400 <vApplicationGetTimerTaskMemory+0x30>)
 80023e6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	f44f 7280 	mov.w	r2, #256	; 0x100
 80023ee:	601a      	str	r2, [r3, #0]
}
 80023f0:	bf00      	nop
 80023f2:	3714      	adds	r7, #20
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr
 80023fc:	200002f4 	.word	0x200002f4
 8002400:	20000350 	.word	0x20000350

08002404 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	f103 0208 	add.w	r2, r3, #8
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	f04f 32ff 	mov.w	r2, #4294967295
 800241c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	f103 0208 	add.w	r2, r3, #8
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	f103 0208 	add.w	r2, r3, #8
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2200      	movs	r2, #0
 8002436:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002438:	bf00      	nop
 800243a:	370c      	adds	r7, #12
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr

08002444 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2200      	movs	r2, #0
 8002450:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002452:	bf00      	nop
 8002454:	370c      	adds	r7, #12
 8002456:	46bd      	mov	sp, r7
 8002458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245c:	4770      	bx	lr

0800245e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800245e:	b480      	push	{r7}
 8002460:	b085      	sub	sp, #20
 8002462:	af00      	add	r7, sp, #0
 8002464:	6078      	str	r0, [r7, #4]
 8002466:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	68fa      	ldr	r2, [r7, #12]
 8002472:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	689a      	ldr	r2, [r3, #8]
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	683a      	ldr	r2, [r7, #0]
 8002482:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	683a      	ldr	r2, [r7, #0]
 8002488:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	687a      	ldr	r2, [r7, #4]
 800248e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	1c5a      	adds	r2, r3, #1
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	601a      	str	r2, [r3, #0]
}
 800249a:	bf00      	nop
 800249c:	3714      	adds	r7, #20
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr

080024a6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80024a6:	b480      	push	{r7}
 80024a8:	b085      	sub	sp, #20
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	6078      	str	r0, [r7, #4]
 80024ae:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024bc:	d103      	bne.n	80024c6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	691b      	ldr	r3, [r3, #16]
 80024c2:	60fb      	str	r3, [r7, #12]
 80024c4:	e00c      	b.n	80024e0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	3308      	adds	r3, #8
 80024ca:	60fb      	str	r3, [r7, #12]
 80024cc:	e002      	b.n	80024d4 <vListInsert+0x2e>
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	60fb      	str	r3, [r7, #12]
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	68ba      	ldr	r2, [r7, #8]
 80024dc:	429a      	cmp	r2, r3
 80024de:	d2f6      	bcs.n	80024ce <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	685a      	ldr	r2, [r3, #4]
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	683a      	ldr	r2, [r7, #0]
 80024ee:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	68fa      	ldr	r2, [r7, #12]
 80024f4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	683a      	ldr	r2, [r7, #0]
 80024fa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	1c5a      	adds	r2, r3, #1
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	601a      	str	r2, [r3, #0]
}
 800250c:	bf00      	nop
 800250e:	3714      	adds	r7, #20
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr

08002518 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002518:	b480      	push	{r7}
 800251a:	b085      	sub	sp, #20
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	691b      	ldr	r3, [r3, #16]
 8002524:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	687a      	ldr	r2, [r7, #4]
 800252c:	6892      	ldr	r2, [r2, #8]
 800252e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	687a      	ldr	r2, [r7, #4]
 8002536:	6852      	ldr	r2, [r2, #4]
 8002538:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	687a      	ldr	r2, [r7, #4]
 8002540:	429a      	cmp	r2, r3
 8002542:	d103      	bne.n	800254c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	689a      	ldr	r2, [r3, #8]
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2200      	movs	r2, #0
 8002550:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	1e5a      	subs	r2, r3, #1
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
}
 8002560:	4618      	mov	r0, r3
 8002562:	3714      	adds	r7, #20
 8002564:	46bd      	mov	sp, r7
 8002566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256a:	4770      	bx	lr

0800256c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b084      	sub	sp, #16
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
 8002574:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d10a      	bne.n	8002596 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002580:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002584:	f383 8811 	msr	BASEPRI, r3
 8002588:	f3bf 8f6f 	isb	sy
 800258c:	f3bf 8f4f 	dsb	sy
 8002590:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002592:	bf00      	nop
 8002594:	e7fe      	b.n	8002594 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002596:	f002 fd15 	bl	8004fc4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025a2:	68f9      	ldr	r1, [r7, #12]
 80025a4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80025a6:	fb01 f303 	mul.w	r3, r1, r3
 80025aa:	441a      	add	r2, r3
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	2200      	movs	r2, #0
 80025b4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681a      	ldr	r2, [r3, #0]
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681a      	ldr	r2, [r3, #0]
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025c6:	3b01      	subs	r3, #1
 80025c8:	68f9      	ldr	r1, [r7, #12]
 80025ca:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80025cc:	fb01 f303 	mul.w	r3, r1, r3
 80025d0:	441a      	add	r2, r3
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	22ff      	movs	r2, #255	; 0xff
 80025da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	22ff      	movs	r2, #255	; 0xff
 80025e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d114      	bne.n	8002616 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	691b      	ldr	r3, [r3, #16]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d01a      	beq.n	800262a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	3310      	adds	r3, #16
 80025f8:	4618      	mov	r0, r3
 80025fa:	f001 fc6b 	bl	8003ed4 <xTaskRemoveFromEventList>
 80025fe:	4603      	mov	r3, r0
 8002600:	2b00      	cmp	r3, #0
 8002602:	d012      	beq.n	800262a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002604:	4b0c      	ldr	r3, [pc, #48]	; (8002638 <xQueueGenericReset+0xcc>)
 8002606:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800260a:	601a      	str	r2, [r3, #0]
 800260c:	f3bf 8f4f 	dsb	sy
 8002610:	f3bf 8f6f 	isb	sy
 8002614:	e009      	b.n	800262a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	3310      	adds	r3, #16
 800261a:	4618      	mov	r0, r3
 800261c:	f7ff fef2 	bl	8002404 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	3324      	adds	r3, #36	; 0x24
 8002624:	4618      	mov	r0, r3
 8002626:	f7ff feed 	bl	8002404 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800262a:	f002 fcfb 	bl	8005024 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800262e:	2301      	movs	r3, #1
}
 8002630:	4618      	mov	r0, r3
 8002632:	3710      	adds	r7, #16
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}
 8002638:	e000ed04 	.word	0xe000ed04

0800263c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800263c:	b580      	push	{r7, lr}
 800263e:	b08e      	sub	sp, #56	; 0x38
 8002640:	af02      	add	r7, sp, #8
 8002642:	60f8      	str	r0, [r7, #12]
 8002644:	60b9      	str	r1, [r7, #8]
 8002646:	607a      	str	r2, [r7, #4]
 8002648:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d10a      	bne.n	8002666 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002650:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002654:	f383 8811 	msr	BASEPRI, r3
 8002658:	f3bf 8f6f 	isb	sy
 800265c:	f3bf 8f4f 	dsb	sy
 8002660:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002662:	bf00      	nop
 8002664:	e7fe      	b.n	8002664 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d10a      	bne.n	8002682 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800266c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002670:	f383 8811 	msr	BASEPRI, r3
 8002674:	f3bf 8f6f 	isb	sy
 8002678:	f3bf 8f4f 	dsb	sy
 800267c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800267e:	bf00      	nop
 8002680:	e7fe      	b.n	8002680 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d002      	beq.n	800268e <xQueueGenericCreateStatic+0x52>
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d001      	beq.n	8002692 <xQueueGenericCreateStatic+0x56>
 800268e:	2301      	movs	r3, #1
 8002690:	e000      	b.n	8002694 <xQueueGenericCreateStatic+0x58>
 8002692:	2300      	movs	r3, #0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d10a      	bne.n	80026ae <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800269c:	f383 8811 	msr	BASEPRI, r3
 80026a0:	f3bf 8f6f 	isb	sy
 80026a4:	f3bf 8f4f 	dsb	sy
 80026a8:	623b      	str	r3, [r7, #32]
}
 80026aa:	bf00      	nop
 80026ac:	e7fe      	b.n	80026ac <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d102      	bne.n	80026ba <xQueueGenericCreateStatic+0x7e>
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d101      	bne.n	80026be <xQueueGenericCreateStatic+0x82>
 80026ba:	2301      	movs	r3, #1
 80026bc:	e000      	b.n	80026c0 <xQueueGenericCreateStatic+0x84>
 80026be:	2300      	movs	r3, #0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d10a      	bne.n	80026da <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80026c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026c8:	f383 8811 	msr	BASEPRI, r3
 80026cc:	f3bf 8f6f 	isb	sy
 80026d0:	f3bf 8f4f 	dsb	sy
 80026d4:	61fb      	str	r3, [r7, #28]
}
 80026d6:	bf00      	nop
 80026d8:	e7fe      	b.n	80026d8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80026da:	2350      	movs	r3, #80	; 0x50
 80026dc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	2b50      	cmp	r3, #80	; 0x50
 80026e2:	d00a      	beq.n	80026fa <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80026e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026e8:	f383 8811 	msr	BASEPRI, r3
 80026ec:	f3bf 8f6f 	isb	sy
 80026f0:	f3bf 8f4f 	dsb	sy
 80026f4:	61bb      	str	r3, [r7, #24]
}
 80026f6:	bf00      	nop
 80026f8:	e7fe      	b.n	80026f8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80026fa:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002700:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002702:	2b00      	cmp	r3, #0
 8002704:	d00d      	beq.n	8002722 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002706:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002708:	2201      	movs	r2, #1
 800270a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800270e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002712:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002714:	9300      	str	r3, [sp, #0]
 8002716:	4613      	mov	r3, r2
 8002718:	687a      	ldr	r2, [r7, #4]
 800271a:	68b9      	ldr	r1, [r7, #8]
 800271c:	68f8      	ldr	r0, [r7, #12]
 800271e:	f000 f83f 	bl	80027a0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002722:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002724:	4618      	mov	r0, r3
 8002726:	3730      	adds	r7, #48	; 0x30
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}

0800272c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800272c:	b580      	push	{r7, lr}
 800272e:	b08a      	sub	sp, #40	; 0x28
 8002730:	af02      	add	r7, sp, #8
 8002732:	60f8      	str	r0, [r7, #12]
 8002734:	60b9      	str	r1, [r7, #8]
 8002736:	4613      	mov	r3, r2
 8002738:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d10a      	bne.n	8002756 <xQueueGenericCreate+0x2a>
	__asm volatile
 8002740:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002744:	f383 8811 	msr	BASEPRI, r3
 8002748:	f3bf 8f6f 	isb	sy
 800274c:	f3bf 8f4f 	dsb	sy
 8002750:	613b      	str	r3, [r7, #16]
}
 8002752:	bf00      	nop
 8002754:	e7fe      	b.n	8002754 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	68ba      	ldr	r2, [r7, #8]
 800275a:	fb02 f303 	mul.w	r3, r2, r3
 800275e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	3350      	adds	r3, #80	; 0x50
 8002764:	4618      	mov	r0, r3
 8002766:	f002 fdaf 	bl	80052c8 <pvPortMalloc>
 800276a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800276c:	69bb      	ldr	r3, [r7, #24]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d011      	beq.n	8002796 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002772:	69bb      	ldr	r3, [r7, #24]
 8002774:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	3350      	adds	r3, #80	; 0x50
 800277a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800277c:	69bb      	ldr	r3, [r7, #24]
 800277e:	2200      	movs	r2, #0
 8002780:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002784:	79fa      	ldrb	r2, [r7, #7]
 8002786:	69bb      	ldr	r3, [r7, #24]
 8002788:	9300      	str	r3, [sp, #0]
 800278a:	4613      	mov	r3, r2
 800278c:	697a      	ldr	r2, [r7, #20]
 800278e:	68b9      	ldr	r1, [r7, #8]
 8002790:	68f8      	ldr	r0, [r7, #12]
 8002792:	f000 f805 	bl	80027a0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002796:	69bb      	ldr	r3, [r7, #24]
	}
 8002798:	4618      	mov	r0, r3
 800279a:	3720      	adds	r7, #32
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}

080027a0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b084      	sub	sp, #16
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	60f8      	str	r0, [r7, #12]
 80027a8:	60b9      	str	r1, [r7, #8]
 80027aa:	607a      	str	r2, [r7, #4]
 80027ac:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d103      	bne.n	80027bc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80027b4:	69bb      	ldr	r3, [r7, #24]
 80027b6:	69ba      	ldr	r2, [r7, #24]
 80027b8:	601a      	str	r2, [r3, #0]
 80027ba:	e002      	b.n	80027c2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80027bc:	69bb      	ldr	r3, [r7, #24]
 80027be:	687a      	ldr	r2, [r7, #4]
 80027c0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80027c2:	69bb      	ldr	r3, [r7, #24]
 80027c4:	68fa      	ldr	r2, [r7, #12]
 80027c6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80027c8:	69bb      	ldr	r3, [r7, #24]
 80027ca:	68ba      	ldr	r2, [r7, #8]
 80027cc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80027ce:	2101      	movs	r1, #1
 80027d0:	69b8      	ldr	r0, [r7, #24]
 80027d2:	f7ff fecb 	bl	800256c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80027d6:	69bb      	ldr	r3, [r7, #24]
 80027d8:	78fa      	ldrb	r2, [r7, #3]
 80027da:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	{
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
 80027de:	78fb      	ldrb	r3, [r7, #3]
 80027e0:	68ba      	ldr	r2, [r7, #8]
 80027e2:	68f9      	ldr	r1, [r7, #12]
 80027e4:	2073      	movs	r0, #115	; 0x73
 80027e6:	f003 fddd 	bl	80063a4 <SEGGER_SYSVIEW_RecordU32x3>
}
 80027ea:	bf00      	nop
 80027ec:	3710      	adds	r7, #16
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}

080027f2 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80027f2:	b580      	push	{r7, lr}
 80027f4:	b082      	sub	sp, #8
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d00e      	beq.n	800281e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2200      	movs	r2, #0
 8002804:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2200      	movs	r2, #0
 800280a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2200      	movs	r2, #0
 8002810:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8002812:	2300      	movs	r3, #0
 8002814:	2200      	movs	r2, #0
 8002816:	2100      	movs	r1, #0
 8002818:	6878      	ldr	r0, [r7, #4]
 800281a:	f000 f84f 	bl	80028bc <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800281e:	bf00      	nop
 8002820:	3708      	adds	r7, #8
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}

08002826 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8002826:	b580      	push	{r7, lr}
 8002828:	b086      	sub	sp, #24
 800282a:	af00      	add	r7, sp, #0
 800282c:	4603      	mov	r3, r0
 800282e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8002830:	2301      	movs	r3, #1
 8002832:	617b      	str	r3, [r7, #20]
 8002834:	2300      	movs	r3, #0
 8002836:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8002838:	79fb      	ldrb	r3, [r7, #7]
 800283a:	461a      	mov	r2, r3
 800283c:	6939      	ldr	r1, [r7, #16]
 800283e:	6978      	ldr	r0, [r7, #20]
 8002840:	f7ff ff74 	bl	800272c <xQueueGenericCreate>
 8002844:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8002846:	68f8      	ldr	r0, [r7, #12]
 8002848:	f7ff ffd3 	bl	80027f2 <prvInitialiseMutex>

		return xNewQueue;
 800284c:	68fb      	ldr	r3, [r7, #12]
	}
 800284e:	4618      	mov	r0, r3
 8002850:	3718      	adds	r7, #24
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}

08002856 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8002856:	b580      	push	{r7, lr}
 8002858:	b086      	sub	sp, #24
 800285a:	af00      	add	r7, sp, #0
 800285c:	6078      	str	r0, [r7, #4]
 800285e:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d10a      	bne.n	800287c <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8002866:	f04f 0350 	mov.w	r3, #80	; 0x50
 800286a:	f383 8811 	msr	BASEPRI, r3
 800286e:	f3bf 8f6f 	isb	sy
 8002872:	f3bf 8f4f 	dsb	sy
 8002876:	613b      	str	r3, [r7, #16]
}
 8002878:	bf00      	nop
 800287a:	e7fe      	b.n	800287a <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800287c:	683a      	ldr	r2, [r7, #0]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	429a      	cmp	r2, r3
 8002882:	d90a      	bls.n	800289a <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8002884:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002888:	f383 8811 	msr	BASEPRI, r3
 800288c:	f3bf 8f6f 	isb	sy
 8002890:	f3bf 8f4f 	dsb	sy
 8002894:	60fb      	str	r3, [r7, #12]
}
 8002896:	bf00      	nop
 8002898:	e7fe      	b.n	8002898 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800289a:	2202      	movs	r2, #2
 800289c:	2100      	movs	r1, #0
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	f7ff ff44 	bl	800272c <xQueueGenericCreate>
 80028a4:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d002      	beq.n	80028b2 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	683a      	ldr	r2, [r7, #0]
 80028b0:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80028b2:	697b      	ldr	r3, [r7, #20]
	}
 80028b4:	4618      	mov	r0, r3
 80028b6:	3718      	adds	r7, #24
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}

080028bc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b090      	sub	sp, #64	; 0x40
 80028c0:	af02      	add	r7, sp, #8
 80028c2:	60f8      	str	r0, [r7, #12]
 80028c4:	60b9      	str	r1, [r7, #8]
 80028c6:	607a      	str	r2, [r7, #4]
 80028c8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80028ca:	2300      	movs	r3, #0
 80028cc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80028d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d10a      	bne.n	80028ee <xQueueGenericSend+0x32>
	__asm volatile
 80028d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028dc:	f383 8811 	msr	BASEPRI, r3
 80028e0:	f3bf 8f6f 	isb	sy
 80028e4:	f3bf 8f4f 	dsb	sy
 80028e8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80028ea:	bf00      	nop
 80028ec:	e7fe      	b.n	80028ec <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d103      	bne.n	80028fc <xQueueGenericSend+0x40>
 80028f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d101      	bne.n	8002900 <xQueueGenericSend+0x44>
 80028fc:	2301      	movs	r3, #1
 80028fe:	e000      	b.n	8002902 <xQueueGenericSend+0x46>
 8002900:	2300      	movs	r3, #0
 8002902:	2b00      	cmp	r3, #0
 8002904:	d10a      	bne.n	800291c <xQueueGenericSend+0x60>
	__asm volatile
 8002906:	f04f 0350 	mov.w	r3, #80	; 0x50
 800290a:	f383 8811 	msr	BASEPRI, r3
 800290e:	f3bf 8f6f 	isb	sy
 8002912:	f3bf 8f4f 	dsb	sy
 8002916:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002918:	bf00      	nop
 800291a:	e7fe      	b.n	800291a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	2b02      	cmp	r3, #2
 8002920:	d103      	bne.n	800292a <xQueueGenericSend+0x6e>
 8002922:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002924:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002926:	2b01      	cmp	r3, #1
 8002928:	d101      	bne.n	800292e <xQueueGenericSend+0x72>
 800292a:	2301      	movs	r3, #1
 800292c:	e000      	b.n	8002930 <xQueueGenericSend+0x74>
 800292e:	2300      	movs	r3, #0
 8002930:	2b00      	cmp	r3, #0
 8002932:	d10a      	bne.n	800294a <xQueueGenericSend+0x8e>
	__asm volatile
 8002934:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002938:	f383 8811 	msr	BASEPRI, r3
 800293c:	f3bf 8f6f 	isb	sy
 8002940:	f3bf 8f4f 	dsb	sy
 8002944:	623b      	str	r3, [r7, #32]
}
 8002946:	bf00      	nop
 8002948:	e7fe      	b.n	8002948 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800294a:	f001 fcbd 	bl	80042c8 <xTaskGetSchedulerState>
 800294e:	4603      	mov	r3, r0
 8002950:	2b00      	cmp	r3, #0
 8002952:	d102      	bne.n	800295a <xQueueGenericSend+0x9e>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d101      	bne.n	800295e <xQueueGenericSend+0xa2>
 800295a:	2301      	movs	r3, #1
 800295c:	e000      	b.n	8002960 <xQueueGenericSend+0xa4>
 800295e:	2300      	movs	r3, #0
 8002960:	2b00      	cmp	r3, #0
 8002962:	d10a      	bne.n	800297a <xQueueGenericSend+0xbe>
	__asm volatile
 8002964:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002968:	f383 8811 	msr	BASEPRI, r3
 800296c:	f3bf 8f6f 	isb	sy
 8002970:	f3bf 8f4f 	dsb	sy
 8002974:	61fb      	str	r3, [r7, #28]
}
 8002976:	bf00      	nop
 8002978:	e7fe      	b.n	8002978 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800297a:	f002 fb23 	bl	8004fc4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800297e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002980:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002982:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002984:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002986:	429a      	cmp	r2, r3
 8002988:	d302      	bcc.n	8002990 <xQueueGenericSend+0xd4>
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	2b02      	cmp	r3, #2
 800298e:	d136      	bne.n	80029fe <xQueueGenericSend+0x142>
			{
				traceQUEUE_SEND( pxQueue );
 8002990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002992:	4618      	mov	r0, r3
 8002994:	f004 fa9c 	bl	8006ed0 <SEGGER_SYSVIEW_ShrinkId>
 8002998:	68ba      	ldr	r2, [r7, #8]
 800299a:	6879      	ldr	r1, [r7, #4]
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	9300      	str	r3, [sp, #0]
 80029a0:	460b      	mov	r3, r1
 80029a2:	4601      	mov	r1, r0
 80029a4:	205a      	movs	r0, #90	; 0x5a
 80029a6:	f003 fd73 	bl	8006490 <SEGGER_SYSVIEW_RecordU32x4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80029aa:	683a      	ldr	r2, [r7, #0]
 80029ac:	68b9      	ldr	r1, [r7, #8]
 80029ae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80029b0:	f000 fc5e 	bl	8003270 <prvCopyDataToQueue>
 80029b4:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80029b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d010      	beq.n	80029e0 <xQueueGenericSend+0x124>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80029be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029c0:	3324      	adds	r3, #36	; 0x24
 80029c2:	4618      	mov	r0, r3
 80029c4:	f001 fa86 	bl	8003ed4 <xTaskRemoveFromEventList>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d013      	beq.n	80029f6 <xQueueGenericSend+0x13a>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80029ce:	4b4d      	ldr	r3, [pc, #308]	; (8002b04 <xQueueGenericSend+0x248>)
 80029d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80029d4:	601a      	str	r2, [r3, #0]
 80029d6:	f3bf 8f4f 	dsb	sy
 80029da:	f3bf 8f6f 	isb	sy
 80029de:	e00a      	b.n	80029f6 <xQueueGenericSend+0x13a>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80029e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d007      	beq.n	80029f6 <xQueueGenericSend+0x13a>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80029e6:	4b47      	ldr	r3, [pc, #284]	; (8002b04 <xQueueGenericSend+0x248>)
 80029e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80029ec:	601a      	str	r2, [r3, #0]
 80029ee:	f3bf 8f4f 	dsb	sy
 80029f2:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80029f6:	f002 fb15 	bl	8005024 <vPortExitCritical>
				return pdPASS;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e07d      	b.n	8002afa <xQueueGenericSend+0x23e>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d110      	bne.n	8002a26 <xQueueGenericSend+0x16a>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002a04:	f002 fb0e 	bl	8005024 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
 8002a08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f004 fa60 	bl	8006ed0 <SEGGER_SYSVIEW_ShrinkId>
 8002a10:	68ba      	ldr	r2, [r7, #8]
 8002a12:	6879      	ldr	r1, [r7, #4]
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	9300      	str	r3, [sp, #0]
 8002a18:	460b      	mov	r3, r1
 8002a1a:	4601      	mov	r1, r0
 8002a1c:	205a      	movs	r0, #90	; 0x5a
 8002a1e:	f003 fd37 	bl	8006490 <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_FULL;
 8002a22:	2300      	movs	r3, #0
 8002a24:	e069      	b.n	8002afa <xQueueGenericSend+0x23e>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002a26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d106      	bne.n	8002a3a <xQueueGenericSend+0x17e>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002a2c:	f107 0314 	add.w	r3, r7, #20
 8002a30:	4618      	mov	r0, r3
 8002a32:	f001 fab7 	bl	8003fa4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002a36:	2301      	movs	r3, #1
 8002a38:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002a3a:	f002 faf3 	bl	8005024 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002a3e:	f000 fffb 	bl	8003a38 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002a42:	f002 fabf 	bl	8004fc4 <vPortEnterCritical>
 8002a46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a48:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002a4c:	b25b      	sxtb	r3, r3
 8002a4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a52:	d103      	bne.n	8002a5c <xQueueGenericSend+0x1a0>
 8002a54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a56:	2200      	movs	r2, #0
 8002a58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a5e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002a62:	b25b      	sxtb	r3, r3
 8002a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a68:	d103      	bne.n	8002a72 <xQueueGenericSend+0x1b6>
 8002a6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002a72:	f002 fad7 	bl	8005024 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002a76:	1d3a      	adds	r2, r7, #4
 8002a78:	f107 0314 	add.w	r3, r7, #20
 8002a7c:	4611      	mov	r1, r2
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f001 faa6 	bl	8003fd0 <xTaskCheckForTimeOut>
 8002a84:	4603      	mov	r3, r0
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d124      	bne.n	8002ad4 <xQueueGenericSend+0x218>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002a8a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002a8c:	f000 fce8 	bl	8003460 <prvIsQueueFull>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d018      	beq.n	8002ac8 <xQueueGenericSend+0x20c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002a96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a98:	3310      	adds	r3, #16
 8002a9a:	687a      	ldr	r2, [r7, #4]
 8002a9c:	4611      	mov	r1, r2
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f001 f9c6 	bl	8003e30 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002aa4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002aa6:	f000 fc73 	bl	8003390 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002aaa:	f000 ffd3 	bl	8003a54 <xTaskResumeAll>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	f47f af62 	bne.w	800297a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8002ab6:	4b13      	ldr	r3, [pc, #76]	; (8002b04 <xQueueGenericSend+0x248>)
 8002ab8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002abc:	601a      	str	r2, [r3, #0]
 8002abe:	f3bf 8f4f 	dsb	sy
 8002ac2:	f3bf 8f6f 	isb	sy
 8002ac6:	e758      	b.n	800297a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002ac8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002aca:	f000 fc61 	bl	8003390 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002ace:	f000 ffc1 	bl	8003a54 <xTaskResumeAll>
 8002ad2:	e752      	b.n	800297a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002ad4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002ad6:	f000 fc5b 	bl	8003390 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002ada:	f000 ffbb 	bl	8003a54 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
 8002ade:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f004 f9f5 	bl	8006ed0 <SEGGER_SYSVIEW_ShrinkId>
 8002ae6:	68ba      	ldr	r2, [r7, #8]
 8002ae8:	6879      	ldr	r1, [r7, #4]
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	9300      	str	r3, [sp, #0]
 8002aee:	460b      	mov	r3, r1
 8002af0:	4601      	mov	r1, r0
 8002af2:	205a      	movs	r0, #90	; 0x5a
 8002af4:	f003 fccc 	bl	8006490 <SEGGER_SYSVIEW_RecordU32x4>
			return errQUEUE_FULL;
 8002af8:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	3738      	adds	r7, #56	; 0x38
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	bf00      	nop
 8002b04:	e000ed04 	.word	0xe000ed04

08002b08 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b090      	sub	sp, #64	; 0x40
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	60f8      	str	r0, [r7, #12]
 8002b10:	60b9      	str	r1, [r7, #8]
 8002b12:	607a      	str	r2, [r7, #4]
 8002b14:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8002b1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d10a      	bne.n	8002b36 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8002b20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b24:	f383 8811 	msr	BASEPRI, r3
 8002b28:	f3bf 8f6f 	isb	sy
 8002b2c:	f3bf 8f4f 	dsb	sy
 8002b30:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002b32:	bf00      	nop
 8002b34:	e7fe      	b.n	8002b34 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d103      	bne.n	8002b44 <xQueueGenericSendFromISR+0x3c>
 8002b3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d101      	bne.n	8002b48 <xQueueGenericSendFromISR+0x40>
 8002b44:	2301      	movs	r3, #1
 8002b46:	e000      	b.n	8002b4a <xQueueGenericSendFromISR+0x42>
 8002b48:	2300      	movs	r3, #0
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d10a      	bne.n	8002b64 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8002b4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b52:	f383 8811 	msr	BASEPRI, r3
 8002b56:	f3bf 8f6f 	isb	sy
 8002b5a:	f3bf 8f4f 	dsb	sy
 8002b5e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002b60:	bf00      	nop
 8002b62:	e7fe      	b.n	8002b62 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	2b02      	cmp	r3, #2
 8002b68:	d103      	bne.n	8002b72 <xQueueGenericSendFromISR+0x6a>
 8002b6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d101      	bne.n	8002b76 <xQueueGenericSendFromISR+0x6e>
 8002b72:	2301      	movs	r3, #1
 8002b74:	e000      	b.n	8002b78 <xQueueGenericSendFromISR+0x70>
 8002b76:	2300      	movs	r3, #0
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d10a      	bne.n	8002b92 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8002b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b80:	f383 8811 	msr	BASEPRI, r3
 8002b84:	f3bf 8f6f 	isb	sy
 8002b88:	f3bf 8f4f 	dsb	sy
 8002b8c:	623b      	str	r3, [r7, #32]
}
 8002b8e:	bf00      	nop
 8002b90:	e7fe      	b.n	8002b90 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002b92:	f002 fb01 	bl	8005198 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002b96:	f3ef 8211 	mrs	r2, BASEPRI
 8002b9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b9e:	f383 8811 	msr	BASEPRI, r3
 8002ba2:	f3bf 8f6f 	isb	sy
 8002ba6:	f3bf 8f4f 	dsb	sy
 8002baa:	61fa      	str	r2, [r7, #28]
 8002bac:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002bae:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002bb0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002bb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bb4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002bb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d302      	bcc.n	8002bc4 <xQueueGenericSendFromISR+0xbc>
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	2b02      	cmp	r3, #2
 8002bc2:	d139      	bne.n	8002c38 <xQueueGenericSendFromISR+0x130>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002bc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bc6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002bca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002bce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bd2:	62fb      	str	r3, [r7, #44]	; 0x2c

			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8002bd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f004 f97a 	bl	8006ed0 <SEGGER_SYSVIEW_ShrinkId>
 8002bdc:	4601      	mov	r1, r0
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	461a      	mov	r2, r3
 8002be2:	2060      	movs	r0, #96	; 0x60
 8002be4:	f003 fb84 	bl	80062f0 <SEGGER_SYSVIEW_RecordU32x2>
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002be8:	683a      	ldr	r2, [r7, #0]
 8002bea:	68b9      	ldr	r1, [r7, #8]
 8002bec:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002bee:	f000 fb3f 	bl	8003270 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002bf2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002bf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bfa:	d112      	bne.n	8002c22 <xQueueGenericSendFromISR+0x11a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002bfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d016      	beq.n	8002c32 <xQueueGenericSendFromISR+0x12a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002c04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c06:	3324      	adds	r3, #36	; 0x24
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f001 f963 	bl	8003ed4 <xTaskRemoveFromEventList>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d00e      	beq.n	8002c32 <xQueueGenericSendFromISR+0x12a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d00b      	beq.n	8002c32 <xQueueGenericSendFromISR+0x12a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	601a      	str	r2, [r3, #0]
 8002c20:	e007      	b.n	8002c32 <xQueueGenericSendFromISR+0x12a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002c22:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002c26:	3301      	adds	r3, #1
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	b25a      	sxtb	r2, r3
 8002c2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c2e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002c32:	2301      	movs	r3, #1
 8002c34:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8002c36:	e00b      	b.n	8002c50 <xQueueGenericSendFromISR+0x148>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8002c38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f004 f948 	bl	8006ed0 <SEGGER_SYSVIEW_ShrinkId>
 8002c40:	4601      	mov	r1, r0
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	461a      	mov	r2, r3
 8002c46:	2060      	movs	r0, #96	; 0x60
 8002c48:	f003 fb52 	bl	80062f0 <SEGGER_SYSVIEW_RecordU32x2>
			xReturn = errQUEUE_FULL;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c52:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002c5a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002c5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	3740      	adds	r7, #64	; 0x40
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}

08002c66 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8002c66:	b580      	push	{r7, lr}
 8002c68:	b08e      	sub	sp, #56	; 0x38
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	6078      	str	r0, [r7, #4]
 8002c6e:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8002c74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d10a      	bne.n	8002c90 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8002c7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c7e:	f383 8811 	msr	BASEPRI, r3
 8002c82:	f3bf 8f6f 	isb	sy
 8002c86:	f3bf 8f4f 	dsb	sy
 8002c8a:	623b      	str	r3, [r7, #32]
}
 8002c8c:	bf00      	nop
 8002c8e:	e7fe      	b.n	8002c8e <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8002c90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d00a      	beq.n	8002cae <xQueueGiveFromISR+0x48>
	__asm volatile
 8002c98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c9c:	f383 8811 	msr	BASEPRI, r3
 8002ca0:	f3bf 8f6f 	isb	sy
 8002ca4:	f3bf 8f4f 	dsb	sy
 8002ca8:	61fb      	str	r3, [r7, #28]
}
 8002caa:	bf00      	nop
 8002cac:	e7fe      	b.n	8002cac <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8002cae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d103      	bne.n	8002cbe <xQueueGiveFromISR+0x58>
 8002cb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d101      	bne.n	8002cc2 <xQueueGiveFromISR+0x5c>
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e000      	b.n	8002cc4 <xQueueGiveFromISR+0x5e>
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d10a      	bne.n	8002cde <xQueueGiveFromISR+0x78>
	__asm volatile
 8002cc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ccc:	f383 8811 	msr	BASEPRI, r3
 8002cd0:	f3bf 8f6f 	isb	sy
 8002cd4:	f3bf 8f4f 	dsb	sy
 8002cd8:	61bb      	str	r3, [r7, #24]
}
 8002cda:	bf00      	nop
 8002cdc:	e7fe      	b.n	8002cdc <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002cde:	f002 fa5b 	bl	8005198 <vPortValidateInterruptPriority>
	__asm volatile
 8002ce2:	f3ef 8211 	mrs	r2, BASEPRI
 8002ce6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cea:	f383 8811 	msr	BASEPRI, r3
 8002cee:	f3bf 8f6f 	isb	sy
 8002cf2:	f3bf 8f4f 	dsb	sy
 8002cf6:	617a      	str	r2, [r7, #20]
 8002cf8:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8002cfa:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002cfc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002cfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d02:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8002d04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d08:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	d235      	bcs.n	8002d7a <xQueueGiveFromISR+0x114>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002d0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d10:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002d14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8002d18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f004 f8d8 	bl	8006ed0 <SEGGER_SYSVIEW_ShrinkId>
 8002d20:	4601      	mov	r1, r0
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	461a      	mov	r2, r3
 8002d26:	2060      	movs	r0, #96	; 0x60
 8002d28:	f003 fae2 	bl	80062f0 <SEGGER_SYSVIEW_RecordU32x2>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002d2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d2e:	1c5a      	adds	r2, r3, #1
 8002d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d32:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002d34:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8002d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d3c:	d112      	bne.n	8002d64 <xQueueGiveFromISR+0xfe>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002d3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d016      	beq.n	8002d74 <xQueueGiveFromISR+0x10e>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002d46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d48:	3324      	adds	r3, #36	; 0x24
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f001 f8c2 	bl	8003ed4 <xTaskRemoveFromEventList>
 8002d50:	4603      	mov	r3, r0
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d00e      	beq.n	8002d74 <xQueueGiveFromISR+0x10e>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d00b      	beq.n	8002d74 <xQueueGiveFromISR+0x10e>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	2201      	movs	r2, #1
 8002d60:	601a      	str	r2, [r3, #0]
 8002d62:	e007      	b.n	8002d74 <xQueueGiveFromISR+0x10e>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002d64:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d68:	3301      	adds	r3, #1
 8002d6a:	b2db      	uxtb	r3, r3
 8002d6c:	b25a      	sxtb	r2, r3
 8002d6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002d74:	2301      	movs	r3, #1
 8002d76:	637b      	str	r3, [r7, #52]	; 0x34
 8002d78:	e00b      	b.n	8002d92 <xQueueGiveFromISR+0x12c>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8002d7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f004 f8a7 	bl	8006ed0 <SEGGER_SYSVIEW_ShrinkId>
 8002d82:	4601      	mov	r1, r0
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	461a      	mov	r2, r3
 8002d88:	2060      	movs	r0, #96	; 0x60
 8002d8a:	f003 fab1 	bl	80062f0 <SEGGER_SYSVIEW_RecordU32x2>
			xReturn = errQUEUE_FULL;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	637b      	str	r3, [r7, #52]	; 0x34
 8002d92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d94:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	f383 8811 	msr	BASEPRI, r3
}
 8002d9c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002d9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3738      	adds	r7, #56	; 0x38
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}

08002da8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002da8:	b590      	push	{r4, r7, lr}
 8002daa:	b08f      	sub	sp, #60	; 0x3c
 8002dac:	af02      	add	r7, sp, #8
 8002dae:	60f8      	str	r0, [r7, #12]
 8002db0:	60b9      	str	r1, [r7, #8]
 8002db2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002db4:	2300      	movs	r3, #0
 8002db6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002dbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d10a      	bne.n	8002dd8 <xQueueReceive+0x30>
	__asm volatile
 8002dc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dc6:	f383 8811 	msr	BASEPRI, r3
 8002dca:	f3bf 8f6f 	isb	sy
 8002dce:	f3bf 8f4f 	dsb	sy
 8002dd2:	623b      	str	r3, [r7, #32]
}
 8002dd4:	bf00      	nop
 8002dd6:	e7fe      	b.n	8002dd6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d103      	bne.n	8002de6 <xQueueReceive+0x3e>
 8002dde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d101      	bne.n	8002dea <xQueueReceive+0x42>
 8002de6:	2301      	movs	r3, #1
 8002de8:	e000      	b.n	8002dec <xQueueReceive+0x44>
 8002dea:	2300      	movs	r3, #0
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d10a      	bne.n	8002e06 <xQueueReceive+0x5e>
	__asm volatile
 8002df0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002df4:	f383 8811 	msr	BASEPRI, r3
 8002df8:	f3bf 8f6f 	isb	sy
 8002dfc:	f3bf 8f4f 	dsb	sy
 8002e00:	61fb      	str	r3, [r7, #28]
}
 8002e02:	bf00      	nop
 8002e04:	e7fe      	b.n	8002e04 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002e06:	f001 fa5f 	bl	80042c8 <xTaskGetSchedulerState>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d102      	bne.n	8002e16 <xQueueReceive+0x6e>
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d101      	bne.n	8002e1a <xQueueReceive+0x72>
 8002e16:	2301      	movs	r3, #1
 8002e18:	e000      	b.n	8002e1c <xQueueReceive+0x74>
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d10a      	bne.n	8002e36 <xQueueReceive+0x8e>
	__asm volatile
 8002e20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e24:	f383 8811 	msr	BASEPRI, r3
 8002e28:	f3bf 8f6f 	isb	sy
 8002e2c:	f3bf 8f4f 	dsb	sy
 8002e30:	61bb      	str	r3, [r7, #24]
}
 8002e32:	bf00      	nop
 8002e34:	e7fe      	b.n	8002e34 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002e36:	f002 f8c5 	bl	8004fc4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002e3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e3e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d02f      	beq.n	8002ea6 <xQueueReceive+0xfe>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002e46:	68b9      	ldr	r1, [r7, #8]
 8002e48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002e4a:	f000 fa7b 	bl	8003344 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
 8002e4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e50:	4618      	mov	r0, r3
 8002e52:	f004 f83d 	bl	8006ed0 <SEGGER_SYSVIEW_ShrinkId>
 8002e56:	4604      	mov	r4, r0
 8002e58:	2000      	movs	r0, #0
 8002e5a:	f004 f839 	bl	8006ed0 <SEGGER_SYSVIEW_ShrinkId>
 8002e5e:	4602      	mov	r2, r0
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2101      	movs	r1, #1
 8002e64:	9100      	str	r1, [sp, #0]
 8002e66:	4621      	mov	r1, r4
 8002e68:	205c      	movs	r0, #92	; 0x5c
 8002e6a:	f003 fb11 	bl	8006490 <SEGGER_SYSVIEW_RecordU32x4>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e70:	1e5a      	subs	r2, r3, #1
 8002e72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e74:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002e76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e78:	691b      	ldr	r3, [r3, #16]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d00f      	beq.n	8002e9e <xQueueReceive+0xf6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002e7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e80:	3310      	adds	r3, #16
 8002e82:	4618      	mov	r0, r3
 8002e84:	f001 f826 	bl	8003ed4 <xTaskRemoveFromEventList>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d007      	beq.n	8002e9e <xQueueReceive+0xf6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002e8e:	4b4d      	ldr	r3, [pc, #308]	; (8002fc4 <xQueueReceive+0x21c>)
 8002e90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e94:	601a      	str	r2, [r3, #0]
 8002e96:	f3bf 8f4f 	dsb	sy
 8002e9a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002e9e:	f002 f8c1 	bl	8005024 <vPortExitCritical>
				return pdPASS;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e08a      	b.n	8002fbc <xQueueReceive+0x214>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d113      	bne.n	8002ed4 <xQueueReceive+0x12c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002eac:	f002 f8ba 	bl	8005024 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002eb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f004 f80c 	bl	8006ed0 <SEGGER_SYSVIEW_ShrinkId>
 8002eb8:	4604      	mov	r4, r0
 8002eba:	2000      	movs	r0, #0
 8002ebc:	f004 f808 	bl	8006ed0 <SEGGER_SYSVIEW_ShrinkId>
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2101      	movs	r1, #1
 8002ec6:	9100      	str	r1, [sp, #0]
 8002ec8:	4621      	mov	r1, r4
 8002eca:	205c      	movs	r0, #92	; 0x5c
 8002ecc:	f003 fae0 	bl	8006490 <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_EMPTY;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	e073      	b.n	8002fbc <xQueueReceive+0x214>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002ed4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d106      	bne.n	8002ee8 <xQueueReceive+0x140>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002eda:	f107 0310 	add.w	r3, r7, #16
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f001 f860 	bl	8003fa4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002ee8:	f002 f89c 	bl	8005024 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002eec:	f000 fda4 	bl	8003a38 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002ef0:	f002 f868 	bl	8004fc4 <vPortEnterCritical>
 8002ef4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ef6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002efa:	b25b      	sxtb	r3, r3
 8002efc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f00:	d103      	bne.n	8002f0a <xQueueReceive+0x162>
 8002f02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f04:	2200      	movs	r2, #0
 8002f06:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002f0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f0c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002f10:	b25b      	sxtb	r3, r3
 8002f12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f16:	d103      	bne.n	8002f20 <xQueueReceive+0x178>
 8002f18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002f20:	f002 f880 	bl	8005024 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002f24:	1d3a      	adds	r2, r7, #4
 8002f26:	f107 0310 	add.w	r3, r7, #16
 8002f2a:	4611      	mov	r1, r2
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f001 f84f 	bl	8003fd0 <xTaskCheckForTimeOut>
 8002f32:	4603      	mov	r3, r0
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d124      	bne.n	8002f82 <xQueueReceive+0x1da>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002f38:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002f3a:	f000 fa7b 	bl	8003434 <prvIsQueueEmpty>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d018      	beq.n	8002f76 <xQueueReceive+0x1ce>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002f44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f46:	3324      	adds	r3, #36	; 0x24
 8002f48:	687a      	ldr	r2, [r7, #4]
 8002f4a:	4611      	mov	r1, r2
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f000 ff6f 	bl	8003e30 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002f52:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002f54:	f000 fa1c 	bl	8003390 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002f58:	f000 fd7c 	bl	8003a54 <xTaskResumeAll>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	f47f af69 	bne.w	8002e36 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8002f64:	4b17      	ldr	r3, [pc, #92]	; (8002fc4 <xQueueReceive+0x21c>)
 8002f66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f6a:	601a      	str	r2, [r3, #0]
 8002f6c:	f3bf 8f4f 	dsb	sy
 8002f70:	f3bf 8f6f 	isb	sy
 8002f74:	e75f      	b.n	8002e36 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002f76:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002f78:	f000 fa0a 	bl	8003390 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002f7c:	f000 fd6a 	bl	8003a54 <xTaskResumeAll>
 8002f80:	e759      	b.n	8002e36 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002f82:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002f84:	f000 fa04 	bl	8003390 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002f88:	f000 fd64 	bl	8003a54 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002f8c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002f8e:	f000 fa51 	bl	8003434 <prvIsQueueEmpty>
 8002f92:	4603      	mov	r3, r0
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	f43f af4e 	beq.w	8002e36 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f003 ff97 	bl	8006ed0 <SEGGER_SYSVIEW_ShrinkId>
 8002fa2:	4604      	mov	r4, r0
 8002fa4:	2000      	movs	r0, #0
 8002fa6:	f003 ff93 	bl	8006ed0 <SEGGER_SYSVIEW_ShrinkId>
 8002faa:	4602      	mov	r2, r0
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2101      	movs	r1, #1
 8002fb0:	9100      	str	r1, [sp, #0]
 8002fb2:	4621      	mov	r1, r4
 8002fb4:	205c      	movs	r0, #92	; 0x5c
 8002fb6:	f003 fa6b 	bl	8006490 <SEGGER_SYSVIEW_RecordU32x4>
				return errQUEUE_EMPTY;
 8002fba:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	3734      	adds	r7, #52	; 0x34
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd90      	pop	{r4, r7, pc}
 8002fc4:	e000ed04 	.word	0xe000ed04

08002fc8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8002fc8:	b590      	push	{r4, r7, lr}
 8002fca:	b091      	sub	sp, #68	; 0x44
 8002fcc:	af02      	add	r7, sp, #8
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002fde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d10a      	bne.n	8002ffa <xQueueSemaphoreTake+0x32>
	__asm volatile
 8002fe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fe8:	f383 8811 	msr	BASEPRI, r3
 8002fec:	f3bf 8f6f 	isb	sy
 8002ff0:	f3bf 8f4f 	dsb	sy
 8002ff4:	623b      	str	r3, [r7, #32]
}
 8002ff6:	bf00      	nop
 8002ff8:	e7fe      	b.n	8002ff8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8002ffa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d00a      	beq.n	8003018 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8003002:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003006:	f383 8811 	msr	BASEPRI, r3
 800300a:	f3bf 8f6f 	isb	sy
 800300e:	f3bf 8f4f 	dsb	sy
 8003012:	61fb      	str	r3, [r7, #28]
}
 8003014:	bf00      	nop
 8003016:	e7fe      	b.n	8003016 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003018:	f001 f956 	bl	80042c8 <xTaskGetSchedulerState>
 800301c:	4603      	mov	r3, r0
 800301e:	2b00      	cmp	r3, #0
 8003020:	d102      	bne.n	8003028 <xQueueSemaphoreTake+0x60>
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d101      	bne.n	800302c <xQueueSemaphoreTake+0x64>
 8003028:	2301      	movs	r3, #1
 800302a:	e000      	b.n	800302e <xQueueSemaphoreTake+0x66>
 800302c:	2300      	movs	r3, #0
 800302e:	2b00      	cmp	r3, #0
 8003030:	d10a      	bne.n	8003048 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8003032:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003036:	f383 8811 	msr	BASEPRI, r3
 800303a:	f3bf 8f6f 	isb	sy
 800303e:	f3bf 8f4f 	dsb	sy
 8003042:	61bb      	str	r3, [r7, #24]
}
 8003044:	bf00      	nop
 8003046:	e7fe      	b.n	8003046 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003048:	f001 ffbc 	bl	8004fc4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800304c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800304e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003050:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8003052:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003054:	2b00      	cmp	r3, #0
 8003056:	d034      	beq.n	80030c2 <xQueueSemaphoreTake+0xfa>
			{
				traceQUEUE_RECEIVE( pxQueue );
 8003058:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800305a:	4618      	mov	r0, r3
 800305c:	f003 ff38 	bl	8006ed0 <SEGGER_SYSVIEW_ShrinkId>
 8003060:	4604      	mov	r4, r0
 8003062:	2000      	movs	r0, #0
 8003064:	f003 ff34 	bl	8006ed0 <SEGGER_SYSVIEW_ShrinkId>
 8003068:	4602      	mov	r2, r0
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	2101      	movs	r1, #1
 800306e:	9100      	str	r1, [sp, #0]
 8003070:	4621      	mov	r1, r4
 8003072:	205c      	movs	r0, #92	; 0x5c
 8003074:	f003 fa0c 	bl	8006490 <SEGGER_SYSVIEW_RecordU32x4>

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8003078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800307a:	1e5a      	subs	r2, r3, #1
 800307c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800307e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003080:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d104      	bne.n	8003092 <xQueueSemaphoreTake+0xca>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8003088:	f001 faa6 	bl	80045d8 <pvTaskIncrementMutexHeldCount>
 800308c:	4602      	mov	r2, r0
 800308e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003090:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003092:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003094:	691b      	ldr	r3, [r3, #16]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d00f      	beq.n	80030ba <xQueueSemaphoreTake+0xf2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800309a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800309c:	3310      	adds	r3, #16
 800309e:	4618      	mov	r0, r3
 80030a0:	f000 ff18 	bl	8003ed4 <xTaskRemoveFromEventList>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d007      	beq.n	80030ba <xQueueSemaphoreTake+0xf2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80030aa:	4b64      	ldr	r3, [pc, #400]	; (800323c <xQueueSemaphoreTake+0x274>)
 80030ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80030b0:	601a      	str	r2, [r3, #0]
 80030b2:	f3bf 8f4f 	dsb	sy
 80030b6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80030ba:	f001 ffb3 	bl	8005024 <vPortExitCritical>
				return pdPASS;
 80030be:	2301      	movs	r3, #1
 80030c0:	e0b7      	b.n	8003232 <xQueueSemaphoreTake+0x26a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d121      	bne.n	800310c <xQueueSemaphoreTake+0x144>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80030c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d00a      	beq.n	80030e4 <xQueueSemaphoreTake+0x11c>
	__asm volatile
 80030ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030d2:	f383 8811 	msr	BASEPRI, r3
 80030d6:	f3bf 8f6f 	isb	sy
 80030da:	f3bf 8f4f 	dsb	sy
 80030de:	617b      	str	r3, [r7, #20]
}
 80030e0:	bf00      	nop
 80030e2:	e7fe      	b.n	80030e2 <xQueueSemaphoreTake+0x11a>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80030e4:	f001 ff9e 	bl	8005024 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 80030e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030ea:	4618      	mov	r0, r3
 80030ec:	f003 fef0 	bl	8006ed0 <SEGGER_SYSVIEW_ShrinkId>
 80030f0:	4604      	mov	r4, r0
 80030f2:	2000      	movs	r0, #0
 80030f4:	f003 feec 	bl	8006ed0 <SEGGER_SYSVIEW_ShrinkId>
 80030f8:	4602      	mov	r2, r0
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	2101      	movs	r1, #1
 80030fe:	9100      	str	r1, [sp, #0]
 8003100:	4621      	mov	r1, r4
 8003102:	205c      	movs	r0, #92	; 0x5c
 8003104:	f003 f9c4 	bl	8006490 <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_EMPTY;
 8003108:	2300      	movs	r3, #0
 800310a:	e092      	b.n	8003232 <xQueueSemaphoreTake+0x26a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800310c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800310e:	2b00      	cmp	r3, #0
 8003110:	d106      	bne.n	8003120 <xQueueSemaphoreTake+0x158>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003112:	f107 030c 	add.w	r3, r7, #12
 8003116:	4618      	mov	r0, r3
 8003118:	f000 ff44 	bl	8003fa4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800311c:	2301      	movs	r3, #1
 800311e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003120:	f001 ff80 	bl	8005024 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003124:	f000 fc88 	bl	8003a38 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003128:	f001 ff4c 	bl	8004fc4 <vPortEnterCritical>
 800312c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800312e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003132:	b25b      	sxtb	r3, r3
 8003134:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003138:	d103      	bne.n	8003142 <xQueueSemaphoreTake+0x17a>
 800313a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800313c:	2200      	movs	r2, #0
 800313e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003142:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003144:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003148:	b25b      	sxtb	r3, r3
 800314a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800314e:	d103      	bne.n	8003158 <xQueueSemaphoreTake+0x190>
 8003150:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003152:	2200      	movs	r2, #0
 8003154:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003158:	f001 ff64 	bl	8005024 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800315c:	463a      	mov	r2, r7
 800315e:	f107 030c 	add.w	r3, r7, #12
 8003162:	4611      	mov	r1, r2
 8003164:	4618      	mov	r0, r3
 8003166:	f000 ff33 	bl	8003fd0 <xTaskCheckForTimeOut>
 800316a:	4603      	mov	r3, r0
 800316c:	2b00      	cmp	r3, #0
 800316e:	d132      	bne.n	80031d6 <xQueueSemaphoreTake+0x20e>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003170:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003172:	f000 f95f 	bl	8003434 <prvIsQueueEmpty>
 8003176:	4603      	mov	r3, r0
 8003178:	2b00      	cmp	r3, #0
 800317a:	d026      	beq.n	80031ca <xQueueSemaphoreTake+0x202>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800317c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d109      	bne.n	8003198 <xQueueSemaphoreTake+0x1d0>
					{
						taskENTER_CRITICAL();
 8003184:	f001 ff1e 	bl	8004fc4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003188:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	4618      	mov	r0, r3
 800318e:	f001 f8b9 	bl	8004304 <xTaskPriorityInherit>
 8003192:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8003194:	f001 ff46 	bl	8005024 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003198:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800319a:	3324      	adds	r3, #36	; 0x24
 800319c:	683a      	ldr	r2, [r7, #0]
 800319e:	4611      	mov	r1, r2
 80031a0:	4618      	mov	r0, r3
 80031a2:	f000 fe45 	bl	8003e30 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80031a6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80031a8:	f000 f8f2 	bl	8003390 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80031ac:	f000 fc52 	bl	8003a54 <xTaskResumeAll>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	f47f af48 	bne.w	8003048 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80031b8:	4b20      	ldr	r3, [pc, #128]	; (800323c <xQueueSemaphoreTake+0x274>)
 80031ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80031be:	601a      	str	r2, [r3, #0]
 80031c0:	f3bf 8f4f 	dsb	sy
 80031c4:	f3bf 8f6f 	isb	sy
 80031c8:	e73e      	b.n	8003048 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80031ca:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80031cc:	f000 f8e0 	bl	8003390 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80031d0:	f000 fc40 	bl	8003a54 <xTaskResumeAll>
 80031d4:	e738      	b.n	8003048 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80031d6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80031d8:	f000 f8da 	bl	8003390 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80031dc:	f000 fc3a 	bl	8003a54 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80031e0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80031e2:	f000 f927 	bl	8003434 <prvIsQueueEmpty>
 80031e6:	4603      	mov	r3, r0
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	f43f af2d 	beq.w	8003048 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80031ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d00d      	beq.n	8003210 <xQueueSemaphoreTake+0x248>
					{
						taskENTER_CRITICAL();
 80031f4:	f001 fee6 	bl	8004fc4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80031f8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80031fa:	f000 f821 	bl	8003240 <prvGetDisinheritPriorityAfterTimeout>
 80031fe:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8003200:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003206:	4618      	mov	r0, r3
 8003208:	f001 f95c 	bl	80044c4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800320c:	f001 ff0a 	bl	8005024 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
 8003210:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003212:	4618      	mov	r0, r3
 8003214:	f003 fe5c 	bl	8006ed0 <SEGGER_SYSVIEW_ShrinkId>
 8003218:	4604      	mov	r4, r0
 800321a:	2000      	movs	r0, #0
 800321c:	f003 fe58 	bl	8006ed0 <SEGGER_SYSVIEW_ShrinkId>
 8003220:	4602      	mov	r2, r0
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	2101      	movs	r1, #1
 8003226:	9100      	str	r1, [sp, #0]
 8003228:	4621      	mov	r1, r4
 800322a:	205c      	movs	r0, #92	; 0x5c
 800322c:	f003 f930 	bl	8006490 <SEGGER_SYSVIEW_RecordU32x4>
				return errQUEUE_EMPTY;
 8003230:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003232:	4618      	mov	r0, r3
 8003234:	373c      	adds	r7, #60	; 0x3c
 8003236:	46bd      	mov	sp, r7
 8003238:	bd90      	pop	{r4, r7, pc}
 800323a:	bf00      	nop
 800323c:	e000ed04 	.word	0xe000ed04

08003240 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8003240:	b480      	push	{r7}
 8003242:	b085      	sub	sp, #20
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800324c:	2b00      	cmp	r3, #0
 800324e:	d006      	beq.n	800325e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800325a:	60fb      	str	r3, [r7, #12]
 800325c:	e001      	b.n	8003262 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800325e:	2300      	movs	r3, #0
 8003260:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8003262:	68fb      	ldr	r3, [r7, #12]
	}
 8003264:	4618      	mov	r0, r3
 8003266:	3714      	adds	r7, #20
 8003268:	46bd      	mov	sp, r7
 800326a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326e:	4770      	bx	lr

08003270 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b086      	sub	sp, #24
 8003274:	af00      	add	r7, sp, #0
 8003276:	60f8      	str	r0, [r7, #12]
 8003278:	60b9      	str	r1, [r7, #8]
 800327a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800327c:	2300      	movs	r3, #0
 800327e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003284:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800328a:	2b00      	cmp	r3, #0
 800328c:	d10d      	bne.n	80032aa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d14d      	bne.n	8003332 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	4618      	mov	r0, r3
 800329c:	f001 f8a0 	bl	80043e0 <xTaskPriorityDisinherit>
 80032a0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	2200      	movs	r2, #0
 80032a6:	609a      	str	r2, [r3, #8]
 80032a8:	e043      	b.n	8003332 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d119      	bne.n	80032e4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	6858      	ldr	r0, [r3, #4]
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b8:	461a      	mov	r2, r3
 80032ba:	68b9      	ldr	r1, [r7, #8]
 80032bc:	f003 ff8a 	bl	80071d4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	685a      	ldr	r2, [r3, #4]
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c8:	441a      	add	r2, r3
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	685a      	ldr	r2, [r3, #4]
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	689b      	ldr	r3, [r3, #8]
 80032d6:	429a      	cmp	r2, r3
 80032d8:	d32b      	bcc.n	8003332 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	605a      	str	r2, [r3, #4]
 80032e2:	e026      	b.n	8003332 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	68d8      	ldr	r0, [r3, #12]
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ec:	461a      	mov	r2, r3
 80032ee:	68b9      	ldr	r1, [r7, #8]
 80032f0:	f003 ff70 	bl	80071d4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	68da      	ldr	r2, [r3, #12]
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032fc:	425b      	negs	r3, r3
 80032fe:	441a      	add	r2, r3
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	68da      	ldr	r2, [r3, #12]
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	429a      	cmp	r2, r3
 800330e:	d207      	bcs.n	8003320 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	689a      	ldr	r2, [r3, #8]
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003318:	425b      	negs	r3, r3
 800331a:	441a      	add	r2, r3
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2b02      	cmp	r3, #2
 8003324:	d105      	bne.n	8003332 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d002      	beq.n	8003332 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	3b01      	subs	r3, #1
 8003330:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	1c5a      	adds	r2, r3, #1
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800333a:	697b      	ldr	r3, [r7, #20]
}
 800333c:	4618      	mov	r0, r3
 800333e:	3718      	adds	r7, #24
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}

08003344 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b082      	sub	sp, #8
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
 800334c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003352:	2b00      	cmp	r3, #0
 8003354:	d018      	beq.n	8003388 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	68da      	ldr	r2, [r3, #12]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335e:	441a      	add	r2, r3
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	68da      	ldr	r2, [r3, #12]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	429a      	cmp	r2, r3
 800336e:	d303      	bcc.n	8003378 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	68d9      	ldr	r1, [r3, #12]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003380:	461a      	mov	r2, r3
 8003382:	6838      	ldr	r0, [r7, #0]
 8003384:	f003 ff26 	bl	80071d4 <memcpy>
	}
}
 8003388:	bf00      	nop
 800338a:	3708      	adds	r7, #8
 800338c:	46bd      	mov	sp, r7
 800338e:	bd80      	pop	{r7, pc}

08003390 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b084      	sub	sp, #16
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003398:	f001 fe14 	bl	8004fc4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80033a2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80033a4:	e011      	b.n	80033ca <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d012      	beq.n	80033d4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	3324      	adds	r3, #36	; 0x24
 80033b2:	4618      	mov	r0, r3
 80033b4:	f000 fd8e 	bl	8003ed4 <xTaskRemoveFromEventList>
 80033b8:	4603      	mov	r3, r0
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d001      	beq.n	80033c2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80033be:	f000 fe69 	bl	8004094 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80033c2:	7bfb      	ldrb	r3, [r7, #15]
 80033c4:	3b01      	subs	r3, #1
 80033c6:	b2db      	uxtb	r3, r3
 80033c8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80033ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	dce9      	bgt.n	80033a6 <prvUnlockQueue+0x16>
 80033d2:	e000      	b.n	80033d6 <prvUnlockQueue+0x46>
					break;
 80033d4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	22ff      	movs	r2, #255	; 0xff
 80033da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80033de:	f001 fe21 	bl	8005024 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80033e2:	f001 fdef 	bl	8004fc4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80033ec:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80033ee:	e011      	b.n	8003414 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	691b      	ldr	r3, [r3, #16]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d012      	beq.n	800341e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	3310      	adds	r3, #16
 80033fc:	4618      	mov	r0, r3
 80033fe:	f000 fd69 	bl	8003ed4 <xTaskRemoveFromEventList>
 8003402:	4603      	mov	r3, r0
 8003404:	2b00      	cmp	r3, #0
 8003406:	d001      	beq.n	800340c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003408:	f000 fe44 	bl	8004094 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800340c:	7bbb      	ldrb	r3, [r7, #14]
 800340e:	3b01      	subs	r3, #1
 8003410:	b2db      	uxtb	r3, r3
 8003412:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003414:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003418:	2b00      	cmp	r3, #0
 800341a:	dce9      	bgt.n	80033f0 <prvUnlockQueue+0x60>
 800341c:	e000      	b.n	8003420 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800341e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	22ff      	movs	r2, #255	; 0xff
 8003424:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003428:	f001 fdfc 	bl	8005024 <vPortExitCritical>
}
 800342c:	bf00      	nop
 800342e:	3710      	adds	r7, #16
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}

08003434 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b084      	sub	sp, #16
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800343c:	f001 fdc2 	bl	8004fc4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003444:	2b00      	cmp	r3, #0
 8003446:	d102      	bne.n	800344e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003448:	2301      	movs	r3, #1
 800344a:	60fb      	str	r3, [r7, #12]
 800344c:	e001      	b.n	8003452 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800344e:	2300      	movs	r3, #0
 8003450:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003452:	f001 fde7 	bl	8005024 <vPortExitCritical>

	return xReturn;
 8003456:	68fb      	ldr	r3, [r7, #12]
}
 8003458:	4618      	mov	r0, r3
 800345a:	3710      	adds	r7, #16
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}

08003460 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b084      	sub	sp, #16
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003468:	f001 fdac 	bl	8004fc4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003474:	429a      	cmp	r2, r3
 8003476:	d102      	bne.n	800347e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003478:	2301      	movs	r3, #1
 800347a:	60fb      	str	r3, [r7, #12]
 800347c:	e001      	b.n	8003482 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800347e:	2300      	movs	r3, #0
 8003480:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003482:	f001 fdcf 	bl	8005024 <vPortExitCritical>

	return xReturn;
 8003486:	68fb      	ldr	r3, [r7, #12]
}
 8003488:	4618      	mov	r0, r3
 800348a:	3710      	adds	r7, #16
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}

08003490 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003490:	b580      	push	{r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
 8003498:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800349a:	2300      	movs	r3, #0
 800349c:	60fb      	str	r3, [r7, #12]
 800349e:	e01e      	b.n	80034de <vQueueAddToRegistry+0x4e>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80034a0:	4a13      	ldr	r2, [pc, #76]	; (80034f0 <vQueueAddToRegistry+0x60>)
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d115      	bne.n	80034d8 <vQueueAddToRegistry+0x48>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80034ac:	4910      	ldr	r1, [pc, #64]	; (80034f0 <vQueueAddToRegistry+0x60>)
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	683a      	ldr	r2, [r7, #0]
 80034b2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80034b6:	4a0e      	ldr	r2, [pc, #56]	; (80034f0 <vQueueAddToRegistry+0x60>)
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	00db      	lsls	r3, r3, #3
 80034bc:	4413      	add	r3, r2
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	4618      	mov	r0, r3
 80034c6:	f003 fd03 	bl	8006ed0 <SEGGER_SYSVIEW_ShrinkId>
 80034ca:	4601      	mov	r1, r0
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	461a      	mov	r2, r3
 80034d0:	2071      	movs	r0, #113	; 0x71
 80034d2:	f002 ff0d 	bl	80062f0 <SEGGER_SYSVIEW_RecordU32x2>
				break;
 80034d6:	e006      	b.n	80034e6 <vQueueAddToRegistry+0x56>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	3301      	adds	r3, #1
 80034dc:	60fb      	str	r3, [r7, #12]
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2b07      	cmp	r3, #7
 80034e2:	d9dd      	bls.n	80034a0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80034e4:	bf00      	nop
 80034e6:	bf00      	nop
 80034e8:	3710      	adds	r7, #16
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}
 80034ee:	bf00      	nop
 80034f0:	20006ff4 	.word	0x20006ff4

080034f4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b086      	sub	sp, #24
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	60f8      	str	r0, [r7, #12]
 80034fc:	60b9      	str	r1, [r7, #8]
 80034fe:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003504:	f001 fd5e 	bl	8004fc4 <vPortEnterCritical>
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800350e:	b25b      	sxtb	r3, r3
 8003510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003514:	d103      	bne.n	800351e <vQueueWaitForMessageRestricted+0x2a>
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	2200      	movs	r2, #0
 800351a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003524:	b25b      	sxtb	r3, r3
 8003526:	f1b3 3fff 	cmp.w	r3, #4294967295
 800352a:	d103      	bne.n	8003534 <vQueueWaitForMessageRestricted+0x40>
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	2200      	movs	r2, #0
 8003530:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003534:	f001 fd76 	bl	8005024 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800353c:	2b00      	cmp	r3, #0
 800353e:	d106      	bne.n	800354e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	3324      	adds	r3, #36	; 0x24
 8003544:	687a      	ldr	r2, [r7, #4]
 8003546:	68b9      	ldr	r1, [r7, #8]
 8003548:	4618      	mov	r0, r3
 800354a:	f000 fc95 	bl	8003e78 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800354e:	6978      	ldr	r0, [r7, #20]
 8003550:	f7ff ff1e 	bl	8003390 <prvUnlockQueue>
	}
 8003554:	bf00      	nop
 8003556:	3718      	adds	r7, #24
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}

0800355c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800355c:	b580      	push	{r7, lr}
 800355e:	b08e      	sub	sp, #56	; 0x38
 8003560:	af04      	add	r7, sp, #16
 8003562:	60f8      	str	r0, [r7, #12]
 8003564:	60b9      	str	r1, [r7, #8]
 8003566:	607a      	str	r2, [r7, #4]
 8003568:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800356a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800356c:	2b00      	cmp	r3, #0
 800356e:	d10a      	bne.n	8003586 <xTaskCreateStatic+0x2a>
	__asm volatile
 8003570:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003574:	f383 8811 	msr	BASEPRI, r3
 8003578:	f3bf 8f6f 	isb	sy
 800357c:	f3bf 8f4f 	dsb	sy
 8003580:	623b      	str	r3, [r7, #32]
}
 8003582:	bf00      	nop
 8003584:	e7fe      	b.n	8003584 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003586:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003588:	2b00      	cmp	r3, #0
 800358a:	d10a      	bne.n	80035a2 <xTaskCreateStatic+0x46>
	__asm volatile
 800358c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003590:	f383 8811 	msr	BASEPRI, r3
 8003594:	f3bf 8f6f 	isb	sy
 8003598:	f3bf 8f4f 	dsb	sy
 800359c:	61fb      	str	r3, [r7, #28]
}
 800359e:	bf00      	nop
 80035a0:	e7fe      	b.n	80035a0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80035a2:	235c      	movs	r3, #92	; 0x5c
 80035a4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	2b5c      	cmp	r3, #92	; 0x5c
 80035aa:	d00a      	beq.n	80035c2 <xTaskCreateStatic+0x66>
	__asm volatile
 80035ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035b0:	f383 8811 	msr	BASEPRI, r3
 80035b4:	f3bf 8f6f 	isb	sy
 80035b8:	f3bf 8f4f 	dsb	sy
 80035bc:	61bb      	str	r3, [r7, #24]
}
 80035be:	bf00      	nop
 80035c0:	e7fe      	b.n	80035c0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80035c2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80035c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d01e      	beq.n	8003608 <xTaskCreateStatic+0xac>
 80035ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d01b      	beq.n	8003608 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80035d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035d2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80035d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035d6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80035d8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80035da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035dc:	2202      	movs	r2, #2
 80035de:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80035e2:	2300      	movs	r3, #0
 80035e4:	9303      	str	r3, [sp, #12]
 80035e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e8:	9302      	str	r3, [sp, #8]
 80035ea:	f107 0314 	add.w	r3, r7, #20
 80035ee:	9301      	str	r3, [sp, #4]
 80035f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035f2:	9300      	str	r3, [sp, #0]
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	687a      	ldr	r2, [r7, #4]
 80035f8:	68b9      	ldr	r1, [r7, #8]
 80035fa:	68f8      	ldr	r0, [r7, #12]
 80035fc:	f000 f850 	bl	80036a0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003600:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003602:	f000 f8dd 	bl	80037c0 <prvAddNewTaskToReadyList>
 8003606:	e001      	b.n	800360c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003608:	2300      	movs	r3, #0
 800360a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800360c:	697b      	ldr	r3, [r7, #20]
	}
 800360e:	4618      	mov	r0, r3
 8003610:	3728      	adds	r7, #40	; 0x28
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}

08003616 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003616:	b580      	push	{r7, lr}
 8003618:	b08c      	sub	sp, #48	; 0x30
 800361a:	af04      	add	r7, sp, #16
 800361c:	60f8      	str	r0, [r7, #12]
 800361e:	60b9      	str	r1, [r7, #8]
 8003620:	603b      	str	r3, [r7, #0]
 8003622:	4613      	mov	r3, r2
 8003624:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003626:	88fb      	ldrh	r3, [r7, #6]
 8003628:	009b      	lsls	r3, r3, #2
 800362a:	4618      	mov	r0, r3
 800362c:	f001 fe4c 	bl	80052c8 <pvPortMalloc>
 8003630:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d00e      	beq.n	8003656 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003638:	205c      	movs	r0, #92	; 0x5c
 800363a:	f001 fe45 	bl	80052c8 <pvPortMalloc>
 800363e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003640:	69fb      	ldr	r3, [r7, #28]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d003      	beq.n	800364e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003646:	69fb      	ldr	r3, [r7, #28]
 8003648:	697a      	ldr	r2, [r7, #20]
 800364a:	631a      	str	r2, [r3, #48]	; 0x30
 800364c:	e005      	b.n	800365a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800364e:	6978      	ldr	r0, [r7, #20]
 8003650:	f001 ff06 	bl	8005460 <vPortFree>
 8003654:	e001      	b.n	800365a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003656:	2300      	movs	r3, #0
 8003658:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800365a:	69fb      	ldr	r3, [r7, #28]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d017      	beq.n	8003690 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003660:	69fb      	ldr	r3, [r7, #28]
 8003662:	2200      	movs	r2, #0
 8003664:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003668:	88fa      	ldrh	r2, [r7, #6]
 800366a:	2300      	movs	r3, #0
 800366c:	9303      	str	r3, [sp, #12]
 800366e:	69fb      	ldr	r3, [r7, #28]
 8003670:	9302      	str	r3, [sp, #8]
 8003672:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003674:	9301      	str	r3, [sp, #4]
 8003676:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003678:	9300      	str	r3, [sp, #0]
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	68b9      	ldr	r1, [r7, #8]
 800367e:	68f8      	ldr	r0, [r7, #12]
 8003680:	f000 f80e 	bl	80036a0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003684:	69f8      	ldr	r0, [r7, #28]
 8003686:	f000 f89b 	bl	80037c0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800368a:	2301      	movs	r3, #1
 800368c:	61bb      	str	r3, [r7, #24]
 800368e:	e002      	b.n	8003696 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003690:	f04f 33ff 	mov.w	r3, #4294967295
 8003694:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003696:	69bb      	ldr	r3, [r7, #24]
	}
 8003698:	4618      	mov	r0, r3
 800369a:	3720      	adds	r7, #32
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}

080036a0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b088      	sub	sp, #32
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	60f8      	str	r0, [r7, #12]
 80036a8:	60b9      	str	r1, [r7, #8]
 80036aa:	607a      	str	r2, [r7, #4]
 80036ac:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80036ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036b0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	009b      	lsls	r3, r3, #2
 80036b6:	461a      	mov	r2, r3
 80036b8:	21a5      	movs	r1, #165	; 0xa5
 80036ba:	f003 fd99 	bl	80071f0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80036be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80036c8:	3b01      	subs	r3, #1
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	4413      	add	r3, r2
 80036ce:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80036d0:	69bb      	ldr	r3, [r7, #24]
 80036d2:	f023 0307 	bic.w	r3, r3, #7
 80036d6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80036d8:	69bb      	ldr	r3, [r7, #24]
 80036da:	f003 0307 	and.w	r3, r3, #7
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d00a      	beq.n	80036f8 <prvInitialiseNewTask+0x58>
	__asm volatile
 80036e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036e6:	f383 8811 	msr	BASEPRI, r3
 80036ea:	f3bf 8f6f 	isb	sy
 80036ee:	f3bf 8f4f 	dsb	sy
 80036f2:	617b      	str	r3, [r7, #20]
}
 80036f4:	bf00      	nop
 80036f6:	e7fe      	b.n	80036f6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d01f      	beq.n	800373e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80036fe:	2300      	movs	r3, #0
 8003700:	61fb      	str	r3, [r7, #28]
 8003702:	e012      	b.n	800372a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003704:	68ba      	ldr	r2, [r7, #8]
 8003706:	69fb      	ldr	r3, [r7, #28]
 8003708:	4413      	add	r3, r2
 800370a:	7819      	ldrb	r1, [r3, #0]
 800370c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800370e:	69fb      	ldr	r3, [r7, #28]
 8003710:	4413      	add	r3, r2
 8003712:	3334      	adds	r3, #52	; 0x34
 8003714:	460a      	mov	r2, r1
 8003716:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003718:	68ba      	ldr	r2, [r7, #8]
 800371a:	69fb      	ldr	r3, [r7, #28]
 800371c:	4413      	add	r3, r2
 800371e:	781b      	ldrb	r3, [r3, #0]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d006      	beq.n	8003732 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003724:	69fb      	ldr	r3, [r7, #28]
 8003726:	3301      	adds	r3, #1
 8003728:	61fb      	str	r3, [r7, #28]
 800372a:	69fb      	ldr	r3, [r7, #28]
 800372c:	2b0f      	cmp	r3, #15
 800372e:	d9e9      	bls.n	8003704 <prvInitialiseNewTask+0x64>
 8003730:	e000      	b.n	8003734 <prvInitialiseNewTask+0x94>
			{
				break;
 8003732:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003734:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003736:	2200      	movs	r2, #0
 8003738:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800373c:	e003      	b.n	8003746 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800373e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003740:	2200      	movs	r2, #0
 8003742:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003746:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003748:	2b37      	cmp	r3, #55	; 0x37
 800374a:	d901      	bls.n	8003750 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800374c:	2337      	movs	r3, #55	; 0x37
 800374e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003750:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003752:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003754:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003756:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003758:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800375a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800375c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800375e:	2200      	movs	r2, #0
 8003760:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003762:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003764:	3304      	adds	r3, #4
 8003766:	4618      	mov	r0, r3
 8003768:	f7fe fe6c 	bl	8002444 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800376c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800376e:	3318      	adds	r3, #24
 8003770:	4618      	mov	r0, r3
 8003772:	f7fe fe67 	bl	8002444 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003776:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003778:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800377a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800377c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800377e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003782:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003784:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003788:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800378a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800378c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800378e:	2200      	movs	r2, #0
 8003790:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003792:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003794:	2200      	movs	r2, #0
 8003796:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800379a:	683a      	ldr	r2, [r7, #0]
 800379c:	68f9      	ldr	r1, [r7, #12]
 800379e:	69b8      	ldr	r0, [r7, #24]
 80037a0:	f001 fae2 	bl	8004d68 <pxPortInitialiseStack>
 80037a4:	4602      	mov	r2, r0
 80037a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037a8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80037aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d002      	beq.n	80037b6 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80037b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037b4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80037b6:	bf00      	nop
 80037b8:	3720      	adds	r7, #32
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}
	...

080037c0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80037c0:	b5b0      	push	{r4, r5, r7, lr}
 80037c2:	b084      	sub	sp, #16
 80037c4:	af02      	add	r7, sp, #8
 80037c6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80037c8:	f001 fbfc 	bl	8004fc4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80037cc:	4b3c      	ldr	r3, [pc, #240]	; (80038c0 <prvAddNewTaskToReadyList+0x100>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	3301      	adds	r3, #1
 80037d2:	4a3b      	ldr	r2, [pc, #236]	; (80038c0 <prvAddNewTaskToReadyList+0x100>)
 80037d4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80037d6:	4b3b      	ldr	r3, [pc, #236]	; (80038c4 <prvAddNewTaskToReadyList+0x104>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d109      	bne.n	80037f2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80037de:	4a39      	ldr	r2, [pc, #228]	; (80038c4 <prvAddNewTaskToReadyList+0x104>)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80037e4:	4b36      	ldr	r3, [pc, #216]	; (80038c0 <prvAddNewTaskToReadyList+0x100>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	2b01      	cmp	r3, #1
 80037ea:	d110      	bne.n	800380e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80037ec:	f000 fc76 	bl	80040dc <prvInitialiseTaskLists>
 80037f0:	e00d      	b.n	800380e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80037f2:	4b35      	ldr	r3, [pc, #212]	; (80038c8 <prvAddNewTaskToReadyList+0x108>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d109      	bne.n	800380e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80037fa:	4b32      	ldr	r3, [pc, #200]	; (80038c4 <prvAddNewTaskToReadyList+0x104>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003804:	429a      	cmp	r2, r3
 8003806:	d802      	bhi.n	800380e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003808:	4a2e      	ldr	r2, [pc, #184]	; (80038c4 <prvAddNewTaskToReadyList+0x104>)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800380e:	4b2f      	ldr	r3, [pc, #188]	; (80038cc <prvAddNewTaskToReadyList+0x10c>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	3301      	adds	r3, #1
 8003814:	4a2d      	ldr	r2, [pc, #180]	; (80038cc <prvAddNewTaskToReadyList+0x10c>)
 8003816:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003818:	4b2c      	ldr	r3, [pc, #176]	; (80038cc <prvAddNewTaskToReadyList+0x10c>)
 800381a:	681a      	ldr	r2, [r3, #0]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d016      	beq.n	8003854 <prvAddNewTaskToReadyList+0x94>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	4618      	mov	r0, r3
 800382a:	f003 fa25 	bl	8006c78 <SEGGER_SYSVIEW_OnTaskCreate>
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800383e:	461d      	mov	r5, r3
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	461c      	mov	r4, r3
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800384a:	1ae3      	subs	r3, r4, r3
 800384c:	9300      	str	r3, [sp, #0]
 800384e:	462b      	mov	r3, r5
 8003850:	f001 ffe2 	bl	8005818 <SYSVIEW_AddTask>

		prvAddTaskToReadyList( pxNewTCB );
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	4618      	mov	r0, r3
 8003858:	f003 fa96 	bl	8006d88 <SEGGER_SYSVIEW_OnTaskStartReady>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003860:	4b1b      	ldr	r3, [pc, #108]	; (80038d0 <prvAddNewTaskToReadyList+0x110>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	429a      	cmp	r2, r3
 8003866:	d903      	bls.n	8003870 <prvAddNewTaskToReadyList+0xb0>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800386c:	4a18      	ldr	r2, [pc, #96]	; (80038d0 <prvAddNewTaskToReadyList+0x110>)
 800386e:	6013      	str	r3, [r2, #0]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003874:	4613      	mov	r3, r2
 8003876:	009b      	lsls	r3, r3, #2
 8003878:	4413      	add	r3, r2
 800387a:	009b      	lsls	r3, r3, #2
 800387c:	4a15      	ldr	r2, [pc, #84]	; (80038d4 <prvAddNewTaskToReadyList+0x114>)
 800387e:	441a      	add	r2, r3
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	3304      	adds	r3, #4
 8003884:	4619      	mov	r1, r3
 8003886:	4610      	mov	r0, r2
 8003888:	f7fe fde9 	bl	800245e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800388c:	f001 fbca 	bl	8005024 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003890:	4b0d      	ldr	r3, [pc, #52]	; (80038c8 <prvAddNewTaskToReadyList+0x108>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d00e      	beq.n	80038b6 <prvAddNewTaskToReadyList+0xf6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003898:	4b0a      	ldr	r3, [pc, #40]	; (80038c4 <prvAddNewTaskToReadyList+0x104>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038a2:	429a      	cmp	r2, r3
 80038a4:	d207      	bcs.n	80038b6 <prvAddNewTaskToReadyList+0xf6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80038a6:	4b0c      	ldr	r3, [pc, #48]	; (80038d8 <prvAddNewTaskToReadyList+0x118>)
 80038a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80038ac:	601a      	str	r2, [r3, #0]
 80038ae:	f3bf 8f4f 	dsb	sy
 80038b2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80038b6:	bf00      	nop
 80038b8:	3708      	adds	r7, #8
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bdb0      	pop	{r4, r5, r7, pc}
 80038be:	bf00      	nop
 80038c0:	20000c24 	.word	0x20000c24
 80038c4:	20000750 	.word	0x20000750
 80038c8:	20000c30 	.word	0x20000c30
 80038cc:	20000c40 	.word	0x20000c40
 80038d0:	20000c2c 	.word	0x20000c2c
 80038d4:	20000754 	.word	0x20000754
 80038d8:	e000ed04 	.word	0xe000ed04

080038dc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b084      	sub	sp, #16
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80038e4:	2300      	movs	r3, #0
 80038e6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d01b      	beq.n	8003926 <vTaskDelay+0x4a>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80038ee:	4b15      	ldr	r3, [pc, #84]	; (8003944 <vTaskDelay+0x68>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d00a      	beq.n	800390c <vTaskDelay+0x30>
	__asm volatile
 80038f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038fa:	f383 8811 	msr	BASEPRI, r3
 80038fe:	f3bf 8f6f 	isb	sy
 8003902:	f3bf 8f4f 	dsb	sy
 8003906:	60bb      	str	r3, [r7, #8]
}
 8003908:	bf00      	nop
 800390a:	e7fe      	b.n	800390a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800390c:	f000 f894 	bl	8003a38 <vTaskSuspendAll>
			{
				traceTASK_DELAY();
 8003910:	6879      	ldr	r1, [r7, #4]
 8003912:	2023      	movs	r0, #35	; 0x23
 8003914:	f002 fcb0 	bl	8006278 <SEGGER_SYSVIEW_RecordU32>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003918:	2100      	movs	r1, #0
 800391a:	6878      	ldr	r0, [r7, #4]
 800391c:	f000 fe70 	bl	8004600 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003920:	f000 f898 	bl	8003a54 <xTaskResumeAll>
 8003924:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d107      	bne.n	800393c <vTaskDelay+0x60>
		{
			portYIELD_WITHIN_API();
 800392c:	4b06      	ldr	r3, [pc, #24]	; (8003948 <vTaskDelay+0x6c>)
 800392e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003932:	601a      	str	r2, [r3, #0]
 8003934:	f3bf 8f4f 	dsb	sy
 8003938:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800393c:	bf00      	nop
 800393e:	3710      	adds	r7, #16
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}
 8003944:	20000c4c 	.word	0x20000c4c
 8003948:	e000ed04 	.word	0xe000ed04

0800394c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b08a      	sub	sp, #40	; 0x28
 8003950:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003952:	2300      	movs	r3, #0
 8003954:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003956:	2300      	movs	r3, #0
 8003958:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800395a:	463a      	mov	r2, r7
 800395c:	1d39      	adds	r1, r7, #4
 800395e:	f107 0308 	add.w	r3, r7, #8
 8003962:	4618      	mov	r0, r3
 8003964:	f7fe fd1a 	bl	800239c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003968:	6839      	ldr	r1, [r7, #0]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	68ba      	ldr	r2, [r7, #8]
 800396e:	9202      	str	r2, [sp, #8]
 8003970:	9301      	str	r3, [sp, #4]
 8003972:	2300      	movs	r3, #0
 8003974:	9300      	str	r3, [sp, #0]
 8003976:	2300      	movs	r3, #0
 8003978:	460a      	mov	r2, r1
 800397a:	4928      	ldr	r1, [pc, #160]	; (8003a1c <vTaskStartScheduler+0xd0>)
 800397c:	4828      	ldr	r0, [pc, #160]	; (8003a20 <vTaskStartScheduler+0xd4>)
 800397e:	f7ff fded 	bl	800355c <xTaskCreateStatic>
 8003982:	4603      	mov	r3, r0
 8003984:	4a27      	ldr	r2, [pc, #156]	; (8003a24 <vTaskStartScheduler+0xd8>)
 8003986:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003988:	4b26      	ldr	r3, [pc, #152]	; (8003a24 <vTaskStartScheduler+0xd8>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d002      	beq.n	8003996 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003990:	2301      	movs	r3, #1
 8003992:	617b      	str	r3, [r7, #20]
 8003994:	e001      	b.n	800399a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003996:	2300      	movs	r3, #0
 8003998:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	2b01      	cmp	r3, #1
 800399e:	d102      	bne.n	80039a6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80039a0:	f000 fe94 	bl	80046cc <xTimerCreateTimerTask>
 80039a4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80039a6:	697b      	ldr	r3, [r7, #20]
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	d124      	bne.n	80039f6 <vTaskStartScheduler+0xaa>
	__asm volatile
 80039ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039b0:	f383 8811 	msr	BASEPRI, r3
 80039b4:	f3bf 8f6f 	isb	sy
 80039b8:	f3bf 8f4f 	dsb	sy
 80039bc:	613b      	str	r3, [r7, #16]
}
 80039be:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80039c0:	4b19      	ldr	r3, [pc, #100]	; (8003a28 <vTaskStartScheduler+0xdc>)
 80039c2:	f04f 32ff 	mov.w	r2, #4294967295
 80039c6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80039c8:	4b18      	ldr	r3, [pc, #96]	; (8003a2c <vTaskStartScheduler+0xe0>)
 80039ca:	2201      	movs	r2, #1
 80039cc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80039ce:	4b18      	ldr	r3, [pc, #96]	; (8003a30 <vTaskStartScheduler+0xe4>)
 80039d0:	2200      	movs	r2, #0
 80039d2:	601a      	str	r2, [r3, #0]
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		traceTASK_SWITCHED_IN();
 80039d4:	4b17      	ldr	r3, [pc, #92]	; (8003a34 <vTaskStartScheduler+0xe8>)
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	4b12      	ldr	r3, [pc, #72]	; (8003a24 <vTaskStartScheduler+0xd8>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	429a      	cmp	r2, r3
 80039de:	d102      	bne.n	80039e6 <vTaskStartScheduler+0x9a>
 80039e0:	f003 f92e 	bl	8006c40 <SEGGER_SYSVIEW_OnIdle>
 80039e4:	e004      	b.n	80039f0 <vTaskStartScheduler+0xa4>
 80039e6:	4b13      	ldr	r3, [pc, #76]	; (8003a34 <vTaskStartScheduler+0xe8>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4618      	mov	r0, r3
 80039ec:	f003 f988 	bl	8006d00 <SEGGER_SYSVIEW_OnTaskStartExec>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80039f0:	f001 fa46 	bl	8004e80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80039f4:	e00e      	b.n	8003a14 <vTaskStartScheduler+0xc8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039fc:	d10a      	bne.n	8003a14 <vTaskStartScheduler+0xc8>
	__asm volatile
 80039fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a02:	f383 8811 	msr	BASEPRI, r3
 8003a06:	f3bf 8f6f 	isb	sy
 8003a0a:	f3bf 8f4f 	dsb	sy
 8003a0e:	60fb      	str	r3, [r7, #12]
}
 8003a10:	bf00      	nop
 8003a12:	e7fe      	b.n	8003a12 <vTaskStartScheduler+0xc6>
}
 8003a14:	bf00      	nop
 8003a16:	3718      	adds	r7, #24
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}
 8003a1c:	080083a0 	.word	0x080083a0
 8003a20:	080040ad 	.word	0x080040ad
 8003a24:	20000c48 	.word	0x20000c48
 8003a28:	20000c44 	.word	0x20000c44
 8003a2c:	20000c30 	.word	0x20000c30
 8003a30:	20000c28 	.word	0x20000c28
 8003a34:	20000750 	.word	0x20000750

08003a38 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003a38:	b480      	push	{r7}
 8003a3a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003a3c:	4b04      	ldr	r3, [pc, #16]	; (8003a50 <vTaskSuspendAll+0x18>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	3301      	adds	r3, #1
 8003a42:	4a03      	ldr	r2, [pc, #12]	; (8003a50 <vTaskSuspendAll+0x18>)
 8003a44:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003a46:	bf00      	nop
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4e:	4770      	bx	lr
 8003a50:	20000c4c 	.word	0x20000c4c

08003a54 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b084      	sub	sp, #16
 8003a58:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003a62:	4b44      	ldr	r3, [pc, #272]	; (8003b74 <xTaskResumeAll+0x120>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d10a      	bne.n	8003a80 <xTaskResumeAll+0x2c>
	__asm volatile
 8003a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a6e:	f383 8811 	msr	BASEPRI, r3
 8003a72:	f3bf 8f6f 	isb	sy
 8003a76:	f3bf 8f4f 	dsb	sy
 8003a7a:	603b      	str	r3, [r7, #0]
}
 8003a7c:	bf00      	nop
 8003a7e:	e7fe      	b.n	8003a7e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003a80:	f001 faa0 	bl	8004fc4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003a84:	4b3b      	ldr	r3, [pc, #236]	; (8003b74 <xTaskResumeAll+0x120>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	3b01      	subs	r3, #1
 8003a8a:	4a3a      	ldr	r2, [pc, #232]	; (8003b74 <xTaskResumeAll+0x120>)
 8003a8c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003a8e:	4b39      	ldr	r3, [pc, #228]	; (8003b74 <xTaskResumeAll+0x120>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d166      	bne.n	8003b64 <xTaskResumeAll+0x110>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003a96:	4b38      	ldr	r3, [pc, #224]	; (8003b78 <xTaskResumeAll+0x124>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d062      	beq.n	8003b64 <xTaskResumeAll+0x110>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003a9e:	e033      	b.n	8003b08 <xTaskResumeAll+0xb4>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003aa0:	4b36      	ldr	r3, [pc, #216]	; (8003b7c <xTaskResumeAll+0x128>)
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	68db      	ldr	r3, [r3, #12]
 8003aa6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	3318      	adds	r3, #24
 8003aac:	4618      	mov	r0, r3
 8003aae:	f7fe fd33 	bl	8002518 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	3304      	adds	r3, #4
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	f7fe fd2e 	bl	8002518 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f003 f962 	bl	8006d88 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ac8:	4b2d      	ldr	r3, [pc, #180]	; (8003b80 <xTaskResumeAll+0x12c>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	429a      	cmp	r2, r3
 8003ace:	d903      	bls.n	8003ad8 <xTaskResumeAll+0x84>
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ad4:	4a2a      	ldr	r2, [pc, #168]	; (8003b80 <xTaskResumeAll+0x12c>)
 8003ad6:	6013      	str	r3, [r2, #0]
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003adc:	4613      	mov	r3, r2
 8003ade:	009b      	lsls	r3, r3, #2
 8003ae0:	4413      	add	r3, r2
 8003ae2:	009b      	lsls	r3, r3, #2
 8003ae4:	4a27      	ldr	r2, [pc, #156]	; (8003b84 <xTaskResumeAll+0x130>)
 8003ae6:	441a      	add	r2, r3
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	3304      	adds	r3, #4
 8003aec:	4619      	mov	r1, r3
 8003aee:	4610      	mov	r0, r2
 8003af0:	f7fe fcb5 	bl	800245e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003af8:	4b23      	ldr	r3, [pc, #140]	; (8003b88 <xTaskResumeAll+0x134>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003afe:	429a      	cmp	r2, r3
 8003b00:	d302      	bcc.n	8003b08 <xTaskResumeAll+0xb4>
					{
						xYieldPending = pdTRUE;
 8003b02:	4b22      	ldr	r3, [pc, #136]	; (8003b8c <xTaskResumeAll+0x138>)
 8003b04:	2201      	movs	r2, #1
 8003b06:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003b08:	4b1c      	ldr	r3, [pc, #112]	; (8003b7c <xTaskResumeAll+0x128>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d1c7      	bne.n	8003aa0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d001      	beq.n	8003b1a <xTaskResumeAll+0xc6>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003b16:	f000 fbb7 	bl	8004288 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003b1a:	4b1d      	ldr	r3, [pc, #116]	; (8003b90 <xTaskResumeAll+0x13c>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d010      	beq.n	8003b48 <xTaskResumeAll+0xf4>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003b26:	f000 f859 	bl	8003bdc <xTaskIncrementTick>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d002      	beq.n	8003b36 <xTaskResumeAll+0xe2>
							{
								xYieldPending = pdTRUE;
 8003b30:	4b16      	ldr	r3, [pc, #88]	; (8003b8c <xTaskResumeAll+0x138>)
 8003b32:	2201      	movs	r2, #1
 8003b34:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	3b01      	subs	r3, #1
 8003b3a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d1f1      	bne.n	8003b26 <xTaskResumeAll+0xd2>

						xPendedTicks = 0;
 8003b42:	4b13      	ldr	r3, [pc, #76]	; (8003b90 <xTaskResumeAll+0x13c>)
 8003b44:	2200      	movs	r2, #0
 8003b46:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003b48:	4b10      	ldr	r3, [pc, #64]	; (8003b8c <xTaskResumeAll+0x138>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d009      	beq.n	8003b64 <xTaskResumeAll+0x110>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003b50:	2301      	movs	r3, #1
 8003b52:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003b54:	4b0f      	ldr	r3, [pc, #60]	; (8003b94 <xTaskResumeAll+0x140>)
 8003b56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b5a:	601a      	str	r2, [r3, #0]
 8003b5c:	f3bf 8f4f 	dsb	sy
 8003b60:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003b64:	f001 fa5e 	bl	8005024 <vPortExitCritical>

	return xAlreadyYielded;
 8003b68:	68bb      	ldr	r3, [r7, #8]
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	3710      	adds	r7, #16
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}
 8003b72:	bf00      	nop
 8003b74:	20000c4c 	.word	0x20000c4c
 8003b78:	20000c24 	.word	0x20000c24
 8003b7c:	20000be4 	.word	0x20000be4
 8003b80:	20000c2c 	.word	0x20000c2c
 8003b84:	20000754 	.word	0x20000754
 8003b88:	20000750 	.word	0x20000750
 8003b8c:	20000c38 	.word	0x20000c38
 8003b90:	20000c34 	.word	0x20000c34
 8003b94:	e000ed04 	.word	0xe000ed04

08003b98 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b083      	sub	sp, #12
 8003b9c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003b9e:	4b05      	ldr	r3, [pc, #20]	; (8003bb4 <xTaskGetTickCount+0x1c>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003ba4:	687b      	ldr	r3, [r7, #4]
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	370c      	adds	r7, #12
 8003baa:	46bd      	mov	sp, r7
 8003bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb0:	4770      	bx	lr
 8003bb2:	bf00      	nop
 8003bb4:	20000c28 	.word	0x20000c28

08003bb8 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b082      	sub	sp, #8
 8003bbc:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003bbe:	f001 faeb 	bl	8005198 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8003bc6:	4b04      	ldr	r3, [pc, #16]	; (8003bd8 <xTaskGetTickCountFromISR+0x20>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003bcc:	683b      	ldr	r3, [r7, #0]
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	3708      	adds	r7, #8
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}
 8003bd6:	bf00      	nop
 8003bd8:	20000c28 	.word	0x20000c28

08003bdc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b086      	sub	sp, #24
 8003be0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003be2:	2300      	movs	r3, #0
 8003be4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003be6:	4b51      	ldr	r3, [pc, #324]	; (8003d2c <xTaskIncrementTick+0x150>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	f040 8093 	bne.w	8003d16 <xTaskIncrementTick+0x13a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003bf0:	4b4f      	ldr	r3, [pc, #316]	; (8003d30 <xTaskIncrementTick+0x154>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	3301      	adds	r3, #1
 8003bf6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003bf8:	4a4d      	ldr	r2, [pc, #308]	; (8003d30 <xTaskIncrementTick+0x154>)
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d120      	bne.n	8003c46 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003c04:	4b4b      	ldr	r3, [pc, #300]	; (8003d34 <xTaskIncrementTick+0x158>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d00a      	beq.n	8003c24 <xTaskIncrementTick+0x48>
	__asm volatile
 8003c0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c12:	f383 8811 	msr	BASEPRI, r3
 8003c16:	f3bf 8f6f 	isb	sy
 8003c1a:	f3bf 8f4f 	dsb	sy
 8003c1e:	603b      	str	r3, [r7, #0]
}
 8003c20:	bf00      	nop
 8003c22:	e7fe      	b.n	8003c22 <xTaskIncrementTick+0x46>
 8003c24:	4b43      	ldr	r3, [pc, #268]	; (8003d34 <xTaskIncrementTick+0x158>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	60fb      	str	r3, [r7, #12]
 8003c2a:	4b43      	ldr	r3, [pc, #268]	; (8003d38 <xTaskIncrementTick+0x15c>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a41      	ldr	r2, [pc, #260]	; (8003d34 <xTaskIncrementTick+0x158>)
 8003c30:	6013      	str	r3, [r2, #0]
 8003c32:	4a41      	ldr	r2, [pc, #260]	; (8003d38 <xTaskIncrementTick+0x15c>)
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	6013      	str	r3, [r2, #0]
 8003c38:	4b40      	ldr	r3, [pc, #256]	; (8003d3c <xTaskIncrementTick+0x160>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	3301      	adds	r3, #1
 8003c3e:	4a3f      	ldr	r2, [pc, #252]	; (8003d3c <xTaskIncrementTick+0x160>)
 8003c40:	6013      	str	r3, [r2, #0]
 8003c42:	f000 fb21 	bl	8004288 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003c46:	4b3e      	ldr	r3, [pc, #248]	; (8003d40 <xTaskIncrementTick+0x164>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	693a      	ldr	r2, [r7, #16]
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d34d      	bcc.n	8003cec <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c50:	4b38      	ldr	r3, [pc, #224]	; (8003d34 <xTaskIncrementTick+0x158>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d104      	bne.n	8003c64 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c5a:	4b39      	ldr	r3, [pc, #228]	; (8003d40 <xTaskIncrementTick+0x164>)
 8003c5c:	f04f 32ff 	mov.w	r2, #4294967295
 8003c60:	601a      	str	r2, [r3, #0]
					break;
 8003c62:	e043      	b.n	8003cec <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c64:	4b33      	ldr	r3, [pc, #204]	; (8003d34 <xTaskIncrementTick+0x158>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	68db      	ldr	r3, [r3, #12]
 8003c6a:	68db      	ldr	r3, [r3, #12]
 8003c6c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003c74:	693a      	ldr	r2, [r7, #16]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d203      	bcs.n	8003c84 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003c7c:	4a30      	ldr	r2, [pc, #192]	; (8003d40 <xTaskIncrementTick+0x164>)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003c82:	e033      	b.n	8003cec <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	3304      	adds	r3, #4
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f7fe fc45 	bl	8002518 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d004      	beq.n	8003ca0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	3318      	adds	r3, #24
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f7fe fc3c 	bl	8002518 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f003 f870 	bl	8006d88 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cac:	4b25      	ldr	r3, [pc, #148]	; (8003d44 <xTaskIncrementTick+0x168>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	d903      	bls.n	8003cbc <xTaskIncrementTick+0xe0>
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cb8:	4a22      	ldr	r2, [pc, #136]	; (8003d44 <xTaskIncrementTick+0x168>)
 8003cba:	6013      	str	r3, [r2, #0]
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cc0:	4613      	mov	r3, r2
 8003cc2:	009b      	lsls	r3, r3, #2
 8003cc4:	4413      	add	r3, r2
 8003cc6:	009b      	lsls	r3, r3, #2
 8003cc8:	4a1f      	ldr	r2, [pc, #124]	; (8003d48 <xTaskIncrementTick+0x16c>)
 8003cca:	441a      	add	r2, r3
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	3304      	adds	r3, #4
 8003cd0:	4619      	mov	r1, r3
 8003cd2:	4610      	mov	r0, r2
 8003cd4:	f7fe fbc3 	bl	800245e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cdc:	4b1b      	ldr	r3, [pc, #108]	; (8003d4c <xTaskIncrementTick+0x170>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ce2:	429a      	cmp	r2, r3
 8003ce4:	d3b4      	bcc.n	8003c50 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003cea:	e7b1      	b.n	8003c50 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003cec:	4b17      	ldr	r3, [pc, #92]	; (8003d4c <xTaskIncrementTick+0x170>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cf2:	4915      	ldr	r1, [pc, #84]	; (8003d48 <xTaskIncrementTick+0x16c>)
 8003cf4:	4613      	mov	r3, r2
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	4413      	add	r3, r2
 8003cfa:	009b      	lsls	r3, r3, #2
 8003cfc:	440b      	add	r3, r1
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d901      	bls.n	8003d08 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 8003d04:	2301      	movs	r3, #1
 8003d06:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003d08:	4b11      	ldr	r3, [pc, #68]	; (8003d50 <xTaskIncrementTick+0x174>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d007      	beq.n	8003d20 <xTaskIncrementTick+0x144>
			{
				xSwitchRequired = pdTRUE;
 8003d10:	2301      	movs	r3, #1
 8003d12:	617b      	str	r3, [r7, #20]
 8003d14:	e004      	b.n	8003d20 <xTaskIncrementTick+0x144>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003d16:	4b0f      	ldr	r3, [pc, #60]	; (8003d54 <xTaskIncrementTick+0x178>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	3301      	adds	r3, #1
 8003d1c:	4a0d      	ldr	r2, [pc, #52]	; (8003d54 <xTaskIncrementTick+0x178>)
 8003d1e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003d20:	697b      	ldr	r3, [r7, #20]
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3718      	adds	r7, #24
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}
 8003d2a:	bf00      	nop
 8003d2c:	20000c4c 	.word	0x20000c4c
 8003d30:	20000c28 	.word	0x20000c28
 8003d34:	20000bdc 	.word	0x20000bdc
 8003d38:	20000be0 	.word	0x20000be0
 8003d3c:	20000c3c 	.word	0x20000c3c
 8003d40:	20000c44 	.word	0x20000c44
 8003d44:	20000c2c 	.word	0x20000c2c
 8003d48:	20000754 	.word	0x20000754
 8003d4c:	20000750 	.word	0x20000750
 8003d50:	20000c38 	.word	0x20000c38
 8003d54:	20000c34 	.word	0x20000c34

08003d58 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b084      	sub	sp, #16
 8003d5c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003d5e:	4b2e      	ldr	r3, [pc, #184]	; (8003e18 <vTaskSwitchContext+0xc0>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d003      	beq.n	8003d6e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003d66:	4b2d      	ldr	r3, [pc, #180]	; (8003e1c <vTaskSwitchContext+0xc4>)
 8003d68:	2201      	movs	r2, #1
 8003d6a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003d6c:	e04f      	b.n	8003e0e <vTaskSwitchContext+0xb6>
		xYieldPending = pdFALSE;
 8003d6e:	4b2b      	ldr	r3, [pc, #172]	; (8003e1c <vTaskSwitchContext+0xc4>)
 8003d70:	2200      	movs	r2, #0
 8003d72:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d74:	4b2a      	ldr	r3, [pc, #168]	; (8003e20 <vTaskSwitchContext+0xc8>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	60fb      	str	r3, [r7, #12]
 8003d7a:	e010      	b.n	8003d9e <vTaskSwitchContext+0x46>
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d10a      	bne.n	8003d98 <vTaskSwitchContext+0x40>
	__asm volatile
 8003d82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d86:	f383 8811 	msr	BASEPRI, r3
 8003d8a:	f3bf 8f6f 	isb	sy
 8003d8e:	f3bf 8f4f 	dsb	sy
 8003d92:	607b      	str	r3, [r7, #4]
}
 8003d94:	bf00      	nop
 8003d96:	e7fe      	b.n	8003d96 <vTaskSwitchContext+0x3e>
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	3b01      	subs	r3, #1
 8003d9c:	60fb      	str	r3, [r7, #12]
 8003d9e:	4921      	ldr	r1, [pc, #132]	; (8003e24 <vTaskSwitchContext+0xcc>)
 8003da0:	68fa      	ldr	r2, [r7, #12]
 8003da2:	4613      	mov	r3, r2
 8003da4:	009b      	lsls	r3, r3, #2
 8003da6:	4413      	add	r3, r2
 8003da8:	009b      	lsls	r3, r3, #2
 8003daa:	440b      	add	r3, r1
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d0e4      	beq.n	8003d7c <vTaskSwitchContext+0x24>
 8003db2:	68fa      	ldr	r2, [r7, #12]
 8003db4:	4613      	mov	r3, r2
 8003db6:	009b      	lsls	r3, r3, #2
 8003db8:	4413      	add	r3, r2
 8003dba:	009b      	lsls	r3, r3, #2
 8003dbc:	4a19      	ldr	r2, [pc, #100]	; (8003e24 <vTaskSwitchContext+0xcc>)
 8003dbe:	4413      	add	r3, r2
 8003dc0:	60bb      	str	r3, [r7, #8]
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	685a      	ldr	r2, [r3, #4]
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	605a      	str	r2, [r3, #4]
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	685a      	ldr	r2, [r3, #4]
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	3308      	adds	r3, #8
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	d104      	bne.n	8003de2 <vTaskSwitchContext+0x8a>
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	685a      	ldr	r2, [r3, #4]
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	605a      	str	r2, [r3, #4]
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	68db      	ldr	r3, [r3, #12]
 8003de8:	4a0f      	ldr	r2, [pc, #60]	; (8003e28 <vTaskSwitchContext+0xd0>)
 8003dea:	6013      	str	r3, [r2, #0]
 8003dec:	4a0c      	ldr	r2, [pc, #48]	; (8003e20 <vTaskSwitchContext+0xc8>)
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	6013      	str	r3, [r2, #0]
		traceTASK_SWITCHED_IN();
 8003df2:	4b0d      	ldr	r3, [pc, #52]	; (8003e28 <vTaskSwitchContext+0xd0>)
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	4b0d      	ldr	r3, [pc, #52]	; (8003e2c <vTaskSwitchContext+0xd4>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	d102      	bne.n	8003e04 <vTaskSwitchContext+0xac>
 8003dfe:	f002 ff1f 	bl	8006c40 <SEGGER_SYSVIEW_OnIdle>
}
 8003e02:	e004      	b.n	8003e0e <vTaskSwitchContext+0xb6>
		traceTASK_SWITCHED_IN();
 8003e04:	4b08      	ldr	r3, [pc, #32]	; (8003e28 <vTaskSwitchContext+0xd0>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f002 ff79 	bl	8006d00 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8003e0e:	bf00      	nop
 8003e10:	3710      	adds	r7, #16
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}
 8003e16:	bf00      	nop
 8003e18:	20000c4c 	.word	0x20000c4c
 8003e1c:	20000c38 	.word	0x20000c38
 8003e20:	20000c2c 	.word	0x20000c2c
 8003e24:	20000754 	.word	0x20000754
 8003e28:	20000750 	.word	0x20000750
 8003e2c:	20000c48 	.word	0x20000c48

08003e30 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b084      	sub	sp, #16
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
 8003e38:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d10a      	bne.n	8003e56 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003e40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e44:	f383 8811 	msr	BASEPRI, r3
 8003e48:	f3bf 8f6f 	isb	sy
 8003e4c:	f3bf 8f4f 	dsb	sy
 8003e50:	60fb      	str	r3, [r7, #12]
}
 8003e52:	bf00      	nop
 8003e54:	e7fe      	b.n	8003e54 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003e56:	4b07      	ldr	r3, [pc, #28]	; (8003e74 <vTaskPlaceOnEventList+0x44>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	3318      	adds	r3, #24
 8003e5c:	4619      	mov	r1, r3
 8003e5e:	6878      	ldr	r0, [r7, #4]
 8003e60:	f7fe fb21 	bl	80024a6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003e64:	2101      	movs	r1, #1
 8003e66:	6838      	ldr	r0, [r7, #0]
 8003e68:	f000 fbca 	bl	8004600 <prvAddCurrentTaskToDelayedList>
}
 8003e6c:	bf00      	nop
 8003e6e:	3710      	adds	r7, #16
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bd80      	pop	{r7, pc}
 8003e74:	20000750 	.word	0x20000750

08003e78 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b086      	sub	sp, #24
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	60f8      	str	r0, [r7, #12]
 8003e80:	60b9      	str	r1, [r7, #8]
 8003e82:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d10a      	bne.n	8003ea0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8003e8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e8e:	f383 8811 	msr	BASEPRI, r3
 8003e92:	f3bf 8f6f 	isb	sy
 8003e96:	f3bf 8f4f 	dsb	sy
 8003e9a:	617b      	str	r3, [r7, #20]
}
 8003e9c:	bf00      	nop
 8003e9e:	e7fe      	b.n	8003e9e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003ea0:	4b0b      	ldr	r3, [pc, #44]	; (8003ed0 <vTaskPlaceOnEventListRestricted+0x58>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	3318      	adds	r3, #24
 8003ea6:	4619      	mov	r1, r3
 8003ea8:	68f8      	ldr	r0, [r7, #12]
 8003eaa:	f7fe fad8 	bl	800245e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d002      	beq.n	8003eba <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8003eb4:	f04f 33ff 	mov.w	r3, #4294967295
 8003eb8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8003eba:	2024      	movs	r0, #36	; 0x24
 8003ebc:	f002 f9be 	bl	800623c <SEGGER_SYSVIEW_RecordVoid>
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003ec0:	6879      	ldr	r1, [r7, #4]
 8003ec2:	68b8      	ldr	r0, [r7, #8]
 8003ec4:	f000 fb9c 	bl	8004600 <prvAddCurrentTaskToDelayedList>
	}
 8003ec8:	bf00      	nop
 8003eca:	3718      	adds	r7, #24
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}
 8003ed0:	20000750 	.word	0x20000750

08003ed4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b086      	sub	sp, #24
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	68db      	ldr	r3, [r3, #12]
 8003ee0:	68db      	ldr	r3, [r3, #12]
 8003ee2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d10a      	bne.n	8003f00 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003eea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003eee:	f383 8811 	msr	BASEPRI, r3
 8003ef2:	f3bf 8f6f 	isb	sy
 8003ef6:	f3bf 8f4f 	dsb	sy
 8003efa:	60fb      	str	r3, [r7, #12]
}
 8003efc:	bf00      	nop
 8003efe:	e7fe      	b.n	8003efe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	3318      	adds	r3, #24
 8003f04:	4618      	mov	r0, r3
 8003f06:	f7fe fb07 	bl	8002518 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f0a:	4b20      	ldr	r3, [pc, #128]	; (8003f8c <xTaskRemoveFromEventList+0xb8>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d121      	bne.n	8003f56 <xTaskRemoveFromEventList+0x82>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	3304      	adds	r3, #4
 8003f16:	4618      	mov	r0, r3
 8003f18:	f7fe fafe 	bl	8002518 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003f1c:	693b      	ldr	r3, [r7, #16]
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f002 ff32 	bl	8006d88 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f28:	4b19      	ldr	r3, [pc, #100]	; (8003f90 <xTaskRemoveFromEventList+0xbc>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	429a      	cmp	r2, r3
 8003f2e:	d903      	bls.n	8003f38 <xTaskRemoveFromEventList+0x64>
 8003f30:	693b      	ldr	r3, [r7, #16]
 8003f32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f34:	4a16      	ldr	r2, [pc, #88]	; (8003f90 <xTaskRemoveFromEventList+0xbc>)
 8003f36:	6013      	str	r3, [r2, #0]
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f3c:	4613      	mov	r3, r2
 8003f3e:	009b      	lsls	r3, r3, #2
 8003f40:	4413      	add	r3, r2
 8003f42:	009b      	lsls	r3, r3, #2
 8003f44:	4a13      	ldr	r2, [pc, #76]	; (8003f94 <xTaskRemoveFromEventList+0xc0>)
 8003f46:	441a      	add	r2, r3
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	3304      	adds	r3, #4
 8003f4c:	4619      	mov	r1, r3
 8003f4e:	4610      	mov	r0, r2
 8003f50:	f7fe fa85 	bl	800245e <vListInsertEnd>
 8003f54:	e005      	b.n	8003f62 <xTaskRemoveFromEventList+0x8e>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003f56:	693b      	ldr	r3, [r7, #16]
 8003f58:	3318      	adds	r3, #24
 8003f5a:	4619      	mov	r1, r3
 8003f5c:	480e      	ldr	r0, [pc, #56]	; (8003f98 <xTaskRemoveFromEventList+0xc4>)
 8003f5e:	f7fe fa7e 	bl	800245e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f66:	4b0d      	ldr	r3, [pc, #52]	; (8003f9c <xTaskRemoveFromEventList+0xc8>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	d905      	bls.n	8003f7c <xTaskRemoveFromEventList+0xa8>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003f70:	2301      	movs	r3, #1
 8003f72:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003f74:	4b0a      	ldr	r3, [pc, #40]	; (8003fa0 <xTaskRemoveFromEventList+0xcc>)
 8003f76:	2201      	movs	r2, #1
 8003f78:	601a      	str	r2, [r3, #0]
 8003f7a:	e001      	b.n	8003f80 <xTaskRemoveFromEventList+0xac>
	}
	else
	{
		xReturn = pdFALSE;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003f80:	697b      	ldr	r3, [r7, #20]
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3718      	adds	r7, #24
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
 8003f8a:	bf00      	nop
 8003f8c:	20000c4c 	.word	0x20000c4c
 8003f90:	20000c2c 	.word	0x20000c2c
 8003f94:	20000754 	.word	0x20000754
 8003f98:	20000be4 	.word	0x20000be4
 8003f9c:	20000750 	.word	0x20000750
 8003fa0:	20000c38 	.word	0x20000c38

08003fa4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b083      	sub	sp, #12
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003fac:	4b06      	ldr	r3, [pc, #24]	; (8003fc8 <vTaskInternalSetTimeOutState+0x24>)
 8003fae:	681a      	ldr	r2, [r3, #0]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003fb4:	4b05      	ldr	r3, [pc, #20]	; (8003fcc <vTaskInternalSetTimeOutState+0x28>)
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	605a      	str	r2, [r3, #4]
}
 8003fbc:	bf00      	nop
 8003fbe:	370c      	adds	r7, #12
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc6:	4770      	bx	lr
 8003fc8:	20000c3c 	.word	0x20000c3c
 8003fcc:	20000c28 	.word	0x20000c28

08003fd0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b088      	sub	sp, #32
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
 8003fd8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d10a      	bne.n	8003ff6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8003fe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fe4:	f383 8811 	msr	BASEPRI, r3
 8003fe8:	f3bf 8f6f 	isb	sy
 8003fec:	f3bf 8f4f 	dsb	sy
 8003ff0:	613b      	str	r3, [r7, #16]
}
 8003ff2:	bf00      	nop
 8003ff4:	e7fe      	b.n	8003ff4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d10a      	bne.n	8004012 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8003ffc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004000:	f383 8811 	msr	BASEPRI, r3
 8004004:	f3bf 8f6f 	isb	sy
 8004008:	f3bf 8f4f 	dsb	sy
 800400c:	60fb      	str	r3, [r7, #12]
}
 800400e:	bf00      	nop
 8004010:	e7fe      	b.n	8004010 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8004012:	f000 ffd7 	bl	8004fc4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004016:	4b1d      	ldr	r3, [pc, #116]	; (800408c <xTaskCheckForTimeOut+0xbc>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	69ba      	ldr	r2, [r7, #24]
 8004022:	1ad3      	subs	r3, r2, r3
 8004024:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800402e:	d102      	bne.n	8004036 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004030:	2300      	movs	r3, #0
 8004032:	61fb      	str	r3, [r7, #28]
 8004034:	e023      	b.n	800407e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681a      	ldr	r2, [r3, #0]
 800403a:	4b15      	ldr	r3, [pc, #84]	; (8004090 <xTaskCheckForTimeOut+0xc0>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	429a      	cmp	r2, r3
 8004040:	d007      	beq.n	8004052 <xTaskCheckForTimeOut+0x82>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	69ba      	ldr	r2, [r7, #24]
 8004048:	429a      	cmp	r2, r3
 800404a:	d302      	bcc.n	8004052 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800404c:	2301      	movs	r3, #1
 800404e:	61fb      	str	r3, [r7, #28]
 8004050:	e015      	b.n	800407e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	697a      	ldr	r2, [r7, #20]
 8004058:	429a      	cmp	r2, r3
 800405a:	d20b      	bcs.n	8004074 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	681a      	ldr	r2, [r3, #0]
 8004060:	697b      	ldr	r3, [r7, #20]
 8004062:	1ad2      	subs	r2, r2, r3
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004068:	6878      	ldr	r0, [r7, #4]
 800406a:	f7ff ff9b 	bl	8003fa4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800406e:	2300      	movs	r3, #0
 8004070:	61fb      	str	r3, [r7, #28]
 8004072:	e004      	b.n	800407e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	2200      	movs	r2, #0
 8004078:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800407a:	2301      	movs	r3, #1
 800407c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800407e:	f000 ffd1 	bl	8005024 <vPortExitCritical>

	return xReturn;
 8004082:	69fb      	ldr	r3, [r7, #28]
}
 8004084:	4618      	mov	r0, r3
 8004086:	3720      	adds	r7, #32
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}
 800408c:	20000c28 	.word	0x20000c28
 8004090:	20000c3c 	.word	0x20000c3c

08004094 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004094:	b480      	push	{r7}
 8004096:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004098:	4b03      	ldr	r3, [pc, #12]	; (80040a8 <vTaskMissedYield+0x14>)
 800409a:	2201      	movs	r2, #1
 800409c:	601a      	str	r2, [r3, #0]
}
 800409e:	bf00      	nop
 80040a0:	46bd      	mov	sp, r7
 80040a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a6:	4770      	bx	lr
 80040a8:	20000c38 	.word	0x20000c38

080040ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b082      	sub	sp, #8
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80040b4:	f000 f852 	bl	800415c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80040b8:	4b06      	ldr	r3, [pc, #24]	; (80040d4 <prvIdleTask+0x28>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d9f9      	bls.n	80040b4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80040c0:	4b05      	ldr	r3, [pc, #20]	; (80040d8 <prvIdleTask+0x2c>)
 80040c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80040c6:	601a      	str	r2, [r3, #0]
 80040c8:	f3bf 8f4f 	dsb	sy
 80040cc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80040d0:	e7f0      	b.n	80040b4 <prvIdleTask+0x8>
 80040d2:	bf00      	nop
 80040d4:	20000754 	.word	0x20000754
 80040d8:	e000ed04 	.word	0xe000ed04

080040dc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b082      	sub	sp, #8
 80040e0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80040e2:	2300      	movs	r3, #0
 80040e4:	607b      	str	r3, [r7, #4]
 80040e6:	e00c      	b.n	8004102 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80040e8:	687a      	ldr	r2, [r7, #4]
 80040ea:	4613      	mov	r3, r2
 80040ec:	009b      	lsls	r3, r3, #2
 80040ee:	4413      	add	r3, r2
 80040f0:	009b      	lsls	r3, r3, #2
 80040f2:	4a12      	ldr	r2, [pc, #72]	; (800413c <prvInitialiseTaskLists+0x60>)
 80040f4:	4413      	add	r3, r2
 80040f6:	4618      	mov	r0, r3
 80040f8:	f7fe f984 	bl	8002404 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	3301      	adds	r3, #1
 8004100:	607b      	str	r3, [r7, #4]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2b37      	cmp	r3, #55	; 0x37
 8004106:	d9ef      	bls.n	80040e8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004108:	480d      	ldr	r0, [pc, #52]	; (8004140 <prvInitialiseTaskLists+0x64>)
 800410a:	f7fe f97b 	bl	8002404 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800410e:	480d      	ldr	r0, [pc, #52]	; (8004144 <prvInitialiseTaskLists+0x68>)
 8004110:	f7fe f978 	bl	8002404 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004114:	480c      	ldr	r0, [pc, #48]	; (8004148 <prvInitialiseTaskLists+0x6c>)
 8004116:	f7fe f975 	bl	8002404 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800411a:	480c      	ldr	r0, [pc, #48]	; (800414c <prvInitialiseTaskLists+0x70>)
 800411c:	f7fe f972 	bl	8002404 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004120:	480b      	ldr	r0, [pc, #44]	; (8004150 <prvInitialiseTaskLists+0x74>)
 8004122:	f7fe f96f 	bl	8002404 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004126:	4b0b      	ldr	r3, [pc, #44]	; (8004154 <prvInitialiseTaskLists+0x78>)
 8004128:	4a05      	ldr	r2, [pc, #20]	; (8004140 <prvInitialiseTaskLists+0x64>)
 800412a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800412c:	4b0a      	ldr	r3, [pc, #40]	; (8004158 <prvInitialiseTaskLists+0x7c>)
 800412e:	4a05      	ldr	r2, [pc, #20]	; (8004144 <prvInitialiseTaskLists+0x68>)
 8004130:	601a      	str	r2, [r3, #0]
}
 8004132:	bf00      	nop
 8004134:	3708      	adds	r7, #8
 8004136:	46bd      	mov	sp, r7
 8004138:	bd80      	pop	{r7, pc}
 800413a:	bf00      	nop
 800413c:	20000754 	.word	0x20000754
 8004140:	20000bb4 	.word	0x20000bb4
 8004144:	20000bc8 	.word	0x20000bc8
 8004148:	20000be4 	.word	0x20000be4
 800414c:	20000bf8 	.word	0x20000bf8
 8004150:	20000c10 	.word	0x20000c10
 8004154:	20000bdc 	.word	0x20000bdc
 8004158:	20000be0 	.word	0x20000be0

0800415c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b082      	sub	sp, #8
 8004160:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004162:	e019      	b.n	8004198 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004164:	f000 ff2e 	bl	8004fc4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004168:	4b10      	ldr	r3, [pc, #64]	; (80041ac <prvCheckTasksWaitingTermination+0x50>)
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	68db      	ldr	r3, [r3, #12]
 800416e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	3304      	adds	r3, #4
 8004174:	4618      	mov	r0, r3
 8004176:	f7fe f9cf 	bl	8002518 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800417a:	4b0d      	ldr	r3, [pc, #52]	; (80041b0 <prvCheckTasksWaitingTermination+0x54>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	3b01      	subs	r3, #1
 8004180:	4a0b      	ldr	r2, [pc, #44]	; (80041b0 <prvCheckTasksWaitingTermination+0x54>)
 8004182:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004184:	4b0b      	ldr	r3, [pc, #44]	; (80041b4 <prvCheckTasksWaitingTermination+0x58>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	3b01      	subs	r3, #1
 800418a:	4a0a      	ldr	r2, [pc, #40]	; (80041b4 <prvCheckTasksWaitingTermination+0x58>)
 800418c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800418e:	f000 ff49 	bl	8005024 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f000 f848 	bl	8004228 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004198:	4b06      	ldr	r3, [pc, #24]	; (80041b4 <prvCheckTasksWaitingTermination+0x58>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d1e1      	bne.n	8004164 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80041a0:	bf00      	nop
 80041a2:	bf00      	nop
 80041a4:	3708      	adds	r7, #8
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}
 80041aa:	bf00      	nop
 80041ac:	20000bf8 	.word	0x20000bf8
 80041b0:	20000c24 	.word	0x20000c24
 80041b4:	20000c0c 	.word	0x20000c0c

080041b8 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 80041b8:	b480      	push	{r7}
 80041ba:	b085      	sub	sp, #20
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 80041c0:	2300      	movs	r3, #0
 80041c2:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80041c4:	e005      	b.n	80041d2 <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	3301      	adds	r3, #1
 80041ca:	607b      	str	r3, [r7, #4]
			ulCount++;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	3301      	adds	r3, #1
 80041d0:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	781b      	ldrb	r3, [r3, #0]
 80041d6:	2ba5      	cmp	r3, #165	; 0xa5
 80041d8:	d0f5      	beq.n	80041c6 <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	089b      	lsrs	r3, r3, #2
 80041de:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	b29b      	uxth	r3, r3
	}
 80041e4:	4618      	mov	r0, r3
 80041e6:	3714      	adds	r7, #20
 80041e8:	46bd      	mov	sp, r7
 80041ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ee:	4770      	bx	lr

080041f0 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b086      	sub	sp, #24
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d102      	bne.n	8004204 <uxTaskGetStackHighWaterMark+0x14>
 80041fe:	4b09      	ldr	r3, [pc, #36]	; (8004224 <uxTaskGetStackHighWaterMark+0x34>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	e000      	b.n	8004206 <uxTaskGetStackHighWaterMark+0x16>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800420c:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 800420e:	6938      	ldr	r0, [r7, #16]
 8004210:	f7ff ffd2 	bl	80041b8 <prvTaskCheckFreeStackSpace>
 8004214:	4603      	mov	r3, r0
 8004216:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 8004218:	68fb      	ldr	r3, [r7, #12]
	}
 800421a:	4618      	mov	r0, r3
 800421c:	3718      	adds	r7, #24
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}
 8004222:	bf00      	nop
 8004224:	20000750 	.word	0x20000750

08004228 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004228:	b580      	push	{r7, lr}
 800422a:	b084      	sub	sp, #16
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004236:	2b00      	cmp	r3, #0
 8004238:	d108      	bne.n	800424c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800423e:	4618      	mov	r0, r3
 8004240:	f001 f90e 	bl	8005460 <vPortFree>
				vPortFree( pxTCB );
 8004244:	6878      	ldr	r0, [r7, #4]
 8004246:	f001 f90b 	bl	8005460 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800424a:	e018      	b.n	800427e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004252:	2b01      	cmp	r3, #1
 8004254:	d103      	bne.n	800425e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f001 f902 	bl	8005460 <vPortFree>
	}
 800425c:	e00f      	b.n	800427e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004264:	2b02      	cmp	r3, #2
 8004266:	d00a      	beq.n	800427e <prvDeleteTCB+0x56>
	__asm volatile
 8004268:	f04f 0350 	mov.w	r3, #80	; 0x50
 800426c:	f383 8811 	msr	BASEPRI, r3
 8004270:	f3bf 8f6f 	isb	sy
 8004274:	f3bf 8f4f 	dsb	sy
 8004278:	60fb      	str	r3, [r7, #12]
}
 800427a:	bf00      	nop
 800427c:	e7fe      	b.n	800427c <prvDeleteTCB+0x54>
	}
 800427e:	bf00      	nop
 8004280:	3710      	adds	r7, #16
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
	...

08004288 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004288:	b480      	push	{r7}
 800428a:	b083      	sub	sp, #12
 800428c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800428e:	4b0c      	ldr	r3, [pc, #48]	; (80042c0 <prvResetNextTaskUnblockTime+0x38>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d104      	bne.n	80042a2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004298:	4b0a      	ldr	r3, [pc, #40]	; (80042c4 <prvResetNextTaskUnblockTime+0x3c>)
 800429a:	f04f 32ff 	mov.w	r2, #4294967295
 800429e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80042a0:	e008      	b.n	80042b4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80042a2:	4b07      	ldr	r3, [pc, #28]	; (80042c0 <prvResetNextTaskUnblockTime+0x38>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	68db      	ldr	r3, [r3, #12]
 80042a8:	68db      	ldr	r3, [r3, #12]
 80042aa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	4a04      	ldr	r2, [pc, #16]	; (80042c4 <prvResetNextTaskUnblockTime+0x3c>)
 80042b2:	6013      	str	r3, [r2, #0]
}
 80042b4:	bf00      	nop
 80042b6:	370c      	adds	r7, #12
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr
 80042c0:	20000bdc 	.word	0x20000bdc
 80042c4:	20000c44 	.word	0x20000c44

080042c8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80042c8:	b480      	push	{r7}
 80042ca:	b083      	sub	sp, #12
 80042cc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80042ce:	4b0b      	ldr	r3, [pc, #44]	; (80042fc <xTaskGetSchedulerState+0x34>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d102      	bne.n	80042dc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80042d6:	2301      	movs	r3, #1
 80042d8:	607b      	str	r3, [r7, #4]
 80042da:	e008      	b.n	80042ee <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80042dc:	4b08      	ldr	r3, [pc, #32]	; (8004300 <xTaskGetSchedulerState+0x38>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d102      	bne.n	80042ea <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80042e4:	2302      	movs	r3, #2
 80042e6:	607b      	str	r3, [r7, #4]
 80042e8:	e001      	b.n	80042ee <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80042ea:	2300      	movs	r3, #0
 80042ec:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80042ee:	687b      	ldr	r3, [r7, #4]
	}
 80042f0:	4618      	mov	r0, r3
 80042f2:	370c      	adds	r7, #12
 80042f4:	46bd      	mov	sp, r7
 80042f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fa:	4770      	bx	lr
 80042fc:	20000c30 	.word	0x20000c30
 8004300:	20000c4c 	.word	0x20000c4c

08004304 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8004304:	b580      	push	{r7, lr}
 8004306:	b084      	sub	sp, #16
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8004310:	2300      	movs	r3, #0
 8004312:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d056      	beq.n	80043c8 <xTaskPriorityInherit+0xc4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800431e:	4b2d      	ldr	r3, [pc, #180]	; (80043d4 <xTaskPriorityInherit+0xd0>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004324:	429a      	cmp	r2, r3
 8004326:	d246      	bcs.n	80043b6 <xTaskPriorityInherit+0xb2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	699b      	ldr	r3, [r3, #24]
 800432c:	2b00      	cmp	r3, #0
 800432e:	db06      	blt.n	800433e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004330:	4b28      	ldr	r3, [pc, #160]	; (80043d4 <xTaskPriorityInherit+0xd0>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004336:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	6959      	ldr	r1, [r3, #20]
 8004342:	68bb      	ldr	r3, [r7, #8]
 8004344:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004346:	4613      	mov	r3, r2
 8004348:	009b      	lsls	r3, r3, #2
 800434a:	4413      	add	r3, r2
 800434c:	009b      	lsls	r3, r3, #2
 800434e:	4a22      	ldr	r2, [pc, #136]	; (80043d8 <xTaskPriorityInherit+0xd4>)
 8004350:	4413      	add	r3, r2
 8004352:	4299      	cmp	r1, r3
 8004354:	d122      	bne.n	800439c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	3304      	adds	r3, #4
 800435a:	4618      	mov	r0, r3
 800435c:	f7fe f8dc 	bl	8002518 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004360:	4b1c      	ldr	r3, [pc, #112]	; (80043d4 <xTaskPriorityInherit+0xd0>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	62da      	str	r2, [r3, #44]	; 0x2c
					prvReaddTaskToReadyList( pxMutexHolderTCB );
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800436e:	4b1b      	ldr	r3, [pc, #108]	; (80043dc <xTaskPriorityInherit+0xd8>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	429a      	cmp	r2, r3
 8004374:	d903      	bls.n	800437e <xTaskPriorityInherit+0x7a>
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800437a:	4a18      	ldr	r2, [pc, #96]	; (80043dc <xTaskPriorityInherit+0xd8>)
 800437c:	6013      	str	r3, [r2, #0]
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004382:	4613      	mov	r3, r2
 8004384:	009b      	lsls	r3, r3, #2
 8004386:	4413      	add	r3, r2
 8004388:	009b      	lsls	r3, r3, #2
 800438a:	4a13      	ldr	r2, [pc, #76]	; (80043d8 <xTaskPriorityInherit+0xd4>)
 800438c:	441a      	add	r2, r3
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	3304      	adds	r3, #4
 8004392:	4619      	mov	r1, r3
 8004394:	4610      	mov	r0, r2
 8004396:	f7fe f862 	bl	800245e <vListInsertEnd>
 800439a:	e004      	b.n	80043a6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800439c:	4b0d      	ldr	r3, [pc, #52]	; (80043d4 <xTaskPriorityInherit+0xd0>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	4619      	mov	r1, r3
 80043aa:	2049      	movs	r0, #73	; 0x49
 80043ac:	f001 ff64 	bl	8006278 <SEGGER_SYSVIEW_RecordU32>

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80043b0:	2301      	movs	r3, #1
 80043b2:	60fb      	str	r3, [r7, #12]
 80043b4:	e008      	b.n	80043c8 <xTaskPriorityInherit+0xc4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80043ba:	4b06      	ldr	r3, [pc, #24]	; (80043d4 <xTaskPriorityInherit+0xd0>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043c0:	429a      	cmp	r2, r3
 80043c2:	d201      	bcs.n	80043c8 <xTaskPriorityInherit+0xc4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80043c4:	2301      	movs	r3, #1
 80043c6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80043c8:	68fb      	ldr	r3, [r7, #12]
	}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3710      	adds	r7, #16
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
 80043d2:	bf00      	nop
 80043d4:	20000750 	.word	0x20000750
 80043d8:	20000754 	.word	0x20000754
 80043dc:	20000c2c 	.word	0x20000c2c

080043e0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b086      	sub	sp, #24
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80043ec:	2300      	movs	r3, #0
 80043ee:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d05b      	beq.n	80044ae <xTaskPriorityDisinherit+0xce>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80043f6:	4b30      	ldr	r3, [pc, #192]	; (80044b8 <xTaskPriorityDisinherit+0xd8>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	693a      	ldr	r2, [r7, #16]
 80043fc:	429a      	cmp	r2, r3
 80043fe:	d00a      	beq.n	8004416 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8004400:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004404:	f383 8811 	msr	BASEPRI, r3
 8004408:	f3bf 8f6f 	isb	sy
 800440c:	f3bf 8f4f 	dsb	sy
 8004410:	60fb      	str	r3, [r7, #12]
}
 8004412:	bf00      	nop
 8004414:	e7fe      	b.n	8004414 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800441a:	2b00      	cmp	r3, #0
 800441c:	d10a      	bne.n	8004434 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800441e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004422:	f383 8811 	msr	BASEPRI, r3
 8004426:	f3bf 8f6f 	isb	sy
 800442a:	f3bf 8f4f 	dsb	sy
 800442e:	60bb      	str	r3, [r7, #8]
}
 8004430:	bf00      	nop
 8004432:	e7fe      	b.n	8004432 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004438:	1e5a      	subs	r2, r3, #1
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004446:	429a      	cmp	r2, r3
 8004448:	d031      	beq.n	80044ae <xTaskPriorityDisinherit+0xce>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800444e:	2b00      	cmp	r3, #0
 8004450:	d12d      	bne.n	80044ae <xTaskPriorityDisinherit+0xce>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	3304      	adds	r3, #4
 8004456:	4618      	mov	r0, r3
 8004458:	f7fe f85e 	bl	8002518 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	4619      	mov	r1, r3
 8004460:	204a      	movs	r0, #74	; 0x4a
 8004462:	f001 ff09 	bl	8006278 <SEGGER_SYSVIEW_RecordU32>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004472:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	619a      	str	r2, [r3, #24]
					prvReaddTaskToReadyList( pxTCB );
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800447e:	4b0f      	ldr	r3, [pc, #60]	; (80044bc <xTaskPriorityDisinherit+0xdc>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	429a      	cmp	r2, r3
 8004484:	d903      	bls.n	800448e <xTaskPriorityDisinherit+0xae>
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800448a:	4a0c      	ldr	r2, [pc, #48]	; (80044bc <xTaskPriorityDisinherit+0xdc>)
 800448c:	6013      	str	r3, [r2, #0]
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004492:	4613      	mov	r3, r2
 8004494:	009b      	lsls	r3, r3, #2
 8004496:	4413      	add	r3, r2
 8004498:	009b      	lsls	r3, r3, #2
 800449a:	4a09      	ldr	r2, [pc, #36]	; (80044c0 <xTaskPriorityDisinherit+0xe0>)
 800449c:	441a      	add	r2, r3
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	3304      	adds	r3, #4
 80044a2:	4619      	mov	r1, r3
 80044a4:	4610      	mov	r0, r2
 80044a6:	f7fd ffda 	bl	800245e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80044aa:	2301      	movs	r3, #1
 80044ac:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80044ae:	697b      	ldr	r3, [r7, #20]
	}
 80044b0:	4618      	mov	r0, r3
 80044b2:	3718      	adds	r7, #24
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}
 80044b8:	20000750 	.word	0x20000750
 80044bc:	20000c2c 	.word	0x20000c2c
 80044c0:	20000754 	.word	0x20000754

080044c4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b088      	sub	sp, #32
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
 80044cc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80044d2:	2301      	movs	r3, #1
 80044d4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d073      	beq.n	80045c4 <vTaskPriorityDisinheritAfterTimeout+0x100>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80044dc:	69bb      	ldr	r3, [r7, #24]
 80044de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d10a      	bne.n	80044fa <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 80044e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044e8:	f383 8811 	msr	BASEPRI, r3
 80044ec:	f3bf 8f6f 	isb	sy
 80044f0:	f3bf 8f4f 	dsb	sy
 80044f4:	60fb      	str	r3, [r7, #12]
}
 80044f6:	bf00      	nop
 80044f8:	e7fe      	b.n	80044f8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80044fa:	69bb      	ldr	r3, [r7, #24]
 80044fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044fe:	683a      	ldr	r2, [r7, #0]
 8004500:	429a      	cmp	r2, r3
 8004502:	d902      	bls.n	800450a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	61fb      	str	r3, [r7, #28]
 8004508:	e002      	b.n	8004510 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800450a:	69bb      	ldr	r3, [r7, #24]
 800450c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800450e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8004510:	69bb      	ldr	r3, [r7, #24]
 8004512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004514:	69fa      	ldr	r2, [r7, #28]
 8004516:	429a      	cmp	r2, r3
 8004518:	d054      	beq.n	80045c4 <vTaskPriorityDisinheritAfterTimeout+0x100>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800451a:	69bb      	ldr	r3, [r7, #24]
 800451c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800451e:	697a      	ldr	r2, [r7, #20]
 8004520:	429a      	cmp	r2, r3
 8004522:	d14f      	bne.n	80045c4 <vTaskPriorityDisinheritAfterTimeout+0x100>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8004524:	4b29      	ldr	r3, [pc, #164]	; (80045cc <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	69ba      	ldr	r2, [r7, #24]
 800452a:	429a      	cmp	r2, r3
 800452c:	d10a      	bne.n	8004544 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800452e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004532:	f383 8811 	msr	BASEPRI, r3
 8004536:	f3bf 8f6f 	isb	sy
 800453a:	f3bf 8f4f 	dsb	sy
 800453e:	60bb      	str	r3, [r7, #8]
}
 8004540:	bf00      	nop
 8004542:	e7fe      	b.n	8004542 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	4619      	mov	r1, r3
 8004548:	204a      	movs	r0, #74	; 0x4a
 800454a:	f001 fe95 	bl	8006278 <SEGGER_SYSVIEW_RecordU32>
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800454e:	69bb      	ldr	r3, [r7, #24]
 8004550:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004552:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8004554:	69bb      	ldr	r3, [r7, #24]
 8004556:	69fa      	ldr	r2, [r7, #28]
 8004558:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800455a:	69bb      	ldr	r3, [r7, #24]
 800455c:	699b      	ldr	r3, [r3, #24]
 800455e:	2b00      	cmp	r3, #0
 8004560:	db04      	blt.n	800456c <vTaskPriorityDisinheritAfterTimeout+0xa8>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004562:	69fb      	ldr	r3, [r7, #28]
 8004564:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004568:	69bb      	ldr	r3, [r7, #24]
 800456a:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800456c:	69bb      	ldr	r3, [r7, #24]
 800456e:	6959      	ldr	r1, [r3, #20]
 8004570:	693a      	ldr	r2, [r7, #16]
 8004572:	4613      	mov	r3, r2
 8004574:	009b      	lsls	r3, r3, #2
 8004576:	4413      	add	r3, r2
 8004578:	009b      	lsls	r3, r3, #2
 800457a:	4a15      	ldr	r2, [pc, #84]	; (80045d0 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 800457c:	4413      	add	r3, r2
 800457e:	4299      	cmp	r1, r3
 8004580:	d120      	bne.n	80045c4 <vTaskPriorityDisinheritAfterTimeout+0x100>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004582:	69bb      	ldr	r3, [r7, #24]
 8004584:	3304      	adds	r3, #4
 8004586:	4618      	mov	r0, r3
 8004588:	f7fd ffc6 	bl	8002518 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800458c:	69bb      	ldr	r3, [r7, #24]
 800458e:	4618      	mov	r0, r3
 8004590:	f002 fbfa 	bl	8006d88 <SEGGER_SYSVIEW_OnTaskStartReady>
 8004594:	69bb      	ldr	r3, [r7, #24]
 8004596:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004598:	4b0e      	ldr	r3, [pc, #56]	; (80045d4 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	429a      	cmp	r2, r3
 800459e:	d903      	bls.n	80045a8 <vTaskPriorityDisinheritAfterTimeout+0xe4>
 80045a0:	69bb      	ldr	r3, [r7, #24]
 80045a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045a4:	4a0b      	ldr	r2, [pc, #44]	; (80045d4 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 80045a6:	6013      	str	r3, [r2, #0]
 80045a8:	69bb      	ldr	r3, [r7, #24]
 80045aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045ac:	4613      	mov	r3, r2
 80045ae:	009b      	lsls	r3, r3, #2
 80045b0:	4413      	add	r3, r2
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	4a06      	ldr	r2, [pc, #24]	; (80045d0 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 80045b6:	441a      	add	r2, r3
 80045b8:	69bb      	ldr	r3, [r7, #24]
 80045ba:	3304      	adds	r3, #4
 80045bc:	4619      	mov	r1, r3
 80045be:	4610      	mov	r0, r2
 80045c0:	f7fd ff4d 	bl	800245e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80045c4:	bf00      	nop
 80045c6:	3720      	adds	r7, #32
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}
 80045cc:	20000750 	.word	0x20000750
 80045d0:	20000754 	.word	0x20000754
 80045d4:	20000c2c 	.word	0x20000c2c

080045d8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80045d8:	b480      	push	{r7}
 80045da:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80045dc:	4b07      	ldr	r3, [pc, #28]	; (80045fc <pvTaskIncrementMutexHeldCount+0x24>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d004      	beq.n	80045ee <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80045e4:	4b05      	ldr	r3, [pc, #20]	; (80045fc <pvTaskIncrementMutexHeldCount+0x24>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80045ea:	3201      	adds	r2, #1
 80045ec:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 80045ee:	4b03      	ldr	r3, [pc, #12]	; (80045fc <pvTaskIncrementMutexHeldCount+0x24>)
 80045f0:	681b      	ldr	r3, [r3, #0]
	}
 80045f2:	4618      	mov	r0, r3
 80045f4:	46bd      	mov	sp, r7
 80045f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fa:	4770      	bx	lr
 80045fc:	20000750 	.word	0x20000750

08004600 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b084      	sub	sp, #16
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
 8004608:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800460a:	4b2a      	ldr	r3, [pc, #168]	; (80046b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004610:	4b29      	ldr	r3, [pc, #164]	; (80046b8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	3304      	adds	r3, #4
 8004616:	4618      	mov	r0, r3
 8004618:	f7fd ff7e 	bl	8002518 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004622:	d110      	bne.n	8004646 <prvAddCurrentTaskToDelayedList+0x46>
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d00d      	beq.n	8004646 <prvAddCurrentTaskToDelayedList+0x46>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
      traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 800462a:	4b23      	ldr	r3, [pc, #140]	; (80046b8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	211b      	movs	r1, #27
 8004630:	4618      	mov	r0, r3
 8004632:	f002 fbed 	bl	8006e10 <SEGGER_SYSVIEW_OnTaskStopReady>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004636:	4b20      	ldr	r3, [pc, #128]	; (80046b8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	3304      	adds	r3, #4
 800463c:	4619      	mov	r1, r3
 800463e:	481f      	ldr	r0, [pc, #124]	; (80046bc <prvAddCurrentTaskToDelayedList+0xbc>)
 8004640:	f7fd ff0d 	bl	800245e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004644:	e032      	b.n	80046ac <prvAddCurrentTaskToDelayedList+0xac>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004646:	68fa      	ldr	r2, [r7, #12]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	4413      	add	r3, r2
 800464c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800464e:	4b1a      	ldr	r3, [pc, #104]	; (80046b8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	68ba      	ldr	r2, [r7, #8]
 8004654:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004656:	68ba      	ldr	r2, [r7, #8]
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	429a      	cmp	r2, r3
 800465c:	d20f      	bcs.n	800467e <prvAddCurrentTaskToDelayedList+0x7e>
        traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 800465e:	4b16      	ldr	r3, [pc, #88]	; (80046b8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	2104      	movs	r1, #4
 8004664:	4618      	mov	r0, r3
 8004666:	f002 fbd3 	bl	8006e10 <SEGGER_SYSVIEW_OnTaskStopReady>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800466a:	4b15      	ldr	r3, [pc, #84]	; (80046c0 <prvAddCurrentTaskToDelayedList+0xc0>)
 800466c:	681a      	ldr	r2, [r3, #0]
 800466e:	4b12      	ldr	r3, [pc, #72]	; (80046b8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	3304      	adds	r3, #4
 8004674:	4619      	mov	r1, r3
 8004676:	4610      	mov	r0, r2
 8004678:	f7fd ff15 	bl	80024a6 <vListInsert>
}
 800467c:	e016      	b.n	80046ac <prvAddCurrentTaskToDelayedList+0xac>
        traceMOVED_TASK_TO_DELAYED_LIST();
 800467e:	4b0e      	ldr	r3, [pc, #56]	; (80046b8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	2104      	movs	r1, #4
 8004684:	4618      	mov	r0, r3
 8004686:	f002 fbc3 	bl	8006e10 <SEGGER_SYSVIEW_OnTaskStopReady>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800468a:	4b0e      	ldr	r3, [pc, #56]	; (80046c4 <prvAddCurrentTaskToDelayedList+0xc4>)
 800468c:	681a      	ldr	r2, [r3, #0]
 800468e:	4b0a      	ldr	r3, [pc, #40]	; (80046b8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	3304      	adds	r3, #4
 8004694:	4619      	mov	r1, r3
 8004696:	4610      	mov	r0, r2
 8004698:	f7fd ff05 	bl	80024a6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800469c:	4b0a      	ldr	r3, [pc, #40]	; (80046c8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	68ba      	ldr	r2, [r7, #8]
 80046a2:	429a      	cmp	r2, r3
 80046a4:	d202      	bcs.n	80046ac <prvAddCurrentTaskToDelayedList+0xac>
					xNextTaskUnblockTime = xTimeToWake;
 80046a6:	4a08      	ldr	r2, [pc, #32]	; (80046c8 <prvAddCurrentTaskToDelayedList+0xc8>)
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	6013      	str	r3, [r2, #0]
}
 80046ac:	bf00      	nop
 80046ae:	3710      	adds	r7, #16
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}
 80046b4:	20000c28 	.word	0x20000c28
 80046b8:	20000750 	.word	0x20000750
 80046bc:	20000c10 	.word	0x20000c10
 80046c0:	20000be0 	.word	0x20000be0
 80046c4:	20000bdc 	.word	0x20000bdc
 80046c8:	20000c44 	.word	0x20000c44

080046cc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b08a      	sub	sp, #40	; 0x28
 80046d0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80046d2:	2300      	movs	r3, #0
 80046d4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80046d6:	f000 fb07 	bl	8004ce8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80046da:	4b1c      	ldr	r3, [pc, #112]	; (800474c <xTimerCreateTimerTask+0x80>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d021      	beq.n	8004726 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80046e2:	2300      	movs	r3, #0
 80046e4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80046e6:	2300      	movs	r3, #0
 80046e8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80046ea:	1d3a      	adds	r2, r7, #4
 80046ec:	f107 0108 	add.w	r1, r7, #8
 80046f0:	f107 030c 	add.w	r3, r7, #12
 80046f4:	4618      	mov	r0, r3
 80046f6:	f7fd fe6b 	bl	80023d0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80046fa:	6879      	ldr	r1, [r7, #4]
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	68fa      	ldr	r2, [r7, #12]
 8004700:	9202      	str	r2, [sp, #8]
 8004702:	9301      	str	r3, [sp, #4]
 8004704:	2302      	movs	r3, #2
 8004706:	9300      	str	r3, [sp, #0]
 8004708:	2300      	movs	r3, #0
 800470a:	460a      	mov	r2, r1
 800470c:	4910      	ldr	r1, [pc, #64]	; (8004750 <xTimerCreateTimerTask+0x84>)
 800470e:	4811      	ldr	r0, [pc, #68]	; (8004754 <xTimerCreateTimerTask+0x88>)
 8004710:	f7fe ff24 	bl	800355c <xTaskCreateStatic>
 8004714:	4603      	mov	r3, r0
 8004716:	4a10      	ldr	r2, [pc, #64]	; (8004758 <xTimerCreateTimerTask+0x8c>)
 8004718:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800471a:	4b0f      	ldr	r3, [pc, #60]	; (8004758 <xTimerCreateTimerTask+0x8c>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d001      	beq.n	8004726 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004722:	2301      	movs	r3, #1
 8004724:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d10a      	bne.n	8004742 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800472c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004730:	f383 8811 	msr	BASEPRI, r3
 8004734:	f3bf 8f6f 	isb	sy
 8004738:	f3bf 8f4f 	dsb	sy
 800473c:	613b      	str	r3, [r7, #16]
}
 800473e:	bf00      	nop
 8004740:	e7fe      	b.n	8004740 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004742:	697b      	ldr	r3, [r7, #20]
}
 8004744:	4618      	mov	r0, r3
 8004746:	3718      	adds	r7, #24
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}
 800474c:	20000c80 	.word	0x20000c80
 8004750:	080083a8 	.word	0x080083a8
 8004754:	08004891 	.word	0x08004891
 8004758:	20000c84 	.word	0x20000c84

0800475c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b08a      	sub	sp, #40	; 0x28
 8004760:	af00      	add	r7, sp, #0
 8004762:	60f8      	str	r0, [r7, #12]
 8004764:	60b9      	str	r1, [r7, #8]
 8004766:	607a      	str	r2, [r7, #4]
 8004768:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800476a:	2300      	movs	r3, #0
 800476c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d10a      	bne.n	800478a <xTimerGenericCommand+0x2e>
	__asm volatile
 8004774:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004778:	f383 8811 	msr	BASEPRI, r3
 800477c:	f3bf 8f6f 	isb	sy
 8004780:	f3bf 8f4f 	dsb	sy
 8004784:	623b      	str	r3, [r7, #32]
}
 8004786:	bf00      	nop
 8004788:	e7fe      	b.n	8004788 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800478a:	4b1a      	ldr	r3, [pc, #104]	; (80047f4 <xTimerGenericCommand+0x98>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d02a      	beq.n	80047e8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	2b05      	cmp	r3, #5
 80047a2:	dc18      	bgt.n	80047d6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80047a4:	f7ff fd90 	bl	80042c8 <xTaskGetSchedulerState>
 80047a8:	4603      	mov	r3, r0
 80047aa:	2b02      	cmp	r3, #2
 80047ac:	d109      	bne.n	80047c2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80047ae:	4b11      	ldr	r3, [pc, #68]	; (80047f4 <xTimerGenericCommand+0x98>)
 80047b0:	6818      	ldr	r0, [r3, #0]
 80047b2:	f107 0110 	add.w	r1, r7, #16
 80047b6:	2300      	movs	r3, #0
 80047b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80047ba:	f7fe f87f 	bl	80028bc <xQueueGenericSend>
 80047be:	6278      	str	r0, [r7, #36]	; 0x24
 80047c0:	e012      	b.n	80047e8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80047c2:	4b0c      	ldr	r3, [pc, #48]	; (80047f4 <xTimerGenericCommand+0x98>)
 80047c4:	6818      	ldr	r0, [r3, #0]
 80047c6:	f107 0110 	add.w	r1, r7, #16
 80047ca:	2300      	movs	r3, #0
 80047cc:	2200      	movs	r2, #0
 80047ce:	f7fe f875 	bl	80028bc <xQueueGenericSend>
 80047d2:	6278      	str	r0, [r7, #36]	; 0x24
 80047d4:	e008      	b.n	80047e8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80047d6:	4b07      	ldr	r3, [pc, #28]	; (80047f4 <xTimerGenericCommand+0x98>)
 80047d8:	6818      	ldr	r0, [r3, #0]
 80047da:	f107 0110 	add.w	r1, r7, #16
 80047de:	2300      	movs	r3, #0
 80047e0:	683a      	ldr	r2, [r7, #0]
 80047e2:	f7fe f991 	bl	8002b08 <xQueueGenericSendFromISR>
 80047e6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80047e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3728      	adds	r7, #40	; 0x28
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	bf00      	nop
 80047f4:	20000c80 	.word	0x20000c80

080047f8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b088      	sub	sp, #32
 80047fc:	af02      	add	r7, sp, #8
 80047fe:	6078      	str	r0, [r7, #4]
 8004800:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004802:	4b22      	ldr	r3, [pc, #136]	; (800488c <prvProcessExpiredTimer+0x94>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	68db      	ldr	r3, [r3, #12]
 8004808:	68db      	ldr	r3, [r3, #12]
 800480a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800480c:	697b      	ldr	r3, [r7, #20]
 800480e:	3304      	adds	r3, #4
 8004810:	4618      	mov	r0, r3
 8004812:	f7fd fe81 	bl	8002518 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800481c:	f003 0304 	and.w	r3, r3, #4
 8004820:	2b00      	cmp	r3, #0
 8004822:	d022      	beq.n	800486a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004824:	697b      	ldr	r3, [r7, #20]
 8004826:	699a      	ldr	r2, [r3, #24]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	18d1      	adds	r1, r2, r3
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	683a      	ldr	r2, [r7, #0]
 8004830:	6978      	ldr	r0, [r7, #20]
 8004832:	f000 f8d1 	bl	80049d8 <prvInsertTimerInActiveList>
 8004836:	4603      	mov	r3, r0
 8004838:	2b00      	cmp	r3, #0
 800483a:	d01f      	beq.n	800487c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800483c:	2300      	movs	r3, #0
 800483e:	9300      	str	r3, [sp, #0]
 8004840:	2300      	movs	r3, #0
 8004842:	687a      	ldr	r2, [r7, #4]
 8004844:	2100      	movs	r1, #0
 8004846:	6978      	ldr	r0, [r7, #20]
 8004848:	f7ff ff88 	bl	800475c <xTimerGenericCommand>
 800484c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d113      	bne.n	800487c <prvProcessExpiredTimer+0x84>
	__asm volatile
 8004854:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004858:	f383 8811 	msr	BASEPRI, r3
 800485c:	f3bf 8f6f 	isb	sy
 8004860:	f3bf 8f4f 	dsb	sy
 8004864:	60fb      	str	r3, [r7, #12]
}
 8004866:	bf00      	nop
 8004868:	e7fe      	b.n	8004868 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004870:	f023 0301 	bic.w	r3, r3, #1
 8004874:	b2da      	uxtb	r2, r3
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	6a1b      	ldr	r3, [r3, #32]
 8004880:	6978      	ldr	r0, [r7, #20]
 8004882:	4798      	blx	r3
}
 8004884:	bf00      	nop
 8004886:	3718      	adds	r7, #24
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}
 800488c:	20000c78 	.word	0x20000c78

08004890 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b084      	sub	sp, #16
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004898:	f107 0308 	add.w	r3, r7, #8
 800489c:	4618      	mov	r0, r3
 800489e:	f000 f857 	bl	8004950 <prvGetNextExpireTime>
 80048a2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	4619      	mov	r1, r3
 80048a8:	68f8      	ldr	r0, [r7, #12]
 80048aa:	f000 f803 	bl	80048b4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80048ae:	f000 f8d5 	bl	8004a5c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80048b2:	e7f1      	b.n	8004898 <prvTimerTask+0x8>

080048b4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b084      	sub	sp, #16
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
 80048bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80048be:	f7ff f8bb 	bl	8003a38 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80048c2:	f107 0308 	add.w	r3, r7, #8
 80048c6:	4618      	mov	r0, r3
 80048c8:	f000 f866 	bl	8004998 <prvSampleTimeNow>
 80048cc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d130      	bne.n	8004936 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d10a      	bne.n	80048f0 <prvProcessTimerOrBlockTask+0x3c>
 80048da:	687a      	ldr	r2, [r7, #4]
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	429a      	cmp	r2, r3
 80048e0:	d806      	bhi.n	80048f0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80048e2:	f7ff f8b7 	bl	8003a54 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80048e6:	68f9      	ldr	r1, [r7, #12]
 80048e8:	6878      	ldr	r0, [r7, #4]
 80048ea:	f7ff ff85 	bl	80047f8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80048ee:	e024      	b.n	800493a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d008      	beq.n	8004908 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80048f6:	4b13      	ldr	r3, [pc, #76]	; (8004944 <prvProcessTimerOrBlockTask+0x90>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d101      	bne.n	8004904 <prvProcessTimerOrBlockTask+0x50>
 8004900:	2301      	movs	r3, #1
 8004902:	e000      	b.n	8004906 <prvProcessTimerOrBlockTask+0x52>
 8004904:	2300      	movs	r3, #0
 8004906:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004908:	4b0f      	ldr	r3, [pc, #60]	; (8004948 <prvProcessTimerOrBlockTask+0x94>)
 800490a:	6818      	ldr	r0, [r3, #0]
 800490c:	687a      	ldr	r2, [r7, #4]
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	683a      	ldr	r2, [r7, #0]
 8004914:	4619      	mov	r1, r3
 8004916:	f7fe fded 	bl	80034f4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800491a:	f7ff f89b 	bl	8003a54 <xTaskResumeAll>
 800491e:	4603      	mov	r3, r0
 8004920:	2b00      	cmp	r3, #0
 8004922:	d10a      	bne.n	800493a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004924:	4b09      	ldr	r3, [pc, #36]	; (800494c <prvProcessTimerOrBlockTask+0x98>)
 8004926:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800492a:	601a      	str	r2, [r3, #0]
 800492c:	f3bf 8f4f 	dsb	sy
 8004930:	f3bf 8f6f 	isb	sy
}
 8004934:	e001      	b.n	800493a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004936:	f7ff f88d 	bl	8003a54 <xTaskResumeAll>
}
 800493a:	bf00      	nop
 800493c:	3710      	adds	r7, #16
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}
 8004942:	bf00      	nop
 8004944:	20000c7c 	.word	0x20000c7c
 8004948:	20000c80 	.word	0x20000c80
 800494c:	e000ed04 	.word	0xe000ed04

08004950 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004950:	b480      	push	{r7}
 8004952:	b085      	sub	sp, #20
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004958:	4b0e      	ldr	r3, [pc, #56]	; (8004994 <prvGetNextExpireTime+0x44>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d101      	bne.n	8004966 <prvGetNextExpireTime+0x16>
 8004962:	2201      	movs	r2, #1
 8004964:	e000      	b.n	8004968 <prvGetNextExpireTime+0x18>
 8004966:	2200      	movs	r2, #0
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d105      	bne.n	8004980 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004974:	4b07      	ldr	r3, [pc, #28]	; (8004994 <prvGetNextExpireTime+0x44>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	68db      	ldr	r3, [r3, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	60fb      	str	r3, [r7, #12]
 800497e:	e001      	b.n	8004984 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004980:	2300      	movs	r3, #0
 8004982:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004984:	68fb      	ldr	r3, [r7, #12]
}
 8004986:	4618      	mov	r0, r3
 8004988:	3714      	adds	r7, #20
 800498a:	46bd      	mov	sp, r7
 800498c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004990:	4770      	bx	lr
 8004992:	bf00      	nop
 8004994:	20000c78 	.word	0x20000c78

08004998 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b084      	sub	sp, #16
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80049a0:	f7ff f8fa 	bl	8003b98 <xTaskGetTickCount>
 80049a4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80049a6:	4b0b      	ldr	r3, [pc, #44]	; (80049d4 <prvSampleTimeNow+0x3c>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	68fa      	ldr	r2, [r7, #12]
 80049ac:	429a      	cmp	r2, r3
 80049ae:	d205      	bcs.n	80049bc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80049b0:	f000 f936 	bl	8004c20 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2201      	movs	r2, #1
 80049b8:	601a      	str	r2, [r3, #0]
 80049ba:	e002      	b.n	80049c2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2200      	movs	r2, #0
 80049c0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80049c2:	4a04      	ldr	r2, [pc, #16]	; (80049d4 <prvSampleTimeNow+0x3c>)
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80049c8:	68fb      	ldr	r3, [r7, #12]
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	3710      	adds	r7, #16
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bd80      	pop	{r7, pc}
 80049d2:	bf00      	nop
 80049d4:	20000c88 	.word	0x20000c88

080049d8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b086      	sub	sp, #24
 80049dc:	af00      	add	r7, sp, #0
 80049de:	60f8      	str	r0, [r7, #12]
 80049e0:	60b9      	str	r1, [r7, #8]
 80049e2:	607a      	str	r2, [r7, #4]
 80049e4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80049e6:	2300      	movs	r3, #0
 80049e8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	68ba      	ldr	r2, [r7, #8]
 80049ee:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	68fa      	ldr	r2, [r7, #12]
 80049f4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80049f6:	68ba      	ldr	r2, [r7, #8]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	429a      	cmp	r2, r3
 80049fc:	d812      	bhi.n	8004a24 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80049fe:	687a      	ldr	r2, [r7, #4]
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	1ad2      	subs	r2, r2, r3
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	699b      	ldr	r3, [r3, #24]
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	d302      	bcc.n	8004a12 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	617b      	str	r3, [r7, #20]
 8004a10:	e01b      	b.n	8004a4a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004a12:	4b10      	ldr	r3, [pc, #64]	; (8004a54 <prvInsertTimerInActiveList+0x7c>)
 8004a14:	681a      	ldr	r2, [r3, #0]
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	3304      	adds	r3, #4
 8004a1a:	4619      	mov	r1, r3
 8004a1c:	4610      	mov	r0, r2
 8004a1e:	f7fd fd42 	bl	80024a6 <vListInsert>
 8004a22:	e012      	b.n	8004a4a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004a24:	687a      	ldr	r2, [r7, #4]
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d206      	bcs.n	8004a3a <prvInsertTimerInActiveList+0x62>
 8004a2c:	68ba      	ldr	r2, [r7, #8]
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	429a      	cmp	r2, r3
 8004a32:	d302      	bcc.n	8004a3a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004a34:	2301      	movs	r3, #1
 8004a36:	617b      	str	r3, [r7, #20]
 8004a38:	e007      	b.n	8004a4a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004a3a:	4b07      	ldr	r3, [pc, #28]	; (8004a58 <prvInsertTimerInActiveList+0x80>)
 8004a3c:	681a      	ldr	r2, [r3, #0]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	3304      	adds	r3, #4
 8004a42:	4619      	mov	r1, r3
 8004a44:	4610      	mov	r0, r2
 8004a46:	f7fd fd2e 	bl	80024a6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004a4a:	697b      	ldr	r3, [r7, #20]
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	3718      	adds	r7, #24
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bd80      	pop	{r7, pc}
 8004a54:	20000c7c 	.word	0x20000c7c
 8004a58:	20000c78 	.word	0x20000c78

08004a5c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b08e      	sub	sp, #56	; 0x38
 8004a60:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004a62:	e0ca      	b.n	8004bfa <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	da18      	bge.n	8004a9c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004a6a:	1d3b      	adds	r3, r7, #4
 8004a6c:	3304      	adds	r3, #4
 8004a6e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004a70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d10a      	bne.n	8004a8c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8004a76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a7a:	f383 8811 	msr	BASEPRI, r3
 8004a7e:	f3bf 8f6f 	isb	sy
 8004a82:	f3bf 8f4f 	dsb	sy
 8004a86:	61fb      	str	r3, [r7, #28]
}
 8004a88:	bf00      	nop
 8004a8a:	e7fe      	b.n	8004a8a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004a8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004a92:	6850      	ldr	r0, [r2, #4]
 8004a94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004a96:	6892      	ldr	r2, [r2, #8]
 8004a98:	4611      	mov	r1, r2
 8004a9a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	f2c0 80aa 	blt.w	8004bf8 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004aa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aaa:	695b      	ldr	r3, [r3, #20]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d004      	beq.n	8004aba <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004ab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ab2:	3304      	adds	r3, #4
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	f7fd fd2f 	bl	8002518 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004aba:	463b      	mov	r3, r7
 8004abc:	4618      	mov	r0, r3
 8004abe:	f7ff ff6b 	bl	8004998 <prvSampleTimeNow>
 8004ac2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2b09      	cmp	r3, #9
 8004ac8:	f200 8097 	bhi.w	8004bfa <prvProcessReceivedCommands+0x19e>
 8004acc:	a201      	add	r2, pc, #4	; (adr r2, 8004ad4 <prvProcessReceivedCommands+0x78>)
 8004ace:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ad2:	bf00      	nop
 8004ad4:	08004afd 	.word	0x08004afd
 8004ad8:	08004afd 	.word	0x08004afd
 8004adc:	08004afd 	.word	0x08004afd
 8004ae0:	08004b71 	.word	0x08004b71
 8004ae4:	08004b85 	.word	0x08004b85
 8004ae8:	08004bcf 	.word	0x08004bcf
 8004aec:	08004afd 	.word	0x08004afd
 8004af0:	08004afd 	.word	0x08004afd
 8004af4:	08004b71 	.word	0x08004b71
 8004af8:	08004b85 	.word	0x08004b85
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004afc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004afe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004b02:	f043 0301 	orr.w	r3, r3, #1
 8004b06:	b2da      	uxtb	r2, r3
 8004b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b0a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004b0e:	68ba      	ldr	r2, [r7, #8]
 8004b10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b12:	699b      	ldr	r3, [r3, #24]
 8004b14:	18d1      	adds	r1, r2, r3
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b1a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004b1c:	f7ff ff5c 	bl	80049d8 <prvInsertTimerInActiveList>
 8004b20:	4603      	mov	r3, r0
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d069      	beq.n	8004bfa <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b28:	6a1b      	ldr	r3, [r3, #32]
 8004b2a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004b2c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004b2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b30:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004b34:	f003 0304 	and.w	r3, r3, #4
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d05e      	beq.n	8004bfa <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004b3c:	68ba      	ldr	r2, [r7, #8]
 8004b3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b40:	699b      	ldr	r3, [r3, #24]
 8004b42:	441a      	add	r2, r3
 8004b44:	2300      	movs	r3, #0
 8004b46:	9300      	str	r3, [sp, #0]
 8004b48:	2300      	movs	r3, #0
 8004b4a:	2100      	movs	r1, #0
 8004b4c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004b4e:	f7ff fe05 	bl	800475c <xTimerGenericCommand>
 8004b52:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004b54:	6a3b      	ldr	r3, [r7, #32]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d14f      	bne.n	8004bfa <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8004b5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b5e:	f383 8811 	msr	BASEPRI, r3
 8004b62:	f3bf 8f6f 	isb	sy
 8004b66:	f3bf 8f4f 	dsb	sy
 8004b6a:	61bb      	str	r3, [r7, #24]
}
 8004b6c:	bf00      	nop
 8004b6e:	e7fe      	b.n	8004b6e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004b70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b72:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004b76:	f023 0301 	bic.w	r3, r3, #1
 8004b7a:	b2da      	uxtb	r2, r3
 8004b7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b7e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8004b82:	e03a      	b.n	8004bfa <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004b84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b86:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004b8a:	f043 0301 	orr.w	r3, r3, #1
 8004b8e:	b2da      	uxtb	r2, r3
 8004b90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b92:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004b96:	68ba      	ldr	r2, [r7, #8]
 8004b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b9a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004b9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b9e:	699b      	ldr	r3, [r3, #24]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d10a      	bne.n	8004bba <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8004ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ba8:	f383 8811 	msr	BASEPRI, r3
 8004bac:	f3bf 8f6f 	isb	sy
 8004bb0:	f3bf 8f4f 	dsb	sy
 8004bb4:	617b      	str	r3, [r7, #20]
}
 8004bb6:	bf00      	nop
 8004bb8:	e7fe      	b.n	8004bb8 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bbc:	699a      	ldr	r2, [r3, #24]
 8004bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc0:	18d1      	adds	r1, r2, r3
 8004bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bc6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004bc8:	f7ff ff06 	bl	80049d8 <prvInsertTimerInActiveList>
					break;
 8004bcc:	e015      	b.n	8004bfa <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004bce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bd0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004bd4:	f003 0302 	and.w	r3, r3, #2
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d103      	bne.n	8004be4 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8004bdc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004bde:	f000 fc3f 	bl	8005460 <vPortFree>
 8004be2:	e00a      	b.n	8004bfa <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004be4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004be6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004bea:	f023 0301 	bic.w	r3, r3, #1
 8004bee:	b2da      	uxtb	r2, r3
 8004bf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bf2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004bf6:	e000      	b.n	8004bfa <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004bf8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004bfa:	4b08      	ldr	r3, [pc, #32]	; (8004c1c <prvProcessReceivedCommands+0x1c0>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	1d39      	adds	r1, r7, #4
 8004c00:	2200      	movs	r2, #0
 8004c02:	4618      	mov	r0, r3
 8004c04:	f7fe f8d0 	bl	8002da8 <xQueueReceive>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	f47f af2a 	bne.w	8004a64 <prvProcessReceivedCommands+0x8>
	}
}
 8004c10:	bf00      	nop
 8004c12:	bf00      	nop
 8004c14:	3730      	adds	r7, #48	; 0x30
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}
 8004c1a:	bf00      	nop
 8004c1c:	20000c80 	.word	0x20000c80

08004c20 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b088      	sub	sp, #32
 8004c24:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004c26:	e048      	b.n	8004cba <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004c28:	4b2d      	ldr	r3, [pc, #180]	; (8004ce0 <prvSwitchTimerLists+0xc0>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	68db      	ldr	r3, [r3, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c32:	4b2b      	ldr	r3, [pc, #172]	; (8004ce0 <prvSwitchTimerLists+0xc0>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	68db      	ldr	r3, [r3, #12]
 8004c38:	68db      	ldr	r3, [r3, #12]
 8004c3a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	3304      	adds	r3, #4
 8004c40:	4618      	mov	r0, r3
 8004c42:	f7fd fc69 	bl	8002518 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	6a1b      	ldr	r3, [r3, #32]
 8004c4a:	68f8      	ldr	r0, [r7, #12]
 8004c4c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004c54:	f003 0304 	and.w	r3, r3, #4
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d02e      	beq.n	8004cba <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	699b      	ldr	r3, [r3, #24]
 8004c60:	693a      	ldr	r2, [r7, #16]
 8004c62:	4413      	add	r3, r2
 8004c64:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004c66:	68ba      	ldr	r2, [r7, #8]
 8004c68:	693b      	ldr	r3, [r7, #16]
 8004c6a:	429a      	cmp	r2, r3
 8004c6c:	d90e      	bls.n	8004c8c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	68ba      	ldr	r2, [r7, #8]
 8004c72:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	68fa      	ldr	r2, [r7, #12]
 8004c78:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004c7a:	4b19      	ldr	r3, [pc, #100]	; (8004ce0 <prvSwitchTimerLists+0xc0>)
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	3304      	adds	r3, #4
 8004c82:	4619      	mov	r1, r3
 8004c84:	4610      	mov	r0, r2
 8004c86:	f7fd fc0e 	bl	80024a6 <vListInsert>
 8004c8a:	e016      	b.n	8004cba <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	9300      	str	r3, [sp, #0]
 8004c90:	2300      	movs	r3, #0
 8004c92:	693a      	ldr	r2, [r7, #16]
 8004c94:	2100      	movs	r1, #0
 8004c96:	68f8      	ldr	r0, [r7, #12]
 8004c98:	f7ff fd60 	bl	800475c <xTimerGenericCommand>
 8004c9c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d10a      	bne.n	8004cba <prvSwitchTimerLists+0x9a>
	__asm volatile
 8004ca4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ca8:	f383 8811 	msr	BASEPRI, r3
 8004cac:	f3bf 8f6f 	isb	sy
 8004cb0:	f3bf 8f4f 	dsb	sy
 8004cb4:	603b      	str	r3, [r7, #0]
}
 8004cb6:	bf00      	nop
 8004cb8:	e7fe      	b.n	8004cb8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004cba:	4b09      	ldr	r3, [pc, #36]	; (8004ce0 <prvSwitchTimerLists+0xc0>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d1b1      	bne.n	8004c28 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004cc4:	4b06      	ldr	r3, [pc, #24]	; (8004ce0 <prvSwitchTimerLists+0xc0>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004cca:	4b06      	ldr	r3, [pc, #24]	; (8004ce4 <prvSwitchTimerLists+0xc4>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4a04      	ldr	r2, [pc, #16]	; (8004ce0 <prvSwitchTimerLists+0xc0>)
 8004cd0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004cd2:	4a04      	ldr	r2, [pc, #16]	; (8004ce4 <prvSwitchTimerLists+0xc4>)
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	6013      	str	r3, [r2, #0]
}
 8004cd8:	bf00      	nop
 8004cda:	3718      	adds	r7, #24
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bd80      	pop	{r7, pc}
 8004ce0:	20000c78 	.word	0x20000c78
 8004ce4:	20000c7c 	.word	0x20000c7c

08004ce8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b082      	sub	sp, #8
 8004cec:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004cee:	f000 f969 	bl	8004fc4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004cf2:	4b15      	ldr	r3, [pc, #84]	; (8004d48 <prvCheckForValidListAndQueue+0x60>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d120      	bne.n	8004d3c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004cfa:	4814      	ldr	r0, [pc, #80]	; (8004d4c <prvCheckForValidListAndQueue+0x64>)
 8004cfc:	f7fd fb82 	bl	8002404 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004d00:	4813      	ldr	r0, [pc, #76]	; (8004d50 <prvCheckForValidListAndQueue+0x68>)
 8004d02:	f7fd fb7f 	bl	8002404 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004d06:	4b13      	ldr	r3, [pc, #76]	; (8004d54 <prvCheckForValidListAndQueue+0x6c>)
 8004d08:	4a10      	ldr	r2, [pc, #64]	; (8004d4c <prvCheckForValidListAndQueue+0x64>)
 8004d0a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004d0c:	4b12      	ldr	r3, [pc, #72]	; (8004d58 <prvCheckForValidListAndQueue+0x70>)
 8004d0e:	4a10      	ldr	r2, [pc, #64]	; (8004d50 <prvCheckForValidListAndQueue+0x68>)
 8004d10:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004d12:	2300      	movs	r3, #0
 8004d14:	9300      	str	r3, [sp, #0]
 8004d16:	4b11      	ldr	r3, [pc, #68]	; (8004d5c <prvCheckForValidListAndQueue+0x74>)
 8004d18:	4a11      	ldr	r2, [pc, #68]	; (8004d60 <prvCheckForValidListAndQueue+0x78>)
 8004d1a:	2110      	movs	r1, #16
 8004d1c:	200a      	movs	r0, #10
 8004d1e:	f7fd fc8d 	bl	800263c <xQueueGenericCreateStatic>
 8004d22:	4603      	mov	r3, r0
 8004d24:	4a08      	ldr	r2, [pc, #32]	; (8004d48 <prvCheckForValidListAndQueue+0x60>)
 8004d26:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004d28:	4b07      	ldr	r3, [pc, #28]	; (8004d48 <prvCheckForValidListAndQueue+0x60>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d005      	beq.n	8004d3c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004d30:	4b05      	ldr	r3, [pc, #20]	; (8004d48 <prvCheckForValidListAndQueue+0x60>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	490b      	ldr	r1, [pc, #44]	; (8004d64 <prvCheckForValidListAndQueue+0x7c>)
 8004d36:	4618      	mov	r0, r3
 8004d38:	f7fe fbaa 	bl	8003490 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004d3c:	f000 f972 	bl	8005024 <vPortExitCritical>
}
 8004d40:	bf00      	nop
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}
 8004d46:	bf00      	nop
 8004d48:	20000c80 	.word	0x20000c80
 8004d4c:	20000c50 	.word	0x20000c50
 8004d50:	20000c64 	.word	0x20000c64
 8004d54:	20000c78 	.word	0x20000c78
 8004d58:	20000c7c 	.word	0x20000c7c
 8004d5c:	20000d2c 	.word	0x20000d2c
 8004d60:	20000c8c 	.word	0x20000c8c
 8004d64:	080083b0 	.word	0x080083b0

08004d68 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004d68:	b480      	push	{r7}
 8004d6a:	b085      	sub	sp, #20
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	60f8      	str	r0, [r7, #12]
 8004d70:	60b9      	str	r1, [r7, #8]
 8004d72:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	3b04      	subs	r3, #4
 8004d78:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004d80:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	3b04      	subs	r3, #4
 8004d86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	f023 0201 	bic.w	r2, r3, #1
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	3b04      	subs	r3, #4
 8004d96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004d98:	4a0c      	ldr	r2, [pc, #48]	; (8004dcc <pxPortInitialiseStack+0x64>)
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	3b14      	subs	r3, #20
 8004da2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004da4:	687a      	ldr	r2, [r7, #4]
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	3b04      	subs	r3, #4
 8004dae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	f06f 0202 	mvn.w	r2, #2
 8004db6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	3b20      	subs	r3, #32
 8004dbc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	3714      	adds	r7, #20
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dca:	4770      	bx	lr
 8004dcc:	08004dd1 	.word	0x08004dd1

08004dd0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b085      	sub	sp, #20
 8004dd4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004dda:	4b12      	ldr	r3, [pc, #72]	; (8004e24 <prvTaskExitError+0x54>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004de2:	d00a      	beq.n	8004dfa <prvTaskExitError+0x2a>
	__asm volatile
 8004de4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004de8:	f383 8811 	msr	BASEPRI, r3
 8004dec:	f3bf 8f6f 	isb	sy
 8004df0:	f3bf 8f4f 	dsb	sy
 8004df4:	60fb      	str	r3, [r7, #12]
}
 8004df6:	bf00      	nop
 8004df8:	e7fe      	b.n	8004df8 <prvTaskExitError+0x28>
	__asm volatile
 8004dfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dfe:	f383 8811 	msr	BASEPRI, r3
 8004e02:	f3bf 8f6f 	isb	sy
 8004e06:	f3bf 8f4f 	dsb	sy
 8004e0a:	60bb      	str	r3, [r7, #8]
}
 8004e0c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004e0e:	bf00      	nop
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d0fc      	beq.n	8004e10 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004e16:	bf00      	nop
 8004e18:	bf00      	nop
 8004e1a:	3714      	adds	r7, #20
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e22:	4770      	bx	lr
 8004e24:	2000000c 	.word	0x2000000c
	...

08004e30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004e30:	4b07      	ldr	r3, [pc, #28]	; (8004e50 <pxCurrentTCBConst2>)
 8004e32:	6819      	ldr	r1, [r3, #0]
 8004e34:	6808      	ldr	r0, [r1, #0]
 8004e36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e3a:	f380 8809 	msr	PSP, r0
 8004e3e:	f3bf 8f6f 	isb	sy
 8004e42:	f04f 0000 	mov.w	r0, #0
 8004e46:	f380 8811 	msr	BASEPRI, r0
 8004e4a:	4770      	bx	lr
 8004e4c:	f3af 8000 	nop.w

08004e50 <pxCurrentTCBConst2>:
 8004e50:	20000750 	.word	0x20000750
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004e54:	bf00      	nop
 8004e56:	bf00      	nop

08004e58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004e58:	4808      	ldr	r0, [pc, #32]	; (8004e7c <prvPortStartFirstTask+0x24>)
 8004e5a:	6800      	ldr	r0, [r0, #0]
 8004e5c:	6800      	ldr	r0, [r0, #0]
 8004e5e:	f380 8808 	msr	MSP, r0
 8004e62:	f04f 0000 	mov.w	r0, #0
 8004e66:	f380 8814 	msr	CONTROL, r0
 8004e6a:	b662      	cpsie	i
 8004e6c:	b661      	cpsie	f
 8004e6e:	f3bf 8f4f 	dsb	sy
 8004e72:	f3bf 8f6f 	isb	sy
 8004e76:	df00      	svc	0
 8004e78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004e7a:	bf00      	nop
 8004e7c:	e000ed08 	.word	0xe000ed08

08004e80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b086      	sub	sp, #24
 8004e84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004e86:	4b46      	ldr	r3, [pc, #280]	; (8004fa0 <xPortStartScheduler+0x120>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a46      	ldr	r2, [pc, #280]	; (8004fa4 <xPortStartScheduler+0x124>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d10a      	bne.n	8004ea6 <xPortStartScheduler+0x26>
	__asm volatile
 8004e90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e94:	f383 8811 	msr	BASEPRI, r3
 8004e98:	f3bf 8f6f 	isb	sy
 8004e9c:	f3bf 8f4f 	dsb	sy
 8004ea0:	613b      	str	r3, [r7, #16]
}
 8004ea2:	bf00      	nop
 8004ea4:	e7fe      	b.n	8004ea4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004ea6:	4b3e      	ldr	r3, [pc, #248]	; (8004fa0 <xPortStartScheduler+0x120>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	4a3f      	ldr	r2, [pc, #252]	; (8004fa8 <xPortStartScheduler+0x128>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d10a      	bne.n	8004ec6 <xPortStartScheduler+0x46>
	__asm volatile
 8004eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eb4:	f383 8811 	msr	BASEPRI, r3
 8004eb8:	f3bf 8f6f 	isb	sy
 8004ebc:	f3bf 8f4f 	dsb	sy
 8004ec0:	60fb      	str	r3, [r7, #12]
}
 8004ec2:	bf00      	nop
 8004ec4:	e7fe      	b.n	8004ec4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004ec6:	4b39      	ldr	r3, [pc, #228]	; (8004fac <xPortStartScheduler+0x12c>)
 8004ec8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	781b      	ldrb	r3, [r3, #0]
 8004ece:	b2db      	uxtb	r3, r3
 8004ed0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	22ff      	movs	r2, #255	; 0xff
 8004ed6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	781b      	ldrb	r3, [r3, #0]
 8004edc:	b2db      	uxtb	r3, r3
 8004ede:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004ee0:	78fb      	ldrb	r3, [r7, #3]
 8004ee2:	b2db      	uxtb	r3, r3
 8004ee4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004ee8:	b2da      	uxtb	r2, r3
 8004eea:	4b31      	ldr	r3, [pc, #196]	; (8004fb0 <xPortStartScheduler+0x130>)
 8004eec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004eee:	4b31      	ldr	r3, [pc, #196]	; (8004fb4 <xPortStartScheduler+0x134>)
 8004ef0:	2207      	movs	r2, #7
 8004ef2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004ef4:	e009      	b.n	8004f0a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004ef6:	4b2f      	ldr	r3, [pc, #188]	; (8004fb4 <xPortStartScheduler+0x134>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	3b01      	subs	r3, #1
 8004efc:	4a2d      	ldr	r2, [pc, #180]	; (8004fb4 <xPortStartScheduler+0x134>)
 8004efe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004f00:	78fb      	ldrb	r3, [r7, #3]
 8004f02:	b2db      	uxtb	r3, r3
 8004f04:	005b      	lsls	r3, r3, #1
 8004f06:	b2db      	uxtb	r3, r3
 8004f08:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004f0a:	78fb      	ldrb	r3, [r7, #3]
 8004f0c:	b2db      	uxtb	r3, r3
 8004f0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f12:	2b80      	cmp	r3, #128	; 0x80
 8004f14:	d0ef      	beq.n	8004ef6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004f16:	4b27      	ldr	r3, [pc, #156]	; (8004fb4 <xPortStartScheduler+0x134>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f1c3 0307 	rsb	r3, r3, #7
 8004f1e:	2b04      	cmp	r3, #4
 8004f20:	d00a      	beq.n	8004f38 <xPortStartScheduler+0xb8>
	__asm volatile
 8004f22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f26:	f383 8811 	msr	BASEPRI, r3
 8004f2a:	f3bf 8f6f 	isb	sy
 8004f2e:	f3bf 8f4f 	dsb	sy
 8004f32:	60bb      	str	r3, [r7, #8]
}
 8004f34:	bf00      	nop
 8004f36:	e7fe      	b.n	8004f36 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004f38:	4b1e      	ldr	r3, [pc, #120]	; (8004fb4 <xPortStartScheduler+0x134>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	021b      	lsls	r3, r3, #8
 8004f3e:	4a1d      	ldr	r2, [pc, #116]	; (8004fb4 <xPortStartScheduler+0x134>)
 8004f40:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004f42:	4b1c      	ldr	r3, [pc, #112]	; (8004fb4 <xPortStartScheduler+0x134>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004f4a:	4a1a      	ldr	r2, [pc, #104]	; (8004fb4 <xPortStartScheduler+0x134>)
 8004f4c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	b2da      	uxtb	r2, r3
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004f56:	4b18      	ldr	r3, [pc, #96]	; (8004fb8 <xPortStartScheduler+0x138>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4a17      	ldr	r2, [pc, #92]	; (8004fb8 <xPortStartScheduler+0x138>)
 8004f5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004f60:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004f62:	4b15      	ldr	r3, [pc, #84]	; (8004fb8 <xPortStartScheduler+0x138>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4a14      	ldr	r2, [pc, #80]	; (8004fb8 <xPortStartScheduler+0x138>)
 8004f68:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004f6c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004f6e:	f000 f8e5 	bl	800513c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004f72:	4b12      	ldr	r3, [pc, #72]	; (8004fbc <xPortStartScheduler+0x13c>)
 8004f74:	2200      	movs	r2, #0
 8004f76:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004f78:	f000 f904 	bl	8005184 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004f7c:	4b10      	ldr	r3, [pc, #64]	; (8004fc0 <xPortStartScheduler+0x140>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a0f      	ldr	r2, [pc, #60]	; (8004fc0 <xPortStartScheduler+0x140>)
 8004f82:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004f86:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004f88:	f7ff ff66 	bl	8004e58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004f8c:	f7fe fee4 	bl	8003d58 <vTaskSwitchContext>
	prvTaskExitError();
 8004f90:	f7ff ff1e 	bl	8004dd0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004f94:	2300      	movs	r3, #0
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	3718      	adds	r7, #24
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}
 8004f9e:	bf00      	nop
 8004fa0:	e000ed00 	.word	0xe000ed00
 8004fa4:	410fc271 	.word	0x410fc271
 8004fa8:	410fc270 	.word	0x410fc270
 8004fac:	e000e400 	.word	0xe000e400
 8004fb0:	20000d7c 	.word	0x20000d7c
 8004fb4:	20000d80 	.word	0x20000d80
 8004fb8:	e000ed20 	.word	0xe000ed20
 8004fbc:	2000000c 	.word	0x2000000c
 8004fc0:	e000ef34 	.word	0xe000ef34

08004fc4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	b083      	sub	sp, #12
 8004fc8:	af00      	add	r7, sp, #0
	__asm volatile
 8004fca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fce:	f383 8811 	msr	BASEPRI, r3
 8004fd2:	f3bf 8f6f 	isb	sy
 8004fd6:	f3bf 8f4f 	dsb	sy
 8004fda:	607b      	str	r3, [r7, #4]
}
 8004fdc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004fde:	4b0f      	ldr	r3, [pc, #60]	; (800501c <vPortEnterCritical+0x58>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	3301      	adds	r3, #1
 8004fe4:	4a0d      	ldr	r2, [pc, #52]	; (800501c <vPortEnterCritical+0x58>)
 8004fe6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004fe8:	4b0c      	ldr	r3, [pc, #48]	; (800501c <vPortEnterCritical+0x58>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	2b01      	cmp	r3, #1
 8004fee:	d10f      	bne.n	8005010 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004ff0:	4b0b      	ldr	r3, [pc, #44]	; (8005020 <vPortEnterCritical+0x5c>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	b2db      	uxtb	r3, r3
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d00a      	beq.n	8005010 <vPortEnterCritical+0x4c>
	__asm volatile
 8004ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ffe:	f383 8811 	msr	BASEPRI, r3
 8005002:	f3bf 8f6f 	isb	sy
 8005006:	f3bf 8f4f 	dsb	sy
 800500a:	603b      	str	r3, [r7, #0]
}
 800500c:	bf00      	nop
 800500e:	e7fe      	b.n	800500e <vPortEnterCritical+0x4a>
	}
}
 8005010:	bf00      	nop
 8005012:	370c      	adds	r7, #12
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr
 800501c:	2000000c 	.word	0x2000000c
 8005020:	e000ed04 	.word	0xe000ed04

08005024 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005024:	b480      	push	{r7}
 8005026:	b083      	sub	sp, #12
 8005028:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800502a:	4b12      	ldr	r3, [pc, #72]	; (8005074 <vPortExitCritical+0x50>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d10a      	bne.n	8005048 <vPortExitCritical+0x24>
	__asm volatile
 8005032:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005036:	f383 8811 	msr	BASEPRI, r3
 800503a:	f3bf 8f6f 	isb	sy
 800503e:	f3bf 8f4f 	dsb	sy
 8005042:	607b      	str	r3, [r7, #4]
}
 8005044:	bf00      	nop
 8005046:	e7fe      	b.n	8005046 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005048:	4b0a      	ldr	r3, [pc, #40]	; (8005074 <vPortExitCritical+0x50>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	3b01      	subs	r3, #1
 800504e:	4a09      	ldr	r2, [pc, #36]	; (8005074 <vPortExitCritical+0x50>)
 8005050:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005052:	4b08      	ldr	r3, [pc, #32]	; (8005074 <vPortExitCritical+0x50>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d105      	bne.n	8005066 <vPortExitCritical+0x42>
 800505a:	2300      	movs	r3, #0
 800505c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	f383 8811 	msr	BASEPRI, r3
}
 8005064:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005066:	bf00      	nop
 8005068:	370c      	adds	r7, #12
 800506a:	46bd      	mov	sp, r7
 800506c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005070:	4770      	bx	lr
 8005072:	bf00      	nop
 8005074:	2000000c 	.word	0x2000000c
	...

08005080 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005080:	f3ef 8009 	mrs	r0, PSP
 8005084:	f3bf 8f6f 	isb	sy
 8005088:	4b15      	ldr	r3, [pc, #84]	; (80050e0 <pxCurrentTCBConst>)
 800508a:	681a      	ldr	r2, [r3, #0]
 800508c:	f01e 0f10 	tst.w	lr, #16
 8005090:	bf08      	it	eq
 8005092:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005096:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800509a:	6010      	str	r0, [r2, #0]
 800509c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80050a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80050a4:	f380 8811 	msr	BASEPRI, r0
 80050a8:	f3bf 8f4f 	dsb	sy
 80050ac:	f3bf 8f6f 	isb	sy
 80050b0:	f7fe fe52 	bl	8003d58 <vTaskSwitchContext>
 80050b4:	f04f 0000 	mov.w	r0, #0
 80050b8:	f380 8811 	msr	BASEPRI, r0
 80050bc:	bc09      	pop	{r0, r3}
 80050be:	6819      	ldr	r1, [r3, #0]
 80050c0:	6808      	ldr	r0, [r1, #0]
 80050c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050c6:	f01e 0f10 	tst.w	lr, #16
 80050ca:	bf08      	it	eq
 80050cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80050d0:	f380 8809 	msr	PSP, r0
 80050d4:	f3bf 8f6f 	isb	sy
 80050d8:	4770      	bx	lr
 80050da:	bf00      	nop
 80050dc:	f3af 8000 	nop.w

080050e0 <pxCurrentTCBConst>:
 80050e0:	20000750 	.word	0x20000750
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80050e4:	bf00      	nop
 80050e6:	bf00      	nop

080050e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b082      	sub	sp, #8
 80050ec:	af00      	add	r7, sp, #0
	__asm volatile
 80050ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050f2:	f383 8811 	msr	BASEPRI, r3
 80050f6:	f3bf 8f6f 	isb	sy
 80050fa:	f3bf 8f4f 	dsb	sy
 80050fe:	607b      	str	r3, [r7, #4]
}
 8005100:	bf00      	nop
	/* The SysTick runs at the lowest interrupt priority, so when this interrupt
	executes all interrupts must be unmasked.  There is therefore no need to
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
  traceISR_ENTER();
 8005102:	f001 fd23 	bl	8006b4c <SEGGER_SYSVIEW_RecordEnterISR>
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005106:	f7fe fd69 	bl	8003bdc <xTaskIncrementTick>
 800510a:	4603      	mov	r3, r0
 800510c:	2b00      	cmp	r3, #0
 800510e:	d006      	beq.n	800511e <xPortSysTickHandler+0x36>
		{
			traceISR_EXIT_TO_SCHEDULER();
 8005110:	f001 fd7a 	bl	8006c08 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005114:	4b08      	ldr	r3, [pc, #32]	; (8005138 <xPortSysTickHandler+0x50>)
 8005116:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800511a:	601a      	str	r2, [r3, #0]
 800511c:	e001      	b.n	8005122 <xPortSysTickHandler+0x3a>
		}
		else
		{
			traceISR_EXIT();
 800511e:	f001 fd57 	bl	8006bd0 <SEGGER_SYSVIEW_RecordExitISR>
 8005122:	2300      	movs	r3, #0
 8005124:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	f383 8811 	msr	BASEPRI, r3
}
 800512c:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800512e:	bf00      	nop
 8005130:	3708      	adds	r7, #8
 8005132:	46bd      	mov	sp, r7
 8005134:	bd80      	pop	{r7, pc}
 8005136:	bf00      	nop
 8005138:	e000ed04 	.word	0xe000ed04

0800513c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800513c:	b480      	push	{r7}
 800513e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005140:	4b0b      	ldr	r3, [pc, #44]	; (8005170 <vPortSetupTimerInterrupt+0x34>)
 8005142:	2200      	movs	r2, #0
 8005144:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005146:	4b0b      	ldr	r3, [pc, #44]	; (8005174 <vPortSetupTimerInterrupt+0x38>)
 8005148:	2200      	movs	r2, #0
 800514a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800514c:	4b0a      	ldr	r3, [pc, #40]	; (8005178 <vPortSetupTimerInterrupt+0x3c>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a0a      	ldr	r2, [pc, #40]	; (800517c <vPortSetupTimerInterrupt+0x40>)
 8005152:	fba2 2303 	umull	r2, r3, r2, r3
 8005156:	099b      	lsrs	r3, r3, #6
 8005158:	4a09      	ldr	r2, [pc, #36]	; (8005180 <vPortSetupTimerInterrupt+0x44>)
 800515a:	3b01      	subs	r3, #1
 800515c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800515e:	4b04      	ldr	r3, [pc, #16]	; (8005170 <vPortSetupTimerInterrupt+0x34>)
 8005160:	2207      	movs	r2, #7
 8005162:	601a      	str	r2, [r3, #0]
}
 8005164:	bf00      	nop
 8005166:	46bd      	mov	sp, r7
 8005168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516c:	4770      	bx	lr
 800516e:	bf00      	nop
 8005170:	e000e010 	.word	0xe000e010
 8005174:	e000e018 	.word	0xe000e018
 8005178:	20000000 	.word	0x20000000
 800517c:	10624dd3 	.word	0x10624dd3
 8005180:	e000e014 	.word	0xe000e014

08005184 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005184:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005194 <vPortEnableVFP+0x10>
 8005188:	6801      	ldr	r1, [r0, #0]
 800518a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800518e:	6001      	str	r1, [r0, #0]
 8005190:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005192:	bf00      	nop
 8005194:	e000ed88 	.word	0xe000ed88

08005198 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005198:	b480      	push	{r7}
 800519a:	b085      	sub	sp, #20
 800519c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800519e:	f3ef 8305 	mrs	r3, IPSR
 80051a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	2b0f      	cmp	r3, #15
 80051a8:	d914      	bls.n	80051d4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80051aa:	4a17      	ldr	r2, [pc, #92]	; (8005208 <vPortValidateInterruptPriority+0x70>)
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	4413      	add	r3, r2
 80051b0:	781b      	ldrb	r3, [r3, #0]
 80051b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80051b4:	4b15      	ldr	r3, [pc, #84]	; (800520c <vPortValidateInterruptPriority+0x74>)
 80051b6:	781b      	ldrb	r3, [r3, #0]
 80051b8:	7afa      	ldrb	r2, [r7, #11]
 80051ba:	429a      	cmp	r2, r3
 80051bc:	d20a      	bcs.n	80051d4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80051be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051c2:	f383 8811 	msr	BASEPRI, r3
 80051c6:	f3bf 8f6f 	isb	sy
 80051ca:	f3bf 8f4f 	dsb	sy
 80051ce:	607b      	str	r3, [r7, #4]
}
 80051d0:	bf00      	nop
 80051d2:	e7fe      	b.n	80051d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80051d4:	4b0e      	ldr	r3, [pc, #56]	; (8005210 <vPortValidateInterruptPriority+0x78>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80051dc:	4b0d      	ldr	r3, [pc, #52]	; (8005214 <vPortValidateInterruptPriority+0x7c>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	429a      	cmp	r2, r3
 80051e2:	d90a      	bls.n	80051fa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80051e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051e8:	f383 8811 	msr	BASEPRI, r3
 80051ec:	f3bf 8f6f 	isb	sy
 80051f0:	f3bf 8f4f 	dsb	sy
 80051f4:	603b      	str	r3, [r7, #0]
}
 80051f6:	bf00      	nop
 80051f8:	e7fe      	b.n	80051f8 <vPortValidateInterruptPriority+0x60>
	}
 80051fa:	bf00      	nop
 80051fc:	3714      	adds	r7, #20
 80051fe:	46bd      	mov	sp, r7
 8005200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005204:	4770      	bx	lr
 8005206:	bf00      	nop
 8005208:	e000e3f0 	.word	0xe000e3f0
 800520c:	20000d7c 	.word	0x20000d7c
 8005210:	e000ed0c 	.word	0xe000ed0c
 8005214:	20000d80 	.word	0x20000d80

08005218 <vSetVarulMaxPRIGROUPValue>:
#if( configASSERT_DEFINED == 1 )

void vSetVarulMaxPRIGROUPValue( void )
{
 8005218:	b480      	push	{r7}
 800521a:	b085      	sub	sp, #20
 800521c:	af00      	add	r7, sp, #0

#if( configASSERT_DEFINED == 1 )
{
	volatile uint32_t ulOriginalPriority;
	volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800521e:	4b27      	ldr	r3, [pc, #156]	; (80052bc <vSetVarulMaxPRIGROUPValue+0xa4>)
 8005220:	60fb      	str	r3, [r7, #12]
	functions can be called.  ISR safe functions are those that end in
	"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
	ensure interrupt entry is as fast and simple as possible.

	Save the interrupt priority value that is about to be clobbered. */
	ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	781b      	ldrb	r3, [r3, #0]
 8005226:	b2db      	uxtb	r3, r3
 8005228:	607b      	str	r3, [r7, #4]

	/* Determine the number of priority bits available.  First write to all
	possible bits. */
	*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	22ff      	movs	r2, #255	; 0xff
 800522e:	701a      	strb	r2, [r3, #0]

	/* Read the value back to see how many bits stuck. */
	ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	781b      	ldrb	r3, [r3, #0]
 8005234:	b2db      	uxtb	r3, r3
 8005236:	70fb      	strb	r3, [r7, #3]

	/* Use the same mask on the maximum system call priority. */
	ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005238:	78fb      	ldrb	r3, [r7, #3]
 800523a:	b2db      	uxtb	r3, r3
 800523c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005240:	b2da      	uxtb	r2, r3
 8005242:	4b1f      	ldr	r3, [pc, #124]	; (80052c0 <vSetVarulMaxPRIGROUPValue+0xa8>)
 8005244:	701a      	strb	r2, [r3, #0]

	/* Calculate the maximum acceptable priority group value for the number
	of bits read back. */
	ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005246:	4b1f      	ldr	r3, [pc, #124]	; (80052c4 <vSetVarulMaxPRIGROUPValue+0xac>)
 8005248:	2207      	movs	r2, #7
 800524a:	601a      	str	r2, [r3, #0]
	while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800524c:	e009      	b.n	8005262 <vSetVarulMaxPRIGROUPValue+0x4a>
	{
		ulMaxPRIGROUPValue--;
 800524e:	4b1d      	ldr	r3, [pc, #116]	; (80052c4 <vSetVarulMaxPRIGROUPValue+0xac>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	3b01      	subs	r3, #1
 8005254:	4a1b      	ldr	r2, [pc, #108]	; (80052c4 <vSetVarulMaxPRIGROUPValue+0xac>)
 8005256:	6013      	str	r3, [r2, #0]
		ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005258:	78fb      	ldrb	r3, [r7, #3]
 800525a:	b2db      	uxtb	r3, r3
 800525c:	005b      	lsls	r3, r3, #1
 800525e:	b2db      	uxtb	r3, r3
 8005260:	70fb      	strb	r3, [r7, #3]
	while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005262:	78fb      	ldrb	r3, [r7, #3]
 8005264:	b2db      	uxtb	r3, r3
 8005266:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800526a:	2b80      	cmp	r3, #128	; 0x80
 800526c:	d0ef      	beq.n	800524e <vSetVarulMaxPRIGROUPValue+0x36>
	#ifdef configPRIO_BITS
	{
		/* Check the FreeRTOS configuration that defines the number of
		priority bits matches the number of priority bits actually queried
		from the hardware. */
		configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800526e:	4b15      	ldr	r3, [pc, #84]	; (80052c4 <vSetVarulMaxPRIGROUPValue+0xac>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f1c3 0307 	rsb	r3, r3, #7
 8005276:	2b04      	cmp	r3, #4
 8005278:	d00a      	beq.n	8005290 <vSetVarulMaxPRIGROUPValue+0x78>
	__asm volatile
 800527a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800527e:	f383 8811 	msr	BASEPRI, r3
 8005282:	f3bf 8f6f 	isb	sy
 8005286:	f3bf 8f4f 	dsb	sy
 800528a:	60bb      	str	r3, [r7, #8]
}
 800528c:	bf00      	nop
 800528e:	e7fe      	b.n	800528e <vSetVarulMaxPRIGROUPValue+0x76>
	}
	#endif

	/* Shift the priority group value back to its position within the AIRCR
	register. */
	ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005290:	4b0c      	ldr	r3, [pc, #48]	; (80052c4 <vSetVarulMaxPRIGROUPValue+0xac>)
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	021b      	lsls	r3, r3, #8
 8005296:	4a0b      	ldr	r2, [pc, #44]	; (80052c4 <vSetVarulMaxPRIGROUPValue+0xac>)
 8005298:	6013      	str	r3, [r2, #0]
	ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800529a:	4b0a      	ldr	r3, [pc, #40]	; (80052c4 <vSetVarulMaxPRIGROUPValue+0xac>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80052a2:	4a08      	ldr	r2, [pc, #32]	; (80052c4 <vSetVarulMaxPRIGROUPValue+0xac>)
 80052a4:	6013      	str	r3, [r2, #0]

	/* Restore the clobbered interrupt priority register to its original
	value. */
	*pucFirstUserPriorityRegister = ulOriginalPriority;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	b2da      	uxtb	r2, r3
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	701a      	strb	r2, [r3, #0]
}
#endif /* conifgASSERT_DEFINED */

}
 80052ae:	bf00      	nop
 80052b0:	3714      	adds	r7, #20
 80052b2:	46bd      	mov	sp, r7
 80052b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b8:	4770      	bx	lr
 80052ba:	bf00      	nop
 80052bc:	e000e400 	.word	0xe000e400
 80052c0:	20000d7c 	.word	0x20000d7c
 80052c4:	20000d80 	.word	0x20000d80

080052c8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b08a      	sub	sp, #40	; 0x28
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80052d0:	2300      	movs	r3, #0
 80052d2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80052d4:	f7fe fbb0 	bl	8003a38 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80052d8:	4b5b      	ldr	r3, [pc, #364]	; (8005448 <pvPortMalloc+0x180>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d101      	bne.n	80052e4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80052e0:	f000 f920 	bl	8005524 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80052e4:	4b59      	ldr	r3, [pc, #356]	; (800544c <pvPortMalloc+0x184>)
 80052e6:	681a      	ldr	r2, [r3, #0]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	4013      	ands	r3, r2
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	f040 8093 	bne.w	8005418 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d01d      	beq.n	8005334 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80052f8:	2208      	movs	r2, #8
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	4413      	add	r3, r2
 80052fe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	f003 0307 	and.w	r3, r3, #7
 8005306:	2b00      	cmp	r3, #0
 8005308:	d014      	beq.n	8005334 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f023 0307 	bic.w	r3, r3, #7
 8005310:	3308      	adds	r3, #8
 8005312:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	f003 0307 	and.w	r3, r3, #7
 800531a:	2b00      	cmp	r3, #0
 800531c:	d00a      	beq.n	8005334 <pvPortMalloc+0x6c>
	__asm volatile
 800531e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005322:	f383 8811 	msr	BASEPRI, r3
 8005326:	f3bf 8f6f 	isb	sy
 800532a:	f3bf 8f4f 	dsb	sy
 800532e:	617b      	str	r3, [r7, #20]
}
 8005330:	bf00      	nop
 8005332:	e7fe      	b.n	8005332 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d06e      	beq.n	8005418 <pvPortMalloc+0x150>
 800533a:	4b45      	ldr	r3, [pc, #276]	; (8005450 <pvPortMalloc+0x188>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	687a      	ldr	r2, [r7, #4]
 8005340:	429a      	cmp	r2, r3
 8005342:	d869      	bhi.n	8005418 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005344:	4b43      	ldr	r3, [pc, #268]	; (8005454 <pvPortMalloc+0x18c>)
 8005346:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005348:	4b42      	ldr	r3, [pc, #264]	; (8005454 <pvPortMalloc+0x18c>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800534e:	e004      	b.n	800535a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005352:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800535a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	687a      	ldr	r2, [r7, #4]
 8005360:	429a      	cmp	r2, r3
 8005362:	d903      	bls.n	800536c <pvPortMalloc+0xa4>
 8005364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d1f1      	bne.n	8005350 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800536c:	4b36      	ldr	r3, [pc, #216]	; (8005448 <pvPortMalloc+0x180>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005372:	429a      	cmp	r2, r3
 8005374:	d050      	beq.n	8005418 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005376:	6a3b      	ldr	r3, [r7, #32]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	2208      	movs	r2, #8
 800537c:	4413      	add	r3, r2
 800537e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005382:	681a      	ldr	r2, [r3, #0]
 8005384:	6a3b      	ldr	r3, [r7, #32]
 8005386:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800538a:	685a      	ldr	r2, [r3, #4]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	1ad2      	subs	r2, r2, r3
 8005390:	2308      	movs	r3, #8
 8005392:	005b      	lsls	r3, r3, #1
 8005394:	429a      	cmp	r2, r3
 8005396:	d91f      	bls.n	80053d8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005398:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	4413      	add	r3, r2
 800539e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80053a0:	69bb      	ldr	r3, [r7, #24]
 80053a2:	f003 0307 	and.w	r3, r3, #7
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d00a      	beq.n	80053c0 <pvPortMalloc+0xf8>
	__asm volatile
 80053aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053ae:	f383 8811 	msr	BASEPRI, r3
 80053b2:	f3bf 8f6f 	isb	sy
 80053b6:	f3bf 8f4f 	dsb	sy
 80053ba:	613b      	str	r3, [r7, #16]
}
 80053bc:	bf00      	nop
 80053be:	e7fe      	b.n	80053be <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80053c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053c2:	685a      	ldr	r2, [r3, #4]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	1ad2      	subs	r2, r2, r3
 80053c8:	69bb      	ldr	r3, [r7, #24]
 80053ca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80053cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ce:	687a      	ldr	r2, [r7, #4]
 80053d0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80053d2:	69b8      	ldr	r0, [r7, #24]
 80053d4:	f000 f908 	bl	80055e8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80053d8:	4b1d      	ldr	r3, [pc, #116]	; (8005450 <pvPortMalloc+0x188>)
 80053da:	681a      	ldr	r2, [r3, #0]
 80053dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053de:	685b      	ldr	r3, [r3, #4]
 80053e0:	1ad3      	subs	r3, r2, r3
 80053e2:	4a1b      	ldr	r2, [pc, #108]	; (8005450 <pvPortMalloc+0x188>)
 80053e4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80053e6:	4b1a      	ldr	r3, [pc, #104]	; (8005450 <pvPortMalloc+0x188>)
 80053e8:	681a      	ldr	r2, [r3, #0]
 80053ea:	4b1b      	ldr	r3, [pc, #108]	; (8005458 <pvPortMalloc+0x190>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	429a      	cmp	r2, r3
 80053f0:	d203      	bcs.n	80053fa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80053f2:	4b17      	ldr	r3, [pc, #92]	; (8005450 <pvPortMalloc+0x188>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4a18      	ldr	r2, [pc, #96]	; (8005458 <pvPortMalloc+0x190>)
 80053f8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80053fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053fc:	685a      	ldr	r2, [r3, #4]
 80053fe:	4b13      	ldr	r3, [pc, #76]	; (800544c <pvPortMalloc+0x184>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	431a      	orrs	r2, r3
 8005404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005406:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800540a:	2200      	movs	r2, #0
 800540c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800540e:	4b13      	ldr	r3, [pc, #76]	; (800545c <pvPortMalloc+0x194>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	3301      	adds	r3, #1
 8005414:	4a11      	ldr	r2, [pc, #68]	; (800545c <pvPortMalloc+0x194>)
 8005416:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005418:	f7fe fb1c 	bl	8003a54 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800541c:	69fb      	ldr	r3, [r7, #28]
 800541e:	f003 0307 	and.w	r3, r3, #7
 8005422:	2b00      	cmp	r3, #0
 8005424:	d00a      	beq.n	800543c <pvPortMalloc+0x174>
	__asm volatile
 8005426:	f04f 0350 	mov.w	r3, #80	; 0x50
 800542a:	f383 8811 	msr	BASEPRI, r3
 800542e:	f3bf 8f6f 	isb	sy
 8005432:	f3bf 8f4f 	dsb	sy
 8005436:	60fb      	str	r3, [r7, #12]
}
 8005438:	bf00      	nop
 800543a:	e7fe      	b.n	800543a <pvPortMalloc+0x172>
	return pvReturn;
 800543c:	69fb      	ldr	r3, [r7, #28]
}
 800543e:	4618      	mov	r0, r3
 8005440:	3728      	adds	r7, #40	; 0x28
 8005442:	46bd      	mov	sp, r7
 8005444:	bd80      	pop	{r7, pc}
 8005446:	bf00      	nop
 8005448:	2000498c 	.word	0x2000498c
 800544c:	200049a0 	.word	0x200049a0
 8005450:	20004990 	.word	0x20004990
 8005454:	20004984 	.word	0x20004984
 8005458:	20004994 	.word	0x20004994
 800545c:	20004998 	.word	0x20004998

08005460 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b086      	sub	sp, #24
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d04d      	beq.n	800550e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005472:	2308      	movs	r3, #8
 8005474:	425b      	negs	r3, r3
 8005476:	697a      	ldr	r2, [r7, #20]
 8005478:	4413      	add	r3, r2
 800547a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005480:	693b      	ldr	r3, [r7, #16]
 8005482:	685a      	ldr	r2, [r3, #4]
 8005484:	4b24      	ldr	r3, [pc, #144]	; (8005518 <vPortFree+0xb8>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4013      	ands	r3, r2
 800548a:	2b00      	cmp	r3, #0
 800548c:	d10a      	bne.n	80054a4 <vPortFree+0x44>
	__asm volatile
 800548e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005492:	f383 8811 	msr	BASEPRI, r3
 8005496:	f3bf 8f6f 	isb	sy
 800549a:	f3bf 8f4f 	dsb	sy
 800549e:	60fb      	str	r3, [r7, #12]
}
 80054a0:	bf00      	nop
 80054a2:	e7fe      	b.n	80054a2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80054a4:	693b      	ldr	r3, [r7, #16]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d00a      	beq.n	80054c2 <vPortFree+0x62>
	__asm volatile
 80054ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054b0:	f383 8811 	msr	BASEPRI, r3
 80054b4:	f3bf 8f6f 	isb	sy
 80054b8:	f3bf 8f4f 	dsb	sy
 80054bc:	60bb      	str	r3, [r7, #8]
}
 80054be:	bf00      	nop
 80054c0:	e7fe      	b.n	80054c0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80054c2:	693b      	ldr	r3, [r7, #16]
 80054c4:	685a      	ldr	r2, [r3, #4]
 80054c6:	4b14      	ldr	r3, [pc, #80]	; (8005518 <vPortFree+0xb8>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4013      	ands	r3, r2
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d01e      	beq.n	800550e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80054d0:	693b      	ldr	r3, [r7, #16]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d11a      	bne.n	800550e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	685a      	ldr	r2, [r3, #4]
 80054dc:	4b0e      	ldr	r3, [pc, #56]	; (8005518 <vPortFree+0xb8>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	43db      	mvns	r3, r3
 80054e2:	401a      	ands	r2, r3
 80054e4:	693b      	ldr	r3, [r7, #16]
 80054e6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80054e8:	f7fe faa6 	bl	8003a38 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	685a      	ldr	r2, [r3, #4]
 80054f0:	4b0a      	ldr	r3, [pc, #40]	; (800551c <vPortFree+0xbc>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	4413      	add	r3, r2
 80054f6:	4a09      	ldr	r2, [pc, #36]	; (800551c <vPortFree+0xbc>)
 80054f8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80054fa:	6938      	ldr	r0, [r7, #16]
 80054fc:	f000 f874 	bl	80055e8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005500:	4b07      	ldr	r3, [pc, #28]	; (8005520 <vPortFree+0xc0>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	3301      	adds	r3, #1
 8005506:	4a06      	ldr	r2, [pc, #24]	; (8005520 <vPortFree+0xc0>)
 8005508:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800550a:	f7fe faa3 	bl	8003a54 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800550e:	bf00      	nop
 8005510:	3718      	adds	r7, #24
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}
 8005516:	bf00      	nop
 8005518:	200049a0 	.word	0x200049a0
 800551c:	20004990 	.word	0x20004990
 8005520:	2000499c 	.word	0x2000499c

08005524 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005524:	b480      	push	{r7}
 8005526:	b085      	sub	sp, #20
 8005528:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800552a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800552e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005530:	4b27      	ldr	r3, [pc, #156]	; (80055d0 <prvHeapInit+0xac>)
 8005532:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f003 0307 	and.w	r3, r3, #7
 800553a:	2b00      	cmp	r3, #0
 800553c:	d00c      	beq.n	8005558 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	3307      	adds	r3, #7
 8005542:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	f023 0307 	bic.w	r3, r3, #7
 800554a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800554c:	68ba      	ldr	r2, [r7, #8]
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	1ad3      	subs	r3, r2, r3
 8005552:	4a1f      	ldr	r2, [pc, #124]	; (80055d0 <prvHeapInit+0xac>)
 8005554:	4413      	add	r3, r2
 8005556:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800555c:	4a1d      	ldr	r2, [pc, #116]	; (80055d4 <prvHeapInit+0xb0>)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005562:	4b1c      	ldr	r3, [pc, #112]	; (80055d4 <prvHeapInit+0xb0>)
 8005564:	2200      	movs	r2, #0
 8005566:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	68ba      	ldr	r2, [r7, #8]
 800556c:	4413      	add	r3, r2
 800556e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005570:	2208      	movs	r2, #8
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	1a9b      	subs	r3, r3, r2
 8005576:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	f023 0307 	bic.w	r3, r3, #7
 800557e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	4a15      	ldr	r2, [pc, #84]	; (80055d8 <prvHeapInit+0xb4>)
 8005584:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005586:	4b14      	ldr	r3, [pc, #80]	; (80055d8 <prvHeapInit+0xb4>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	2200      	movs	r2, #0
 800558c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800558e:	4b12      	ldr	r3, [pc, #72]	; (80055d8 <prvHeapInit+0xb4>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	2200      	movs	r2, #0
 8005594:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	68fa      	ldr	r2, [r7, #12]
 800559e:	1ad2      	subs	r2, r2, r3
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80055a4:	4b0c      	ldr	r3, [pc, #48]	; (80055d8 <prvHeapInit+0xb4>)
 80055a6:	681a      	ldr	r2, [r3, #0]
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	685b      	ldr	r3, [r3, #4]
 80055b0:	4a0a      	ldr	r2, [pc, #40]	; (80055dc <prvHeapInit+0xb8>)
 80055b2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	4a09      	ldr	r2, [pc, #36]	; (80055e0 <prvHeapInit+0xbc>)
 80055ba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80055bc:	4b09      	ldr	r3, [pc, #36]	; (80055e4 <prvHeapInit+0xc0>)
 80055be:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80055c2:	601a      	str	r2, [r3, #0]
}
 80055c4:	bf00      	nop
 80055c6:	3714      	adds	r7, #20
 80055c8:	46bd      	mov	sp, r7
 80055ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ce:	4770      	bx	lr
 80055d0:	20000d84 	.word	0x20000d84
 80055d4:	20004984 	.word	0x20004984
 80055d8:	2000498c 	.word	0x2000498c
 80055dc:	20004994 	.word	0x20004994
 80055e0:	20004990 	.word	0x20004990
 80055e4:	200049a0 	.word	0x200049a0

080055e8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80055e8:	b480      	push	{r7}
 80055ea:	b085      	sub	sp, #20
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80055f0:	4b28      	ldr	r3, [pc, #160]	; (8005694 <prvInsertBlockIntoFreeList+0xac>)
 80055f2:	60fb      	str	r3, [r7, #12]
 80055f4:	e002      	b.n	80055fc <prvInsertBlockIntoFreeList+0x14>
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	60fb      	str	r3, [r7, #12]
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	687a      	ldr	r2, [r7, #4]
 8005602:	429a      	cmp	r2, r3
 8005604:	d8f7      	bhi.n	80055f6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	68ba      	ldr	r2, [r7, #8]
 8005610:	4413      	add	r3, r2
 8005612:	687a      	ldr	r2, [r7, #4]
 8005614:	429a      	cmp	r2, r3
 8005616:	d108      	bne.n	800562a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	685a      	ldr	r2, [r3, #4]
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	441a      	add	r2, r3
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	685b      	ldr	r3, [r3, #4]
 8005632:	68ba      	ldr	r2, [r7, #8]
 8005634:	441a      	add	r2, r3
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	429a      	cmp	r2, r3
 800563c:	d118      	bne.n	8005670 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681a      	ldr	r2, [r3, #0]
 8005642:	4b15      	ldr	r3, [pc, #84]	; (8005698 <prvInsertBlockIntoFreeList+0xb0>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	429a      	cmp	r2, r3
 8005648:	d00d      	beq.n	8005666 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	685a      	ldr	r2, [r3, #4]
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	685b      	ldr	r3, [r3, #4]
 8005654:	441a      	add	r2, r3
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	681a      	ldr	r2, [r3, #0]
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	601a      	str	r2, [r3, #0]
 8005664:	e008      	b.n	8005678 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005666:	4b0c      	ldr	r3, [pc, #48]	; (8005698 <prvInsertBlockIntoFreeList+0xb0>)
 8005668:	681a      	ldr	r2, [r3, #0]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	601a      	str	r2, [r3, #0]
 800566e:	e003      	b.n	8005678 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681a      	ldr	r2, [r3, #0]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005678:	68fa      	ldr	r2, [r7, #12]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	429a      	cmp	r2, r3
 800567e:	d002      	beq.n	8005686 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	687a      	ldr	r2, [r7, #4]
 8005684:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005686:	bf00      	nop
 8005688:	3714      	adds	r7, #20
 800568a:	46bd      	mov	sp, r7
 800568c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005690:	4770      	bx	lr
 8005692:	bf00      	nop
 8005694:	20004984 	.word	0x20004984
 8005698:	2000498c 	.word	0x2000498c

0800569c <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 800569c:	b580      	push	{r7, lr}
 800569e:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 80056a0:	4803      	ldr	r0, [pc, #12]	; (80056b0 <_cbSendSystemDesc+0x14>)
 80056a2:	f001 f9fd 	bl	8006aa0 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 80056a6:	4803      	ldr	r0, [pc, #12]	; (80056b4 <_cbSendSystemDesc+0x18>)
 80056a8:	f001 f9fa 	bl	8006aa0 <SEGGER_SYSVIEW_SendSysDesc>
}
 80056ac:	bf00      	nop
 80056ae:	bd80      	pop	{r7, pc}
 80056b0:	080083b8 	.word	0x080083b8
 80056b4:	080083f4 	.word	0x080083f4

080056b8 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 80056b8:	b580      	push	{r7, lr}
 80056ba:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 80056bc:	4b06      	ldr	r3, [pc, #24]	; (80056d8 <SEGGER_SYSVIEW_Conf+0x20>)
 80056be:	6818      	ldr	r0, [r3, #0]
 80056c0:	4b05      	ldr	r3, [pc, #20]	; (80056d8 <SEGGER_SYSVIEW_Conf+0x20>)
 80056c2:	6819      	ldr	r1, [r3, #0]
 80056c4:	4b05      	ldr	r3, [pc, #20]	; (80056dc <SEGGER_SYSVIEW_Conf+0x24>)
 80056c6:	4a06      	ldr	r2, [pc, #24]	; (80056e0 <SEGGER_SYSVIEW_Conf+0x28>)
 80056c8:	f000 fd6a 	bl	80061a0 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 80056cc:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 80056d0:	f000 fda4 	bl	800621c <SEGGER_SYSVIEW_SetRAMBase>
}
 80056d4:	bf00      	nop
 80056d6:	bd80      	pop	{r7, pc}
 80056d8:	20000000 	.word	0x20000000
 80056dc:	0800569d 	.word	0x0800569d
 80056e0:	08008494 	.word	0x08008494

080056e4 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 80056e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056e6:	b085      	sub	sp, #20
 80056e8:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 80056ea:	2300      	movs	r3, #0
 80056ec:	607b      	str	r3, [r7, #4]
 80056ee:	e048      	b.n	8005782 <_cbSendTaskList+0x9e>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
 80056f0:	4929      	ldr	r1, [pc, #164]	; (8005798 <_cbSendTaskList+0xb4>)
 80056f2:	687a      	ldr	r2, [r7, #4]
 80056f4:	4613      	mov	r3, r2
 80056f6:	009b      	lsls	r3, r3, #2
 80056f8:	4413      	add	r3, r2
 80056fa:	009b      	lsls	r3, r3, #2
 80056fc:	440b      	add	r3, r1
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4618      	mov	r0, r3
 8005702:	f7fe fd75 	bl	80041f0 <uxTaskGetStackHighWaterMark>
 8005706:	4601      	mov	r1, r0
 8005708:	4823      	ldr	r0, [pc, #140]	; (8005798 <_cbSendTaskList+0xb4>)
 800570a:	687a      	ldr	r2, [r7, #4]
 800570c:	4613      	mov	r3, r2
 800570e:	009b      	lsls	r3, r3, #2
 8005710:	4413      	add	r3, r2
 8005712:	009b      	lsls	r3, r3, #2
 8005714:	4403      	add	r3, r0
 8005716:	3310      	adds	r3, #16
 8005718:	6019      	str	r1, [r3, #0]
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 800571a:	491f      	ldr	r1, [pc, #124]	; (8005798 <_cbSendTaskList+0xb4>)
 800571c:	687a      	ldr	r2, [r7, #4]
 800571e:	4613      	mov	r3, r2
 8005720:	009b      	lsls	r3, r3, #2
 8005722:	4413      	add	r3, r2
 8005724:	009b      	lsls	r3, r3, #2
 8005726:	440b      	add	r3, r1
 8005728:	6818      	ldr	r0, [r3, #0]
 800572a:	491b      	ldr	r1, [pc, #108]	; (8005798 <_cbSendTaskList+0xb4>)
 800572c:	687a      	ldr	r2, [r7, #4]
 800572e:	4613      	mov	r3, r2
 8005730:	009b      	lsls	r3, r3, #2
 8005732:	4413      	add	r3, r2
 8005734:	009b      	lsls	r3, r3, #2
 8005736:	440b      	add	r3, r1
 8005738:	3304      	adds	r3, #4
 800573a:	6819      	ldr	r1, [r3, #0]
 800573c:	4c16      	ldr	r4, [pc, #88]	; (8005798 <_cbSendTaskList+0xb4>)
 800573e:	687a      	ldr	r2, [r7, #4]
 8005740:	4613      	mov	r3, r2
 8005742:	009b      	lsls	r3, r3, #2
 8005744:	4413      	add	r3, r2
 8005746:	009b      	lsls	r3, r3, #2
 8005748:	4423      	add	r3, r4
 800574a:	3308      	adds	r3, #8
 800574c:	681c      	ldr	r4, [r3, #0]
 800574e:	4d12      	ldr	r5, [pc, #72]	; (8005798 <_cbSendTaskList+0xb4>)
 8005750:	687a      	ldr	r2, [r7, #4]
 8005752:	4613      	mov	r3, r2
 8005754:	009b      	lsls	r3, r3, #2
 8005756:	4413      	add	r3, r2
 8005758:	009b      	lsls	r3, r3, #2
 800575a:	442b      	add	r3, r5
 800575c:	330c      	adds	r3, #12
 800575e:	681d      	ldr	r5, [r3, #0]
 8005760:	4e0d      	ldr	r6, [pc, #52]	; (8005798 <_cbSendTaskList+0xb4>)
 8005762:	687a      	ldr	r2, [r7, #4]
 8005764:	4613      	mov	r3, r2
 8005766:	009b      	lsls	r3, r3, #2
 8005768:	4413      	add	r3, r2
 800576a:	009b      	lsls	r3, r3, #2
 800576c:	4433      	add	r3, r6
 800576e:	3310      	adds	r3, #16
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	9300      	str	r3, [sp, #0]
 8005774:	462b      	mov	r3, r5
 8005776:	4622      	mov	r2, r4
 8005778:	f000 f8b6 	bl	80058e8 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	3301      	adds	r3, #1
 8005780:	607b      	str	r3, [r7, #4]
 8005782:	4b06      	ldr	r3, [pc, #24]	; (800579c <_cbSendTaskList+0xb8>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	687a      	ldr	r2, [r7, #4]
 8005788:	429a      	cmp	r2, r3
 800578a:	d3b1      	bcc.n	80056f0 <_cbSendTaskList+0xc>
  }
}
 800578c:	bf00      	nop
 800578e:	bf00      	nop
 8005790:	370c      	adds	r7, #12
 8005792:	46bd      	mov	sp, r7
 8005794:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005796:	bf00      	nop
 8005798:	200049a4 	.word	0x200049a4
 800579c:	20004a44 	.word	0x20004a44

080057a0 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 80057a0:	b5b0      	push	{r4, r5, r7, lr}
 80057a2:	b082      	sub	sp, #8
 80057a4:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 80057a6:	f7fe fa07 	bl	8003bb8 <xTaskGetTickCountFromISR>
 80057aa:	4603      	mov	r3, r0
 80057ac:	461a      	mov	r2, r3
 80057ae:	f04f 0300 	mov.w	r3, #0
 80057b2:	e9c7 2300 	strd	r2, r3, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 80057b6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80057ba:	4602      	mov	r2, r0
 80057bc:	460b      	mov	r3, r1
 80057be:	f04f 0400 	mov.w	r4, #0
 80057c2:	f04f 0500 	mov.w	r5, #0
 80057c6:	015d      	lsls	r5, r3, #5
 80057c8:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 80057cc:	0154      	lsls	r4, r2, #5
 80057ce:	4622      	mov	r2, r4
 80057d0:	462b      	mov	r3, r5
 80057d2:	1a12      	subs	r2, r2, r0
 80057d4:	eb63 0301 	sbc.w	r3, r3, r1
 80057d8:	f04f 0400 	mov.w	r4, #0
 80057dc:	f04f 0500 	mov.w	r5, #0
 80057e0:	009d      	lsls	r5, r3, #2
 80057e2:	ea45 7592 	orr.w	r5, r5, r2, lsr #30
 80057e6:	0094      	lsls	r4, r2, #2
 80057e8:	4622      	mov	r2, r4
 80057ea:	462b      	mov	r3, r5
 80057ec:	1812      	adds	r2, r2, r0
 80057ee:	eb41 0303 	adc.w	r3, r1, r3
 80057f2:	f04f 0000 	mov.w	r0, #0
 80057f6:	f04f 0100 	mov.w	r1, #0
 80057fa:	00d9      	lsls	r1, r3, #3
 80057fc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005800:	00d0      	lsls	r0, r2, #3
 8005802:	4602      	mov	r2, r0
 8005804:	460b      	mov	r3, r1
 8005806:	e9c7 2300 	strd	r2, r3, [r7]
  return Time;
 800580a:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800580e:	4610      	mov	r0, r2
 8005810:	4619      	mov	r1, r3
 8005812:	3708      	adds	r7, #8
 8005814:	46bd      	mov	sp, r7
 8005816:	bdb0      	pop	{r4, r5, r7, pc}

08005818 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8005818:	b580      	push	{r7, lr}
 800581a:	b086      	sub	sp, #24
 800581c:	af02      	add	r7, sp, #8
 800581e:	60f8      	str	r0, [r7, #12]
 8005820:	60b9      	str	r1, [r7, #8]
 8005822:	607a      	str	r2, [r7, #4]
 8005824:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8005826:	2205      	movs	r2, #5
 8005828:	492b      	ldr	r1, [pc, #172]	; (80058d8 <SYSVIEW_AddTask+0xc0>)
 800582a:	68b8      	ldr	r0, [r7, #8]
 800582c:	f001 fcc4 	bl	80071b8 <memcmp>
 8005830:	4603      	mov	r3, r0
 8005832:	2b00      	cmp	r3, #0
 8005834:	d04b      	beq.n	80058ce <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8005836:	4b29      	ldr	r3, [pc, #164]	; (80058dc <SYSVIEW_AddTask+0xc4>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	2b07      	cmp	r3, #7
 800583c:	d903      	bls.n	8005846 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800583e:	4828      	ldr	r0, [pc, #160]	; (80058e0 <SYSVIEW_AddTask+0xc8>)
 8005840:	f001 fc34 	bl	80070ac <SEGGER_SYSVIEW_Warn>
    return;
 8005844:	e044      	b.n	80058d0 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8005846:	4b25      	ldr	r3, [pc, #148]	; (80058dc <SYSVIEW_AddTask+0xc4>)
 8005848:	681a      	ldr	r2, [r3, #0]
 800584a:	4926      	ldr	r1, [pc, #152]	; (80058e4 <SYSVIEW_AddTask+0xcc>)
 800584c:	4613      	mov	r3, r2
 800584e:	009b      	lsls	r3, r3, #2
 8005850:	4413      	add	r3, r2
 8005852:	009b      	lsls	r3, r3, #2
 8005854:	440b      	add	r3, r1
 8005856:	68fa      	ldr	r2, [r7, #12]
 8005858:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 800585a:	4b20      	ldr	r3, [pc, #128]	; (80058dc <SYSVIEW_AddTask+0xc4>)
 800585c:	681a      	ldr	r2, [r3, #0]
 800585e:	4921      	ldr	r1, [pc, #132]	; (80058e4 <SYSVIEW_AddTask+0xcc>)
 8005860:	4613      	mov	r3, r2
 8005862:	009b      	lsls	r3, r3, #2
 8005864:	4413      	add	r3, r2
 8005866:	009b      	lsls	r3, r3, #2
 8005868:	440b      	add	r3, r1
 800586a:	3304      	adds	r3, #4
 800586c:	68ba      	ldr	r2, [r7, #8]
 800586e:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8005870:	4b1a      	ldr	r3, [pc, #104]	; (80058dc <SYSVIEW_AddTask+0xc4>)
 8005872:	681a      	ldr	r2, [r3, #0]
 8005874:	491b      	ldr	r1, [pc, #108]	; (80058e4 <SYSVIEW_AddTask+0xcc>)
 8005876:	4613      	mov	r3, r2
 8005878:	009b      	lsls	r3, r3, #2
 800587a:	4413      	add	r3, r2
 800587c:	009b      	lsls	r3, r3, #2
 800587e:	440b      	add	r3, r1
 8005880:	3308      	adds	r3, #8
 8005882:	687a      	ldr	r2, [r7, #4]
 8005884:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8005886:	4b15      	ldr	r3, [pc, #84]	; (80058dc <SYSVIEW_AddTask+0xc4>)
 8005888:	681a      	ldr	r2, [r3, #0]
 800588a:	4916      	ldr	r1, [pc, #88]	; (80058e4 <SYSVIEW_AddTask+0xcc>)
 800588c:	4613      	mov	r3, r2
 800588e:	009b      	lsls	r3, r3, #2
 8005890:	4413      	add	r3, r2
 8005892:	009b      	lsls	r3, r3, #2
 8005894:	440b      	add	r3, r1
 8005896:	330c      	adds	r3, #12
 8005898:	683a      	ldr	r2, [r7, #0]
 800589a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 800589c:	4b0f      	ldr	r3, [pc, #60]	; (80058dc <SYSVIEW_AddTask+0xc4>)
 800589e:	681a      	ldr	r2, [r3, #0]
 80058a0:	4910      	ldr	r1, [pc, #64]	; (80058e4 <SYSVIEW_AddTask+0xcc>)
 80058a2:	4613      	mov	r3, r2
 80058a4:	009b      	lsls	r3, r3, #2
 80058a6:	4413      	add	r3, r2
 80058a8:	009b      	lsls	r3, r3, #2
 80058aa:	440b      	add	r3, r1
 80058ac:	3310      	adds	r3, #16
 80058ae:	69ba      	ldr	r2, [r7, #24]
 80058b0:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 80058b2:	4b0a      	ldr	r3, [pc, #40]	; (80058dc <SYSVIEW_AddTask+0xc4>)
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	3301      	adds	r3, #1
 80058b8:	4a08      	ldr	r2, [pc, #32]	; (80058dc <SYSVIEW_AddTask+0xc4>)
 80058ba:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 80058bc:	69bb      	ldr	r3, [r7, #24]
 80058be:	9300      	str	r3, [sp, #0]
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	687a      	ldr	r2, [r7, #4]
 80058c4:	68b9      	ldr	r1, [r7, #8]
 80058c6:	68f8      	ldr	r0, [r7, #12]
 80058c8:	f000 f80e 	bl	80058e8 <SYSVIEW_SendTaskInfo>
 80058cc:	e000      	b.n	80058d0 <SYSVIEW_AddTask+0xb8>
    return;
 80058ce:	bf00      	nop

}
 80058d0:	3710      	adds	r7, #16
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bd80      	pop	{r7, pc}
 80058d6:	bf00      	nop
 80058d8:	08008404 	.word	0x08008404
 80058dc:	20004a44 	.word	0x20004a44
 80058e0:	0800840c 	.word	0x0800840c
 80058e4:	200049a4 	.word	0x200049a4

080058e8 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b08a      	sub	sp, #40	; 0x28
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	60f8      	str	r0, [r7, #12]
 80058f0:	60b9      	str	r1, [r7, #8]
 80058f2:	607a      	str	r2, [r7, #4]
 80058f4:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 80058f6:	f107 0314 	add.w	r3, r7, #20
 80058fa:	2214      	movs	r2, #20
 80058fc:	2100      	movs	r1, #0
 80058fe:	4618      	mov	r0, r3
 8005900:	f001 fc76 	bl	80071f0 <memset>
  TaskInfo.TaskID     = TaskID;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8005914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005916:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8005918:	f107 0314 	add.w	r3, r7, #20
 800591c:	4618      	mov	r0, r3
 800591e:	f000 ffc5 	bl	80068ac <SEGGER_SYSVIEW_SendTaskInfo>
}
 8005922:	bf00      	nop
 8005924:	3728      	adds	r7, #40	; 0x28
 8005926:	46bd      	mov	sp, r7
 8005928:	bd80      	pop	{r7, pc}
	...

0800592c <_DoInit>:
*
*/
#define INIT()  do {                                            \
                  if (_SEGGER_RTT.acID[0] == '\0') { _DoInit(); }  \
                } while (0)
static void _DoInit(void) {
 800592c:	b480      	push	{r7}
 800592e:	b083      	sub	sp, #12
 8005930:	af00      	add	r7, sp, #0
  SEGGER_RTT_CB* p;
  //
  // Initialize control block
  //
  p = &_SEGGER_RTT;
 8005932:	4b21      	ldr	r3, [pc, #132]	; (80059b8 <_DoInit+0x8c>)
 8005934:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2203      	movs	r2, #3
 800593a:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2203      	movs	r2, #3
 8005940:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	4a1d      	ldr	r2, [pc, #116]	; (80059bc <_DoInit+0x90>)
 8005946:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	4a1d      	ldr	r2, [pc, #116]	; (80059c0 <_DoInit+0x94>)
 800594c:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = sizeof(_acUpBuffer);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005954:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2200      	movs	r2, #0
 800595a:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2200      	movs	r2, #0
 8005960:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2200      	movs	r2, #0
 8005966:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4a14      	ldr	r2, [pc, #80]	; (80059bc <_DoInit+0x90>)
 800596c:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	4a14      	ldr	r2, [pc, #80]	; (80059c4 <_DoInit+0x98>)
 8005972:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = sizeof(_acDownBuffer);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2210      	movs	r2, #16
 8005978:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2200      	movs	r2, #0
 800597e:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2200      	movs	r2, #0
 8005984:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2200      	movs	r2, #0
 800598a:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  strcpy(&p->acID[7], "RTT");
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	3307      	adds	r3, #7
 8005990:	4a0d      	ldr	r2, [pc, #52]	; (80059c8 <_DoInit+0x9c>)
 8005992:	6810      	ldr	r0, [r2, #0]
 8005994:	6018      	str	r0, [r3, #0]
  strcpy(&p->acID[0], "SEGGER");
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	4a0c      	ldr	r2, [pc, #48]	; (80059cc <_DoInit+0xa0>)
 800599a:	6810      	ldr	r0, [r2, #0]
 800599c:	6018      	str	r0, [r3, #0]
 800599e:	8891      	ldrh	r1, [r2, #4]
 80059a0:	7992      	ldrb	r2, [r2, #6]
 80059a2:	8099      	strh	r1, [r3, #4]
 80059a4:	719a      	strb	r2, [r3, #6]
  p->acID[6] = ' ';
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2220      	movs	r2, #32
 80059aa:	719a      	strb	r2, [r3, #6]
}
 80059ac:	bf00      	nop
 80059ae:	370c      	adds	r7, #12
 80059b0:	46bd      	mov	sp, r7
 80059b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b6:	4770      	bx	lr
 80059b8:	20007034 	.word	0x20007034
 80059bc:	0800845c 	.word	0x0800845c
 80059c0:	20004a48 	.word	0x20004a48
 80059c4:	20004e48 	.word	0x20004e48
 80059c8:	08008468 	.word	0x08008468
 80059cc:	0800846c 	.word	0x0800846c

080059d0 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b08a      	sub	sp, #40	; 0x28
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	60f8      	str	r0, [r7, #12]
 80059d8:	60b9      	str	r1, [r7, #8]
 80059da:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_DOWN* pRing;
#if SEGGER_RTT_MEMCPY_USE_BYTELOOP
  const char*             pSrc;
#endif
  //
  INIT();
 80059dc:	4b3c      	ldr	r3, [pc, #240]	; (8005ad0 <SEGGER_RTT_ReadNoLock+0x100>)
 80059de:	781b      	ldrb	r3, [r3, #0]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d101      	bne.n	80059e8 <SEGGER_RTT_ReadNoLock+0x18>
 80059e4:	f7ff ffa2 	bl	800592c <_DoInit>
  pRing = &_SEGGER_RTT.aDown[BufferIndex];
 80059e8:	68fa      	ldr	r2, [r7, #12]
 80059ea:	4613      	mov	r3, r2
 80059ec:	005b      	lsls	r3, r3, #1
 80059ee:	4413      	add	r3, r2
 80059f0:	00db      	lsls	r3, r3, #3
 80059f2:	3360      	adds	r3, #96	; 0x60
 80059f4:	4a36      	ldr	r2, [pc, #216]	; (8005ad0 <SEGGER_RTT_ReadNoLock+0x100>)
 80059f6:	4413      	add	r3, r2
 80059f8:	61bb      	str	r3, [r7, #24]
  pBuffer = (unsigned char*)pData;
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	61fb      	str	r3, [r7, #28]
  RdOff = pRing->RdOff;
 80059fe:	69bb      	ldr	r3, [r7, #24]
 8005a00:	691b      	ldr	r3, [r3, #16]
 8005a02:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8005a04:	69bb      	ldr	r3, [r7, #24]
 8005a06:	68db      	ldr	r3, [r3, #12]
 8005a08:	617b      	str	r3, [r7, #20]
  NumBytesRead = 0u;
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8005a0e:	6a3a      	ldr	r2, [r7, #32]
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	429a      	cmp	r2, r3
 8005a14:	d92a      	bls.n	8005a6c <SEGGER_RTT_ReadNoLock+0x9c>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8005a16:	69bb      	ldr	r3, [r7, #24]
 8005a18:	689a      	ldr	r2, [r3, #8]
 8005a1a:	6a3b      	ldr	r3, [r7, #32]
 8005a1c:	1ad3      	subs	r3, r2, r3
 8005a1e:	613b      	str	r3, [r7, #16]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005a20:	693a      	ldr	r2, [r7, #16]
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	4293      	cmp	r3, r2
 8005a26:	bf28      	it	cs
 8005a28:	4613      	movcs	r3, r2
 8005a2a:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, pRing->pBuffer + RdOff, NumBytesRem);
 8005a2c:	69bb      	ldr	r3, [r7, #24]
 8005a2e:	685a      	ldr	r2, [r3, #4]
 8005a30:	6a3b      	ldr	r3, [r7, #32]
 8005a32:	4413      	add	r3, r2
 8005a34:	693a      	ldr	r2, [r7, #16]
 8005a36:	4619      	mov	r1, r3
 8005a38:	69f8      	ldr	r0, [r7, #28]
 8005a3a:	f001 fbcb 	bl	80071d4 <memcpy>
    NumBytesRead += NumBytesRem;
 8005a3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a40:	693b      	ldr	r3, [r7, #16]
 8005a42:	4413      	add	r3, r2
 8005a44:	627b      	str	r3, [r7, #36]	; 0x24
    pBuffer      += NumBytesRem;
 8005a46:	69fa      	ldr	r2, [r7, #28]
 8005a48:	693b      	ldr	r3, [r7, #16]
 8005a4a:	4413      	add	r3, r2
 8005a4c:	61fb      	str	r3, [r7, #28]
    BufferSize   -= NumBytesRem;
 8005a4e:	687a      	ldr	r2, [r7, #4]
 8005a50:	693b      	ldr	r3, [r7, #16]
 8005a52:	1ad3      	subs	r3, r2, r3
 8005a54:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8005a56:	6a3a      	ldr	r2, [r7, #32]
 8005a58:	693b      	ldr	r3, [r7, #16]
 8005a5a:	4413      	add	r3, r2
 8005a5c:	623b      	str	r3, [r7, #32]
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8005a5e:	69bb      	ldr	r3, [r7, #24]
 8005a60:	689b      	ldr	r3, [r3, #8]
 8005a62:	6a3a      	ldr	r2, [r7, #32]
 8005a64:	429a      	cmp	r2, r3
 8005a66:	d101      	bne.n	8005a6c <SEGGER_RTT_ReadNoLock+0x9c>
      RdOff = 0u;
 8005a68:	2300      	movs	r3, #0
 8005a6a:	623b      	str	r3, [r7, #32]
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8005a6c:	697a      	ldr	r2, [r7, #20]
 8005a6e:	6a3b      	ldr	r3, [r7, #32]
 8005a70:	1ad3      	subs	r3, r2, r3
 8005a72:	613b      	str	r3, [r7, #16]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005a74:	693a      	ldr	r2, [r7, #16]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	bf28      	it	cs
 8005a7c:	4613      	movcs	r3, r2
 8005a7e:	613b      	str	r3, [r7, #16]
  if (NumBytesRem > 0u) {
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d018      	beq.n	8005ab8 <SEGGER_RTT_ReadNoLock+0xe8>
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, pRing->pBuffer + RdOff, NumBytesRem);
 8005a86:	69bb      	ldr	r3, [r7, #24]
 8005a88:	685a      	ldr	r2, [r3, #4]
 8005a8a:	6a3b      	ldr	r3, [r7, #32]
 8005a8c:	4413      	add	r3, r2
 8005a8e:	693a      	ldr	r2, [r7, #16]
 8005a90:	4619      	mov	r1, r3
 8005a92:	69f8      	ldr	r0, [r7, #28]
 8005a94:	f001 fb9e 	bl	80071d4 <memcpy>
    NumBytesRead += NumBytesRem;
 8005a98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a9a:	693b      	ldr	r3, [r7, #16]
 8005a9c:	4413      	add	r3, r2
 8005a9e:	627b      	str	r3, [r7, #36]	; 0x24
    pBuffer      += NumBytesRem;
 8005aa0:	69fa      	ldr	r2, [r7, #28]
 8005aa2:	693b      	ldr	r3, [r7, #16]
 8005aa4:	4413      	add	r3, r2
 8005aa6:	61fb      	str	r3, [r7, #28]
    BufferSize   -= NumBytesRem;
 8005aa8:	687a      	ldr	r2, [r7, #4]
 8005aaa:	693b      	ldr	r3, [r7, #16]
 8005aac:	1ad3      	subs	r3, r2, r3
 8005aae:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8005ab0:	6a3a      	ldr	r2, [r7, #32]
 8005ab2:	693b      	ldr	r3, [r7, #16]
 8005ab4:	4413      	add	r3, r2
 8005ab6:	623b      	str	r3, [r7, #32]
#endif
  }
  if (NumBytesRead) {
 8005ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d002      	beq.n	8005ac4 <SEGGER_RTT_ReadNoLock+0xf4>
    pRing->RdOff = RdOff;
 8005abe:	69bb      	ldr	r3, [r7, #24]
 8005ac0:	6a3a      	ldr	r2, [r7, #32]
 8005ac2:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8005ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	3728      	adds	r7, #40	; 0x28
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bd80      	pop	{r7, pc}
 8005ace:	bf00      	nop
 8005ad0:	20007034 	.word	0x20007034

08005ad4 <SEGGER_RTT_WriteSkipNoLock>:
*    (1) If there is not enough space in the "Up"-buffer, all data is dropped.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b08a      	sub	sp, #40	; 0x28
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	60f8      	str	r0, [r7, #12]
 8005adc:	60b9      	str	r1, [r7, #8]
 8005ade:	607a      	str	r2, [r7, #4]
  unsigned              Rem;
#if SEGGER_RTT_MEMCPY_USE_BYTELOOP
  char*                 pDst;
#endif

  pData = (const char *)pBuffer;
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Get "to-host" ring buffer and copy some elements into local variables.
  //
  pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	1c5a      	adds	r2, r3, #1
 8005ae8:	4613      	mov	r3, r2
 8005aea:	005b      	lsls	r3, r3, #1
 8005aec:	4413      	add	r3, r2
 8005aee:	00db      	lsls	r3, r3, #3
 8005af0:	4a3f      	ldr	r2, [pc, #252]	; (8005bf0 <SEGGER_RTT_WriteSkipNoLock+0x11c>)
 8005af2:	4413      	add	r3, r2
 8005af4:	623b      	str	r3, [r7, #32]
  RdOff = pRing->RdOff;
 8005af6:	6a3b      	ldr	r3, [r7, #32]
 8005af8:	691b      	ldr	r3, [r3, #16]
 8005afa:	61fb      	str	r3, [r7, #28]
  WrOff = pRing->WrOff;
 8005afc:	6a3b      	ldr	r3, [r7, #32]
 8005afe:	68db      	ldr	r3, [r3, #12]
 8005b00:	61bb      	str	r3, [r7, #24]
  //
  //    RdOff > WrOff -> Space until RdOff - 1 is free.
  //  AND
  //    WrOff + NumBytes < RdOff -> Data fits into buffer
  //
  if (RdOff <= WrOff) {
 8005b02:	69fa      	ldr	r2, [r7, #28]
 8005b04:	69bb      	ldr	r3, [r7, #24]
 8005b06:	429a      	cmp	r2, r3
 8005b08:	d854      	bhi.n	8005bb4 <SEGGER_RTT_WriteSkipNoLock+0xe0>
    //
    // Get space until WrOff will be at wrap around.
    //
    Avail = pRing->SizeOfBuffer - 1u - WrOff ;
 8005b0a:	6a3b      	ldr	r3, [r7, #32]
 8005b0c:	689a      	ldr	r2, [r3, #8]
 8005b0e:	69bb      	ldr	r3, [r7, #24]
 8005b10:	1ad3      	subs	r3, r2, r3
 8005b12:	3b01      	subs	r3, #1
 8005b14:	617b      	str	r3, [r7, #20]
    if (Avail >= NumBytes) {
 8005b16:	697a      	ldr	r2, [r7, #20]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	429a      	cmp	r2, r3
 8005b1c:	d30f      	bcc.n	8005b3e <SEGGER_RTT_WriteSkipNoLock+0x6a>
      while (NumBytes--) {
        *pDst++ = *pData++;
      };
      pRing->WrOff = WrOff;
#else
      SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
 8005b1e:	6a3b      	ldr	r3, [r7, #32]
 8005b20:	685a      	ldr	r2, [r3, #4]
 8005b22:	69bb      	ldr	r3, [r7, #24]
 8005b24:	4413      	add	r3, r2
 8005b26:	687a      	ldr	r2, [r7, #4]
 8005b28:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	f001 fb52 	bl	80071d4 <memcpy>
      pRing->WrOff = WrOff + NumBytes;
 8005b30:	69ba      	ldr	r2, [r7, #24]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	441a      	add	r2, r3
 8005b36:	6a3b      	ldr	r3, [r7, #32]
 8005b38:	60da      	str	r2, [r3, #12]
#endif
      return 1;
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	e054      	b.n	8005be8 <SEGGER_RTT_WriteSkipNoLock+0x114>
    }
    //
    // If data did not fit into space until wrap around calculate complete space in buffer.
    //
    Avail += RdOff;
 8005b3e:	697a      	ldr	r2, [r7, #20]
 8005b40:	69fb      	ldr	r3, [r7, #28]
 8005b42:	4413      	add	r3, r2
 8005b44:	617b      	str	r3, [r7, #20]
    //
    // If there is still no space for the whole of this output, don't bother.
    //
    if (Avail >= NumBytes) {
 8005b46:	697a      	ldr	r2, [r7, #20]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	429a      	cmp	r2, r3
 8005b4c:	d34b      	bcc.n	8005be6 <SEGGER_RTT_WriteSkipNoLock+0x112>
      //
      //  OK, we have enough space in buffer. Copy in one or 2 chunks
      //
      Rem = pRing->SizeOfBuffer - WrOff;      // Space until end of buffer
 8005b4e:	6a3b      	ldr	r3, [r7, #32]
 8005b50:	689a      	ldr	r2, [r3, #8]
 8005b52:	69bb      	ldr	r3, [r7, #24]
 8005b54:	1ad3      	subs	r3, r2, r3
 8005b56:	613b      	str	r3, [r7, #16]
      if (Rem > NumBytes) {
 8005b58:	693a      	ldr	r2, [r7, #16]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	d90e      	bls.n	8005b7e <SEGGER_RTT_WriteSkipNoLock+0xaa>
        while (NumBytes--) {
          *pDst++ = *pData++;
        };
        pRing->WrOff = WrOff;
#else
        SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
 8005b60:	6a3b      	ldr	r3, [r7, #32]
 8005b62:	685a      	ldr	r2, [r3, #4]
 8005b64:	69bb      	ldr	r3, [r7, #24]
 8005b66:	4413      	add	r3, r2
 8005b68:	687a      	ldr	r2, [r7, #4]
 8005b6a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	f001 fb31 	bl	80071d4 <memcpy>
        pRing->WrOff = WrOff + NumBytes;
 8005b72:	69ba      	ldr	r2, [r7, #24]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	441a      	add	r2, r3
 8005b78:	6a3b      	ldr	r3, [r7, #32]
 8005b7a:	60da      	str	r2, [r3, #12]
 8005b7c:	e018      	b.n	8005bb0 <SEGGER_RTT_WriteSkipNoLock+0xdc>
        while (NumBytes--) {
          *pDst++ = *pData++;
        };
        pRing->WrOff = WrOff;
#else
        SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, Rem);
 8005b7e:	6a3b      	ldr	r3, [r7, #32]
 8005b80:	685a      	ldr	r2, [r3, #4]
 8005b82:	69bb      	ldr	r3, [r7, #24]
 8005b84:	4413      	add	r3, r2
 8005b86:	693a      	ldr	r2, [r7, #16]
 8005b88:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	f001 fb22 	bl	80071d4 <memcpy>
        SEGGER_RTT_MEMCPY(pRing->pBuffer, pData + Rem, NumBytes - Rem);
 8005b90:	6a3b      	ldr	r3, [r7, #32]
 8005b92:	6858      	ldr	r0, [r3, #4]
 8005b94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b96:	693b      	ldr	r3, [r7, #16]
 8005b98:	18d1      	adds	r1, r2, r3
 8005b9a:	687a      	ldr	r2, [r7, #4]
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	1ad3      	subs	r3, r2, r3
 8005ba0:	461a      	mov	r2, r3
 8005ba2:	f001 fb17 	bl	80071d4 <memcpy>
        pRing->WrOff = NumBytes - Rem;
 8005ba6:	687a      	ldr	r2, [r7, #4]
 8005ba8:	693b      	ldr	r3, [r7, #16]
 8005baa:	1ad2      	subs	r2, r2, r3
 8005bac:	6a3b      	ldr	r3, [r7, #32]
 8005bae:	60da      	str	r2, [r3, #12]
#endif
      }
      return 1;
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	e019      	b.n	8005be8 <SEGGER_RTT_WriteSkipNoLock+0x114>
    }
  } else {
    Avail = RdOff - WrOff - 1u;
 8005bb4:	69fa      	ldr	r2, [r7, #28]
 8005bb6:	69bb      	ldr	r3, [r7, #24]
 8005bb8:	1ad3      	subs	r3, r2, r3
 8005bba:	3b01      	subs	r3, #1
 8005bbc:	617b      	str	r3, [r7, #20]
    if (Avail >= NumBytes) {
 8005bbe:	697a      	ldr	r2, [r7, #20]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	429a      	cmp	r2, r3
 8005bc4:	d30f      	bcc.n	8005be6 <SEGGER_RTT_WriteSkipNoLock+0x112>
      while (NumBytes--) {
        *pDst++ = *pData++;
      };
      pRing->WrOff = WrOff;
#else
      SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
 8005bc6:	6a3b      	ldr	r3, [r7, #32]
 8005bc8:	685a      	ldr	r2, [r3, #4]
 8005bca:	69bb      	ldr	r3, [r7, #24]
 8005bcc:	4413      	add	r3, r2
 8005bce:	687a      	ldr	r2, [r7, #4]
 8005bd0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	f001 fafe 	bl	80071d4 <memcpy>
      pRing->WrOff = WrOff + NumBytes;
 8005bd8:	69ba      	ldr	r2, [r7, #24]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	441a      	add	r2, r3
 8005bde:	6a3b      	ldr	r3, [r7, #32]
 8005be0:	60da      	str	r2, [r3, #12]
#endif
      return 1;
 8005be2:	2301      	movs	r3, #1
 8005be4:	e000      	b.n	8005be8 <SEGGER_RTT_WriteSkipNoLock+0x114>
    }
  }
  //
  // If we reach this point no data has been written
  //
  return 0;
 8005be6:	2300      	movs	r3, #0
}
 8005be8:	4618      	mov	r0, r3
 8005bea:	3728      	adds	r7, #40	; 0x28
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bd80      	pop	{r7, pc}
 8005bf0:	20007034 	.word	0x20007034

08005bf4 <SEGGER_RTT_ConfigUpBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigUpBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b086      	sub	sp, #24
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	60f8      	str	r0, [r7, #12]
 8005bfc:	60b9      	str	r1, [r7, #8]
 8005bfe:	607a      	str	r2, [r7, #4]
 8005c00:	603b      	str	r3, [r7, #0]
  int r;

  INIT();
 8005c02:	4b30      	ldr	r3, [pc, #192]	; (8005cc4 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8005c04:	781b      	ldrb	r3, [r3, #0]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d101      	bne.n	8005c0e <SEGGER_RTT_ConfigUpBuffer+0x1a>
 8005c0a:	f7ff fe8f 	bl	800592c <_DoInit>
  if (BufferIndex < (unsigned)_SEGGER_RTT.MaxNumUpBuffers) {
 8005c0e:	4b2d      	ldr	r3, [pc, #180]	; (8005cc4 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8005c10:	691b      	ldr	r3, [r3, #16]
 8005c12:	461a      	mov	r2, r3
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d24c      	bcs.n	8005cb4 <SEGGER_RTT_ConfigUpBuffer+0xc0>
    SEGGER_RTT_LOCK();
 8005c1a:	f3ef 8311 	mrs	r3, BASEPRI
 8005c1e:	f04f 0120 	mov.w	r1, #32
 8005c22:	f381 8811 	msr	BASEPRI, r1
 8005c26:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d032      	beq.n	8005c94 <SEGGER_RTT_ConfigUpBuffer+0xa0>
      _SEGGER_RTT.aUp[BufferIndex].sName        = sName;
 8005c2e:	4925      	ldr	r1, [pc, #148]	; (8005cc4 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	1c5a      	adds	r2, r3, #1
 8005c34:	4613      	mov	r3, r2
 8005c36:	005b      	lsls	r3, r3, #1
 8005c38:	4413      	add	r3, r2
 8005c3a:	00db      	lsls	r3, r3, #3
 8005c3c:	440b      	add	r3, r1
 8005c3e:	68ba      	ldr	r2, [r7, #8]
 8005c40:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8005c42:	4920      	ldr	r1, [pc, #128]	; (8005cc4 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	1c5a      	adds	r2, r3, #1
 8005c48:	4613      	mov	r3, r2
 8005c4a:	005b      	lsls	r3, r3, #1
 8005c4c:	4413      	add	r3, r2
 8005c4e:	00db      	lsls	r3, r3, #3
 8005c50:	440b      	add	r3, r1
 8005c52:	3304      	adds	r3, #4
 8005c54:	687a      	ldr	r2, [r7, #4]
 8005c56:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8005c58:	491a      	ldr	r1, [pc, #104]	; (8005cc4 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8005c5a:	68fa      	ldr	r2, [r7, #12]
 8005c5c:	4613      	mov	r3, r2
 8005c5e:	005b      	lsls	r3, r3, #1
 8005c60:	4413      	add	r3, r2
 8005c62:	00db      	lsls	r3, r3, #3
 8005c64:	440b      	add	r3, r1
 8005c66:	3320      	adds	r3, #32
 8005c68:	683a      	ldr	r2, [r7, #0]
 8005c6a:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aUp[BufferIndex].RdOff        = 0u;
 8005c6c:	4915      	ldr	r1, [pc, #84]	; (8005cc4 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8005c6e:	68fa      	ldr	r2, [r7, #12]
 8005c70:	4613      	mov	r3, r2
 8005c72:	005b      	lsls	r3, r3, #1
 8005c74:	4413      	add	r3, r2
 8005c76:	00db      	lsls	r3, r3, #3
 8005c78:	440b      	add	r3, r1
 8005c7a:	3328      	adds	r3, #40	; 0x28
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aUp[BufferIndex].WrOff        = 0u;
 8005c80:	4910      	ldr	r1, [pc, #64]	; (8005cc4 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8005c82:	68fa      	ldr	r2, [r7, #12]
 8005c84:	4613      	mov	r3, r2
 8005c86:	005b      	lsls	r3, r3, #1
 8005c88:	4413      	add	r3, r2
 8005c8a:	00db      	lsls	r3, r3, #3
 8005c8c:	440b      	add	r3, r1
 8005c8e:	3324      	adds	r3, #36	; 0x24
 8005c90:	2200      	movs	r2, #0
 8005c92:	601a      	str	r2, [r3, #0]
    }
    _SEGGER_RTT.aUp[BufferIndex].Flags          = Flags;
 8005c94:	490b      	ldr	r1, [pc, #44]	; (8005cc4 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8005c96:	68fa      	ldr	r2, [r7, #12]
 8005c98:	4613      	mov	r3, r2
 8005c9a:	005b      	lsls	r3, r3, #1
 8005c9c:	4413      	add	r3, r2
 8005c9e:	00db      	lsls	r3, r3, #3
 8005ca0:	440b      	add	r3, r1
 8005ca2:	332c      	adds	r3, #44	; 0x2c
 8005ca4:	6a3a      	ldr	r2, [r7, #32]
 8005ca6:	601a      	str	r2, [r3, #0]
    SEGGER_RTT_UNLOCK();
 8005ca8:	693b      	ldr	r3, [r7, #16]
 8005caa:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8005cae:	2300      	movs	r3, #0
 8005cb0:	617b      	str	r3, [r7, #20]
 8005cb2:	e002      	b.n	8005cba <SEGGER_RTT_ConfigUpBuffer+0xc6>
  } else {
    r = -1;
 8005cb4:	f04f 33ff 	mov.w	r3, #4294967295
 8005cb8:	617b      	str	r3, [r7, #20]
  }
  return r;
 8005cba:	697b      	ldr	r3, [r7, #20]
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	3718      	adds	r7, #24
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}
 8005cc4:	20007034 	.word	0x20007034

08005cc8 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b086      	sub	sp, #24
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	60f8      	str	r0, [r7, #12]
 8005cd0:	60b9      	str	r1, [r7, #8]
 8005cd2:	607a      	str	r2, [r7, #4]
 8005cd4:	603b      	str	r3, [r7, #0]
  int r;

  INIT();
 8005cd6:	4b30      	ldr	r3, [pc, #192]	; (8005d98 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 8005cd8:	781b      	ldrb	r3, [r3, #0]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d101      	bne.n	8005ce2 <SEGGER_RTT_ConfigDownBuffer+0x1a>
 8005cde:	f7ff fe25 	bl	800592c <_DoInit>
  if (BufferIndex < (unsigned)_SEGGER_RTT.MaxNumDownBuffers) {
 8005ce2:	4b2d      	ldr	r3, [pc, #180]	; (8005d98 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 8005ce4:	695b      	ldr	r3, [r3, #20]
 8005ce6:	461a      	mov	r2, r3
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d24b      	bcs.n	8005d86 <SEGGER_RTT_ConfigDownBuffer+0xbe>
    SEGGER_RTT_LOCK();
 8005cee:	f3ef 8311 	mrs	r3, BASEPRI
 8005cf2:	f04f 0120 	mov.w	r1, #32
 8005cf6:	f381 8811 	msr	BASEPRI, r1
 8005cfa:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d031      	beq.n	8005d66 <SEGGER_RTT_ConfigDownBuffer+0x9e>
      _SEGGER_RTT.aDown[BufferIndex].sName        = sName;
 8005d02:	4925      	ldr	r1, [pc, #148]	; (8005d98 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 8005d04:	68fa      	ldr	r2, [r7, #12]
 8005d06:	4613      	mov	r3, r2
 8005d08:	005b      	lsls	r3, r3, #1
 8005d0a:	4413      	add	r3, r2
 8005d0c:	00db      	lsls	r3, r3, #3
 8005d0e:	440b      	add	r3, r1
 8005d10:	3360      	adds	r3, #96	; 0x60
 8005d12:	68ba      	ldr	r2, [r7, #8]
 8005d14:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 8005d16:	4920      	ldr	r1, [pc, #128]	; (8005d98 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 8005d18:	68fa      	ldr	r2, [r7, #12]
 8005d1a:	4613      	mov	r3, r2
 8005d1c:	005b      	lsls	r3, r3, #1
 8005d1e:	4413      	add	r3, r2
 8005d20:	00db      	lsls	r3, r3, #3
 8005d22:	440b      	add	r3, r1
 8005d24:	3364      	adds	r3, #100	; 0x64
 8005d26:	687a      	ldr	r2, [r7, #4]
 8005d28:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aDown[BufferIndex].SizeOfBuffer = BufferSize;
 8005d2a:	491b      	ldr	r1, [pc, #108]	; (8005d98 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 8005d2c:	68fa      	ldr	r2, [r7, #12]
 8005d2e:	4613      	mov	r3, r2
 8005d30:	005b      	lsls	r3, r3, #1
 8005d32:	4413      	add	r3, r2
 8005d34:	00db      	lsls	r3, r3, #3
 8005d36:	440b      	add	r3, r1
 8005d38:	3368      	adds	r3, #104	; 0x68
 8005d3a:	683a      	ldr	r2, [r7, #0]
 8005d3c:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aDown[BufferIndex].RdOff        = 0u;
 8005d3e:	4916      	ldr	r1, [pc, #88]	; (8005d98 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 8005d40:	68fa      	ldr	r2, [r7, #12]
 8005d42:	4613      	mov	r3, r2
 8005d44:	005b      	lsls	r3, r3, #1
 8005d46:	4413      	add	r3, r2
 8005d48:	00db      	lsls	r3, r3, #3
 8005d4a:	440b      	add	r3, r1
 8005d4c:	3370      	adds	r3, #112	; 0x70
 8005d4e:	2200      	movs	r2, #0
 8005d50:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aDown[BufferIndex].WrOff        = 0u;
 8005d52:	4911      	ldr	r1, [pc, #68]	; (8005d98 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 8005d54:	68fa      	ldr	r2, [r7, #12]
 8005d56:	4613      	mov	r3, r2
 8005d58:	005b      	lsls	r3, r3, #1
 8005d5a:	4413      	add	r3, r2
 8005d5c:	00db      	lsls	r3, r3, #3
 8005d5e:	440b      	add	r3, r1
 8005d60:	336c      	adds	r3, #108	; 0x6c
 8005d62:	2200      	movs	r2, #0
 8005d64:	601a      	str	r2, [r3, #0]
    }
    _SEGGER_RTT.aDown[BufferIndex].Flags          = Flags;
 8005d66:	490c      	ldr	r1, [pc, #48]	; (8005d98 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 8005d68:	68fa      	ldr	r2, [r7, #12]
 8005d6a:	4613      	mov	r3, r2
 8005d6c:	005b      	lsls	r3, r3, #1
 8005d6e:	4413      	add	r3, r2
 8005d70:	00db      	lsls	r3, r3, #3
 8005d72:	440b      	add	r3, r1
 8005d74:	3374      	adds	r3, #116	; 0x74
 8005d76:	6a3a      	ldr	r2, [r7, #32]
 8005d78:	601a      	str	r2, [r3, #0]
    SEGGER_RTT_UNLOCK();
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8005d80:	2300      	movs	r3, #0
 8005d82:	617b      	str	r3, [r7, #20]
 8005d84:	e002      	b.n	8005d8c <SEGGER_RTT_ConfigDownBuffer+0xc4>
  } else {
    r = -1;
 8005d86:	f04f 33ff 	mov.w	r3, #4294967295
 8005d8a:	617b      	str	r3, [r7, #20]
  }
  return r;
 8005d8c:	697b      	ldr	r3, [r7, #20]
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	3718      	adds	r7, #24
 8005d92:	46bd      	mov	sp, r7
 8005d94:	bd80      	pop	{r7, pc}
 8005d96:	bf00      	nop
 8005d98:	20007034 	.word	0x20007034

08005d9c <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8005d9c:	b480      	push	{r7}
 8005d9e:	b087      	sub	sp, #28
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	60f8      	str	r0, [r7, #12]
 8005da4:	60b9      	str	r1, [r7, #8]
 8005da6:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8005da8:	2300      	movs	r3, #0
 8005daa:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8005dac:	e002      	b.n	8005db4 <_EncodeStr+0x18>
    Len++;
 8005dae:	693b      	ldr	r3, [r7, #16]
 8005db0:	3301      	adds	r3, #1
 8005db2:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8005db4:	68ba      	ldr	r2, [r7, #8]
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	4413      	add	r3, r2
 8005dba:	781b      	ldrb	r3, [r3, #0]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d1f6      	bne.n	8005dae <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 8005dc0:	693a      	ldr	r2, [r7, #16]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	429a      	cmp	r2, r3
 8005dc6:	d901      	bls.n	8005dcc <_EncodeStr+0x30>
    Len = Limit;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	2bfe      	cmp	r3, #254	; 0xfe
 8005dd0:	d806      	bhi.n	8005de0 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	1c5a      	adds	r2, r3, #1
 8005dd6:	60fa      	str	r2, [r7, #12]
 8005dd8:	693a      	ldr	r2, [r7, #16]
 8005dda:	b2d2      	uxtb	r2, r2
 8005ddc:	701a      	strb	r2, [r3, #0]
 8005dde:	e011      	b.n	8005e04 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	1c5a      	adds	r2, r3, #1
 8005de4:	60fa      	str	r2, [r7, #12]
 8005de6:	22ff      	movs	r2, #255	; 0xff
 8005de8:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	1c5a      	adds	r2, r3, #1
 8005dee:	60fa      	str	r2, [r7, #12]
 8005df0:	693a      	ldr	r2, [r7, #16]
 8005df2:	b2d2      	uxtb	r2, r2
 8005df4:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 8005df6:	693b      	ldr	r3, [r7, #16]
 8005df8:	0a19      	lsrs	r1, r3, #8
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	1c5a      	adds	r2, r3, #1
 8005dfe:	60fa      	str	r2, [r7, #12]
 8005e00:	b2ca      	uxtb	r2, r1
 8005e02:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8005e04:	2300      	movs	r3, #0
 8005e06:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8005e08:	e00a      	b.n	8005e20 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 8005e0a:	68ba      	ldr	r2, [r7, #8]
 8005e0c:	1c53      	adds	r3, r2, #1
 8005e0e:	60bb      	str	r3, [r7, #8]
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	1c59      	adds	r1, r3, #1
 8005e14:	60f9      	str	r1, [r7, #12]
 8005e16:	7812      	ldrb	r2, [r2, #0]
 8005e18:	701a      	strb	r2, [r3, #0]
    n++;
 8005e1a:	697b      	ldr	r3, [r7, #20]
 8005e1c:	3301      	adds	r3, #1
 8005e1e:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8005e20:	697a      	ldr	r2, [r7, #20]
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	429a      	cmp	r2, r3
 8005e26:	d3f0      	bcc.n	8005e0a <_EncodeStr+0x6e>
  }
  return pPayload;
 8005e28:	68fb      	ldr	r3, [r7, #12]
}
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	371c      	adds	r7, #28
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e34:	4770      	bx	lr

08005e36 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8005e36:	b480      	push	{r7}
 8005e38:	b083      	sub	sp, #12
 8005e3a:	af00      	add	r7, sp, #0
 8005e3c:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	3304      	adds	r3, #4
}
 8005e42:	4618      	mov	r0, r3
 8005e44:	370c      	adds	r7, #12
 8005e46:	46bd      	mov	sp, r7
 8005e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4c:	4770      	bx	lr
	...

08005e50 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b082      	sub	sp, #8
 8005e54:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005e56:	1cfb      	adds	r3, r7, #3
 8005e58:	2201      	movs	r2, #1
 8005e5a:	4619      	mov	r1, r3
 8005e5c:	2001      	movs	r0, #1
 8005e5e:	f7ff fdb7 	bl	80059d0 <SEGGER_RTT_ReadNoLock>
 8005e62:	4603      	mov	r3, r0
 8005e64:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	dd4c      	ble.n	8005f06 <_HandleIncomingPacket+0xb6>
    switch (Cmd) {
 8005e6c:	78fb      	ldrb	r3, [r7, #3]
 8005e6e:	2b07      	cmp	r3, #7
 8005e70:	dc16      	bgt.n	8005ea0 <_HandleIncomingPacket+0x50>
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	dd3c      	ble.n	8005ef0 <_HandleIncomingPacket+0xa0>
 8005e76:	3b01      	subs	r3, #1
 8005e78:	2b06      	cmp	r3, #6
 8005e7a:	d839      	bhi.n	8005ef0 <_HandleIncomingPacket+0xa0>
 8005e7c:	a201      	add	r2, pc, #4	; (adr r2, 8005e84 <_HandleIncomingPacket+0x34>)
 8005e7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e82:	bf00      	nop
 8005e84:	08005ea7 	.word	0x08005ea7
 8005e88:	08005ead 	.word	0x08005ead
 8005e8c:	08005eb3 	.word	0x08005eb3
 8005e90:	08005eb9 	.word	0x08005eb9
 8005e94:	08005ebf 	.word	0x08005ebf
 8005e98:	08005ec5 	.word	0x08005ec5
 8005e9c:	08005ecb 	.word	0x08005ecb
 8005ea0:	2b80      	cmp	r3, #128	; 0x80
 8005ea2:	d015      	beq.n	8005ed0 <_HandleIncomingPacket+0x80>
 8005ea4:	e024      	b.n	8005ef0 <_HandleIncomingPacket+0xa0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8005ea6:	f000 fb85 	bl	80065b4 <SEGGER_SYSVIEW_Start>
      break;
 8005eaa:	e031      	b.n	8005f10 <_HandleIncomingPacket+0xc0>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8005eac:	f000 fc3e 	bl	800672c <SEGGER_SYSVIEW_Stop>
      break;
 8005eb0:	e02e      	b.n	8005f10 <_HandleIncomingPacket+0xc0>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8005eb2:	f000 fe19 	bl	8006ae8 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8005eb6:	e02b      	b.n	8005f10 <_HandleIncomingPacket+0xc0>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8005eb8:	f000 fdde 	bl	8006a78 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8005ebc:	e028      	b.n	8005f10 <_HandleIncomingPacket+0xc0>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8005ebe:	f000 fc5b 	bl	8006778 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8005ec2:	e025      	b.n	8005f10 <_HandleIncomingPacket+0xc0>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8005ec4:	f001 f8b4 	bl	8007030 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8005ec8:	e022      	b.n	8005f10 <_HandleIncomingPacket+0xc0>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8005eca:	f001 f893 	bl	8006ff4 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8005ece:	e01f      	b.n	8005f10 <_HandleIncomingPacket+0xc0>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005ed0:	1cfb      	adds	r3, r7, #3
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	4619      	mov	r1, r3
 8005ed6:	2001      	movs	r0, #1
 8005ed8:	f7ff fd7a 	bl	80059d0 <SEGGER_RTT_ReadNoLock>
 8005edc:	4603      	mov	r3, r0
 8005ede:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	dd11      	ble.n	8005f0a <_HandleIncomingPacket+0xba>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8005ee6:	78fb      	ldrb	r3, [r7, #3]
 8005ee8:	4618      	mov	r0, r3
 8005eea:	f001 f803 	bl	8006ef4 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8005eee:	e00c      	b.n	8005f0a <_HandleIncomingPacket+0xba>
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8005ef0:	78fb      	ldrb	r3, [r7, #3]
 8005ef2:	b25b      	sxtb	r3, r3
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	da0a      	bge.n	8005f0e <_HandleIncomingPacket+0xbe>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005ef8:	1cfb      	adds	r3, r7, #3
 8005efa:	2201      	movs	r2, #1
 8005efc:	4619      	mov	r1, r3
 8005efe:	2001      	movs	r0, #1
 8005f00:	f7ff fd66 	bl	80059d0 <SEGGER_RTT_ReadNoLock>
      }
      break;
 8005f04:	e003      	b.n	8005f0e <_HandleIncomingPacket+0xbe>
    }
  }
 8005f06:	bf00      	nop
 8005f08:	e002      	b.n	8005f10 <_HandleIncomingPacket+0xc0>
      break;
 8005f0a:	bf00      	nop
 8005f0c:	e000      	b.n	8005f10 <_HandleIncomingPacket+0xc0>
      break;
 8005f0e:	bf00      	nop
}
 8005f10:	bf00      	nop
 8005f12:	3708      	adds	r7, #8
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bd80      	pop	{r7, pc}

08005f18 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b08c      	sub	sp, #48	; 0x30
 8005f1c:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8005f1e:	2301      	movs	r3, #1
 8005f20:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8005f22:	1d3b      	adds	r3, r7, #4
 8005f24:	3301      	adds	r3, #1
 8005f26:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8005f28:	69fb      	ldr	r3, [r7, #28]
 8005f2a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f2c:	4b30      	ldr	r3, [pc, #192]	; (8005ff0 <_TrySendOverflowPacket+0xd8>)
 8005f2e:	695b      	ldr	r3, [r3, #20]
 8005f30:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f32:	e00b      	b.n	8005f4c <_TrySendOverflowPacket+0x34>
 8005f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f36:	b2da      	uxtb	r2, r3
 8005f38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f3a:	1c59      	adds	r1, r3, #1
 8005f3c:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005f3e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f42:	b2d2      	uxtb	r2, r2
 8005f44:	701a      	strb	r2, [r3, #0]
 8005f46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f48:	09db      	lsrs	r3, r3, #7
 8005f4a:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f4e:	2b7f      	cmp	r3, #127	; 0x7f
 8005f50:	d8f0      	bhi.n	8005f34 <_TrySendOverflowPacket+0x1c>
 8005f52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f54:	1c5a      	adds	r2, r3, #1
 8005f56:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005f58:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f5a:	b2d2      	uxtb	r2, r2
 8005f5c:	701a      	strb	r2, [r3, #0]
 8005f5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f60:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005f62:	4b24      	ldr	r3, [pc, #144]	; (8005ff4 <_TrySendOverflowPacket+0xdc>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8005f68:	4b21      	ldr	r3, [pc, #132]	; (8005ff0 <_TrySendOverflowPacket+0xd8>)
 8005f6a:	68db      	ldr	r3, [r3, #12]
 8005f6c:	69ba      	ldr	r2, [r7, #24]
 8005f6e:	1ad3      	subs	r3, r2, r3
 8005f70:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8005f72:	69fb      	ldr	r3, [r7, #28]
 8005f74:	627b      	str	r3, [r7, #36]	; 0x24
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	623b      	str	r3, [r7, #32]
 8005f7a:	e00b      	b.n	8005f94 <_TrySendOverflowPacket+0x7c>
 8005f7c:	6a3b      	ldr	r3, [r7, #32]
 8005f7e:	b2da      	uxtb	r2, r3
 8005f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f82:	1c59      	adds	r1, r3, #1
 8005f84:	6279      	str	r1, [r7, #36]	; 0x24
 8005f86:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f8a:	b2d2      	uxtb	r2, r2
 8005f8c:	701a      	strb	r2, [r3, #0]
 8005f8e:	6a3b      	ldr	r3, [r7, #32]
 8005f90:	09db      	lsrs	r3, r3, #7
 8005f92:	623b      	str	r3, [r7, #32]
 8005f94:	6a3b      	ldr	r3, [r7, #32]
 8005f96:	2b7f      	cmp	r3, #127	; 0x7f
 8005f98:	d8f0      	bhi.n	8005f7c <_TrySendOverflowPacket+0x64>
 8005f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f9c:	1c5a      	adds	r2, r3, #1
 8005f9e:	627a      	str	r2, [r7, #36]	; 0x24
 8005fa0:	6a3a      	ldr	r2, [r7, #32]
 8005fa2:	b2d2      	uxtb	r2, r2
 8005fa4:	701a      	strb	r2, [r3, #0]
 8005fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fa8:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8005faa:	1d3b      	adds	r3, r7, #4
 8005fac:	69fa      	ldr	r2, [r7, #28]
 8005fae:	1ad3      	subs	r3, r2, r3
 8005fb0:	461a      	mov	r2, r3
 8005fb2:	1d3b      	adds	r3, r7, #4
 8005fb4:	4619      	mov	r1, r3
 8005fb6:	2001      	movs	r0, #1
 8005fb8:	f7ff fd8c 	bl	8005ad4 <SEGGER_RTT_WriteSkipNoLock>
 8005fbc:	4603      	mov	r3, r0
 8005fbe:	613b      	str	r3, [r7, #16]
  if (Status) {
 8005fc0:	693b      	ldr	r3, [r7, #16]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d009      	beq.n	8005fda <_TrySendOverflowPacket+0xc2>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8005fc6:	4a0a      	ldr	r2, [pc, #40]	; (8005ff0 <_TrySendOverflowPacket+0xd8>)
 8005fc8:	69bb      	ldr	r3, [r7, #24]
 8005fca:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8005fcc:	4b08      	ldr	r3, [pc, #32]	; (8005ff0 <_TrySendOverflowPacket+0xd8>)
 8005fce:	781b      	ldrb	r3, [r3, #0]
 8005fd0:	3b01      	subs	r3, #1
 8005fd2:	b2da      	uxtb	r2, r3
 8005fd4:	4b06      	ldr	r3, [pc, #24]	; (8005ff0 <_TrySendOverflowPacket+0xd8>)
 8005fd6:	701a      	strb	r2, [r3, #0]
 8005fd8:	e004      	b.n	8005fe4 <_TrySendOverflowPacket+0xcc>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8005fda:	4b05      	ldr	r3, [pc, #20]	; (8005ff0 <_TrySendOverflowPacket+0xd8>)
 8005fdc:	695b      	ldr	r3, [r3, #20]
 8005fde:	3301      	adds	r3, #1
 8005fe0:	4a03      	ldr	r2, [pc, #12]	; (8005ff0 <_TrySendOverflowPacket+0xd8>)
 8005fe2:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8005fe4:	693b      	ldr	r3, [r7, #16]
}
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	3730      	adds	r7, #48	; 0x30
 8005fea:	46bd      	mov	sp, r7
 8005fec:	bd80      	pop	{r7, pc}
 8005fee:	bf00      	nop
 8005ff0:	20006e60 	.word	0x20006e60
 8005ff4:	e0001004 	.word	0xe0001004

08005ff8 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b08a      	sub	sp, #40	; 0x28
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	60f8      	str	r0, [r7, #12]
 8006000:	60b9      	str	r1, [r7, #8]
 8006002:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8006004:	4b63      	ldr	r3, [pc, #396]	; (8006194 <_SendPacket+0x19c>)
 8006006:	781b      	ldrb	r3, [r3, #0]
 8006008:	2b01      	cmp	r3, #1
 800600a:	d010      	beq.n	800602e <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 800600c:	4b61      	ldr	r3, [pc, #388]	; (8006194 <_SendPacket+0x19c>)
 800600e:	781b      	ldrb	r3, [r3, #0]
 8006010:	2b00      	cmp	r3, #0
 8006012:	f000 80a1 	beq.w	8006158 <_SendPacket+0x160>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8006016:	4b5f      	ldr	r3, [pc, #380]	; (8006194 <_SendPacket+0x19c>)
 8006018:	781b      	ldrb	r3, [r3, #0]
 800601a:	2b02      	cmp	r3, #2
 800601c:	d109      	bne.n	8006032 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 800601e:	f7ff ff7b 	bl	8005f18 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8006022:	4b5c      	ldr	r3, [pc, #368]	; (8006194 <_SendPacket+0x19c>)
 8006024:	781b      	ldrb	r3, [r3, #0]
 8006026:	2b01      	cmp	r3, #1
 8006028:	f040 8098 	bne.w	800615c <_SendPacket+0x164>
      goto SendDone;
    }
  }
Send:
 800602c:	e001      	b.n	8006032 <_SendPacket+0x3a>
    goto Send;
 800602e:	bf00      	nop
 8006030:	e000      	b.n	8006034 <_SendPacket+0x3c>
Send:
 8006032:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2b1f      	cmp	r3, #31
 8006038:	d809      	bhi.n	800604e <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800603a:	4b56      	ldr	r3, [pc, #344]	; (8006194 <_SendPacket+0x19c>)
 800603c:	69da      	ldr	r2, [r3, #28]
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	fa22 f303 	lsr.w	r3, r2, r3
 8006044:	f003 0301 	and.w	r3, r3, #1
 8006048:	2b00      	cmp	r3, #0
 800604a:	f040 8089 	bne.w	8006160 <_SendPacket+0x168>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2b17      	cmp	r3, #23
 8006052:	d807      	bhi.n	8006064 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	3b01      	subs	r3, #1
 8006058:	60fb      	str	r3, [r7, #12]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	b2da      	uxtb	r2, r3
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	701a      	strb	r2, [r3, #0]
 8006062:	e03d      	b.n	80060e0 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8006064:	68ba      	ldr	r2, [r7, #8]
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	1ad3      	subs	r3, r2, r3
 800606a:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 800606c:	69fb      	ldr	r3, [r7, #28]
 800606e:	2b7f      	cmp	r3, #127	; 0x7f
 8006070:	d912      	bls.n	8006098 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 8006072:	69fb      	ldr	r3, [r7, #28]
 8006074:	09da      	lsrs	r2, r3, #7
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	3b01      	subs	r3, #1
 800607a:	60fb      	str	r3, [r7, #12]
 800607c:	b2d2      	uxtb	r2, r2
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8006082:	69fb      	ldr	r3, [r7, #28]
 8006084:	b2db      	uxtb	r3, r3
 8006086:	68fa      	ldr	r2, [r7, #12]
 8006088:	3a01      	subs	r2, #1
 800608a:	60fa      	str	r2, [r7, #12]
 800608c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006090:	b2da      	uxtb	r2, r3
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	701a      	strb	r2, [r3, #0]
 8006096:	e006      	b.n	80060a6 <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	3b01      	subs	r3, #1
 800609c:	60fb      	str	r3, [r7, #12]
 800609e:	69fb      	ldr	r3, [r7, #28]
 80060a0:	b2da      	uxtb	r2, r3
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2b7f      	cmp	r3, #127	; 0x7f
 80060aa:	d912      	bls.n	80060d2 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	09da      	lsrs	r2, r3, #7
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	3b01      	subs	r3, #1
 80060b4:	60fb      	str	r3, [r7, #12]
 80060b6:	b2d2      	uxtb	r2, r2
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	b2db      	uxtb	r3, r3
 80060c0:	68fa      	ldr	r2, [r7, #12]
 80060c2:	3a01      	subs	r2, #1
 80060c4:	60fa      	str	r2, [r7, #12]
 80060c6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80060ca:	b2da      	uxtb	r2, r3
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	701a      	strb	r2, [r3, #0]
 80060d0:	e006      	b.n	80060e0 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	3b01      	subs	r3, #1
 80060d6:	60fb      	str	r3, [r7, #12]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	b2da      	uxtb	r2, r3
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80060e0:	4b2d      	ldr	r3, [pc, #180]	; (8006198 <_SendPacket+0x1a0>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80060e6:	4b2b      	ldr	r3, [pc, #172]	; (8006194 <_SendPacket+0x19c>)
 80060e8:	68db      	ldr	r3, [r3, #12]
 80060ea:	69ba      	ldr	r2, [r7, #24]
 80060ec:	1ad3      	subs	r3, r2, r3
 80060ee:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	627b      	str	r3, [r7, #36]	; 0x24
 80060f4:	697b      	ldr	r3, [r7, #20]
 80060f6:	623b      	str	r3, [r7, #32]
 80060f8:	e00b      	b.n	8006112 <_SendPacket+0x11a>
 80060fa:	6a3b      	ldr	r3, [r7, #32]
 80060fc:	b2da      	uxtb	r2, r3
 80060fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006100:	1c59      	adds	r1, r3, #1
 8006102:	6279      	str	r1, [r7, #36]	; 0x24
 8006104:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006108:	b2d2      	uxtb	r2, r2
 800610a:	701a      	strb	r2, [r3, #0]
 800610c:	6a3b      	ldr	r3, [r7, #32]
 800610e:	09db      	lsrs	r3, r3, #7
 8006110:	623b      	str	r3, [r7, #32]
 8006112:	6a3b      	ldr	r3, [r7, #32]
 8006114:	2b7f      	cmp	r3, #127	; 0x7f
 8006116:	d8f0      	bhi.n	80060fa <_SendPacket+0x102>
 8006118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800611a:	1c5a      	adds	r2, r3, #1
 800611c:	627a      	str	r2, [r7, #36]	; 0x24
 800611e:	6a3a      	ldr	r2, [r7, #32]
 8006120:	b2d2      	uxtb	r2, r2
 8006122:	701a      	strb	r2, [r3, #0]
 8006124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006126:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8006128:	68ba      	ldr	r2, [r7, #8]
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	1ad3      	subs	r3, r2, r3
 800612e:	461a      	mov	r2, r3
 8006130:	68f9      	ldr	r1, [r7, #12]
 8006132:	2001      	movs	r0, #1
 8006134:	f7ff fcce 	bl	8005ad4 <SEGGER_RTT_WriteSkipNoLock>
 8006138:	4603      	mov	r3, r0
 800613a:	613b      	str	r3, [r7, #16]
  if (Status) {
 800613c:	693b      	ldr	r3, [r7, #16]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d003      	beq.n	800614a <_SendPacket+0x152>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8006142:	4a14      	ldr	r2, [pc, #80]	; (8006194 <_SendPacket+0x19c>)
 8006144:	69bb      	ldr	r3, [r7, #24]
 8006146:	60d3      	str	r3, [r2, #12]
 8006148:	e00b      	b.n	8006162 <_SendPacket+0x16a>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800614a:	4b12      	ldr	r3, [pc, #72]	; (8006194 <_SendPacket+0x19c>)
 800614c:	781b      	ldrb	r3, [r3, #0]
 800614e:	3301      	adds	r3, #1
 8006150:	b2da      	uxtb	r2, r3
 8006152:	4b10      	ldr	r3, [pc, #64]	; (8006194 <_SendPacket+0x19c>)
 8006154:	701a      	strb	r2, [r3, #0]
 8006156:	e004      	b.n	8006162 <_SendPacket+0x16a>
    goto SendDone;
 8006158:	bf00      	nop
 800615a:	e002      	b.n	8006162 <_SendPacket+0x16a>
      goto SendDone;
 800615c:	bf00      	nop
 800615e:	e000      	b.n	8006162 <_SendPacket+0x16a>
      goto SendDone;
 8006160:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8006162:	4b0e      	ldr	r3, [pc, #56]	; (800619c <_SendPacket+0x1a4>)
 8006164:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8006168:	4b0c      	ldr	r3, [pc, #48]	; (800619c <_SendPacket+0x1a4>)
 800616a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800616e:	429a      	cmp	r2, r3
 8006170:	d00b      	beq.n	800618a <_SendPacket+0x192>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8006172:	4b08      	ldr	r3, [pc, #32]	; (8006194 <_SendPacket+0x19c>)
 8006174:	789b      	ldrb	r3, [r3, #2]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d107      	bne.n	800618a <_SendPacket+0x192>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800617a:	4b06      	ldr	r3, [pc, #24]	; (8006194 <_SendPacket+0x19c>)
 800617c:	2201      	movs	r2, #1
 800617e:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8006180:	f7ff fe66 	bl	8005e50 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8006184:	4b03      	ldr	r3, [pc, #12]	; (8006194 <_SendPacket+0x19c>)
 8006186:	2200      	movs	r2, #0
 8006188:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800618a:	bf00      	nop
 800618c:	3728      	adds	r7, #40	; 0x28
 800618e:	46bd      	mov	sp, r7
 8006190:	bd80      	pop	{r7, pc}
 8006192:	bf00      	nop
 8006194:	20006e60 	.word	0x20006e60
 8006198:	e0001004 	.word	0xe0001004
 800619c:	20007034 	.word	0x20007034

080061a0 <SEGGER_SYSVIEW_Init>:
*    to identify the SystemView channel.
*
*  Notes
*    The channel is configured by the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b086      	sub	sp, #24
 80061a4:	af02      	add	r7, sp, #8
 80061a6:	60f8      	str	r0, [r7, #12]
 80061a8:	60b9      	str	r1, [r7, #8]
 80061aa:	607a      	str	r2, [r7, #4]
 80061ac:	603b      	str	r3, [r7, #0]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
  _SYSVIEW_Globals.EnableState      = 0;
  _SYSVIEW_Globals.PacketCount      = 0;
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 80061ae:	2300      	movs	r3, #0
 80061b0:	9300      	str	r3, [sp, #0]
 80061b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80061b6:	4a14      	ldr	r2, [pc, #80]	; (8006208 <SEGGER_SYSVIEW_Init+0x68>)
 80061b8:	4914      	ldr	r1, [pc, #80]	; (800620c <SEGGER_SYSVIEW_Init+0x6c>)
 80061ba:	2001      	movs	r0, #1
 80061bc:	f7ff fd1a 	bl	8005bf4 <SEGGER_RTT_ConfigUpBuffer>
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 80061c0:	2300      	movs	r3, #0
 80061c2:	9300      	str	r3, [sp, #0]
 80061c4:	2308      	movs	r3, #8
 80061c6:	4a12      	ldr	r2, [pc, #72]	; (8006210 <SEGGER_SYSVIEW_Init+0x70>)
 80061c8:	4910      	ldr	r1, [pc, #64]	; (800620c <SEGGER_SYSVIEW_Init+0x6c>)
 80061ca:	2001      	movs	r0, #1
 80061cc:	f7ff fd7c 	bl	8005cc8 <SEGGER_RTT_ConfigDownBuffer>
  // TODO: Use SEGGER_RTT_AllocDownBuffer when SystemViewer is able to handle another Down Channel than Up Channel.
  //
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 80061d0:	4b10      	ldr	r3, [pc, #64]	; (8006214 <SEGGER_SYSVIEW_Init+0x74>)
 80061d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80061d6:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80061d8:	4b0f      	ldr	r3, [pc, #60]	; (8006218 <SEGGER_SYSVIEW_Init+0x78>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4a0d      	ldr	r2, [pc, #52]	; (8006214 <SEGGER_SYSVIEW_Init+0x74>)
 80061de:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 80061e0:	4a0c      	ldr	r2, [pc, #48]	; (8006214 <SEGGER_SYSVIEW_Init+0x74>)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 80061e6:	4a0b      	ldr	r2, [pc, #44]	; (8006214 <SEGGER_SYSVIEW_Init+0x74>)
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 80061ec:	4a09      	ldr	r2, [pc, #36]	; (8006214 <SEGGER_SYSVIEW_Init+0x74>)
 80061ee:	68bb      	ldr	r3, [r7, #8]
 80061f0:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 80061f2:	4a08      	ldr	r2, [pc, #32]	; (8006214 <SEGGER_SYSVIEW_Init+0x74>)
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 80061f8:	4b06      	ldr	r3, [pc, #24]	; (8006214 <SEGGER_SYSVIEW_Init+0x74>)
 80061fa:	2200      	movs	r2, #0
 80061fc:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 80061fe:	bf00      	nop
 8006200:	3710      	adds	r7, #16
 8006202:	46bd      	mov	sp, r7
 8006204:	bd80      	pop	{r7, pc}
 8006206:	bf00      	nop
 8006208:	20004e58 	.word	0x20004e58
 800620c:	08008474 	.word	0x08008474
 8006210:	20006e58 	.word	0x20006e58
 8006214:	20006e60 	.word	0x20006e60
 8006218:	e0001004 	.word	0xe0001004

0800621c <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 800621c:	b480      	push	{r7}
 800621e:	b083      	sub	sp, #12
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8006224:	4a04      	ldr	r2, [pc, #16]	; (8006238 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6113      	str	r3, [r2, #16]
}
 800622a:	bf00      	nop
 800622c:	370c      	adds	r7, #12
 800622e:	46bd      	mov	sp, r7
 8006230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006234:	4770      	bx	lr
 8006236:	bf00      	nop
 8006238:	20006e60 	.word	0x20006e60

0800623c <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 800623c:	b580      	push	{r7, lr}
 800623e:	b084      	sub	sp, #16
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006244:	f3ef 8311 	mrs	r3, BASEPRI
 8006248:	f04f 0120 	mov.w	r1, #32
 800624c:	f381 8811 	msr	BASEPRI, r1
 8006250:	60fb      	str	r3, [r7, #12]
 8006252:	4808      	ldr	r0, [pc, #32]	; (8006274 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8006254:	f7ff fdef 	bl	8005e36 <_PreparePacket>
 8006258:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 800625a:	687a      	ldr	r2, [r7, #4]
 800625c:	68b9      	ldr	r1, [r7, #8]
 800625e:	68b8      	ldr	r0, [r7, #8]
 8006260:	f7ff feca 	bl	8005ff8 <_SendPacket>
  RECORD_END();
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f383 8811 	msr	BASEPRI, r3
}
 800626a:	bf00      	nop
 800626c:	3710      	adds	r7, #16
 800626e:	46bd      	mov	sp, r7
 8006270:	bd80      	pop	{r7, pc}
 8006272:	bf00      	nop
 8006274:	20006e90 	.word	0x20006e90

08006278 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8006278:	b580      	push	{r7, lr}
 800627a:	b088      	sub	sp, #32
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
 8006280:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006282:	f3ef 8311 	mrs	r3, BASEPRI
 8006286:	f04f 0120 	mov.w	r1, #32
 800628a:	f381 8811 	msr	BASEPRI, r1
 800628e:	617b      	str	r3, [r7, #20]
 8006290:	4816      	ldr	r0, [pc, #88]	; (80062ec <SEGGER_SYSVIEW_RecordU32+0x74>)
 8006292:	f7ff fdd0 	bl	8005e36 <_PreparePacket>
 8006296:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006298:	693b      	ldr	r3, [r7, #16]
 800629a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	61fb      	str	r3, [r7, #28]
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	61bb      	str	r3, [r7, #24]
 80062a4:	e00b      	b.n	80062be <SEGGER_SYSVIEW_RecordU32+0x46>
 80062a6:	69bb      	ldr	r3, [r7, #24]
 80062a8:	b2da      	uxtb	r2, r3
 80062aa:	69fb      	ldr	r3, [r7, #28]
 80062ac:	1c59      	adds	r1, r3, #1
 80062ae:	61f9      	str	r1, [r7, #28]
 80062b0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80062b4:	b2d2      	uxtb	r2, r2
 80062b6:	701a      	strb	r2, [r3, #0]
 80062b8:	69bb      	ldr	r3, [r7, #24]
 80062ba:	09db      	lsrs	r3, r3, #7
 80062bc:	61bb      	str	r3, [r7, #24]
 80062be:	69bb      	ldr	r3, [r7, #24]
 80062c0:	2b7f      	cmp	r3, #127	; 0x7f
 80062c2:	d8f0      	bhi.n	80062a6 <SEGGER_SYSVIEW_RecordU32+0x2e>
 80062c4:	69fb      	ldr	r3, [r7, #28]
 80062c6:	1c5a      	adds	r2, r3, #1
 80062c8:	61fa      	str	r2, [r7, #28]
 80062ca:	69ba      	ldr	r2, [r7, #24]
 80062cc:	b2d2      	uxtb	r2, r2
 80062ce:	701a      	strb	r2, [r3, #0]
 80062d0:	69fb      	ldr	r3, [r7, #28]
 80062d2:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80062d4:	687a      	ldr	r2, [r7, #4]
 80062d6:	68f9      	ldr	r1, [r7, #12]
 80062d8:	6938      	ldr	r0, [r7, #16]
 80062da:	f7ff fe8d 	bl	8005ff8 <_SendPacket>
  RECORD_END();
 80062de:	697b      	ldr	r3, [r7, #20]
 80062e0:	f383 8811 	msr	BASEPRI, r3
}
 80062e4:	bf00      	nop
 80062e6:	3720      	adds	r7, #32
 80062e8:	46bd      	mov	sp, r7
 80062ea:	bd80      	pop	{r7, pc}
 80062ec:	20006e90 	.word	0x20006e90

080062f0 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b08c      	sub	sp, #48	; 0x30
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	60f8      	str	r0, [r7, #12]
 80062f8:	60b9      	str	r1, [r7, #8]
 80062fa:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80062fc:	f3ef 8311 	mrs	r3, BASEPRI
 8006300:	f04f 0120 	mov.w	r1, #32
 8006304:	f381 8811 	msr	BASEPRI, r1
 8006308:	61fb      	str	r3, [r7, #28]
 800630a:	4825      	ldr	r0, [pc, #148]	; (80063a0 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 800630c:	f7ff fd93 	bl	8005e36 <_PreparePacket>
 8006310:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8006312:	69bb      	ldr	r3, [r7, #24]
 8006314:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	62fb      	str	r3, [r7, #44]	; 0x2c
 800631a:	68bb      	ldr	r3, [r7, #8]
 800631c:	62bb      	str	r3, [r7, #40]	; 0x28
 800631e:	e00b      	b.n	8006338 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8006320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006322:	b2da      	uxtb	r2, r3
 8006324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006326:	1c59      	adds	r1, r3, #1
 8006328:	62f9      	str	r1, [r7, #44]	; 0x2c
 800632a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800632e:	b2d2      	uxtb	r2, r2
 8006330:	701a      	strb	r2, [r3, #0]
 8006332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006334:	09db      	lsrs	r3, r3, #7
 8006336:	62bb      	str	r3, [r7, #40]	; 0x28
 8006338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800633a:	2b7f      	cmp	r3, #127	; 0x7f
 800633c:	d8f0      	bhi.n	8006320 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800633e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006340:	1c5a      	adds	r2, r3, #1
 8006342:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006344:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006346:	b2d2      	uxtb	r2, r2
 8006348:	701a      	strb	r2, [r3, #0]
 800634a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800634c:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800634e:	697b      	ldr	r3, [r7, #20]
 8006350:	627b      	str	r3, [r7, #36]	; 0x24
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	623b      	str	r3, [r7, #32]
 8006356:	e00b      	b.n	8006370 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8006358:	6a3b      	ldr	r3, [r7, #32]
 800635a:	b2da      	uxtb	r2, r3
 800635c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800635e:	1c59      	adds	r1, r3, #1
 8006360:	6279      	str	r1, [r7, #36]	; 0x24
 8006362:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006366:	b2d2      	uxtb	r2, r2
 8006368:	701a      	strb	r2, [r3, #0]
 800636a:	6a3b      	ldr	r3, [r7, #32]
 800636c:	09db      	lsrs	r3, r3, #7
 800636e:	623b      	str	r3, [r7, #32]
 8006370:	6a3b      	ldr	r3, [r7, #32]
 8006372:	2b7f      	cmp	r3, #127	; 0x7f
 8006374:	d8f0      	bhi.n	8006358 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8006376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006378:	1c5a      	adds	r2, r3, #1
 800637a:	627a      	str	r2, [r7, #36]	; 0x24
 800637c:	6a3a      	ldr	r2, [r7, #32]
 800637e:	b2d2      	uxtb	r2, r2
 8006380:	701a      	strb	r2, [r3, #0]
 8006382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006384:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006386:	68fa      	ldr	r2, [r7, #12]
 8006388:	6979      	ldr	r1, [r7, #20]
 800638a:	69b8      	ldr	r0, [r7, #24]
 800638c:	f7ff fe34 	bl	8005ff8 <_SendPacket>
  RECORD_END();
 8006390:	69fb      	ldr	r3, [r7, #28]
 8006392:	f383 8811 	msr	BASEPRI, r3
}
 8006396:	bf00      	nop
 8006398:	3730      	adds	r7, #48	; 0x30
 800639a:	46bd      	mov	sp, r7
 800639c:	bd80      	pop	{r7, pc}
 800639e:	bf00      	nop
 80063a0:	20006e90 	.word	0x20006e90

080063a4 <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b08e      	sub	sp, #56	; 0x38
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	60f8      	str	r0, [r7, #12]
 80063ac:	60b9      	str	r1, [r7, #8]
 80063ae:	607a      	str	r2, [r7, #4]
 80063b0:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 80063b2:	f3ef 8311 	mrs	r3, BASEPRI
 80063b6:	f04f 0120 	mov.w	r1, #32
 80063ba:	f381 8811 	msr	BASEPRI, r1
 80063be:	61fb      	str	r3, [r7, #28]
 80063c0:	4832      	ldr	r0, [pc, #200]	; (800648c <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 80063c2:	f7ff fd38 	bl	8005e36 <_PreparePacket>
 80063c6:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80063c8:	69bb      	ldr	r3, [r7, #24]
 80063ca:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80063cc:	697b      	ldr	r3, [r7, #20]
 80063ce:	637b      	str	r3, [r7, #52]	; 0x34
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	633b      	str	r3, [r7, #48]	; 0x30
 80063d4:	e00b      	b.n	80063ee <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 80063d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063d8:	b2da      	uxtb	r2, r3
 80063da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063dc:	1c59      	adds	r1, r3, #1
 80063de:	6379      	str	r1, [r7, #52]	; 0x34
 80063e0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80063e4:	b2d2      	uxtb	r2, r2
 80063e6:	701a      	strb	r2, [r3, #0]
 80063e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063ea:	09db      	lsrs	r3, r3, #7
 80063ec:	633b      	str	r3, [r7, #48]	; 0x30
 80063ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063f0:	2b7f      	cmp	r3, #127	; 0x7f
 80063f2:	d8f0      	bhi.n	80063d6 <SEGGER_SYSVIEW_RecordU32x3+0x32>
 80063f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063f6:	1c5a      	adds	r2, r3, #1
 80063f8:	637a      	str	r2, [r7, #52]	; 0x34
 80063fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80063fc:	b2d2      	uxtb	r2, r2
 80063fe:	701a      	strb	r2, [r3, #0]
 8006400:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006402:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	62bb      	str	r3, [r7, #40]	; 0x28
 800640c:	e00b      	b.n	8006426 <SEGGER_SYSVIEW_RecordU32x3+0x82>
 800640e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006410:	b2da      	uxtb	r2, r3
 8006412:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006414:	1c59      	adds	r1, r3, #1
 8006416:	62f9      	str	r1, [r7, #44]	; 0x2c
 8006418:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800641c:	b2d2      	uxtb	r2, r2
 800641e:	701a      	strb	r2, [r3, #0]
 8006420:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006422:	09db      	lsrs	r3, r3, #7
 8006424:	62bb      	str	r3, [r7, #40]	; 0x28
 8006426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006428:	2b7f      	cmp	r3, #127	; 0x7f
 800642a:	d8f0      	bhi.n	800640e <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 800642c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800642e:	1c5a      	adds	r2, r3, #1
 8006430:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006432:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006434:	b2d2      	uxtb	r2, r2
 8006436:	701a      	strb	r2, [r3, #0]
 8006438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800643a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 800643c:	697b      	ldr	r3, [r7, #20]
 800643e:	627b      	str	r3, [r7, #36]	; 0x24
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	623b      	str	r3, [r7, #32]
 8006444:	e00b      	b.n	800645e <SEGGER_SYSVIEW_RecordU32x3+0xba>
 8006446:	6a3b      	ldr	r3, [r7, #32]
 8006448:	b2da      	uxtb	r2, r3
 800644a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800644c:	1c59      	adds	r1, r3, #1
 800644e:	6279      	str	r1, [r7, #36]	; 0x24
 8006450:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006454:	b2d2      	uxtb	r2, r2
 8006456:	701a      	strb	r2, [r3, #0]
 8006458:	6a3b      	ldr	r3, [r7, #32]
 800645a:	09db      	lsrs	r3, r3, #7
 800645c:	623b      	str	r3, [r7, #32]
 800645e:	6a3b      	ldr	r3, [r7, #32]
 8006460:	2b7f      	cmp	r3, #127	; 0x7f
 8006462:	d8f0      	bhi.n	8006446 <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 8006464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006466:	1c5a      	adds	r2, r3, #1
 8006468:	627a      	str	r2, [r7, #36]	; 0x24
 800646a:	6a3a      	ldr	r2, [r7, #32]
 800646c:	b2d2      	uxtb	r2, r2
 800646e:	701a      	strb	r2, [r3, #0]
 8006470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006472:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006474:	68fa      	ldr	r2, [r7, #12]
 8006476:	6979      	ldr	r1, [r7, #20]
 8006478:	69b8      	ldr	r0, [r7, #24]
 800647a:	f7ff fdbd 	bl	8005ff8 <_SendPacket>
  RECORD_END();
 800647e:	69fb      	ldr	r3, [r7, #28]
 8006480:	f383 8811 	msr	BASEPRI, r3
}
 8006484:	bf00      	nop
 8006486:	3738      	adds	r7, #56	; 0x38
 8006488:	46bd      	mov	sp, r7
 800648a:	bd80      	pop	{r7, pc}
 800648c:	20006e90 	.word	0x20006e90

08006490 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 8006490:	b580      	push	{r7, lr}
 8006492:	b090      	sub	sp, #64	; 0x40
 8006494:	af00      	add	r7, sp, #0
 8006496:	60f8      	str	r0, [r7, #12]
 8006498:	60b9      	str	r1, [r7, #8]
 800649a:	607a      	str	r2, [r7, #4]
 800649c:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800649e:	f3ef 8311 	mrs	r3, BASEPRI
 80064a2:	f04f 0120 	mov.w	r1, #32
 80064a6:	f381 8811 	msr	BASEPRI, r1
 80064aa:	61fb      	str	r3, [r7, #28]
 80064ac:	4840      	ldr	r0, [pc, #256]	; (80065b0 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 80064ae:	f7ff fcc2 	bl	8005e36 <_PreparePacket>
 80064b2:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80064b4:	69bb      	ldr	r3, [r7, #24]
 80064b6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	63bb      	str	r3, [r7, #56]	; 0x38
 80064c0:	e00b      	b.n	80064da <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 80064c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064c4:	b2da      	uxtb	r2, r3
 80064c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064c8:	1c59      	adds	r1, r3, #1
 80064ca:	63f9      	str	r1, [r7, #60]	; 0x3c
 80064cc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80064d0:	b2d2      	uxtb	r2, r2
 80064d2:	701a      	strb	r2, [r3, #0]
 80064d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064d6:	09db      	lsrs	r3, r3, #7
 80064d8:	63bb      	str	r3, [r7, #56]	; 0x38
 80064da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064dc:	2b7f      	cmp	r3, #127	; 0x7f
 80064de:	d8f0      	bhi.n	80064c2 <SEGGER_SYSVIEW_RecordU32x4+0x32>
 80064e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064e2:	1c5a      	adds	r2, r3, #1
 80064e4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80064e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80064e8:	b2d2      	uxtb	r2, r2
 80064ea:	701a      	strb	r2, [r3, #0]
 80064ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064ee:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	637b      	str	r3, [r7, #52]	; 0x34
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	633b      	str	r3, [r7, #48]	; 0x30
 80064f8:	e00b      	b.n	8006512 <SEGGER_SYSVIEW_RecordU32x4+0x82>
 80064fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064fc:	b2da      	uxtb	r2, r3
 80064fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006500:	1c59      	adds	r1, r3, #1
 8006502:	6379      	str	r1, [r7, #52]	; 0x34
 8006504:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006508:	b2d2      	uxtb	r2, r2
 800650a:	701a      	strb	r2, [r3, #0]
 800650c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800650e:	09db      	lsrs	r3, r3, #7
 8006510:	633b      	str	r3, [r7, #48]	; 0x30
 8006512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006514:	2b7f      	cmp	r3, #127	; 0x7f
 8006516:	d8f0      	bhi.n	80064fa <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 8006518:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800651a:	1c5a      	adds	r2, r3, #1
 800651c:	637a      	str	r2, [r7, #52]	; 0x34
 800651e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006520:	b2d2      	uxtb	r2, r2
 8006522:	701a      	strb	r2, [r3, #0]
 8006524:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006526:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006530:	e00b      	b.n	800654a <SEGGER_SYSVIEW_RecordU32x4+0xba>
 8006532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006534:	b2da      	uxtb	r2, r3
 8006536:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006538:	1c59      	adds	r1, r3, #1
 800653a:	62f9      	str	r1, [r7, #44]	; 0x2c
 800653c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006540:	b2d2      	uxtb	r2, r2
 8006542:	701a      	strb	r2, [r3, #0]
 8006544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006546:	09db      	lsrs	r3, r3, #7
 8006548:	62bb      	str	r3, [r7, #40]	; 0x28
 800654a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800654c:	2b7f      	cmp	r3, #127	; 0x7f
 800654e:	d8f0      	bhi.n	8006532 <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 8006550:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006552:	1c5a      	adds	r2, r3, #1
 8006554:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006556:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006558:	b2d2      	uxtb	r2, r2
 800655a:	701a      	strb	r2, [r3, #0]
 800655c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800655e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	627b      	str	r3, [r7, #36]	; 0x24
 8006564:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006566:	623b      	str	r3, [r7, #32]
 8006568:	e00b      	b.n	8006582 <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 800656a:	6a3b      	ldr	r3, [r7, #32]
 800656c:	b2da      	uxtb	r2, r3
 800656e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006570:	1c59      	adds	r1, r3, #1
 8006572:	6279      	str	r1, [r7, #36]	; 0x24
 8006574:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006578:	b2d2      	uxtb	r2, r2
 800657a:	701a      	strb	r2, [r3, #0]
 800657c:	6a3b      	ldr	r3, [r7, #32]
 800657e:	09db      	lsrs	r3, r3, #7
 8006580:	623b      	str	r3, [r7, #32]
 8006582:	6a3b      	ldr	r3, [r7, #32]
 8006584:	2b7f      	cmp	r3, #127	; 0x7f
 8006586:	d8f0      	bhi.n	800656a <SEGGER_SYSVIEW_RecordU32x4+0xda>
 8006588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800658a:	1c5a      	adds	r2, r3, #1
 800658c:	627a      	str	r2, [r7, #36]	; 0x24
 800658e:	6a3a      	ldr	r2, [r7, #32]
 8006590:	b2d2      	uxtb	r2, r2
 8006592:	701a      	strb	r2, [r3, #0]
 8006594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006596:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006598:	68fa      	ldr	r2, [r7, #12]
 800659a:	6979      	ldr	r1, [r7, #20]
 800659c:	69b8      	ldr	r0, [r7, #24]
 800659e:	f7ff fd2b 	bl	8005ff8 <_SendPacket>
  RECORD_END();
 80065a2:	69fb      	ldr	r3, [r7, #28]
 80065a4:	f383 8811 	msr	BASEPRI, r3
}
 80065a8:	bf00      	nop
 80065aa:	3740      	adds	r7, #64	; 0x40
 80065ac:	46bd      	mov	sp, r7
 80065ae:	bd80      	pop	{r7, pc}
 80065b0:	20006e90 	.word	0x20006e90

080065b4 <SEGGER_SYSVIEW_Start>:
*    system description string is sent, too.
*
*  Notes
*    SEGGER_SYSVIEW_Start and SEGGER_SYSVIEW_Stop do not nest.
*/
void SEGGER_SYSVIEW_Start(void) {
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b08c      	sub	sp, #48	; 0x30
 80065b8:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.EnableState == 0) {
 80065ba:	4b59      	ldr	r3, [pc, #356]	; (8006720 <SEGGER_SYSVIEW_Start+0x16c>)
 80065bc:	781b      	ldrb	r3, [r3, #0]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	f040 80aa 	bne.w	8006718 <SEGGER_SYSVIEW_Start+0x164>
    _SYSVIEW_Globals.EnableState = 1;
 80065c4:	4b56      	ldr	r3, [pc, #344]	; (8006720 <SEGGER_SYSVIEW_Start+0x16c>)
 80065c6:	2201      	movs	r2, #1
 80065c8:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 80065ca:	f3ef 8311 	mrs	r3, BASEPRI
 80065ce:	f04f 0120 	mov.w	r1, #32
 80065d2:	f381 8811 	msr	BASEPRI, r1
 80065d6:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 80065d8:	220a      	movs	r2, #10
 80065da:	4952      	ldr	r1, [pc, #328]	; (8006724 <SEGGER_SYSVIEW_Start+0x170>)
 80065dc:	2001      	movs	r0, #1
 80065de:	f7ff fa79 	bl	8005ad4 <SEGGER_RTT_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 80065e8:	200a      	movs	r0, #10
 80065ea:	f7ff fe27 	bl	800623c <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80065ee:	f3ef 8311 	mrs	r3, BASEPRI
 80065f2:	f04f 0120 	mov.w	r1, #32
 80065f6:	f381 8811 	msr	BASEPRI, r1
 80065fa:	60bb      	str	r3, [r7, #8]
 80065fc:	484a      	ldr	r0, [pc, #296]	; (8006728 <SEGGER_SYSVIEW_Start+0x174>)
 80065fe:	f7ff fc1a 	bl	8005e36 <_PreparePacket>
 8006602:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800660c:	4b44      	ldr	r3, [pc, #272]	; (8006720 <SEGGER_SYSVIEW_Start+0x16c>)
 800660e:	685b      	ldr	r3, [r3, #4]
 8006610:	62bb      	str	r3, [r7, #40]	; 0x28
 8006612:	e00b      	b.n	800662c <SEGGER_SYSVIEW_Start+0x78>
 8006614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006616:	b2da      	uxtb	r2, r3
 8006618:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800661a:	1c59      	adds	r1, r3, #1
 800661c:	62f9      	str	r1, [r7, #44]	; 0x2c
 800661e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006622:	b2d2      	uxtb	r2, r2
 8006624:	701a      	strb	r2, [r3, #0]
 8006626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006628:	09db      	lsrs	r3, r3, #7
 800662a:	62bb      	str	r3, [r7, #40]	; 0x28
 800662c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800662e:	2b7f      	cmp	r3, #127	; 0x7f
 8006630:	d8f0      	bhi.n	8006614 <SEGGER_SYSVIEW_Start+0x60>
 8006632:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006634:	1c5a      	adds	r2, r3, #1
 8006636:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006638:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800663a:	b2d2      	uxtb	r2, r2
 800663c:	701a      	strb	r2, [r3, #0]
 800663e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006640:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	627b      	str	r3, [r7, #36]	; 0x24
 8006646:	4b36      	ldr	r3, [pc, #216]	; (8006720 <SEGGER_SYSVIEW_Start+0x16c>)
 8006648:	689b      	ldr	r3, [r3, #8]
 800664a:	623b      	str	r3, [r7, #32]
 800664c:	e00b      	b.n	8006666 <SEGGER_SYSVIEW_Start+0xb2>
 800664e:	6a3b      	ldr	r3, [r7, #32]
 8006650:	b2da      	uxtb	r2, r3
 8006652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006654:	1c59      	adds	r1, r3, #1
 8006656:	6279      	str	r1, [r7, #36]	; 0x24
 8006658:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800665c:	b2d2      	uxtb	r2, r2
 800665e:	701a      	strb	r2, [r3, #0]
 8006660:	6a3b      	ldr	r3, [r7, #32]
 8006662:	09db      	lsrs	r3, r3, #7
 8006664:	623b      	str	r3, [r7, #32]
 8006666:	6a3b      	ldr	r3, [r7, #32]
 8006668:	2b7f      	cmp	r3, #127	; 0x7f
 800666a:	d8f0      	bhi.n	800664e <SEGGER_SYSVIEW_Start+0x9a>
 800666c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800666e:	1c5a      	adds	r2, r3, #1
 8006670:	627a      	str	r2, [r7, #36]	; 0x24
 8006672:	6a3a      	ldr	r2, [r7, #32]
 8006674:	b2d2      	uxtb	r2, r2
 8006676:	701a      	strb	r2, [r3, #0]
 8006678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800667a:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	61fb      	str	r3, [r7, #28]
 8006680:	4b27      	ldr	r3, [pc, #156]	; (8006720 <SEGGER_SYSVIEW_Start+0x16c>)
 8006682:	691b      	ldr	r3, [r3, #16]
 8006684:	61bb      	str	r3, [r7, #24]
 8006686:	e00b      	b.n	80066a0 <SEGGER_SYSVIEW_Start+0xec>
 8006688:	69bb      	ldr	r3, [r7, #24]
 800668a:	b2da      	uxtb	r2, r3
 800668c:	69fb      	ldr	r3, [r7, #28]
 800668e:	1c59      	adds	r1, r3, #1
 8006690:	61f9      	str	r1, [r7, #28]
 8006692:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006696:	b2d2      	uxtb	r2, r2
 8006698:	701a      	strb	r2, [r3, #0]
 800669a:	69bb      	ldr	r3, [r7, #24]
 800669c:	09db      	lsrs	r3, r3, #7
 800669e:	61bb      	str	r3, [r7, #24]
 80066a0:	69bb      	ldr	r3, [r7, #24]
 80066a2:	2b7f      	cmp	r3, #127	; 0x7f
 80066a4:	d8f0      	bhi.n	8006688 <SEGGER_SYSVIEW_Start+0xd4>
 80066a6:	69fb      	ldr	r3, [r7, #28]
 80066a8:	1c5a      	adds	r2, r3, #1
 80066aa:	61fa      	str	r2, [r7, #28]
 80066ac:	69ba      	ldr	r2, [r7, #24]
 80066ae:	b2d2      	uxtb	r2, r2
 80066b0:	701a      	strb	r2, [r3, #0]
 80066b2:	69fb      	ldr	r3, [r7, #28]
 80066b4:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	617b      	str	r3, [r7, #20]
 80066ba:	2302      	movs	r3, #2
 80066bc:	613b      	str	r3, [r7, #16]
 80066be:	e00b      	b.n	80066d8 <SEGGER_SYSVIEW_Start+0x124>
 80066c0:	693b      	ldr	r3, [r7, #16]
 80066c2:	b2da      	uxtb	r2, r3
 80066c4:	697b      	ldr	r3, [r7, #20]
 80066c6:	1c59      	adds	r1, r3, #1
 80066c8:	6179      	str	r1, [r7, #20]
 80066ca:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80066ce:	b2d2      	uxtb	r2, r2
 80066d0:	701a      	strb	r2, [r3, #0]
 80066d2:	693b      	ldr	r3, [r7, #16]
 80066d4:	09db      	lsrs	r3, r3, #7
 80066d6:	613b      	str	r3, [r7, #16]
 80066d8:	693b      	ldr	r3, [r7, #16]
 80066da:	2b7f      	cmp	r3, #127	; 0x7f
 80066dc:	d8f0      	bhi.n	80066c0 <SEGGER_SYSVIEW_Start+0x10c>
 80066de:	697b      	ldr	r3, [r7, #20]
 80066e0:	1c5a      	adds	r2, r3, #1
 80066e2:	617a      	str	r2, [r7, #20]
 80066e4:	693a      	ldr	r2, [r7, #16]
 80066e6:	b2d2      	uxtb	r2, r2
 80066e8:	701a      	strb	r2, [r3, #0]
 80066ea:	697b      	ldr	r3, [r7, #20]
 80066ec:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80066ee:	2218      	movs	r2, #24
 80066f0:	6839      	ldr	r1, [r7, #0]
 80066f2:	6878      	ldr	r0, [r7, #4]
 80066f4:	f7ff fc80 	bl	8005ff8 <_SendPacket>
      RECORD_END();
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 80066fe:	4b08      	ldr	r3, [pc, #32]	; (8006720 <SEGGER_SYSVIEW_Start+0x16c>)
 8006700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006702:	2b00      	cmp	r3, #0
 8006704:	d002      	beq.n	800670c <SEGGER_SYSVIEW_Start+0x158>
      _SYSVIEW_Globals.pfSendSysDesc();
 8006706:	4b06      	ldr	r3, [pc, #24]	; (8006720 <SEGGER_SYSVIEW_Start+0x16c>)
 8006708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800670a:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800670c:	f000 f9ec 	bl	8006ae8 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8006710:	f000 f9b2 	bl	8006a78 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8006714:	f000 fc8c 	bl	8007030 <SEGGER_SYSVIEW_SendNumModules>
#endif
  }
}
 8006718:	bf00      	nop
 800671a:	3730      	adds	r7, #48	; 0x30
 800671c:	46bd      	mov	sp, r7
 800671e:	bd80      	pop	{r7, pc}
 8006720:	20006e60 	.word	0x20006e60
 8006724:	0800849c 	.word	0x0800849c
 8006728:	20006e90 	.word	0x20006e90

0800672c <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 800672c:	b580      	push	{r7, lr}
 800672e:	b082      	sub	sp, #8
 8006730:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006732:	f3ef 8311 	mrs	r3, BASEPRI
 8006736:	f04f 0120 	mov.w	r1, #32
 800673a:	f381 8811 	msr	BASEPRI, r1
 800673e:	607b      	str	r3, [r7, #4]
 8006740:	480b      	ldr	r0, [pc, #44]	; (8006770 <SEGGER_SYSVIEW_Stop+0x44>)
 8006742:	f7ff fb78 	bl	8005e36 <_PreparePacket>
 8006746:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8006748:	4b0a      	ldr	r3, [pc, #40]	; (8006774 <SEGGER_SYSVIEW_Stop+0x48>)
 800674a:	781b      	ldrb	r3, [r3, #0]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d007      	beq.n	8006760 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8006750:	220b      	movs	r2, #11
 8006752:	6839      	ldr	r1, [r7, #0]
 8006754:	6838      	ldr	r0, [r7, #0]
 8006756:	f7ff fc4f 	bl	8005ff8 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800675a:	4b06      	ldr	r3, [pc, #24]	; (8006774 <SEGGER_SYSVIEW_Stop+0x48>)
 800675c:	2200      	movs	r2, #0
 800675e:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	f383 8811 	msr	BASEPRI, r3
}
 8006766:	bf00      	nop
 8006768:	3708      	adds	r7, #8
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}
 800676e:	bf00      	nop
 8006770:	20006e90 	.word	0x20006e90
 8006774:	20006e60 	.word	0x20006e60

08006778 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8006778:	b580      	push	{r7, lr}
 800677a:	b08c      	sub	sp, #48	; 0x30
 800677c:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800677e:	f3ef 8311 	mrs	r3, BASEPRI
 8006782:	f04f 0120 	mov.w	r1, #32
 8006786:	f381 8811 	msr	BASEPRI, r1
 800678a:	60fb      	str	r3, [r7, #12]
 800678c:	4845      	ldr	r0, [pc, #276]	; (80068a4 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800678e:	f7ff fb52 	bl	8005e36 <_PreparePacket>
 8006792:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800679c:	4b42      	ldr	r3, [pc, #264]	; (80068a8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80067a2:	e00b      	b.n	80067bc <SEGGER_SYSVIEW_GetSysDesc+0x44>
 80067a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067a6:	b2da      	uxtb	r2, r3
 80067a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067aa:	1c59      	adds	r1, r3, #1
 80067ac:	62f9      	str	r1, [r7, #44]	; 0x2c
 80067ae:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80067b2:	b2d2      	uxtb	r2, r2
 80067b4:	701a      	strb	r2, [r3, #0]
 80067b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067b8:	09db      	lsrs	r3, r3, #7
 80067ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80067bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067be:	2b7f      	cmp	r3, #127	; 0x7f
 80067c0:	d8f0      	bhi.n	80067a4 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 80067c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067c4:	1c5a      	adds	r2, r3, #1
 80067c6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80067c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80067ca:	b2d2      	uxtb	r2, r2
 80067cc:	701a      	strb	r2, [r3, #0]
 80067ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067d0:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	627b      	str	r3, [r7, #36]	; 0x24
 80067d6:	4b34      	ldr	r3, [pc, #208]	; (80068a8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80067d8:	689b      	ldr	r3, [r3, #8]
 80067da:	623b      	str	r3, [r7, #32]
 80067dc:	e00b      	b.n	80067f6 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 80067de:	6a3b      	ldr	r3, [r7, #32]
 80067e0:	b2da      	uxtb	r2, r3
 80067e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067e4:	1c59      	adds	r1, r3, #1
 80067e6:	6279      	str	r1, [r7, #36]	; 0x24
 80067e8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80067ec:	b2d2      	uxtb	r2, r2
 80067ee:	701a      	strb	r2, [r3, #0]
 80067f0:	6a3b      	ldr	r3, [r7, #32]
 80067f2:	09db      	lsrs	r3, r3, #7
 80067f4:	623b      	str	r3, [r7, #32]
 80067f6:	6a3b      	ldr	r3, [r7, #32]
 80067f8:	2b7f      	cmp	r3, #127	; 0x7f
 80067fa:	d8f0      	bhi.n	80067de <SEGGER_SYSVIEW_GetSysDesc+0x66>
 80067fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067fe:	1c5a      	adds	r2, r3, #1
 8006800:	627a      	str	r2, [r7, #36]	; 0x24
 8006802:	6a3a      	ldr	r2, [r7, #32]
 8006804:	b2d2      	uxtb	r2, r2
 8006806:	701a      	strb	r2, [r3, #0]
 8006808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800680a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	61fb      	str	r3, [r7, #28]
 8006810:	4b25      	ldr	r3, [pc, #148]	; (80068a8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006812:	691b      	ldr	r3, [r3, #16]
 8006814:	61bb      	str	r3, [r7, #24]
 8006816:	e00b      	b.n	8006830 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8006818:	69bb      	ldr	r3, [r7, #24]
 800681a:	b2da      	uxtb	r2, r3
 800681c:	69fb      	ldr	r3, [r7, #28]
 800681e:	1c59      	adds	r1, r3, #1
 8006820:	61f9      	str	r1, [r7, #28]
 8006822:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006826:	b2d2      	uxtb	r2, r2
 8006828:	701a      	strb	r2, [r3, #0]
 800682a:	69bb      	ldr	r3, [r7, #24]
 800682c:	09db      	lsrs	r3, r3, #7
 800682e:	61bb      	str	r3, [r7, #24]
 8006830:	69bb      	ldr	r3, [r7, #24]
 8006832:	2b7f      	cmp	r3, #127	; 0x7f
 8006834:	d8f0      	bhi.n	8006818 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8006836:	69fb      	ldr	r3, [r7, #28]
 8006838:	1c5a      	adds	r2, r3, #1
 800683a:	61fa      	str	r2, [r7, #28]
 800683c:	69ba      	ldr	r2, [r7, #24]
 800683e:	b2d2      	uxtb	r2, r2
 8006840:	701a      	strb	r2, [r3, #0]
 8006842:	69fb      	ldr	r3, [r7, #28]
 8006844:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	617b      	str	r3, [r7, #20]
 800684a:	2302      	movs	r3, #2
 800684c:	613b      	str	r3, [r7, #16]
 800684e:	e00b      	b.n	8006868 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8006850:	693b      	ldr	r3, [r7, #16]
 8006852:	b2da      	uxtb	r2, r3
 8006854:	697b      	ldr	r3, [r7, #20]
 8006856:	1c59      	adds	r1, r3, #1
 8006858:	6179      	str	r1, [r7, #20]
 800685a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800685e:	b2d2      	uxtb	r2, r2
 8006860:	701a      	strb	r2, [r3, #0]
 8006862:	693b      	ldr	r3, [r7, #16]
 8006864:	09db      	lsrs	r3, r3, #7
 8006866:	613b      	str	r3, [r7, #16]
 8006868:	693b      	ldr	r3, [r7, #16]
 800686a:	2b7f      	cmp	r3, #127	; 0x7f
 800686c:	d8f0      	bhi.n	8006850 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800686e:	697b      	ldr	r3, [r7, #20]
 8006870:	1c5a      	adds	r2, r3, #1
 8006872:	617a      	str	r2, [r7, #20]
 8006874:	693a      	ldr	r2, [r7, #16]
 8006876:	b2d2      	uxtb	r2, r2
 8006878:	701a      	strb	r2, [r3, #0]
 800687a:	697b      	ldr	r3, [r7, #20]
 800687c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800687e:	2218      	movs	r2, #24
 8006880:	6879      	ldr	r1, [r7, #4]
 8006882:	68b8      	ldr	r0, [r7, #8]
 8006884:	f7ff fbb8 	bl	8005ff8 <_SendPacket>
  RECORD_END();
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800688e:	4b06      	ldr	r3, [pc, #24]	; (80068a8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006892:	2b00      	cmp	r3, #0
 8006894:	d002      	beq.n	800689c <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8006896:	4b04      	ldr	r3, [pc, #16]	; (80068a8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800689a:	4798      	blx	r3
  }
}
 800689c:	bf00      	nop
 800689e:	3730      	adds	r7, #48	; 0x30
 80068a0:	46bd      	mov	sp, r7
 80068a2:	bd80      	pop	{r7, pc}
 80068a4:	20006e90 	.word	0x20006e90
 80068a8:	20006e60 	.word	0x20006e60

080068ac <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b092      	sub	sp, #72	; 0x48
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 80068b4:	f3ef 8311 	mrs	r3, BASEPRI
 80068b8:	f04f 0120 	mov.w	r1, #32
 80068bc:	f381 8811 	msr	BASEPRI, r1
 80068c0:	617b      	str	r3, [r7, #20]
 80068c2:	486b      	ldr	r0, [pc, #428]	; (8006a70 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80068c4:	f7ff fab7 	bl	8005e36 <_PreparePacket>
 80068c8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80068ca:	693b      	ldr	r3, [r7, #16]
 80068cc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	647b      	str	r3, [r7, #68]	; 0x44
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681a      	ldr	r2, [r3, #0]
 80068d6:	4b67      	ldr	r3, [pc, #412]	; (8006a74 <SEGGER_SYSVIEW_SendTaskInfo+0x1c8>)
 80068d8:	691b      	ldr	r3, [r3, #16]
 80068da:	1ad3      	subs	r3, r2, r3
 80068dc:	089b      	lsrs	r3, r3, #2
 80068de:	643b      	str	r3, [r7, #64]	; 0x40
 80068e0:	e00b      	b.n	80068fa <SEGGER_SYSVIEW_SendTaskInfo+0x4e>
 80068e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80068e4:	b2da      	uxtb	r2, r3
 80068e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80068e8:	1c59      	adds	r1, r3, #1
 80068ea:	6479      	str	r1, [r7, #68]	; 0x44
 80068ec:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80068f0:	b2d2      	uxtb	r2, r2
 80068f2:	701a      	strb	r2, [r3, #0]
 80068f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80068f6:	09db      	lsrs	r3, r3, #7
 80068f8:	643b      	str	r3, [r7, #64]	; 0x40
 80068fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80068fc:	2b7f      	cmp	r3, #127	; 0x7f
 80068fe:	d8f0      	bhi.n	80068e2 <SEGGER_SYSVIEW_SendTaskInfo+0x36>
 8006900:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006902:	1c5a      	adds	r2, r3, #1
 8006904:	647a      	str	r2, [r7, #68]	; 0x44
 8006906:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006908:	b2d2      	uxtb	r2, r2
 800690a:	701a      	strb	r2, [r3, #0]
 800690c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800690e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	689b      	ldr	r3, [r3, #8]
 8006918:	63bb      	str	r3, [r7, #56]	; 0x38
 800691a:	e00b      	b.n	8006934 <SEGGER_SYSVIEW_SendTaskInfo+0x88>
 800691c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800691e:	b2da      	uxtb	r2, r3
 8006920:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006922:	1c59      	adds	r1, r3, #1
 8006924:	63f9      	str	r1, [r7, #60]	; 0x3c
 8006926:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800692a:	b2d2      	uxtb	r2, r2
 800692c:	701a      	strb	r2, [r3, #0]
 800692e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006930:	09db      	lsrs	r3, r3, #7
 8006932:	63bb      	str	r3, [r7, #56]	; 0x38
 8006934:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006936:	2b7f      	cmp	r3, #127	; 0x7f
 8006938:	d8f0      	bhi.n	800691c <SEGGER_SYSVIEW_SendTaskInfo+0x70>
 800693a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800693c:	1c5a      	adds	r2, r3, #1
 800693e:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006940:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006942:	b2d2      	uxtb	r2, r2
 8006944:	701a      	strb	r2, [r3, #0]
 8006946:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006948:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	685b      	ldr	r3, [r3, #4]
 800694e:	2220      	movs	r2, #32
 8006950:	4619      	mov	r1, r3
 8006952:	68f8      	ldr	r0, [r7, #12]
 8006954:	f7ff fa22 	bl	8005d9c <_EncodeStr>
 8006958:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 800695a:	2209      	movs	r2, #9
 800695c:	68f9      	ldr	r1, [r7, #12]
 800695e:	6938      	ldr	r0, [r7, #16]
 8006960:	f7ff fb4a 	bl	8005ff8 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8006964:	693b      	ldr	r3, [r7, #16]
 8006966:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	637b      	str	r3, [r7, #52]	; 0x34
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681a      	ldr	r2, [r3, #0]
 8006970:	4b40      	ldr	r3, [pc, #256]	; (8006a74 <SEGGER_SYSVIEW_SendTaskInfo+0x1c8>)
 8006972:	691b      	ldr	r3, [r3, #16]
 8006974:	1ad3      	subs	r3, r2, r3
 8006976:	089b      	lsrs	r3, r3, #2
 8006978:	633b      	str	r3, [r7, #48]	; 0x30
 800697a:	e00b      	b.n	8006994 <SEGGER_SYSVIEW_SendTaskInfo+0xe8>
 800697c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800697e:	b2da      	uxtb	r2, r3
 8006980:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006982:	1c59      	adds	r1, r3, #1
 8006984:	6379      	str	r1, [r7, #52]	; 0x34
 8006986:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800698a:	b2d2      	uxtb	r2, r2
 800698c:	701a      	strb	r2, [r3, #0]
 800698e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006990:	09db      	lsrs	r3, r3, #7
 8006992:	633b      	str	r3, [r7, #48]	; 0x30
 8006994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006996:	2b7f      	cmp	r3, #127	; 0x7f
 8006998:	d8f0      	bhi.n	800697c <SEGGER_SYSVIEW_SendTaskInfo+0xd0>
 800699a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800699c:	1c5a      	adds	r2, r3, #1
 800699e:	637a      	str	r2, [r7, #52]	; 0x34
 80069a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069a2:	b2d2      	uxtb	r2, r2
 80069a4:	701a      	strb	r2, [r3, #0]
 80069a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069a8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	68db      	ldr	r3, [r3, #12]
 80069b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80069b4:	e00b      	b.n	80069ce <SEGGER_SYSVIEW_SendTaskInfo+0x122>
 80069b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069b8:	b2da      	uxtb	r2, r3
 80069ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069bc:	1c59      	adds	r1, r3, #1
 80069be:	62f9      	str	r1, [r7, #44]	; 0x2c
 80069c0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80069c4:	b2d2      	uxtb	r2, r2
 80069c6:	701a      	strb	r2, [r3, #0]
 80069c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069ca:	09db      	lsrs	r3, r3, #7
 80069cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80069ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069d0:	2b7f      	cmp	r3, #127	; 0x7f
 80069d2:	d8f0      	bhi.n	80069b6 <SEGGER_SYSVIEW_SendTaskInfo+0x10a>
 80069d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069d6:	1c5a      	adds	r2, r3, #1
 80069d8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80069da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80069dc:	b2d2      	uxtb	r2, r2
 80069de:	701a      	strb	r2, [r3, #0]
 80069e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069e2:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	627b      	str	r3, [r7, #36]	; 0x24
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	691b      	ldr	r3, [r3, #16]
 80069ec:	623b      	str	r3, [r7, #32]
 80069ee:	e00b      	b.n	8006a08 <SEGGER_SYSVIEW_SendTaskInfo+0x15c>
 80069f0:	6a3b      	ldr	r3, [r7, #32]
 80069f2:	b2da      	uxtb	r2, r3
 80069f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069f6:	1c59      	adds	r1, r3, #1
 80069f8:	6279      	str	r1, [r7, #36]	; 0x24
 80069fa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80069fe:	b2d2      	uxtb	r2, r2
 8006a00:	701a      	strb	r2, [r3, #0]
 8006a02:	6a3b      	ldr	r3, [r7, #32]
 8006a04:	09db      	lsrs	r3, r3, #7
 8006a06:	623b      	str	r3, [r7, #32]
 8006a08:	6a3b      	ldr	r3, [r7, #32]
 8006a0a:	2b7f      	cmp	r3, #127	; 0x7f
 8006a0c:	d8f0      	bhi.n	80069f0 <SEGGER_SYSVIEW_SendTaskInfo+0x144>
 8006a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a10:	1c5a      	adds	r2, r3, #1
 8006a12:	627a      	str	r2, [r7, #36]	; 0x24
 8006a14:	6a3a      	ldr	r2, [r7, #32]
 8006a16:	b2d2      	uxtb	r2, r2
 8006a18:	701a      	strb	r2, [r3, #0]
 8006a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a1c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	61fb      	str	r3, [r7, #28]
 8006a22:	2300      	movs	r3, #0
 8006a24:	61bb      	str	r3, [r7, #24]
 8006a26:	e00b      	b.n	8006a40 <SEGGER_SYSVIEW_SendTaskInfo+0x194>
 8006a28:	69bb      	ldr	r3, [r7, #24]
 8006a2a:	b2da      	uxtb	r2, r3
 8006a2c:	69fb      	ldr	r3, [r7, #28]
 8006a2e:	1c59      	adds	r1, r3, #1
 8006a30:	61f9      	str	r1, [r7, #28]
 8006a32:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006a36:	b2d2      	uxtb	r2, r2
 8006a38:	701a      	strb	r2, [r3, #0]
 8006a3a:	69bb      	ldr	r3, [r7, #24]
 8006a3c:	09db      	lsrs	r3, r3, #7
 8006a3e:	61bb      	str	r3, [r7, #24]
 8006a40:	69bb      	ldr	r3, [r7, #24]
 8006a42:	2b7f      	cmp	r3, #127	; 0x7f
 8006a44:	d8f0      	bhi.n	8006a28 <SEGGER_SYSVIEW_SendTaskInfo+0x17c>
 8006a46:	69fb      	ldr	r3, [r7, #28]
 8006a48:	1c5a      	adds	r2, r3, #1
 8006a4a:	61fa      	str	r2, [r7, #28]
 8006a4c:	69ba      	ldr	r2, [r7, #24]
 8006a4e:	b2d2      	uxtb	r2, r2
 8006a50:	701a      	strb	r2, [r3, #0]
 8006a52:	69fb      	ldr	r3, [r7, #28]
 8006a54:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8006a56:	2215      	movs	r2, #21
 8006a58:	68f9      	ldr	r1, [r7, #12]
 8006a5a:	6938      	ldr	r0, [r7, #16]
 8006a5c:	f7ff facc 	bl	8005ff8 <_SendPacket>
  RECORD_END();
 8006a60:	697b      	ldr	r3, [r7, #20]
 8006a62:	f383 8811 	msr	BASEPRI, r3
}
 8006a66:	bf00      	nop
 8006a68:	3748      	adds	r7, #72	; 0x48
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}
 8006a6e:	bf00      	nop
 8006a70:	20006e90 	.word	0x20006e90
 8006a74:	20006e60 	.word	0x20006e60

08006a78 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8006a7c:	4b07      	ldr	r3, [pc, #28]	; (8006a9c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006a7e:	6a1b      	ldr	r3, [r3, #32]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d008      	beq.n	8006a96 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8006a84:	4b05      	ldr	r3, [pc, #20]	; (8006a9c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006a86:	6a1b      	ldr	r3, [r3, #32]
 8006a88:	685b      	ldr	r3, [r3, #4]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d003      	beq.n	8006a96 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8006a8e:	4b03      	ldr	r3, [pc, #12]	; (8006a9c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006a90:	6a1b      	ldr	r3, [r3, #32]
 8006a92:	685b      	ldr	r3, [r3, #4]
 8006a94:	4798      	blx	r3
  }
}
 8006a96:	bf00      	nop
 8006a98:	bd80      	pop	{r7, pc}
 8006a9a:	bf00      	nop
 8006a9c:	20006e60 	.word	0x20006e60

08006aa0 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b086      	sub	sp, #24
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006aa8:	f3ef 8311 	mrs	r3, BASEPRI
 8006aac:	f04f 0120 	mov.w	r1, #32
 8006ab0:	f381 8811 	msr	BASEPRI, r1
 8006ab4:	617b      	str	r3, [r7, #20]
 8006ab6:	480b      	ldr	r0, [pc, #44]	; (8006ae4 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8006ab8:	f7ff f9bd 	bl	8005e36 <_PreparePacket>
 8006abc:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006abe:	2280      	movs	r2, #128	; 0x80
 8006ac0:	6879      	ldr	r1, [r7, #4]
 8006ac2:	6938      	ldr	r0, [r7, #16]
 8006ac4:	f7ff f96a 	bl	8005d9c <_EncodeStr>
 8006ac8:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 8006aca:	220e      	movs	r2, #14
 8006acc:	68f9      	ldr	r1, [r7, #12]
 8006ace:	6938      	ldr	r0, [r7, #16]
 8006ad0:	f7ff fa92 	bl	8005ff8 <_SendPacket>
  RECORD_END();
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	f383 8811 	msr	BASEPRI, r3
}
 8006ada:	bf00      	nop
 8006adc:	3718      	adds	r7, #24
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	bd80      	pop	{r7, pc}
 8006ae2:	bf00      	nop
 8006ae4:	20006e90 	.word	0x20006e90

08006ae8 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8006ae8:	b590      	push	{r4, r7, lr}
 8006aea:	b083      	sub	sp, #12
 8006aec:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8006aee:	4b15      	ldr	r3, [pc, #84]	; (8006b44 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006af0:	6a1b      	ldr	r3, [r3, #32]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d01a      	beq.n	8006b2c <SEGGER_SYSVIEW_RecordSystime+0x44>
 8006af6:	4b13      	ldr	r3, [pc, #76]	; (8006b44 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006af8:	6a1b      	ldr	r3, [r3, #32]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d015      	beq.n	8006b2c <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8006b00:	4b10      	ldr	r3, [pc, #64]	; (8006b44 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006b02:	6a1b      	ldr	r3, [r3, #32]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	4798      	blx	r3
 8006b08:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8006b0c:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8006b0e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b12:	f04f 0200 	mov.w	r2, #0
 8006b16:	f04f 0300 	mov.w	r3, #0
 8006b1a:	000a      	movs	r2, r1
 8006b1c:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8006b1e:	4613      	mov	r3, r2
 8006b20:	461a      	mov	r2, r3
 8006b22:	4621      	mov	r1, r4
 8006b24:	200d      	movs	r0, #13
 8006b26:	f7ff fbe3 	bl	80062f0 <SEGGER_SYSVIEW_RecordU32x2>
 8006b2a:	e006      	b.n	8006b3a <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8006b2c:	4b06      	ldr	r3, [pc, #24]	; (8006b48 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	4619      	mov	r1, r3
 8006b32:	200c      	movs	r0, #12
 8006b34:	f7ff fba0 	bl	8006278 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8006b38:	bf00      	nop
 8006b3a:	bf00      	nop
 8006b3c:	370c      	adds	r7, #12
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	bd90      	pop	{r4, r7, pc}
 8006b42:	bf00      	nop
 8006b44:	20006e60 	.word	0x20006e60
 8006b48:	e0001004 	.word	0xe0001004

08006b4c <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b086      	sub	sp, #24
 8006b50:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006b52:	f3ef 8311 	mrs	r3, BASEPRI
 8006b56:	f04f 0120 	mov.w	r1, #32
 8006b5a:	f381 8811 	msr	BASEPRI, r1
 8006b5e:	60fb      	str	r3, [r7, #12]
 8006b60:	4819      	ldr	r0, [pc, #100]	; (8006bc8 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8006b62:	f7ff f968 	bl	8005e36 <_PreparePacket>
 8006b66:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8006b6c:	4b17      	ldr	r3, [pc, #92]	; (8006bcc <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b74:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	617b      	str	r3, [r7, #20]
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	613b      	str	r3, [r7, #16]
 8006b7e:	e00b      	b.n	8006b98 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	b2da      	uxtb	r2, r3
 8006b84:	697b      	ldr	r3, [r7, #20]
 8006b86:	1c59      	adds	r1, r3, #1
 8006b88:	6179      	str	r1, [r7, #20]
 8006b8a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006b8e:	b2d2      	uxtb	r2, r2
 8006b90:	701a      	strb	r2, [r3, #0]
 8006b92:	693b      	ldr	r3, [r7, #16]
 8006b94:	09db      	lsrs	r3, r3, #7
 8006b96:	613b      	str	r3, [r7, #16]
 8006b98:	693b      	ldr	r3, [r7, #16]
 8006b9a:	2b7f      	cmp	r3, #127	; 0x7f
 8006b9c:	d8f0      	bhi.n	8006b80 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8006b9e:	697b      	ldr	r3, [r7, #20]
 8006ba0:	1c5a      	adds	r2, r3, #1
 8006ba2:	617a      	str	r2, [r7, #20]
 8006ba4:	693a      	ldr	r2, [r7, #16]
 8006ba6:	b2d2      	uxtb	r2, r2
 8006ba8:	701a      	strb	r2, [r3, #0]
 8006baa:	697b      	ldr	r3, [r7, #20]
 8006bac:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8006bae:	2202      	movs	r2, #2
 8006bb0:	6879      	ldr	r1, [r7, #4]
 8006bb2:	68b8      	ldr	r0, [r7, #8]
 8006bb4:	f7ff fa20 	bl	8005ff8 <_SendPacket>
  RECORD_END();
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	f383 8811 	msr	BASEPRI, r3
}
 8006bbe:	bf00      	nop
 8006bc0:	3718      	adds	r7, #24
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	bd80      	pop	{r7, pc}
 8006bc6:	bf00      	nop
 8006bc8:	20006e90 	.word	0x20006e90
 8006bcc:	e000ed04 	.word	0xe000ed04

08006bd0 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b082      	sub	sp, #8
 8006bd4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006bd6:	f3ef 8311 	mrs	r3, BASEPRI
 8006bda:	f04f 0120 	mov.w	r1, #32
 8006bde:	f381 8811 	msr	BASEPRI, r1
 8006be2:	607b      	str	r3, [r7, #4]
 8006be4:	4807      	ldr	r0, [pc, #28]	; (8006c04 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8006be6:	f7ff f926 	bl	8005e36 <_PreparePacket>
 8006bea:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8006bec:	2203      	movs	r2, #3
 8006bee:	6839      	ldr	r1, [r7, #0]
 8006bf0:	6838      	ldr	r0, [r7, #0]
 8006bf2:	f7ff fa01 	bl	8005ff8 <_SendPacket>
  RECORD_END();
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	f383 8811 	msr	BASEPRI, r3
}
 8006bfc:	bf00      	nop
 8006bfe:	3708      	adds	r7, #8
 8006c00:	46bd      	mov	sp, r7
 8006c02:	bd80      	pop	{r7, pc}
 8006c04:	20006e90 	.word	0x20006e90

08006c08 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b082      	sub	sp, #8
 8006c0c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006c0e:	f3ef 8311 	mrs	r3, BASEPRI
 8006c12:	f04f 0120 	mov.w	r1, #32
 8006c16:	f381 8811 	msr	BASEPRI, r1
 8006c1a:	607b      	str	r3, [r7, #4]
 8006c1c:	4807      	ldr	r0, [pc, #28]	; (8006c3c <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8006c1e:	f7ff f90a 	bl	8005e36 <_PreparePacket>
 8006c22:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8006c24:	2212      	movs	r2, #18
 8006c26:	6839      	ldr	r1, [r7, #0]
 8006c28:	6838      	ldr	r0, [r7, #0]
 8006c2a:	f7ff f9e5 	bl	8005ff8 <_SendPacket>
  RECORD_END();
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	f383 8811 	msr	BASEPRI, r3
}
 8006c34:	bf00      	nop
 8006c36:	3708      	adds	r7, #8
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	bd80      	pop	{r7, pc}
 8006c3c:	20006e90 	.word	0x20006e90

08006c40 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b082      	sub	sp, #8
 8006c44:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006c46:	f3ef 8311 	mrs	r3, BASEPRI
 8006c4a:	f04f 0120 	mov.w	r1, #32
 8006c4e:	f381 8811 	msr	BASEPRI, r1
 8006c52:	607b      	str	r3, [r7, #4]
 8006c54:	4807      	ldr	r0, [pc, #28]	; (8006c74 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8006c56:	f7ff f8ee 	bl	8005e36 <_PreparePacket>
 8006c5a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8006c5c:	2211      	movs	r2, #17
 8006c5e:	6839      	ldr	r1, [r7, #0]
 8006c60:	6838      	ldr	r0, [r7, #0]
 8006c62:	f7ff f9c9 	bl	8005ff8 <_SendPacket>
  RECORD_END();
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	f383 8811 	msr	BASEPRI, r3
}
 8006c6c:	bf00      	nop
 8006c6e:	3708      	adds	r7, #8
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bd80      	pop	{r7, pc}
 8006c74:	20006e90 	.word	0x20006e90

08006c78 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b088      	sub	sp, #32
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006c80:	f3ef 8311 	mrs	r3, BASEPRI
 8006c84:	f04f 0120 	mov.w	r1, #32
 8006c88:	f381 8811 	msr	BASEPRI, r1
 8006c8c:	617b      	str	r3, [r7, #20]
 8006c8e:	481a      	ldr	r0, [pc, #104]	; (8006cf8 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8006c90:	f7ff f8d1 	bl	8005e36 <_PreparePacket>
 8006c94:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006c96:	693b      	ldr	r3, [r7, #16]
 8006c98:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006c9a:	4b18      	ldr	r3, [pc, #96]	; (8006cfc <SEGGER_SYSVIEW_OnTaskCreate+0x84>)
 8006c9c:	691b      	ldr	r3, [r3, #16]
 8006c9e:	687a      	ldr	r2, [r7, #4]
 8006ca0:	1ad3      	subs	r3, r2, r3
 8006ca2:	089b      	lsrs	r3, r3, #2
 8006ca4:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	61fb      	str	r3, [r7, #28]
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	61bb      	str	r3, [r7, #24]
 8006cae:	e00b      	b.n	8006cc8 <SEGGER_SYSVIEW_OnTaskCreate+0x50>
 8006cb0:	69bb      	ldr	r3, [r7, #24]
 8006cb2:	b2da      	uxtb	r2, r3
 8006cb4:	69fb      	ldr	r3, [r7, #28]
 8006cb6:	1c59      	adds	r1, r3, #1
 8006cb8:	61f9      	str	r1, [r7, #28]
 8006cba:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006cbe:	b2d2      	uxtb	r2, r2
 8006cc0:	701a      	strb	r2, [r3, #0]
 8006cc2:	69bb      	ldr	r3, [r7, #24]
 8006cc4:	09db      	lsrs	r3, r3, #7
 8006cc6:	61bb      	str	r3, [r7, #24]
 8006cc8:	69bb      	ldr	r3, [r7, #24]
 8006cca:	2b7f      	cmp	r3, #127	; 0x7f
 8006ccc:	d8f0      	bhi.n	8006cb0 <SEGGER_SYSVIEW_OnTaskCreate+0x38>
 8006cce:	69fb      	ldr	r3, [r7, #28]
 8006cd0:	1c5a      	adds	r2, r3, #1
 8006cd2:	61fa      	str	r2, [r7, #28]
 8006cd4:	69ba      	ldr	r2, [r7, #24]
 8006cd6:	b2d2      	uxtb	r2, r2
 8006cd8:	701a      	strb	r2, [r3, #0]
 8006cda:	69fb      	ldr	r3, [r7, #28]
 8006cdc:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8006cde:	2208      	movs	r2, #8
 8006ce0:	68f9      	ldr	r1, [r7, #12]
 8006ce2:	6938      	ldr	r0, [r7, #16]
 8006ce4:	f7ff f988 	bl	8005ff8 <_SendPacket>
  RECORD_END();
 8006ce8:	697b      	ldr	r3, [r7, #20]
 8006cea:	f383 8811 	msr	BASEPRI, r3
}
 8006cee:	bf00      	nop
 8006cf0:	3720      	adds	r7, #32
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	bd80      	pop	{r7, pc}
 8006cf6:	bf00      	nop
 8006cf8:	20006e90 	.word	0x20006e90
 8006cfc:	20006e60 	.word	0x20006e60

08006d00 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b088      	sub	sp, #32
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006d08:	f3ef 8311 	mrs	r3, BASEPRI
 8006d0c:	f04f 0120 	mov.w	r1, #32
 8006d10:	f381 8811 	msr	BASEPRI, r1
 8006d14:	617b      	str	r3, [r7, #20]
 8006d16:	481a      	ldr	r0, [pc, #104]	; (8006d80 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8006d18:	f7ff f88d 	bl	8005e36 <_PreparePacket>
 8006d1c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006d1e:	693b      	ldr	r3, [r7, #16]
 8006d20:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006d22:	4b18      	ldr	r3, [pc, #96]	; (8006d84 <SEGGER_SYSVIEW_OnTaskStartExec+0x84>)
 8006d24:	691b      	ldr	r3, [r3, #16]
 8006d26:	687a      	ldr	r2, [r7, #4]
 8006d28:	1ad3      	subs	r3, r2, r3
 8006d2a:	089b      	lsrs	r3, r3, #2
 8006d2c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	61fb      	str	r3, [r7, #28]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	61bb      	str	r3, [r7, #24]
 8006d36:	e00b      	b.n	8006d50 <SEGGER_SYSVIEW_OnTaskStartExec+0x50>
 8006d38:	69bb      	ldr	r3, [r7, #24]
 8006d3a:	b2da      	uxtb	r2, r3
 8006d3c:	69fb      	ldr	r3, [r7, #28]
 8006d3e:	1c59      	adds	r1, r3, #1
 8006d40:	61f9      	str	r1, [r7, #28]
 8006d42:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006d46:	b2d2      	uxtb	r2, r2
 8006d48:	701a      	strb	r2, [r3, #0]
 8006d4a:	69bb      	ldr	r3, [r7, #24]
 8006d4c:	09db      	lsrs	r3, r3, #7
 8006d4e:	61bb      	str	r3, [r7, #24]
 8006d50:	69bb      	ldr	r3, [r7, #24]
 8006d52:	2b7f      	cmp	r3, #127	; 0x7f
 8006d54:	d8f0      	bhi.n	8006d38 <SEGGER_SYSVIEW_OnTaskStartExec+0x38>
 8006d56:	69fb      	ldr	r3, [r7, #28]
 8006d58:	1c5a      	adds	r2, r3, #1
 8006d5a:	61fa      	str	r2, [r7, #28]
 8006d5c:	69ba      	ldr	r2, [r7, #24]
 8006d5e:	b2d2      	uxtb	r2, r2
 8006d60:	701a      	strb	r2, [r3, #0]
 8006d62:	69fb      	ldr	r3, [r7, #28]
 8006d64:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8006d66:	2204      	movs	r2, #4
 8006d68:	68f9      	ldr	r1, [r7, #12]
 8006d6a:	6938      	ldr	r0, [r7, #16]
 8006d6c:	f7ff f944 	bl	8005ff8 <_SendPacket>
  RECORD_END();
 8006d70:	697b      	ldr	r3, [r7, #20]
 8006d72:	f383 8811 	msr	BASEPRI, r3
}
 8006d76:	bf00      	nop
 8006d78:	3720      	adds	r7, #32
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	bd80      	pop	{r7, pc}
 8006d7e:	bf00      	nop
 8006d80:	20006e90 	.word	0x20006e90
 8006d84:	20006e60 	.word	0x20006e60

08006d88 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b088      	sub	sp, #32
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006d90:	f3ef 8311 	mrs	r3, BASEPRI
 8006d94:	f04f 0120 	mov.w	r1, #32
 8006d98:	f381 8811 	msr	BASEPRI, r1
 8006d9c:	617b      	str	r3, [r7, #20]
 8006d9e:	481a      	ldr	r0, [pc, #104]	; (8006e08 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8006da0:	f7ff f849 	bl	8005e36 <_PreparePacket>
 8006da4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006da6:	693b      	ldr	r3, [r7, #16]
 8006da8:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006daa:	4b18      	ldr	r3, [pc, #96]	; (8006e0c <SEGGER_SYSVIEW_OnTaskStartReady+0x84>)
 8006dac:	691b      	ldr	r3, [r3, #16]
 8006dae:	687a      	ldr	r2, [r7, #4]
 8006db0:	1ad3      	subs	r3, r2, r3
 8006db2:	089b      	lsrs	r3, r3, #2
 8006db4:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	61fb      	str	r3, [r7, #28]
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	61bb      	str	r3, [r7, #24]
 8006dbe:	e00b      	b.n	8006dd8 <SEGGER_SYSVIEW_OnTaskStartReady+0x50>
 8006dc0:	69bb      	ldr	r3, [r7, #24]
 8006dc2:	b2da      	uxtb	r2, r3
 8006dc4:	69fb      	ldr	r3, [r7, #28]
 8006dc6:	1c59      	adds	r1, r3, #1
 8006dc8:	61f9      	str	r1, [r7, #28]
 8006dca:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006dce:	b2d2      	uxtb	r2, r2
 8006dd0:	701a      	strb	r2, [r3, #0]
 8006dd2:	69bb      	ldr	r3, [r7, #24]
 8006dd4:	09db      	lsrs	r3, r3, #7
 8006dd6:	61bb      	str	r3, [r7, #24]
 8006dd8:	69bb      	ldr	r3, [r7, #24]
 8006dda:	2b7f      	cmp	r3, #127	; 0x7f
 8006ddc:	d8f0      	bhi.n	8006dc0 <SEGGER_SYSVIEW_OnTaskStartReady+0x38>
 8006dde:	69fb      	ldr	r3, [r7, #28]
 8006de0:	1c5a      	adds	r2, r3, #1
 8006de2:	61fa      	str	r2, [r7, #28]
 8006de4:	69ba      	ldr	r2, [r7, #24]
 8006de6:	b2d2      	uxtb	r2, r2
 8006de8:	701a      	strb	r2, [r3, #0]
 8006dea:	69fb      	ldr	r3, [r7, #28]
 8006dec:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8006dee:	2206      	movs	r2, #6
 8006df0:	68f9      	ldr	r1, [r7, #12]
 8006df2:	6938      	ldr	r0, [r7, #16]
 8006df4:	f7ff f900 	bl	8005ff8 <_SendPacket>
  RECORD_END();
 8006df8:	697b      	ldr	r3, [r7, #20]
 8006dfa:	f383 8811 	msr	BASEPRI, r3
}
 8006dfe:	bf00      	nop
 8006e00:	3720      	adds	r7, #32
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bd80      	pop	{r7, pc}
 8006e06:	bf00      	nop
 8006e08:	20006e90 	.word	0x20006e90
 8006e0c:	20006e60 	.word	0x20006e60

08006e10 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b08a      	sub	sp, #40	; 0x28
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
 8006e18:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8006e1a:	f3ef 8311 	mrs	r3, BASEPRI
 8006e1e:	f04f 0120 	mov.w	r1, #32
 8006e22:	f381 8811 	msr	BASEPRI, r1
 8006e26:	617b      	str	r3, [r7, #20]
 8006e28:	4827      	ldr	r0, [pc, #156]	; (8006ec8 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 8006e2a:	f7ff f804 	bl	8005e36 <_PreparePacket>
 8006e2e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006e30:	693b      	ldr	r3, [r7, #16]
 8006e32:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006e34:	4b25      	ldr	r3, [pc, #148]	; (8006ecc <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 8006e36:	691b      	ldr	r3, [r3, #16]
 8006e38:	687a      	ldr	r2, [r7, #4]
 8006e3a:	1ad3      	subs	r3, r2, r3
 8006e3c:	089b      	lsrs	r3, r3, #2
 8006e3e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	627b      	str	r3, [r7, #36]	; 0x24
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	623b      	str	r3, [r7, #32]
 8006e48:	e00b      	b.n	8006e62 <SEGGER_SYSVIEW_OnTaskStopReady+0x52>
 8006e4a:	6a3b      	ldr	r3, [r7, #32]
 8006e4c:	b2da      	uxtb	r2, r3
 8006e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e50:	1c59      	adds	r1, r3, #1
 8006e52:	6279      	str	r1, [r7, #36]	; 0x24
 8006e54:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006e58:	b2d2      	uxtb	r2, r2
 8006e5a:	701a      	strb	r2, [r3, #0]
 8006e5c:	6a3b      	ldr	r3, [r7, #32]
 8006e5e:	09db      	lsrs	r3, r3, #7
 8006e60:	623b      	str	r3, [r7, #32]
 8006e62:	6a3b      	ldr	r3, [r7, #32]
 8006e64:	2b7f      	cmp	r3, #127	; 0x7f
 8006e66:	d8f0      	bhi.n	8006e4a <SEGGER_SYSVIEW_OnTaskStopReady+0x3a>
 8006e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e6a:	1c5a      	adds	r2, r3, #1
 8006e6c:	627a      	str	r2, [r7, #36]	; 0x24
 8006e6e:	6a3a      	ldr	r2, [r7, #32]
 8006e70:	b2d2      	uxtb	r2, r2
 8006e72:	701a      	strb	r2, [r3, #0]
 8006e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e76:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	61fb      	str	r3, [r7, #28]
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	61bb      	str	r3, [r7, #24]
 8006e80:	e00b      	b.n	8006e9a <SEGGER_SYSVIEW_OnTaskStopReady+0x8a>
 8006e82:	69bb      	ldr	r3, [r7, #24]
 8006e84:	b2da      	uxtb	r2, r3
 8006e86:	69fb      	ldr	r3, [r7, #28]
 8006e88:	1c59      	adds	r1, r3, #1
 8006e8a:	61f9      	str	r1, [r7, #28]
 8006e8c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006e90:	b2d2      	uxtb	r2, r2
 8006e92:	701a      	strb	r2, [r3, #0]
 8006e94:	69bb      	ldr	r3, [r7, #24]
 8006e96:	09db      	lsrs	r3, r3, #7
 8006e98:	61bb      	str	r3, [r7, #24]
 8006e9a:	69bb      	ldr	r3, [r7, #24]
 8006e9c:	2b7f      	cmp	r3, #127	; 0x7f
 8006e9e:	d8f0      	bhi.n	8006e82 <SEGGER_SYSVIEW_OnTaskStopReady+0x72>
 8006ea0:	69fb      	ldr	r3, [r7, #28]
 8006ea2:	1c5a      	adds	r2, r3, #1
 8006ea4:	61fa      	str	r2, [r7, #28]
 8006ea6:	69ba      	ldr	r2, [r7, #24]
 8006ea8:	b2d2      	uxtb	r2, r2
 8006eaa:	701a      	strb	r2, [r3, #0]
 8006eac:	69fb      	ldr	r3, [r7, #28]
 8006eae:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 8006eb0:	2207      	movs	r2, #7
 8006eb2:	68f9      	ldr	r1, [r7, #12]
 8006eb4:	6938      	ldr	r0, [r7, #16]
 8006eb6:	f7ff f89f 	bl	8005ff8 <_SendPacket>
  RECORD_END();
 8006eba:	697b      	ldr	r3, [r7, #20]
 8006ebc:	f383 8811 	msr	BASEPRI, r3
}
 8006ec0:	bf00      	nop
 8006ec2:	3728      	adds	r7, #40	; 0x28
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	bd80      	pop	{r7, pc}
 8006ec8:	20006e90 	.word	0x20006e90
 8006ecc:	20006e60 	.word	0x20006e60

08006ed0 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8006ed0:	b480      	push	{r7}
 8006ed2:	b083      	sub	sp, #12
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 8006ed8:	4b05      	ldr	r3, [pc, #20]	; (8006ef0 <SEGGER_SYSVIEW_ShrinkId+0x20>)
 8006eda:	691b      	ldr	r3, [r3, #16]
 8006edc:	687a      	ldr	r2, [r7, #4]
 8006ede:	1ad3      	subs	r3, r2, r3
 8006ee0:	089b      	lsrs	r3, r3, #2
}
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	370c      	adds	r7, #12
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eec:	4770      	bx	lr
 8006eee:	bf00      	nop
 8006ef0:	20006e60 	.word	0x20006e60

08006ef4 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b08c      	sub	sp, #48	; 0x30
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	4603      	mov	r3, r0
 8006efc:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8006efe:	4b3b      	ldr	r3, [pc, #236]	; (8006fec <SEGGER_SYSVIEW_SendModule+0xf8>)
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d06d      	beq.n	8006fe2 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 8006f06:	4b39      	ldr	r3, [pc, #228]	; (8006fec <SEGGER_SYSVIEW_SendModule+0xf8>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006f10:	e008      	b.n	8006f24 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8006f12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f14:	691b      	ldr	r3, [r3, #16]
 8006f16:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8006f18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d007      	beq.n	8006f2e <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8006f1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f20:	3301      	adds	r3, #1
 8006f22:	62bb      	str	r3, [r7, #40]	; 0x28
 8006f24:	79fb      	ldrb	r3, [r7, #7]
 8006f26:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006f28:	429a      	cmp	r2, r3
 8006f2a:	d3f2      	bcc.n	8006f12 <SEGGER_SYSVIEW_SendModule+0x1e>
 8006f2c:	e000      	b.n	8006f30 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8006f2e:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8006f30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d055      	beq.n	8006fe2 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006f36:	f3ef 8311 	mrs	r3, BASEPRI
 8006f3a:	f04f 0120 	mov.w	r1, #32
 8006f3e:	f381 8811 	msr	BASEPRI, r1
 8006f42:	617b      	str	r3, [r7, #20]
 8006f44:	482a      	ldr	r0, [pc, #168]	; (8006ff0 <SEGGER_SYSVIEW_SendModule+0xfc>)
 8006f46:	f7fe ff76 	bl	8005e36 <_PreparePacket>
 8006f4a:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8006f4c:	693b      	ldr	r3, [r7, #16]
 8006f4e:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	627b      	str	r3, [r7, #36]	; 0x24
 8006f54:	79fb      	ldrb	r3, [r7, #7]
 8006f56:	623b      	str	r3, [r7, #32]
 8006f58:	e00b      	b.n	8006f72 <SEGGER_SYSVIEW_SendModule+0x7e>
 8006f5a:	6a3b      	ldr	r3, [r7, #32]
 8006f5c:	b2da      	uxtb	r2, r3
 8006f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f60:	1c59      	adds	r1, r3, #1
 8006f62:	6279      	str	r1, [r7, #36]	; 0x24
 8006f64:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006f68:	b2d2      	uxtb	r2, r2
 8006f6a:	701a      	strb	r2, [r3, #0]
 8006f6c:	6a3b      	ldr	r3, [r7, #32]
 8006f6e:	09db      	lsrs	r3, r3, #7
 8006f70:	623b      	str	r3, [r7, #32]
 8006f72:	6a3b      	ldr	r3, [r7, #32]
 8006f74:	2b7f      	cmp	r3, #127	; 0x7f
 8006f76:	d8f0      	bhi.n	8006f5a <SEGGER_SYSVIEW_SendModule+0x66>
 8006f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f7a:	1c5a      	adds	r2, r3, #1
 8006f7c:	627a      	str	r2, [r7, #36]	; 0x24
 8006f7e:	6a3a      	ldr	r2, [r7, #32]
 8006f80:	b2d2      	uxtb	r2, r2
 8006f82:	701a      	strb	r2, [r3, #0]
 8006f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f86:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	61fb      	str	r3, [r7, #28]
 8006f8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f8e:	689b      	ldr	r3, [r3, #8]
 8006f90:	61bb      	str	r3, [r7, #24]
 8006f92:	e00b      	b.n	8006fac <SEGGER_SYSVIEW_SendModule+0xb8>
 8006f94:	69bb      	ldr	r3, [r7, #24]
 8006f96:	b2da      	uxtb	r2, r3
 8006f98:	69fb      	ldr	r3, [r7, #28]
 8006f9a:	1c59      	adds	r1, r3, #1
 8006f9c:	61f9      	str	r1, [r7, #28]
 8006f9e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006fa2:	b2d2      	uxtb	r2, r2
 8006fa4:	701a      	strb	r2, [r3, #0]
 8006fa6:	69bb      	ldr	r3, [r7, #24]
 8006fa8:	09db      	lsrs	r3, r3, #7
 8006faa:	61bb      	str	r3, [r7, #24]
 8006fac:	69bb      	ldr	r3, [r7, #24]
 8006fae:	2b7f      	cmp	r3, #127	; 0x7f
 8006fb0:	d8f0      	bhi.n	8006f94 <SEGGER_SYSVIEW_SendModule+0xa0>
 8006fb2:	69fb      	ldr	r3, [r7, #28]
 8006fb4:	1c5a      	adds	r2, r3, #1
 8006fb6:	61fa      	str	r2, [r7, #28]
 8006fb8:	69ba      	ldr	r2, [r7, #24]
 8006fba:	b2d2      	uxtb	r2, r2
 8006fbc:	701a      	strb	r2, [r3, #0]
 8006fbe:	69fb      	ldr	r3, [r7, #28]
 8006fc0:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006fc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	2280      	movs	r2, #128	; 0x80
 8006fc8:	4619      	mov	r1, r3
 8006fca:	68f8      	ldr	r0, [r7, #12]
 8006fcc:	f7fe fee6 	bl	8005d9c <_EncodeStr>
 8006fd0:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8006fd2:	2216      	movs	r2, #22
 8006fd4:	68f9      	ldr	r1, [r7, #12]
 8006fd6:	6938      	ldr	r0, [r7, #16]
 8006fd8:	f7ff f80e 	bl	8005ff8 <_SendPacket>
      RECORD_END();
 8006fdc:	697b      	ldr	r3, [r7, #20]
 8006fde:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 8006fe2:	bf00      	nop
 8006fe4:	3730      	adds	r7, #48	; 0x30
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	bd80      	pop	{r7, pc}
 8006fea:	bf00      	nop
 8006fec:	20006e88 	.word	0x20006e88
 8006ff0:	20006e90 	.word	0x20006e90

08006ff4 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b082      	sub	sp, #8
 8006ff8:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8006ffa:	4b0c      	ldr	r3, [pc, #48]	; (800702c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d00f      	beq.n	8007022 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8007002:	4b0a      	ldr	r3, [pc, #40]	; (800702c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	68db      	ldr	r3, [r3, #12]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d002      	beq.n	8007016 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	68db      	ldr	r3, [r3, #12]
 8007014:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	691b      	ldr	r3, [r3, #16]
 800701a:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d1f2      	bne.n	8007008 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8007022:	bf00      	nop
 8007024:	3708      	adds	r7, #8
 8007026:	46bd      	mov	sp, r7
 8007028:	bd80      	pop	{r7, pc}
 800702a:	bf00      	nop
 800702c:	20006e88 	.word	0x20006e88

08007030 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8007030:	b580      	push	{r7, lr}
 8007032:	b086      	sub	sp, #24
 8007034:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8007036:	f3ef 8311 	mrs	r3, BASEPRI
 800703a:	f04f 0120 	mov.w	r1, #32
 800703e:	f381 8811 	msr	BASEPRI, r1
 8007042:	60fb      	str	r3, [r7, #12]
 8007044:	4817      	ldr	r0, [pc, #92]	; (80070a4 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8007046:	f7fe fef6 	bl	8005e36 <_PreparePacket>
 800704a:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	617b      	str	r3, [r7, #20]
 8007054:	4b14      	ldr	r3, [pc, #80]	; (80070a8 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8007056:	781b      	ldrb	r3, [r3, #0]
 8007058:	613b      	str	r3, [r7, #16]
 800705a:	e00b      	b.n	8007074 <SEGGER_SYSVIEW_SendNumModules+0x44>
 800705c:	693b      	ldr	r3, [r7, #16]
 800705e:	b2da      	uxtb	r2, r3
 8007060:	697b      	ldr	r3, [r7, #20]
 8007062:	1c59      	adds	r1, r3, #1
 8007064:	6179      	str	r1, [r7, #20]
 8007066:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800706a:	b2d2      	uxtb	r2, r2
 800706c:	701a      	strb	r2, [r3, #0]
 800706e:	693b      	ldr	r3, [r7, #16]
 8007070:	09db      	lsrs	r3, r3, #7
 8007072:	613b      	str	r3, [r7, #16]
 8007074:	693b      	ldr	r3, [r7, #16]
 8007076:	2b7f      	cmp	r3, #127	; 0x7f
 8007078:	d8f0      	bhi.n	800705c <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800707a:	697b      	ldr	r3, [r7, #20]
 800707c:	1c5a      	adds	r2, r3, #1
 800707e:	617a      	str	r2, [r7, #20]
 8007080:	693a      	ldr	r2, [r7, #16]
 8007082:	b2d2      	uxtb	r2, r2
 8007084:	701a      	strb	r2, [r3, #0]
 8007086:	697b      	ldr	r3, [r7, #20]
 8007088:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800708a:	221b      	movs	r2, #27
 800708c:	6879      	ldr	r1, [r7, #4]
 800708e:	68b8      	ldr	r0, [r7, #8]
 8007090:	f7fe ffb2 	bl	8005ff8 <_SendPacket>
  RECORD_END();
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	f383 8811 	msr	BASEPRI, r3
}
 800709a:	bf00      	nop
 800709c:	3718      	adds	r7, #24
 800709e:	46bd      	mov	sp, r7
 80070a0:	bd80      	pop	{r7, pc}
 80070a2:	bf00      	nop
 80070a4:	20006e90 	.word	0x20006e90
 80070a8:	20006e8c 	.word	0x20006e8c

080070ac <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b08a      	sub	sp, #40	; 0x28
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80070b4:	f3ef 8311 	mrs	r3, BASEPRI
 80070b8:	f04f 0120 	mov.w	r1, #32
 80070bc:	f381 8811 	msr	BASEPRI, r1
 80070c0:	617b      	str	r3, [r7, #20]
 80070c2:	4827      	ldr	r0, [pc, #156]	; (8007160 <SEGGER_SYSVIEW_Warn+0xb4>)
 80070c4:	f7fe feb7 	bl	8005e36 <_PreparePacket>
 80070c8:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80070ca:	2280      	movs	r2, #128	; 0x80
 80070cc:	6879      	ldr	r1, [r7, #4]
 80070ce:	6938      	ldr	r0, [r7, #16]
 80070d0:	f7fe fe64 	bl	8005d9c <_EncodeStr>
 80070d4:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	627b      	str	r3, [r7, #36]	; 0x24
 80070da:	2301      	movs	r3, #1
 80070dc:	623b      	str	r3, [r7, #32]
 80070de:	e00b      	b.n	80070f8 <SEGGER_SYSVIEW_Warn+0x4c>
 80070e0:	6a3b      	ldr	r3, [r7, #32]
 80070e2:	b2da      	uxtb	r2, r3
 80070e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070e6:	1c59      	adds	r1, r3, #1
 80070e8:	6279      	str	r1, [r7, #36]	; 0x24
 80070ea:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80070ee:	b2d2      	uxtb	r2, r2
 80070f0:	701a      	strb	r2, [r3, #0]
 80070f2:	6a3b      	ldr	r3, [r7, #32]
 80070f4:	09db      	lsrs	r3, r3, #7
 80070f6:	623b      	str	r3, [r7, #32]
 80070f8:	6a3b      	ldr	r3, [r7, #32]
 80070fa:	2b7f      	cmp	r3, #127	; 0x7f
 80070fc:	d8f0      	bhi.n	80070e0 <SEGGER_SYSVIEW_Warn+0x34>
 80070fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007100:	1c5a      	adds	r2, r3, #1
 8007102:	627a      	str	r2, [r7, #36]	; 0x24
 8007104:	6a3a      	ldr	r2, [r7, #32]
 8007106:	b2d2      	uxtb	r2, r2
 8007108:	701a      	strb	r2, [r3, #0]
 800710a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800710c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	61fb      	str	r3, [r7, #28]
 8007112:	2300      	movs	r3, #0
 8007114:	61bb      	str	r3, [r7, #24]
 8007116:	e00b      	b.n	8007130 <SEGGER_SYSVIEW_Warn+0x84>
 8007118:	69bb      	ldr	r3, [r7, #24]
 800711a:	b2da      	uxtb	r2, r3
 800711c:	69fb      	ldr	r3, [r7, #28]
 800711e:	1c59      	adds	r1, r3, #1
 8007120:	61f9      	str	r1, [r7, #28]
 8007122:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007126:	b2d2      	uxtb	r2, r2
 8007128:	701a      	strb	r2, [r3, #0]
 800712a:	69bb      	ldr	r3, [r7, #24]
 800712c:	09db      	lsrs	r3, r3, #7
 800712e:	61bb      	str	r3, [r7, #24]
 8007130:	69bb      	ldr	r3, [r7, #24]
 8007132:	2b7f      	cmp	r3, #127	; 0x7f
 8007134:	d8f0      	bhi.n	8007118 <SEGGER_SYSVIEW_Warn+0x6c>
 8007136:	69fb      	ldr	r3, [r7, #28]
 8007138:	1c5a      	adds	r2, r3, #1
 800713a:	61fa      	str	r2, [r7, #28]
 800713c:	69ba      	ldr	r2, [r7, #24]
 800713e:	b2d2      	uxtb	r2, r2
 8007140:	701a      	strb	r2, [r3, #0]
 8007142:	69fb      	ldr	r3, [r7, #28]
 8007144:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8007146:	221a      	movs	r2, #26
 8007148:	68f9      	ldr	r1, [r7, #12]
 800714a:	6938      	ldr	r0, [r7, #16]
 800714c:	f7fe ff54 	bl	8005ff8 <_SendPacket>
  RECORD_END();
 8007150:	697b      	ldr	r3, [r7, #20]
 8007152:	f383 8811 	msr	BASEPRI, r3
}
 8007156:	bf00      	nop
 8007158:	3728      	adds	r7, #40	; 0x28
 800715a:	46bd      	mov	sp, r7
 800715c:	bd80      	pop	{r7, pc}
 800715e:	bf00      	nop
 8007160:	20006e90 	.word	0x20006e90

08007164 <__errno>:
 8007164:	4b01      	ldr	r3, [pc, #4]	; (800716c <__errno+0x8>)
 8007166:	6818      	ldr	r0, [r3, #0]
 8007168:	4770      	bx	lr
 800716a:	bf00      	nop
 800716c:	20000010 	.word	0x20000010

08007170 <__libc_init_array>:
 8007170:	b570      	push	{r4, r5, r6, lr}
 8007172:	4d0d      	ldr	r5, [pc, #52]	; (80071a8 <__libc_init_array+0x38>)
 8007174:	4c0d      	ldr	r4, [pc, #52]	; (80071ac <__libc_init_array+0x3c>)
 8007176:	1b64      	subs	r4, r4, r5
 8007178:	10a4      	asrs	r4, r4, #2
 800717a:	2600      	movs	r6, #0
 800717c:	42a6      	cmp	r6, r4
 800717e:	d109      	bne.n	8007194 <__libc_init_array+0x24>
 8007180:	4d0b      	ldr	r5, [pc, #44]	; (80071b0 <__libc_init_array+0x40>)
 8007182:	4c0c      	ldr	r4, [pc, #48]	; (80071b4 <__libc_init_array+0x44>)
 8007184:	f001 f808 	bl	8008198 <_init>
 8007188:	1b64      	subs	r4, r4, r5
 800718a:	10a4      	asrs	r4, r4, #2
 800718c:	2600      	movs	r6, #0
 800718e:	42a6      	cmp	r6, r4
 8007190:	d105      	bne.n	800719e <__libc_init_array+0x2e>
 8007192:	bd70      	pop	{r4, r5, r6, pc}
 8007194:	f855 3b04 	ldr.w	r3, [r5], #4
 8007198:	4798      	blx	r3
 800719a:	3601      	adds	r6, #1
 800719c:	e7ee      	b.n	800717c <__libc_init_array+0xc>
 800719e:	f855 3b04 	ldr.w	r3, [r5], #4
 80071a2:	4798      	blx	r3
 80071a4:	3601      	adds	r6, #1
 80071a6:	e7f2      	b.n	800718e <__libc_init_array+0x1e>
 80071a8:	08008548 	.word	0x08008548
 80071ac:	08008548 	.word	0x08008548
 80071b0:	08008548 	.word	0x08008548
 80071b4:	0800854c 	.word	0x0800854c

080071b8 <memcmp>:
 80071b8:	b530      	push	{r4, r5, lr}
 80071ba:	3901      	subs	r1, #1
 80071bc:	2400      	movs	r4, #0
 80071be:	42a2      	cmp	r2, r4
 80071c0:	d101      	bne.n	80071c6 <memcmp+0xe>
 80071c2:	2000      	movs	r0, #0
 80071c4:	e005      	b.n	80071d2 <memcmp+0x1a>
 80071c6:	5d03      	ldrb	r3, [r0, r4]
 80071c8:	3401      	adds	r4, #1
 80071ca:	5d0d      	ldrb	r5, [r1, r4]
 80071cc:	42ab      	cmp	r3, r5
 80071ce:	d0f6      	beq.n	80071be <memcmp+0x6>
 80071d0:	1b58      	subs	r0, r3, r5
 80071d2:	bd30      	pop	{r4, r5, pc}

080071d4 <memcpy>:
 80071d4:	440a      	add	r2, r1
 80071d6:	4291      	cmp	r1, r2
 80071d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80071dc:	d100      	bne.n	80071e0 <memcpy+0xc>
 80071de:	4770      	bx	lr
 80071e0:	b510      	push	{r4, lr}
 80071e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80071e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80071ea:	4291      	cmp	r1, r2
 80071ec:	d1f9      	bne.n	80071e2 <memcpy+0xe>
 80071ee:	bd10      	pop	{r4, pc}

080071f0 <memset>:
 80071f0:	4402      	add	r2, r0
 80071f2:	4603      	mov	r3, r0
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d100      	bne.n	80071fa <memset+0xa>
 80071f8:	4770      	bx	lr
 80071fa:	f803 1b01 	strb.w	r1, [r3], #1
 80071fe:	e7f9      	b.n	80071f4 <memset+0x4>

08007200 <iprintf>:
 8007200:	b40f      	push	{r0, r1, r2, r3}
 8007202:	4b0a      	ldr	r3, [pc, #40]	; (800722c <iprintf+0x2c>)
 8007204:	b513      	push	{r0, r1, r4, lr}
 8007206:	681c      	ldr	r4, [r3, #0]
 8007208:	b124      	cbz	r4, 8007214 <iprintf+0x14>
 800720a:	69a3      	ldr	r3, [r4, #24]
 800720c:	b913      	cbnz	r3, 8007214 <iprintf+0x14>
 800720e:	4620      	mov	r0, r4
 8007210:	f000 fa5e 	bl	80076d0 <__sinit>
 8007214:	ab05      	add	r3, sp, #20
 8007216:	9a04      	ldr	r2, [sp, #16]
 8007218:	68a1      	ldr	r1, [r4, #8]
 800721a:	9301      	str	r3, [sp, #4]
 800721c:	4620      	mov	r0, r4
 800721e:	f000 fc2f 	bl	8007a80 <_vfiprintf_r>
 8007222:	b002      	add	sp, #8
 8007224:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007228:	b004      	add	sp, #16
 800722a:	4770      	bx	lr
 800722c:	20000010 	.word	0x20000010

08007230 <_puts_r>:
 8007230:	b570      	push	{r4, r5, r6, lr}
 8007232:	460e      	mov	r6, r1
 8007234:	4605      	mov	r5, r0
 8007236:	b118      	cbz	r0, 8007240 <_puts_r+0x10>
 8007238:	6983      	ldr	r3, [r0, #24]
 800723a:	b90b      	cbnz	r3, 8007240 <_puts_r+0x10>
 800723c:	f000 fa48 	bl	80076d0 <__sinit>
 8007240:	69ab      	ldr	r3, [r5, #24]
 8007242:	68ac      	ldr	r4, [r5, #8]
 8007244:	b913      	cbnz	r3, 800724c <_puts_r+0x1c>
 8007246:	4628      	mov	r0, r5
 8007248:	f000 fa42 	bl	80076d0 <__sinit>
 800724c:	4b2c      	ldr	r3, [pc, #176]	; (8007300 <_puts_r+0xd0>)
 800724e:	429c      	cmp	r4, r3
 8007250:	d120      	bne.n	8007294 <_puts_r+0x64>
 8007252:	686c      	ldr	r4, [r5, #4]
 8007254:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007256:	07db      	lsls	r3, r3, #31
 8007258:	d405      	bmi.n	8007266 <_puts_r+0x36>
 800725a:	89a3      	ldrh	r3, [r4, #12]
 800725c:	0598      	lsls	r0, r3, #22
 800725e:	d402      	bmi.n	8007266 <_puts_r+0x36>
 8007260:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007262:	f000 fad3 	bl	800780c <__retarget_lock_acquire_recursive>
 8007266:	89a3      	ldrh	r3, [r4, #12]
 8007268:	0719      	lsls	r1, r3, #28
 800726a:	d51d      	bpl.n	80072a8 <_puts_r+0x78>
 800726c:	6923      	ldr	r3, [r4, #16]
 800726e:	b1db      	cbz	r3, 80072a8 <_puts_r+0x78>
 8007270:	3e01      	subs	r6, #1
 8007272:	68a3      	ldr	r3, [r4, #8]
 8007274:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007278:	3b01      	subs	r3, #1
 800727a:	60a3      	str	r3, [r4, #8]
 800727c:	bb39      	cbnz	r1, 80072ce <_puts_r+0x9e>
 800727e:	2b00      	cmp	r3, #0
 8007280:	da38      	bge.n	80072f4 <_puts_r+0xc4>
 8007282:	4622      	mov	r2, r4
 8007284:	210a      	movs	r1, #10
 8007286:	4628      	mov	r0, r5
 8007288:	f000 f848 	bl	800731c <__swbuf_r>
 800728c:	3001      	adds	r0, #1
 800728e:	d011      	beq.n	80072b4 <_puts_r+0x84>
 8007290:	250a      	movs	r5, #10
 8007292:	e011      	b.n	80072b8 <_puts_r+0x88>
 8007294:	4b1b      	ldr	r3, [pc, #108]	; (8007304 <_puts_r+0xd4>)
 8007296:	429c      	cmp	r4, r3
 8007298:	d101      	bne.n	800729e <_puts_r+0x6e>
 800729a:	68ac      	ldr	r4, [r5, #8]
 800729c:	e7da      	b.n	8007254 <_puts_r+0x24>
 800729e:	4b1a      	ldr	r3, [pc, #104]	; (8007308 <_puts_r+0xd8>)
 80072a0:	429c      	cmp	r4, r3
 80072a2:	bf08      	it	eq
 80072a4:	68ec      	ldreq	r4, [r5, #12]
 80072a6:	e7d5      	b.n	8007254 <_puts_r+0x24>
 80072a8:	4621      	mov	r1, r4
 80072aa:	4628      	mov	r0, r5
 80072ac:	f000 f888 	bl	80073c0 <__swsetup_r>
 80072b0:	2800      	cmp	r0, #0
 80072b2:	d0dd      	beq.n	8007270 <_puts_r+0x40>
 80072b4:	f04f 35ff 	mov.w	r5, #4294967295
 80072b8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80072ba:	07da      	lsls	r2, r3, #31
 80072bc:	d405      	bmi.n	80072ca <_puts_r+0x9a>
 80072be:	89a3      	ldrh	r3, [r4, #12]
 80072c0:	059b      	lsls	r3, r3, #22
 80072c2:	d402      	bmi.n	80072ca <_puts_r+0x9a>
 80072c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80072c6:	f000 faa2 	bl	800780e <__retarget_lock_release_recursive>
 80072ca:	4628      	mov	r0, r5
 80072cc:	bd70      	pop	{r4, r5, r6, pc}
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	da04      	bge.n	80072dc <_puts_r+0xac>
 80072d2:	69a2      	ldr	r2, [r4, #24]
 80072d4:	429a      	cmp	r2, r3
 80072d6:	dc06      	bgt.n	80072e6 <_puts_r+0xb6>
 80072d8:	290a      	cmp	r1, #10
 80072da:	d004      	beq.n	80072e6 <_puts_r+0xb6>
 80072dc:	6823      	ldr	r3, [r4, #0]
 80072de:	1c5a      	adds	r2, r3, #1
 80072e0:	6022      	str	r2, [r4, #0]
 80072e2:	7019      	strb	r1, [r3, #0]
 80072e4:	e7c5      	b.n	8007272 <_puts_r+0x42>
 80072e6:	4622      	mov	r2, r4
 80072e8:	4628      	mov	r0, r5
 80072ea:	f000 f817 	bl	800731c <__swbuf_r>
 80072ee:	3001      	adds	r0, #1
 80072f0:	d1bf      	bne.n	8007272 <_puts_r+0x42>
 80072f2:	e7df      	b.n	80072b4 <_puts_r+0x84>
 80072f4:	6823      	ldr	r3, [r4, #0]
 80072f6:	250a      	movs	r5, #10
 80072f8:	1c5a      	adds	r2, r3, #1
 80072fa:	6022      	str	r2, [r4, #0]
 80072fc:	701d      	strb	r5, [r3, #0]
 80072fe:	e7db      	b.n	80072b8 <_puts_r+0x88>
 8007300:	080084cc 	.word	0x080084cc
 8007304:	080084ec 	.word	0x080084ec
 8007308:	080084ac 	.word	0x080084ac

0800730c <puts>:
 800730c:	4b02      	ldr	r3, [pc, #8]	; (8007318 <puts+0xc>)
 800730e:	4601      	mov	r1, r0
 8007310:	6818      	ldr	r0, [r3, #0]
 8007312:	f7ff bf8d 	b.w	8007230 <_puts_r>
 8007316:	bf00      	nop
 8007318:	20000010 	.word	0x20000010

0800731c <__swbuf_r>:
 800731c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800731e:	460e      	mov	r6, r1
 8007320:	4614      	mov	r4, r2
 8007322:	4605      	mov	r5, r0
 8007324:	b118      	cbz	r0, 800732e <__swbuf_r+0x12>
 8007326:	6983      	ldr	r3, [r0, #24]
 8007328:	b90b      	cbnz	r3, 800732e <__swbuf_r+0x12>
 800732a:	f000 f9d1 	bl	80076d0 <__sinit>
 800732e:	4b21      	ldr	r3, [pc, #132]	; (80073b4 <__swbuf_r+0x98>)
 8007330:	429c      	cmp	r4, r3
 8007332:	d12b      	bne.n	800738c <__swbuf_r+0x70>
 8007334:	686c      	ldr	r4, [r5, #4]
 8007336:	69a3      	ldr	r3, [r4, #24]
 8007338:	60a3      	str	r3, [r4, #8]
 800733a:	89a3      	ldrh	r3, [r4, #12]
 800733c:	071a      	lsls	r2, r3, #28
 800733e:	d52f      	bpl.n	80073a0 <__swbuf_r+0x84>
 8007340:	6923      	ldr	r3, [r4, #16]
 8007342:	b36b      	cbz	r3, 80073a0 <__swbuf_r+0x84>
 8007344:	6923      	ldr	r3, [r4, #16]
 8007346:	6820      	ldr	r0, [r4, #0]
 8007348:	1ac0      	subs	r0, r0, r3
 800734a:	6963      	ldr	r3, [r4, #20]
 800734c:	b2f6      	uxtb	r6, r6
 800734e:	4283      	cmp	r3, r0
 8007350:	4637      	mov	r7, r6
 8007352:	dc04      	bgt.n	800735e <__swbuf_r+0x42>
 8007354:	4621      	mov	r1, r4
 8007356:	4628      	mov	r0, r5
 8007358:	f000 f926 	bl	80075a8 <_fflush_r>
 800735c:	bb30      	cbnz	r0, 80073ac <__swbuf_r+0x90>
 800735e:	68a3      	ldr	r3, [r4, #8]
 8007360:	3b01      	subs	r3, #1
 8007362:	60a3      	str	r3, [r4, #8]
 8007364:	6823      	ldr	r3, [r4, #0]
 8007366:	1c5a      	adds	r2, r3, #1
 8007368:	6022      	str	r2, [r4, #0]
 800736a:	701e      	strb	r6, [r3, #0]
 800736c:	6963      	ldr	r3, [r4, #20]
 800736e:	3001      	adds	r0, #1
 8007370:	4283      	cmp	r3, r0
 8007372:	d004      	beq.n	800737e <__swbuf_r+0x62>
 8007374:	89a3      	ldrh	r3, [r4, #12]
 8007376:	07db      	lsls	r3, r3, #31
 8007378:	d506      	bpl.n	8007388 <__swbuf_r+0x6c>
 800737a:	2e0a      	cmp	r6, #10
 800737c:	d104      	bne.n	8007388 <__swbuf_r+0x6c>
 800737e:	4621      	mov	r1, r4
 8007380:	4628      	mov	r0, r5
 8007382:	f000 f911 	bl	80075a8 <_fflush_r>
 8007386:	b988      	cbnz	r0, 80073ac <__swbuf_r+0x90>
 8007388:	4638      	mov	r0, r7
 800738a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800738c:	4b0a      	ldr	r3, [pc, #40]	; (80073b8 <__swbuf_r+0x9c>)
 800738e:	429c      	cmp	r4, r3
 8007390:	d101      	bne.n	8007396 <__swbuf_r+0x7a>
 8007392:	68ac      	ldr	r4, [r5, #8]
 8007394:	e7cf      	b.n	8007336 <__swbuf_r+0x1a>
 8007396:	4b09      	ldr	r3, [pc, #36]	; (80073bc <__swbuf_r+0xa0>)
 8007398:	429c      	cmp	r4, r3
 800739a:	bf08      	it	eq
 800739c:	68ec      	ldreq	r4, [r5, #12]
 800739e:	e7ca      	b.n	8007336 <__swbuf_r+0x1a>
 80073a0:	4621      	mov	r1, r4
 80073a2:	4628      	mov	r0, r5
 80073a4:	f000 f80c 	bl	80073c0 <__swsetup_r>
 80073a8:	2800      	cmp	r0, #0
 80073aa:	d0cb      	beq.n	8007344 <__swbuf_r+0x28>
 80073ac:	f04f 37ff 	mov.w	r7, #4294967295
 80073b0:	e7ea      	b.n	8007388 <__swbuf_r+0x6c>
 80073b2:	bf00      	nop
 80073b4:	080084cc 	.word	0x080084cc
 80073b8:	080084ec 	.word	0x080084ec
 80073bc:	080084ac 	.word	0x080084ac

080073c0 <__swsetup_r>:
 80073c0:	4b32      	ldr	r3, [pc, #200]	; (800748c <__swsetup_r+0xcc>)
 80073c2:	b570      	push	{r4, r5, r6, lr}
 80073c4:	681d      	ldr	r5, [r3, #0]
 80073c6:	4606      	mov	r6, r0
 80073c8:	460c      	mov	r4, r1
 80073ca:	b125      	cbz	r5, 80073d6 <__swsetup_r+0x16>
 80073cc:	69ab      	ldr	r3, [r5, #24]
 80073ce:	b913      	cbnz	r3, 80073d6 <__swsetup_r+0x16>
 80073d0:	4628      	mov	r0, r5
 80073d2:	f000 f97d 	bl	80076d0 <__sinit>
 80073d6:	4b2e      	ldr	r3, [pc, #184]	; (8007490 <__swsetup_r+0xd0>)
 80073d8:	429c      	cmp	r4, r3
 80073da:	d10f      	bne.n	80073fc <__swsetup_r+0x3c>
 80073dc:	686c      	ldr	r4, [r5, #4]
 80073de:	89a3      	ldrh	r3, [r4, #12]
 80073e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80073e4:	0719      	lsls	r1, r3, #28
 80073e6:	d42c      	bmi.n	8007442 <__swsetup_r+0x82>
 80073e8:	06dd      	lsls	r5, r3, #27
 80073ea:	d411      	bmi.n	8007410 <__swsetup_r+0x50>
 80073ec:	2309      	movs	r3, #9
 80073ee:	6033      	str	r3, [r6, #0]
 80073f0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80073f4:	81a3      	strh	r3, [r4, #12]
 80073f6:	f04f 30ff 	mov.w	r0, #4294967295
 80073fa:	e03e      	b.n	800747a <__swsetup_r+0xba>
 80073fc:	4b25      	ldr	r3, [pc, #148]	; (8007494 <__swsetup_r+0xd4>)
 80073fe:	429c      	cmp	r4, r3
 8007400:	d101      	bne.n	8007406 <__swsetup_r+0x46>
 8007402:	68ac      	ldr	r4, [r5, #8]
 8007404:	e7eb      	b.n	80073de <__swsetup_r+0x1e>
 8007406:	4b24      	ldr	r3, [pc, #144]	; (8007498 <__swsetup_r+0xd8>)
 8007408:	429c      	cmp	r4, r3
 800740a:	bf08      	it	eq
 800740c:	68ec      	ldreq	r4, [r5, #12]
 800740e:	e7e6      	b.n	80073de <__swsetup_r+0x1e>
 8007410:	0758      	lsls	r0, r3, #29
 8007412:	d512      	bpl.n	800743a <__swsetup_r+0x7a>
 8007414:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007416:	b141      	cbz	r1, 800742a <__swsetup_r+0x6a>
 8007418:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800741c:	4299      	cmp	r1, r3
 800741e:	d002      	beq.n	8007426 <__swsetup_r+0x66>
 8007420:	4630      	mov	r0, r6
 8007422:	f000 fa59 	bl	80078d8 <_free_r>
 8007426:	2300      	movs	r3, #0
 8007428:	6363      	str	r3, [r4, #52]	; 0x34
 800742a:	89a3      	ldrh	r3, [r4, #12]
 800742c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007430:	81a3      	strh	r3, [r4, #12]
 8007432:	2300      	movs	r3, #0
 8007434:	6063      	str	r3, [r4, #4]
 8007436:	6923      	ldr	r3, [r4, #16]
 8007438:	6023      	str	r3, [r4, #0]
 800743a:	89a3      	ldrh	r3, [r4, #12]
 800743c:	f043 0308 	orr.w	r3, r3, #8
 8007440:	81a3      	strh	r3, [r4, #12]
 8007442:	6923      	ldr	r3, [r4, #16]
 8007444:	b94b      	cbnz	r3, 800745a <__swsetup_r+0x9a>
 8007446:	89a3      	ldrh	r3, [r4, #12]
 8007448:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800744c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007450:	d003      	beq.n	800745a <__swsetup_r+0x9a>
 8007452:	4621      	mov	r1, r4
 8007454:	4630      	mov	r0, r6
 8007456:	f000 f9ff 	bl	8007858 <__smakebuf_r>
 800745a:	89a0      	ldrh	r0, [r4, #12]
 800745c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007460:	f010 0301 	ands.w	r3, r0, #1
 8007464:	d00a      	beq.n	800747c <__swsetup_r+0xbc>
 8007466:	2300      	movs	r3, #0
 8007468:	60a3      	str	r3, [r4, #8]
 800746a:	6963      	ldr	r3, [r4, #20]
 800746c:	425b      	negs	r3, r3
 800746e:	61a3      	str	r3, [r4, #24]
 8007470:	6923      	ldr	r3, [r4, #16]
 8007472:	b943      	cbnz	r3, 8007486 <__swsetup_r+0xc6>
 8007474:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007478:	d1ba      	bne.n	80073f0 <__swsetup_r+0x30>
 800747a:	bd70      	pop	{r4, r5, r6, pc}
 800747c:	0781      	lsls	r1, r0, #30
 800747e:	bf58      	it	pl
 8007480:	6963      	ldrpl	r3, [r4, #20]
 8007482:	60a3      	str	r3, [r4, #8]
 8007484:	e7f4      	b.n	8007470 <__swsetup_r+0xb0>
 8007486:	2000      	movs	r0, #0
 8007488:	e7f7      	b.n	800747a <__swsetup_r+0xba>
 800748a:	bf00      	nop
 800748c:	20000010 	.word	0x20000010
 8007490:	080084cc 	.word	0x080084cc
 8007494:	080084ec 	.word	0x080084ec
 8007498:	080084ac 	.word	0x080084ac

0800749c <__sflush_r>:
 800749c:	898a      	ldrh	r2, [r1, #12]
 800749e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074a2:	4605      	mov	r5, r0
 80074a4:	0710      	lsls	r0, r2, #28
 80074a6:	460c      	mov	r4, r1
 80074a8:	d458      	bmi.n	800755c <__sflush_r+0xc0>
 80074aa:	684b      	ldr	r3, [r1, #4]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	dc05      	bgt.n	80074bc <__sflush_r+0x20>
 80074b0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	dc02      	bgt.n	80074bc <__sflush_r+0x20>
 80074b6:	2000      	movs	r0, #0
 80074b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80074bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80074be:	2e00      	cmp	r6, #0
 80074c0:	d0f9      	beq.n	80074b6 <__sflush_r+0x1a>
 80074c2:	2300      	movs	r3, #0
 80074c4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80074c8:	682f      	ldr	r7, [r5, #0]
 80074ca:	602b      	str	r3, [r5, #0]
 80074cc:	d032      	beq.n	8007534 <__sflush_r+0x98>
 80074ce:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80074d0:	89a3      	ldrh	r3, [r4, #12]
 80074d2:	075a      	lsls	r2, r3, #29
 80074d4:	d505      	bpl.n	80074e2 <__sflush_r+0x46>
 80074d6:	6863      	ldr	r3, [r4, #4]
 80074d8:	1ac0      	subs	r0, r0, r3
 80074da:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80074dc:	b10b      	cbz	r3, 80074e2 <__sflush_r+0x46>
 80074de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80074e0:	1ac0      	subs	r0, r0, r3
 80074e2:	2300      	movs	r3, #0
 80074e4:	4602      	mov	r2, r0
 80074e6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80074e8:	6a21      	ldr	r1, [r4, #32]
 80074ea:	4628      	mov	r0, r5
 80074ec:	47b0      	blx	r6
 80074ee:	1c43      	adds	r3, r0, #1
 80074f0:	89a3      	ldrh	r3, [r4, #12]
 80074f2:	d106      	bne.n	8007502 <__sflush_r+0x66>
 80074f4:	6829      	ldr	r1, [r5, #0]
 80074f6:	291d      	cmp	r1, #29
 80074f8:	d82c      	bhi.n	8007554 <__sflush_r+0xb8>
 80074fa:	4a2a      	ldr	r2, [pc, #168]	; (80075a4 <__sflush_r+0x108>)
 80074fc:	40ca      	lsrs	r2, r1
 80074fe:	07d6      	lsls	r6, r2, #31
 8007500:	d528      	bpl.n	8007554 <__sflush_r+0xb8>
 8007502:	2200      	movs	r2, #0
 8007504:	6062      	str	r2, [r4, #4]
 8007506:	04d9      	lsls	r1, r3, #19
 8007508:	6922      	ldr	r2, [r4, #16]
 800750a:	6022      	str	r2, [r4, #0]
 800750c:	d504      	bpl.n	8007518 <__sflush_r+0x7c>
 800750e:	1c42      	adds	r2, r0, #1
 8007510:	d101      	bne.n	8007516 <__sflush_r+0x7a>
 8007512:	682b      	ldr	r3, [r5, #0]
 8007514:	b903      	cbnz	r3, 8007518 <__sflush_r+0x7c>
 8007516:	6560      	str	r0, [r4, #84]	; 0x54
 8007518:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800751a:	602f      	str	r7, [r5, #0]
 800751c:	2900      	cmp	r1, #0
 800751e:	d0ca      	beq.n	80074b6 <__sflush_r+0x1a>
 8007520:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007524:	4299      	cmp	r1, r3
 8007526:	d002      	beq.n	800752e <__sflush_r+0x92>
 8007528:	4628      	mov	r0, r5
 800752a:	f000 f9d5 	bl	80078d8 <_free_r>
 800752e:	2000      	movs	r0, #0
 8007530:	6360      	str	r0, [r4, #52]	; 0x34
 8007532:	e7c1      	b.n	80074b8 <__sflush_r+0x1c>
 8007534:	6a21      	ldr	r1, [r4, #32]
 8007536:	2301      	movs	r3, #1
 8007538:	4628      	mov	r0, r5
 800753a:	47b0      	blx	r6
 800753c:	1c41      	adds	r1, r0, #1
 800753e:	d1c7      	bne.n	80074d0 <__sflush_r+0x34>
 8007540:	682b      	ldr	r3, [r5, #0]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d0c4      	beq.n	80074d0 <__sflush_r+0x34>
 8007546:	2b1d      	cmp	r3, #29
 8007548:	d001      	beq.n	800754e <__sflush_r+0xb2>
 800754a:	2b16      	cmp	r3, #22
 800754c:	d101      	bne.n	8007552 <__sflush_r+0xb6>
 800754e:	602f      	str	r7, [r5, #0]
 8007550:	e7b1      	b.n	80074b6 <__sflush_r+0x1a>
 8007552:	89a3      	ldrh	r3, [r4, #12]
 8007554:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007558:	81a3      	strh	r3, [r4, #12]
 800755a:	e7ad      	b.n	80074b8 <__sflush_r+0x1c>
 800755c:	690f      	ldr	r7, [r1, #16]
 800755e:	2f00      	cmp	r7, #0
 8007560:	d0a9      	beq.n	80074b6 <__sflush_r+0x1a>
 8007562:	0793      	lsls	r3, r2, #30
 8007564:	680e      	ldr	r6, [r1, #0]
 8007566:	bf08      	it	eq
 8007568:	694b      	ldreq	r3, [r1, #20]
 800756a:	600f      	str	r7, [r1, #0]
 800756c:	bf18      	it	ne
 800756e:	2300      	movne	r3, #0
 8007570:	eba6 0807 	sub.w	r8, r6, r7
 8007574:	608b      	str	r3, [r1, #8]
 8007576:	f1b8 0f00 	cmp.w	r8, #0
 800757a:	dd9c      	ble.n	80074b6 <__sflush_r+0x1a>
 800757c:	6a21      	ldr	r1, [r4, #32]
 800757e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007580:	4643      	mov	r3, r8
 8007582:	463a      	mov	r2, r7
 8007584:	4628      	mov	r0, r5
 8007586:	47b0      	blx	r6
 8007588:	2800      	cmp	r0, #0
 800758a:	dc06      	bgt.n	800759a <__sflush_r+0xfe>
 800758c:	89a3      	ldrh	r3, [r4, #12]
 800758e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007592:	81a3      	strh	r3, [r4, #12]
 8007594:	f04f 30ff 	mov.w	r0, #4294967295
 8007598:	e78e      	b.n	80074b8 <__sflush_r+0x1c>
 800759a:	4407      	add	r7, r0
 800759c:	eba8 0800 	sub.w	r8, r8, r0
 80075a0:	e7e9      	b.n	8007576 <__sflush_r+0xda>
 80075a2:	bf00      	nop
 80075a4:	20400001 	.word	0x20400001

080075a8 <_fflush_r>:
 80075a8:	b538      	push	{r3, r4, r5, lr}
 80075aa:	690b      	ldr	r3, [r1, #16]
 80075ac:	4605      	mov	r5, r0
 80075ae:	460c      	mov	r4, r1
 80075b0:	b913      	cbnz	r3, 80075b8 <_fflush_r+0x10>
 80075b2:	2500      	movs	r5, #0
 80075b4:	4628      	mov	r0, r5
 80075b6:	bd38      	pop	{r3, r4, r5, pc}
 80075b8:	b118      	cbz	r0, 80075c2 <_fflush_r+0x1a>
 80075ba:	6983      	ldr	r3, [r0, #24]
 80075bc:	b90b      	cbnz	r3, 80075c2 <_fflush_r+0x1a>
 80075be:	f000 f887 	bl	80076d0 <__sinit>
 80075c2:	4b14      	ldr	r3, [pc, #80]	; (8007614 <_fflush_r+0x6c>)
 80075c4:	429c      	cmp	r4, r3
 80075c6:	d11b      	bne.n	8007600 <_fflush_r+0x58>
 80075c8:	686c      	ldr	r4, [r5, #4]
 80075ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d0ef      	beq.n	80075b2 <_fflush_r+0xa>
 80075d2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80075d4:	07d0      	lsls	r0, r2, #31
 80075d6:	d404      	bmi.n	80075e2 <_fflush_r+0x3a>
 80075d8:	0599      	lsls	r1, r3, #22
 80075da:	d402      	bmi.n	80075e2 <_fflush_r+0x3a>
 80075dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80075de:	f000 f915 	bl	800780c <__retarget_lock_acquire_recursive>
 80075e2:	4628      	mov	r0, r5
 80075e4:	4621      	mov	r1, r4
 80075e6:	f7ff ff59 	bl	800749c <__sflush_r>
 80075ea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80075ec:	07da      	lsls	r2, r3, #31
 80075ee:	4605      	mov	r5, r0
 80075f0:	d4e0      	bmi.n	80075b4 <_fflush_r+0xc>
 80075f2:	89a3      	ldrh	r3, [r4, #12]
 80075f4:	059b      	lsls	r3, r3, #22
 80075f6:	d4dd      	bmi.n	80075b4 <_fflush_r+0xc>
 80075f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80075fa:	f000 f908 	bl	800780e <__retarget_lock_release_recursive>
 80075fe:	e7d9      	b.n	80075b4 <_fflush_r+0xc>
 8007600:	4b05      	ldr	r3, [pc, #20]	; (8007618 <_fflush_r+0x70>)
 8007602:	429c      	cmp	r4, r3
 8007604:	d101      	bne.n	800760a <_fflush_r+0x62>
 8007606:	68ac      	ldr	r4, [r5, #8]
 8007608:	e7df      	b.n	80075ca <_fflush_r+0x22>
 800760a:	4b04      	ldr	r3, [pc, #16]	; (800761c <_fflush_r+0x74>)
 800760c:	429c      	cmp	r4, r3
 800760e:	bf08      	it	eq
 8007610:	68ec      	ldreq	r4, [r5, #12]
 8007612:	e7da      	b.n	80075ca <_fflush_r+0x22>
 8007614:	080084cc 	.word	0x080084cc
 8007618:	080084ec 	.word	0x080084ec
 800761c:	080084ac 	.word	0x080084ac

08007620 <std>:
 8007620:	2300      	movs	r3, #0
 8007622:	b510      	push	{r4, lr}
 8007624:	4604      	mov	r4, r0
 8007626:	e9c0 3300 	strd	r3, r3, [r0]
 800762a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800762e:	6083      	str	r3, [r0, #8]
 8007630:	8181      	strh	r1, [r0, #12]
 8007632:	6643      	str	r3, [r0, #100]	; 0x64
 8007634:	81c2      	strh	r2, [r0, #14]
 8007636:	6183      	str	r3, [r0, #24]
 8007638:	4619      	mov	r1, r3
 800763a:	2208      	movs	r2, #8
 800763c:	305c      	adds	r0, #92	; 0x5c
 800763e:	f7ff fdd7 	bl	80071f0 <memset>
 8007642:	4b05      	ldr	r3, [pc, #20]	; (8007658 <std+0x38>)
 8007644:	6263      	str	r3, [r4, #36]	; 0x24
 8007646:	4b05      	ldr	r3, [pc, #20]	; (800765c <std+0x3c>)
 8007648:	62a3      	str	r3, [r4, #40]	; 0x28
 800764a:	4b05      	ldr	r3, [pc, #20]	; (8007660 <std+0x40>)
 800764c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800764e:	4b05      	ldr	r3, [pc, #20]	; (8007664 <std+0x44>)
 8007650:	6224      	str	r4, [r4, #32]
 8007652:	6323      	str	r3, [r4, #48]	; 0x30
 8007654:	bd10      	pop	{r4, pc}
 8007656:	bf00      	nop
 8007658:	08008029 	.word	0x08008029
 800765c:	0800804b 	.word	0x0800804b
 8007660:	08008083 	.word	0x08008083
 8007664:	080080a7 	.word	0x080080a7

08007668 <_cleanup_r>:
 8007668:	4901      	ldr	r1, [pc, #4]	; (8007670 <_cleanup_r+0x8>)
 800766a:	f000 b8af 	b.w	80077cc <_fwalk_reent>
 800766e:	bf00      	nop
 8007670:	080075a9 	.word	0x080075a9

08007674 <__sfmoreglue>:
 8007674:	b570      	push	{r4, r5, r6, lr}
 8007676:	1e4a      	subs	r2, r1, #1
 8007678:	2568      	movs	r5, #104	; 0x68
 800767a:	4355      	muls	r5, r2
 800767c:	460e      	mov	r6, r1
 800767e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007682:	f000 f979 	bl	8007978 <_malloc_r>
 8007686:	4604      	mov	r4, r0
 8007688:	b140      	cbz	r0, 800769c <__sfmoreglue+0x28>
 800768a:	2100      	movs	r1, #0
 800768c:	e9c0 1600 	strd	r1, r6, [r0]
 8007690:	300c      	adds	r0, #12
 8007692:	60a0      	str	r0, [r4, #8]
 8007694:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007698:	f7ff fdaa 	bl	80071f0 <memset>
 800769c:	4620      	mov	r0, r4
 800769e:	bd70      	pop	{r4, r5, r6, pc}

080076a0 <__sfp_lock_acquire>:
 80076a0:	4801      	ldr	r0, [pc, #4]	; (80076a8 <__sfp_lock_acquire+0x8>)
 80076a2:	f000 b8b3 	b.w	800780c <__retarget_lock_acquire_recursive>
 80076a6:	bf00      	nop
 80076a8:	200070e4 	.word	0x200070e4

080076ac <__sfp_lock_release>:
 80076ac:	4801      	ldr	r0, [pc, #4]	; (80076b4 <__sfp_lock_release+0x8>)
 80076ae:	f000 b8ae 	b.w	800780e <__retarget_lock_release_recursive>
 80076b2:	bf00      	nop
 80076b4:	200070e4 	.word	0x200070e4

080076b8 <__sinit_lock_acquire>:
 80076b8:	4801      	ldr	r0, [pc, #4]	; (80076c0 <__sinit_lock_acquire+0x8>)
 80076ba:	f000 b8a7 	b.w	800780c <__retarget_lock_acquire_recursive>
 80076be:	bf00      	nop
 80076c0:	200070df 	.word	0x200070df

080076c4 <__sinit_lock_release>:
 80076c4:	4801      	ldr	r0, [pc, #4]	; (80076cc <__sinit_lock_release+0x8>)
 80076c6:	f000 b8a2 	b.w	800780e <__retarget_lock_release_recursive>
 80076ca:	bf00      	nop
 80076cc:	200070df 	.word	0x200070df

080076d0 <__sinit>:
 80076d0:	b510      	push	{r4, lr}
 80076d2:	4604      	mov	r4, r0
 80076d4:	f7ff fff0 	bl	80076b8 <__sinit_lock_acquire>
 80076d8:	69a3      	ldr	r3, [r4, #24]
 80076da:	b11b      	cbz	r3, 80076e4 <__sinit+0x14>
 80076dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076e0:	f7ff bff0 	b.w	80076c4 <__sinit_lock_release>
 80076e4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80076e8:	6523      	str	r3, [r4, #80]	; 0x50
 80076ea:	4b13      	ldr	r3, [pc, #76]	; (8007738 <__sinit+0x68>)
 80076ec:	4a13      	ldr	r2, [pc, #76]	; (800773c <__sinit+0x6c>)
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	62a2      	str	r2, [r4, #40]	; 0x28
 80076f2:	42a3      	cmp	r3, r4
 80076f4:	bf04      	itt	eq
 80076f6:	2301      	moveq	r3, #1
 80076f8:	61a3      	streq	r3, [r4, #24]
 80076fa:	4620      	mov	r0, r4
 80076fc:	f000 f820 	bl	8007740 <__sfp>
 8007700:	6060      	str	r0, [r4, #4]
 8007702:	4620      	mov	r0, r4
 8007704:	f000 f81c 	bl	8007740 <__sfp>
 8007708:	60a0      	str	r0, [r4, #8]
 800770a:	4620      	mov	r0, r4
 800770c:	f000 f818 	bl	8007740 <__sfp>
 8007710:	2200      	movs	r2, #0
 8007712:	60e0      	str	r0, [r4, #12]
 8007714:	2104      	movs	r1, #4
 8007716:	6860      	ldr	r0, [r4, #4]
 8007718:	f7ff ff82 	bl	8007620 <std>
 800771c:	68a0      	ldr	r0, [r4, #8]
 800771e:	2201      	movs	r2, #1
 8007720:	2109      	movs	r1, #9
 8007722:	f7ff ff7d 	bl	8007620 <std>
 8007726:	68e0      	ldr	r0, [r4, #12]
 8007728:	2202      	movs	r2, #2
 800772a:	2112      	movs	r1, #18
 800772c:	f7ff ff78 	bl	8007620 <std>
 8007730:	2301      	movs	r3, #1
 8007732:	61a3      	str	r3, [r4, #24]
 8007734:	e7d2      	b.n	80076dc <__sinit+0xc>
 8007736:	bf00      	nop
 8007738:	080084a8 	.word	0x080084a8
 800773c:	08007669 	.word	0x08007669

08007740 <__sfp>:
 8007740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007742:	4607      	mov	r7, r0
 8007744:	f7ff ffac 	bl	80076a0 <__sfp_lock_acquire>
 8007748:	4b1e      	ldr	r3, [pc, #120]	; (80077c4 <__sfp+0x84>)
 800774a:	681e      	ldr	r6, [r3, #0]
 800774c:	69b3      	ldr	r3, [r6, #24]
 800774e:	b913      	cbnz	r3, 8007756 <__sfp+0x16>
 8007750:	4630      	mov	r0, r6
 8007752:	f7ff ffbd 	bl	80076d0 <__sinit>
 8007756:	3648      	adds	r6, #72	; 0x48
 8007758:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800775c:	3b01      	subs	r3, #1
 800775e:	d503      	bpl.n	8007768 <__sfp+0x28>
 8007760:	6833      	ldr	r3, [r6, #0]
 8007762:	b30b      	cbz	r3, 80077a8 <__sfp+0x68>
 8007764:	6836      	ldr	r6, [r6, #0]
 8007766:	e7f7      	b.n	8007758 <__sfp+0x18>
 8007768:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800776c:	b9d5      	cbnz	r5, 80077a4 <__sfp+0x64>
 800776e:	4b16      	ldr	r3, [pc, #88]	; (80077c8 <__sfp+0x88>)
 8007770:	60e3      	str	r3, [r4, #12]
 8007772:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007776:	6665      	str	r5, [r4, #100]	; 0x64
 8007778:	f000 f847 	bl	800780a <__retarget_lock_init_recursive>
 800777c:	f7ff ff96 	bl	80076ac <__sfp_lock_release>
 8007780:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007784:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007788:	6025      	str	r5, [r4, #0]
 800778a:	61a5      	str	r5, [r4, #24]
 800778c:	2208      	movs	r2, #8
 800778e:	4629      	mov	r1, r5
 8007790:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007794:	f7ff fd2c 	bl	80071f0 <memset>
 8007798:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800779c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80077a0:	4620      	mov	r0, r4
 80077a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80077a4:	3468      	adds	r4, #104	; 0x68
 80077a6:	e7d9      	b.n	800775c <__sfp+0x1c>
 80077a8:	2104      	movs	r1, #4
 80077aa:	4638      	mov	r0, r7
 80077ac:	f7ff ff62 	bl	8007674 <__sfmoreglue>
 80077b0:	4604      	mov	r4, r0
 80077b2:	6030      	str	r0, [r6, #0]
 80077b4:	2800      	cmp	r0, #0
 80077b6:	d1d5      	bne.n	8007764 <__sfp+0x24>
 80077b8:	f7ff ff78 	bl	80076ac <__sfp_lock_release>
 80077bc:	230c      	movs	r3, #12
 80077be:	603b      	str	r3, [r7, #0]
 80077c0:	e7ee      	b.n	80077a0 <__sfp+0x60>
 80077c2:	bf00      	nop
 80077c4:	080084a8 	.word	0x080084a8
 80077c8:	ffff0001 	.word	0xffff0001

080077cc <_fwalk_reent>:
 80077cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077d0:	4606      	mov	r6, r0
 80077d2:	4688      	mov	r8, r1
 80077d4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80077d8:	2700      	movs	r7, #0
 80077da:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80077de:	f1b9 0901 	subs.w	r9, r9, #1
 80077e2:	d505      	bpl.n	80077f0 <_fwalk_reent+0x24>
 80077e4:	6824      	ldr	r4, [r4, #0]
 80077e6:	2c00      	cmp	r4, #0
 80077e8:	d1f7      	bne.n	80077da <_fwalk_reent+0xe>
 80077ea:	4638      	mov	r0, r7
 80077ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077f0:	89ab      	ldrh	r3, [r5, #12]
 80077f2:	2b01      	cmp	r3, #1
 80077f4:	d907      	bls.n	8007806 <_fwalk_reent+0x3a>
 80077f6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80077fa:	3301      	adds	r3, #1
 80077fc:	d003      	beq.n	8007806 <_fwalk_reent+0x3a>
 80077fe:	4629      	mov	r1, r5
 8007800:	4630      	mov	r0, r6
 8007802:	47c0      	blx	r8
 8007804:	4307      	orrs	r7, r0
 8007806:	3568      	adds	r5, #104	; 0x68
 8007808:	e7e9      	b.n	80077de <_fwalk_reent+0x12>

0800780a <__retarget_lock_init_recursive>:
 800780a:	4770      	bx	lr

0800780c <__retarget_lock_acquire_recursive>:
 800780c:	4770      	bx	lr

0800780e <__retarget_lock_release_recursive>:
 800780e:	4770      	bx	lr

08007810 <__swhatbuf_r>:
 8007810:	b570      	push	{r4, r5, r6, lr}
 8007812:	460e      	mov	r6, r1
 8007814:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007818:	2900      	cmp	r1, #0
 800781a:	b096      	sub	sp, #88	; 0x58
 800781c:	4614      	mov	r4, r2
 800781e:	461d      	mov	r5, r3
 8007820:	da07      	bge.n	8007832 <__swhatbuf_r+0x22>
 8007822:	2300      	movs	r3, #0
 8007824:	602b      	str	r3, [r5, #0]
 8007826:	89b3      	ldrh	r3, [r6, #12]
 8007828:	061a      	lsls	r2, r3, #24
 800782a:	d410      	bmi.n	800784e <__swhatbuf_r+0x3e>
 800782c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007830:	e00e      	b.n	8007850 <__swhatbuf_r+0x40>
 8007832:	466a      	mov	r2, sp
 8007834:	f000 fc5e 	bl	80080f4 <_fstat_r>
 8007838:	2800      	cmp	r0, #0
 800783a:	dbf2      	blt.n	8007822 <__swhatbuf_r+0x12>
 800783c:	9a01      	ldr	r2, [sp, #4]
 800783e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007842:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007846:	425a      	negs	r2, r3
 8007848:	415a      	adcs	r2, r3
 800784a:	602a      	str	r2, [r5, #0]
 800784c:	e7ee      	b.n	800782c <__swhatbuf_r+0x1c>
 800784e:	2340      	movs	r3, #64	; 0x40
 8007850:	2000      	movs	r0, #0
 8007852:	6023      	str	r3, [r4, #0]
 8007854:	b016      	add	sp, #88	; 0x58
 8007856:	bd70      	pop	{r4, r5, r6, pc}

08007858 <__smakebuf_r>:
 8007858:	898b      	ldrh	r3, [r1, #12]
 800785a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800785c:	079d      	lsls	r5, r3, #30
 800785e:	4606      	mov	r6, r0
 8007860:	460c      	mov	r4, r1
 8007862:	d507      	bpl.n	8007874 <__smakebuf_r+0x1c>
 8007864:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007868:	6023      	str	r3, [r4, #0]
 800786a:	6123      	str	r3, [r4, #16]
 800786c:	2301      	movs	r3, #1
 800786e:	6163      	str	r3, [r4, #20]
 8007870:	b002      	add	sp, #8
 8007872:	bd70      	pop	{r4, r5, r6, pc}
 8007874:	ab01      	add	r3, sp, #4
 8007876:	466a      	mov	r2, sp
 8007878:	f7ff ffca 	bl	8007810 <__swhatbuf_r>
 800787c:	9900      	ldr	r1, [sp, #0]
 800787e:	4605      	mov	r5, r0
 8007880:	4630      	mov	r0, r6
 8007882:	f000 f879 	bl	8007978 <_malloc_r>
 8007886:	b948      	cbnz	r0, 800789c <__smakebuf_r+0x44>
 8007888:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800788c:	059a      	lsls	r2, r3, #22
 800788e:	d4ef      	bmi.n	8007870 <__smakebuf_r+0x18>
 8007890:	f023 0303 	bic.w	r3, r3, #3
 8007894:	f043 0302 	orr.w	r3, r3, #2
 8007898:	81a3      	strh	r3, [r4, #12]
 800789a:	e7e3      	b.n	8007864 <__smakebuf_r+0xc>
 800789c:	4b0d      	ldr	r3, [pc, #52]	; (80078d4 <__smakebuf_r+0x7c>)
 800789e:	62b3      	str	r3, [r6, #40]	; 0x28
 80078a0:	89a3      	ldrh	r3, [r4, #12]
 80078a2:	6020      	str	r0, [r4, #0]
 80078a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078a8:	81a3      	strh	r3, [r4, #12]
 80078aa:	9b00      	ldr	r3, [sp, #0]
 80078ac:	6163      	str	r3, [r4, #20]
 80078ae:	9b01      	ldr	r3, [sp, #4]
 80078b0:	6120      	str	r0, [r4, #16]
 80078b2:	b15b      	cbz	r3, 80078cc <__smakebuf_r+0x74>
 80078b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80078b8:	4630      	mov	r0, r6
 80078ba:	f000 fc2d 	bl	8008118 <_isatty_r>
 80078be:	b128      	cbz	r0, 80078cc <__smakebuf_r+0x74>
 80078c0:	89a3      	ldrh	r3, [r4, #12]
 80078c2:	f023 0303 	bic.w	r3, r3, #3
 80078c6:	f043 0301 	orr.w	r3, r3, #1
 80078ca:	81a3      	strh	r3, [r4, #12]
 80078cc:	89a0      	ldrh	r0, [r4, #12]
 80078ce:	4305      	orrs	r5, r0
 80078d0:	81a5      	strh	r5, [r4, #12]
 80078d2:	e7cd      	b.n	8007870 <__smakebuf_r+0x18>
 80078d4:	08007669 	.word	0x08007669

080078d8 <_free_r>:
 80078d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80078da:	2900      	cmp	r1, #0
 80078dc:	d048      	beq.n	8007970 <_free_r+0x98>
 80078de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80078e2:	9001      	str	r0, [sp, #4]
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	f1a1 0404 	sub.w	r4, r1, #4
 80078ea:	bfb8      	it	lt
 80078ec:	18e4      	addlt	r4, r4, r3
 80078ee:	f000 fc35 	bl	800815c <__malloc_lock>
 80078f2:	4a20      	ldr	r2, [pc, #128]	; (8007974 <_free_r+0x9c>)
 80078f4:	9801      	ldr	r0, [sp, #4]
 80078f6:	6813      	ldr	r3, [r2, #0]
 80078f8:	4615      	mov	r5, r2
 80078fa:	b933      	cbnz	r3, 800790a <_free_r+0x32>
 80078fc:	6063      	str	r3, [r4, #4]
 80078fe:	6014      	str	r4, [r2, #0]
 8007900:	b003      	add	sp, #12
 8007902:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007906:	f000 bc2f 	b.w	8008168 <__malloc_unlock>
 800790a:	42a3      	cmp	r3, r4
 800790c:	d90b      	bls.n	8007926 <_free_r+0x4e>
 800790e:	6821      	ldr	r1, [r4, #0]
 8007910:	1862      	adds	r2, r4, r1
 8007912:	4293      	cmp	r3, r2
 8007914:	bf04      	itt	eq
 8007916:	681a      	ldreq	r2, [r3, #0]
 8007918:	685b      	ldreq	r3, [r3, #4]
 800791a:	6063      	str	r3, [r4, #4]
 800791c:	bf04      	itt	eq
 800791e:	1852      	addeq	r2, r2, r1
 8007920:	6022      	streq	r2, [r4, #0]
 8007922:	602c      	str	r4, [r5, #0]
 8007924:	e7ec      	b.n	8007900 <_free_r+0x28>
 8007926:	461a      	mov	r2, r3
 8007928:	685b      	ldr	r3, [r3, #4]
 800792a:	b10b      	cbz	r3, 8007930 <_free_r+0x58>
 800792c:	42a3      	cmp	r3, r4
 800792e:	d9fa      	bls.n	8007926 <_free_r+0x4e>
 8007930:	6811      	ldr	r1, [r2, #0]
 8007932:	1855      	adds	r5, r2, r1
 8007934:	42a5      	cmp	r5, r4
 8007936:	d10b      	bne.n	8007950 <_free_r+0x78>
 8007938:	6824      	ldr	r4, [r4, #0]
 800793a:	4421      	add	r1, r4
 800793c:	1854      	adds	r4, r2, r1
 800793e:	42a3      	cmp	r3, r4
 8007940:	6011      	str	r1, [r2, #0]
 8007942:	d1dd      	bne.n	8007900 <_free_r+0x28>
 8007944:	681c      	ldr	r4, [r3, #0]
 8007946:	685b      	ldr	r3, [r3, #4]
 8007948:	6053      	str	r3, [r2, #4]
 800794a:	4421      	add	r1, r4
 800794c:	6011      	str	r1, [r2, #0]
 800794e:	e7d7      	b.n	8007900 <_free_r+0x28>
 8007950:	d902      	bls.n	8007958 <_free_r+0x80>
 8007952:	230c      	movs	r3, #12
 8007954:	6003      	str	r3, [r0, #0]
 8007956:	e7d3      	b.n	8007900 <_free_r+0x28>
 8007958:	6825      	ldr	r5, [r4, #0]
 800795a:	1961      	adds	r1, r4, r5
 800795c:	428b      	cmp	r3, r1
 800795e:	bf04      	itt	eq
 8007960:	6819      	ldreq	r1, [r3, #0]
 8007962:	685b      	ldreq	r3, [r3, #4]
 8007964:	6063      	str	r3, [r4, #4]
 8007966:	bf04      	itt	eq
 8007968:	1949      	addeq	r1, r1, r5
 800796a:	6021      	streq	r1, [r4, #0]
 800796c:	6054      	str	r4, [r2, #4]
 800796e:	e7c7      	b.n	8007900 <_free_r+0x28>
 8007970:	b003      	add	sp, #12
 8007972:	bd30      	pop	{r4, r5, pc}
 8007974:	20006f74 	.word	0x20006f74

08007978 <_malloc_r>:
 8007978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800797a:	1ccd      	adds	r5, r1, #3
 800797c:	f025 0503 	bic.w	r5, r5, #3
 8007980:	3508      	adds	r5, #8
 8007982:	2d0c      	cmp	r5, #12
 8007984:	bf38      	it	cc
 8007986:	250c      	movcc	r5, #12
 8007988:	2d00      	cmp	r5, #0
 800798a:	4606      	mov	r6, r0
 800798c:	db01      	blt.n	8007992 <_malloc_r+0x1a>
 800798e:	42a9      	cmp	r1, r5
 8007990:	d903      	bls.n	800799a <_malloc_r+0x22>
 8007992:	230c      	movs	r3, #12
 8007994:	6033      	str	r3, [r6, #0]
 8007996:	2000      	movs	r0, #0
 8007998:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800799a:	f000 fbdf 	bl	800815c <__malloc_lock>
 800799e:	4921      	ldr	r1, [pc, #132]	; (8007a24 <_malloc_r+0xac>)
 80079a0:	680a      	ldr	r2, [r1, #0]
 80079a2:	4614      	mov	r4, r2
 80079a4:	b99c      	cbnz	r4, 80079ce <_malloc_r+0x56>
 80079a6:	4f20      	ldr	r7, [pc, #128]	; (8007a28 <_malloc_r+0xb0>)
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	b923      	cbnz	r3, 80079b6 <_malloc_r+0x3e>
 80079ac:	4621      	mov	r1, r4
 80079ae:	4630      	mov	r0, r6
 80079b0:	f000 fb2a 	bl	8008008 <_sbrk_r>
 80079b4:	6038      	str	r0, [r7, #0]
 80079b6:	4629      	mov	r1, r5
 80079b8:	4630      	mov	r0, r6
 80079ba:	f000 fb25 	bl	8008008 <_sbrk_r>
 80079be:	1c43      	adds	r3, r0, #1
 80079c0:	d123      	bne.n	8007a0a <_malloc_r+0x92>
 80079c2:	230c      	movs	r3, #12
 80079c4:	6033      	str	r3, [r6, #0]
 80079c6:	4630      	mov	r0, r6
 80079c8:	f000 fbce 	bl	8008168 <__malloc_unlock>
 80079cc:	e7e3      	b.n	8007996 <_malloc_r+0x1e>
 80079ce:	6823      	ldr	r3, [r4, #0]
 80079d0:	1b5b      	subs	r3, r3, r5
 80079d2:	d417      	bmi.n	8007a04 <_malloc_r+0x8c>
 80079d4:	2b0b      	cmp	r3, #11
 80079d6:	d903      	bls.n	80079e0 <_malloc_r+0x68>
 80079d8:	6023      	str	r3, [r4, #0]
 80079da:	441c      	add	r4, r3
 80079dc:	6025      	str	r5, [r4, #0]
 80079de:	e004      	b.n	80079ea <_malloc_r+0x72>
 80079e0:	6863      	ldr	r3, [r4, #4]
 80079e2:	42a2      	cmp	r2, r4
 80079e4:	bf0c      	ite	eq
 80079e6:	600b      	streq	r3, [r1, #0]
 80079e8:	6053      	strne	r3, [r2, #4]
 80079ea:	4630      	mov	r0, r6
 80079ec:	f000 fbbc 	bl	8008168 <__malloc_unlock>
 80079f0:	f104 000b 	add.w	r0, r4, #11
 80079f4:	1d23      	adds	r3, r4, #4
 80079f6:	f020 0007 	bic.w	r0, r0, #7
 80079fa:	1ac2      	subs	r2, r0, r3
 80079fc:	d0cc      	beq.n	8007998 <_malloc_r+0x20>
 80079fe:	1a1b      	subs	r3, r3, r0
 8007a00:	50a3      	str	r3, [r4, r2]
 8007a02:	e7c9      	b.n	8007998 <_malloc_r+0x20>
 8007a04:	4622      	mov	r2, r4
 8007a06:	6864      	ldr	r4, [r4, #4]
 8007a08:	e7cc      	b.n	80079a4 <_malloc_r+0x2c>
 8007a0a:	1cc4      	adds	r4, r0, #3
 8007a0c:	f024 0403 	bic.w	r4, r4, #3
 8007a10:	42a0      	cmp	r0, r4
 8007a12:	d0e3      	beq.n	80079dc <_malloc_r+0x64>
 8007a14:	1a21      	subs	r1, r4, r0
 8007a16:	4630      	mov	r0, r6
 8007a18:	f000 faf6 	bl	8008008 <_sbrk_r>
 8007a1c:	3001      	adds	r0, #1
 8007a1e:	d1dd      	bne.n	80079dc <_malloc_r+0x64>
 8007a20:	e7cf      	b.n	80079c2 <_malloc_r+0x4a>
 8007a22:	bf00      	nop
 8007a24:	20006f74 	.word	0x20006f74
 8007a28:	20006f78 	.word	0x20006f78

08007a2c <__sfputc_r>:
 8007a2c:	6893      	ldr	r3, [r2, #8]
 8007a2e:	3b01      	subs	r3, #1
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	b410      	push	{r4}
 8007a34:	6093      	str	r3, [r2, #8]
 8007a36:	da08      	bge.n	8007a4a <__sfputc_r+0x1e>
 8007a38:	6994      	ldr	r4, [r2, #24]
 8007a3a:	42a3      	cmp	r3, r4
 8007a3c:	db01      	blt.n	8007a42 <__sfputc_r+0x16>
 8007a3e:	290a      	cmp	r1, #10
 8007a40:	d103      	bne.n	8007a4a <__sfputc_r+0x1e>
 8007a42:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a46:	f7ff bc69 	b.w	800731c <__swbuf_r>
 8007a4a:	6813      	ldr	r3, [r2, #0]
 8007a4c:	1c58      	adds	r0, r3, #1
 8007a4e:	6010      	str	r0, [r2, #0]
 8007a50:	7019      	strb	r1, [r3, #0]
 8007a52:	4608      	mov	r0, r1
 8007a54:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a58:	4770      	bx	lr

08007a5a <__sfputs_r>:
 8007a5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a5c:	4606      	mov	r6, r0
 8007a5e:	460f      	mov	r7, r1
 8007a60:	4614      	mov	r4, r2
 8007a62:	18d5      	adds	r5, r2, r3
 8007a64:	42ac      	cmp	r4, r5
 8007a66:	d101      	bne.n	8007a6c <__sfputs_r+0x12>
 8007a68:	2000      	movs	r0, #0
 8007a6a:	e007      	b.n	8007a7c <__sfputs_r+0x22>
 8007a6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a70:	463a      	mov	r2, r7
 8007a72:	4630      	mov	r0, r6
 8007a74:	f7ff ffda 	bl	8007a2c <__sfputc_r>
 8007a78:	1c43      	adds	r3, r0, #1
 8007a7a:	d1f3      	bne.n	8007a64 <__sfputs_r+0xa>
 8007a7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007a80 <_vfiprintf_r>:
 8007a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a84:	460d      	mov	r5, r1
 8007a86:	b09d      	sub	sp, #116	; 0x74
 8007a88:	4614      	mov	r4, r2
 8007a8a:	4698      	mov	r8, r3
 8007a8c:	4606      	mov	r6, r0
 8007a8e:	b118      	cbz	r0, 8007a98 <_vfiprintf_r+0x18>
 8007a90:	6983      	ldr	r3, [r0, #24]
 8007a92:	b90b      	cbnz	r3, 8007a98 <_vfiprintf_r+0x18>
 8007a94:	f7ff fe1c 	bl	80076d0 <__sinit>
 8007a98:	4b89      	ldr	r3, [pc, #548]	; (8007cc0 <_vfiprintf_r+0x240>)
 8007a9a:	429d      	cmp	r5, r3
 8007a9c:	d11b      	bne.n	8007ad6 <_vfiprintf_r+0x56>
 8007a9e:	6875      	ldr	r5, [r6, #4]
 8007aa0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007aa2:	07d9      	lsls	r1, r3, #31
 8007aa4:	d405      	bmi.n	8007ab2 <_vfiprintf_r+0x32>
 8007aa6:	89ab      	ldrh	r3, [r5, #12]
 8007aa8:	059a      	lsls	r2, r3, #22
 8007aaa:	d402      	bmi.n	8007ab2 <_vfiprintf_r+0x32>
 8007aac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007aae:	f7ff fead 	bl	800780c <__retarget_lock_acquire_recursive>
 8007ab2:	89ab      	ldrh	r3, [r5, #12]
 8007ab4:	071b      	lsls	r3, r3, #28
 8007ab6:	d501      	bpl.n	8007abc <_vfiprintf_r+0x3c>
 8007ab8:	692b      	ldr	r3, [r5, #16]
 8007aba:	b9eb      	cbnz	r3, 8007af8 <_vfiprintf_r+0x78>
 8007abc:	4629      	mov	r1, r5
 8007abe:	4630      	mov	r0, r6
 8007ac0:	f7ff fc7e 	bl	80073c0 <__swsetup_r>
 8007ac4:	b1c0      	cbz	r0, 8007af8 <_vfiprintf_r+0x78>
 8007ac6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ac8:	07dc      	lsls	r4, r3, #31
 8007aca:	d50e      	bpl.n	8007aea <_vfiprintf_r+0x6a>
 8007acc:	f04f 30ff 	mov.w	r0, #4294967295
 8007ad0:	b01d      	add	sp, #116	; 0x74
 8007ad2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ad6:	4b7b      	ldr	r3, [pc, #492]	; (8007cc4 <_vfiprintf_r+0x244>)
 8007ad8:	429d      	cmp	r5, r3
 8007ada:	d101      	bne.n	8007ae0 <_vfiprintf_r+0x60>
 8007adc:	68b5      	ldr	r5, [r6, #8]
 8007ade:	e7df      	b.n	8007aa0 <_vfiprintf_r+0x20>
 8007ae0:	4b79      	ldr	r3, [pc, #484]	; (8007cc8 <_vfiprintf_r+0x248>)
 8007ae2:	429d      	cmp	r5, r3
 8007ae4:	bf08      	it	eq
 8007ae6:	68f5      	ldreq	r5, [r6, #12]
 8007ae8:	e7da      	b.n	8007aa0 <_vfiprintf_r+0x20>
 8007aea:	89ab      	ldrh	r3, [r5, #12]
 8007aec:	0598      	lsls	r0, r3, #22
 8007aee:	d4ed      	bmi.n	8007acc <_vfiprintf_r+0x4c>
 8007af0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007af2:	f7ff fe8c 	bl	800780e <__retarget_lock_release_recursive>
 8007af6:	e7e9      	b.n	8007acc <_vfiprintf_r+0x4c>
 8007af8:	2300      	movs	r3, #0
 8007afa:	9309      	str	r3, [sp, #36]	; 0x24
 8007afc:	2320      	movs	r3, #32
 8007afe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007b02:	f8cd 800c 	str.w	r8, [sp, #12]
 8007b06:	2330      	movs	r3, #48	; 0x30
 8007b08:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007ccc <_vfiprintf_r+0x24c>
 8007b0c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007b10:	f04f 0901 	mov.w	r9, #1
 8007b14:	4623      	mov	r3, r4
 8007b16:	469a      	mov	sl, r3
 8007b18:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007b1c:	b10a      	cbz	r2, 8007b22 <_vfiprintf_r+0xa2>
 8007b1e:	2a25      	cmp	r2, #37	; 0x25
 8007b20:	d1f9      	bne.n	8007b16 <_vfiprintf_r+0x96>
 8007b22:	ebba 0b04 	subs.w	fp, sl, r4
 8007b26:	d00b      	beq.n	8007b40 <_vfiprintf_r+0xc0>
 8007b28:	465b      	mov	r3, fp
 8007b2a:	4622      	mov	r2, r4
 8007b2c:	4629      	mov	r1, r5
 8007b2e:	4630      	mov	r0, r6
 8007b30:	f7ff ff93 	bl	8007a5a <__sfputs_r>
 8007b34:	3001      	adds	r0, #1
 8007b36:	f000 80aa 	beq.w	8007c8e <_vfiprintf_r+0x20e>
 8007b3a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b3c:	445a      	add	r2, fp
 8007b3e:	9209      	str	r2, [sp, #36]	; 0x24
 8007b40:	f89a 3000 	ldrb.w	r3, [sl]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	f000 80a2 	beq.w	8007c8e <_vfiprintf_r+0x20e>
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	f04f 32ff 	mov.w	r2, #4294967295
 8007b50:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b54:	f10a 0a01 	add.w	sl, sl, #1
 8007b58:	9304      	str	r3, [sp, #16]
 8007b5a:	9307      	str	r3, [sp, #28]
 8007b5c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007b60:	931a      	str	r3, [sp, #104]	; 0x68
 8007b62:	4654      	mov	r4, sl
 8007b64:	2205      	movs	r2, #5
 8007b66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b6a:	4858      	ldr	r0, [pc, #352]	; (8007ccc <_vfiprintf_r+0x24c>)
 8007b6c:	f7f8 fb30 	bl	80001d0 <memchr>
 8007b70:	9a04      	ldr	r2, [sp, #16]
 8007b72:	b9d8      	cbnz	r0, 8007bac <_vfiprintf_r+0x12c>
 8007b74:	06d1      	lsls	r1, r2, #27
 8007b76:	bf44      	itt	mi
 8007b78:	2320      	movmi	r3, #32
 8007b7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b7e:	0713      	lsls	r3, r2, #28
 8007b80:	bf44      	itt	mi
 8007b82:	232b      	movmi	r3, #43	; 0x2b
 8007b84:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b88:	f89a 3000 	ldrb.w	r3, [sl]
 8007b8c:	2b2a      	cmp	r3, #42	; 0x2a
 8007b8e:	d015      	beq.n	8007bbc <_vfiprintf_r+0x13c>
 8007b90:	9a07      	ldr	r2, [sp, #28]
 8007b92:	4654      	mov	r4, sl
 8007b94:	2000      	movs	r0, #0
 8007b96:	f04f 0c0a 	mov.w	ip, #10
 8007b9a:	4621      	mov	r1, r4
 8007b9c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ba0:	3b30      	subs	r3, #48	; 0x30
 8007ba2:	2b09      	cmp	r3, #9
 8007ba4:	d94e      	bls.n	8007c44 <_vfiprintf_r+0x1c4>
 8007ba6:	b1b0      	cbz	r0, 8007bd6 <_vfiprintf_r+0x156>
 8007ba8:	9207      	str	r2, [sp, #28]
 8007baa:	e014      	b.n	8007bd6 <_vfiprintf_r+0x156>
 8007bac:	eba0 0308 	sub.w	r3, r0, r8
 8007bb0:	fa09 f303 	lsl.w	r3, r9, r3
 8007bb4:	4313      	orrs	r3, r2
 8007bb6:	9304      	str	r3, [sp, #16]
 8007bb8:	46a2      	mov	sl, r4
 8007bba:	e7d2      	b.n	8007b62 <_vfiprintf_r+0xe2>
 8007bbc:	9b03      	ldr	r3, [sp, #12]
 8007bbe:	1d19      	adds	r1, r3, #4
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	9103      	str	r1, [sp, #12]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	bfbb      	ittet	lt
 8007bc8:	425b      	neglt	r3, r3
 8007bca:	f042 0202 	orrlt.w	r2, r2, #2
 8007bce:	9307      	strge	r3, [sp, #28]
 8007bd0:	9307      	strlt	r3, [sp, #28]
 8007bd2:	bfb8      	it	lt
 8007bd4:	9204      	strlt	r2, [sp, #16]
 8007bd6:	7823      	ldrb	r3, [r4, #0]
 8007bd8:	2b2e      	cmp	r3, #46	; 0x2e
 8007bda:	d10c      	bne.n	8007bf6 <_vfiprintf_r+0x176>
 8007bdc:	7863      	ldrb	r3, [r4, #1]
 8007bde:	2b2a      	cmp	r3, #42	; 0x2a
 8007be0:	d135      	bne.n	8007c4e <_vfiprintf_r+0x1ce>
 8007be2:	9b03      	ldr	r3, [sp, #12]
 8007be4:	1d1a      	adds	r2, r3, #4
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	9203      	str	r2, [sp, #12]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	bfb8      	it	lt
 8007bee:	f04f 33ff 	movlt.w	r3, #4294967295
 8007bf2:	3402      	adds	r4, #2
 8007bf4:	9305      	str	r3, [sp, #20]
 8007bf6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007cdc <_vfiprintf_r+0x25c>
 8007bfa:	7821      	ldrb	r1, [r4, #0]
 8007bfc:	2203      	movs	r2, #3
 8007bfe:	4650      	mov	r0, sl
 8007c00:	f7f8 fae6 	bl	80001d0 <memchr>
 8007c04:	b140      	cbz	r0, 8007c18 <_vfiprintf_r+0x198>
 8007c06:	2340      	movs	r3, #64	; 0x40
 8007c08:	eba0 000a 	sub.w	r0, r0, sl
 8007c0c:	fa03 f000 	lsl.w	r0, r3, r0
 8007c10:	9b04      	ldr	r3, [sp, #16]
 8007c12:	4303      	orrs	r3, r0
 8007c14:	3401      	adds	r4, #1
 8007c16:	9304      	str	r3, [sp, #16]
 8007c18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c1c:	482c      	ldr	r0, [pc, #176]	; (8007cd0 <_vfiprintf_r+0x250>)
 8007c1e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007c22:	2206      	movs	r2, #6
 8007c24:	f7f8 fad4 	bl	80001d0 <memchr>
 8007c28:	2800      	cmp	r0, #0
 8007c2a:	d03f      	beq.n	8007cac <_vfiprintf_r+0x22c>
 8007c2c:	4b29      	ldr	r3, [pc, #164]	; (8007cd4 <_vfiprintf_r+0x254>)
 8007c2e:	bb1b      	cbnz	r3, 8007c78 <_vfiprintf_r+0x1f8>
 8007c30:	9b03      	ldr	r3, [sp, #12]
 8007c32:	3307      	adds	r3, #7
 8007c34:	f023 0307 	bic.w	r3, r3, #7
 8007c38:	3308      	adds	r3, #8
 8007c3a:	9303      	str	r3, [sp, #12]
 8007c3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c3e:	443b      	add	r3, r7
 8007c40:	9309      	str	r3, [sp, #36]	; 0x24
 8007c42:	e767      	b.n	8007b14 <_vfiprintf_r+0x94>
 8007c44:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c48:	460c      	mov	r4, r1
 8007c4a:	2001      	movs	r0, #1
 8007c4c:	e7a5      	b.n	8007b9a <_vfiprintf_r+0x11a>
 8007c4e:	2300      	movs	r3, #0
 8007c50:	3401      	adds	r4, #1
 8007c52:	9305      	str	r3, [sp, #20]
 8007c54:	4619      	mov	r1, r3
 8007c56:	f04f 0c0a 	mov.w	ip, #10
 8007c5a:	4620      	mov	r0, r4
 8007c5c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c60:	3a30      	subs	r2, #48	; 0x30
 8007c62:	2a09      	cmp	r2, #9
 8007c64:	d903      	bls.n	8007c6e <_vfiprintf_r+0x1ee>
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d0c5      	beq.n	8007bf6 <_vfiprintf_r+0x176>
 8007c6a:	9105      	str	r1, [sp, #20]
 8007c6c:	e7c3      	b.n	8007bf6 <_vfiprintf_r+0x176>
 8007c6e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c72:	4604      	mov	r4, r0
 8007c74:	2301      	movs	r3, #1
 8007c76:	e7f0      	b.n	8007c5a <_vfiprintf_r+0x1da>
 8007c78:	ab03      	add	r3, sp, #12
 8007c7a:	9300      	str	r3, [sp, #0]
 8007c7c:	462a      	mov	r2, r5
 8007c7e:	4b16      	ldr	r3, [pc, #88]	; (8007cd8 <_vfiprintf_r+0x258>)
 8007c80:	a904      	add	r1, sp, #16
 8007c82:	4630      	mov	r0, r6
 8007c84:	f3af 8000 	nop.w
 8007c88:	4607      	mov	r7, r0
 8007c8a:	1c78      	adds	r0, r7, #1
 8007c8c:	d1d6      	bne.n	8007c3c <_vfiprintf_r+0x1bc>
 8007c8e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c90:	07d9      	lsls	r1, r3, #31
 8007c92:	d405      	bmi.n	8007ca0 <_vfiprintf_r+0x220>
 8007c94:	89ab      	ldrh	r3, [r5, #12]
 8007c96:	059a      	lsls	r2, r3, #22
 8007c98:	d402      	bmi.n	8007ca0 <_vfiprintf_r+0x220>
 8007c9a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c9c:	f7ff fdb7 	bl	800780e <__retarget_lock_release_recursive>
 8007ca0:	89ab      	ldrh	r3, [r5, #12]
 8007ca2:	065b      	lsls	r3, r3, #25
 8007ca4:	f53f af12 	bmi.w	8007acc <_vfiprintf_r+0x4c>
 8007ca8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007caa:	e711      	b.n	8007ad0 <_vfiprintf_r+0x50>
 8007cac:	ab03      	add	r3, sp, #12
 8007cae:	9300      	str	r3, [sp, #0]
 8007cb0:	462a      	mov	r2, r5
 8007cb2:	4b09      	ldr	r3, [pc, #36]	; (8007cd8 <_vfiprintf_r+0x258>)
 8007cb4:	a904      	add	r1, sp, #16
 8007cb6:	4630      	mov	r0, r6
 8007cb8:	f000 f880 	bl	8007dbc <_printf_i>
 8007cbc:	e7e4      	b.n	8007c88 <_vfiprintf_r+0x208>
 8007cbe:	bf00      	nop
 8007cc0:	080084cc 	.word	0x080084cc
 8007cc4:	080084ec 	.word	0x080084ec
 8007cc8:	080084ac 	.word	0x080084ac
 8007ccc:	0800850c 	.word	0x0800850c
 8007cd0:	08008516 	.word	0x08008516
 8007cd4:	00000000 	.word	0x00000000
 8007cd8:	08007a5b 	.word	0x08007a5b
 8007cdc:	08008512 	.word	0x08008512

08007ce0 <_printf_common>:
 8007ce0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ce4:	4616      	mov	r6, r2
 8007ce6:	4699      	mov	r9, r3
 8007ce8:	688a      	ldr	r2, [r1, #8]
 8007cea:	690b      	ldr	r3, [r1, #16]
 8007cec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007cf0:	4293      	cmp	r3, r2
 8007cf2:	bfb8      	it	lt
 8007cf4:	4613      	movlt	r3, r2
 8007cf6:	6033      	str	r3, [r6, #0]
 8007cf8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007cfc:	4607      	mov	r7, r0
 8007cfe:	460c      	mov	r4, r1
 8007d00:	b10a      	cbz	r2, 8007d06 <_printf_common+0x26>
 8007d02:	3301      	adds	r3, #1
 8007d04:	6033      	str	r3, [r6, #0]
 8007d06:	6823      	ldr	r3, [r4, #0]
 8007d08:	0699      	lsls	r1, r3, #26
 8007d0a:	bf42      	ittt	mi
 8007d0c:	6833      	ldrmi	r3, [r6, #0]
 8007d0e:	3302      	addmi	r3, #2
 8007d10:	6033      	strmi	r3, [r6, #0]
 8007d12:	6825      	ldr	r5, [r4, #0]
 8007d14:	f015 0506 	ands.w	r5, r5, #6
 8007d18:	d106      	bne.n	8007d28 <_printf_common+0x48>
 8007d1a:	f104 0a19 	add.w	sl, r4, #25
 8007d1e:	68e3      	ldr	r3, [r4, #12]
 8007d20:	6832      	ldr	r2, [r6, #0]
 8007d22:	1a9b      	subs	r3, r3, r2
 8007d24:	42ab      	cmp	r3, r5
 8007d26:	dc26      	bgt.n	8007d76 <_printf_common+0x96>
 8007d28:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007d2c:	1e13      	subs	r3, r2, #0
 8007d2e:	6822      	ldr	r2, [r4, #0]
 8007d30:	bf18      	it	ne
 8007d32:	2301      	movne	r3, #1
 8007d34:	0692      	lsls	r2, r2, #26
 8007d36:	d42b      	bmi.n	8007d90 <_printf_common+0xb0>
 8007d38:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007d3c:	4649      	mov	r1, r9
 8007d3e:	4638      	mov	r0, r7
 8007d40:	47c0      	blx	r8
 8007d42:	3001      	adds	r0, #1
 8007d44:	d01e      	beq.n	8007d84 <_printf_common+0xa4>
 8007d46:	6823      	ldr	r3, [r4, #0]
 8007d48:	68e5      	ldr	r5, [r4, #12]
 8007d4a:	6832      	ldr	r2, [r6, #0]
 8007d4c:	f003 0306 	and.w	r3, r3, #6
 8007d50:	2b04      	cmp	r3, #4
 8007d52:	bf08      	it	eq
 8007d54:	1aad      	subeq	r5, r5, r2
 8007d56:	68a3      	ldr	r3, [r4, #8]
 8007d58:	6922      	ldr	r2, [r4, #16]
 8007d5a:	bf0c      	ite	eq
 8007d5c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007d60:	2500      	movne	r5, #0
 8007d62:	4293      	cmp	r3, r2
 8007d64:	bfc4      	itt	gt
 8007d66:	1a9b      	subgt	r3, r3, r2
 8007d68:	18ed      	addgt	r5, r5, r3
 8007d6a:	2600      	movs	r6, #0
 8007d6c:	341a      	adds	r4, #26
 8007d6e:	42b5      	cmp	r5, r6
 8007d70:	d11a      	bne.n	8007da8 <_printf_common+0xc8>
 8007d72:	2000      	movs	r0, #0
 8007d74:	e008      	b.n	8007d88 <_printf_common+0xa8>
 8007d76:	2301      	movs	r3, #1
 8007d78:	4652      	mov	r2, sl
 8007d7a:	4649      	mov	r1, r9
 8007d7c:	4638      	mov	r0, r7
 8007d7e:	47c0      	blx	r8
 8007d80:	3001      	adds	r0, #1
 8007d82:	d103      	bne.n	8007d8c <_printf_common+0xac>
 8007d84:	f04f 30ff 	mov.w	r0, #4294967295
 8007d88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d8c:	3501      	adds	r5, #1
 8007d8e:	e7c6      	b.n	8007d1e <_printf_common+0x3e>
 8007d90:	18e1      	adds	r1, r4, r3
 8007d92:	1c5a      	adds	r2, r3, #1
 8007d94:	2030      	movs	r0, #48	; 0x30
 8007d96:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007d9a:	4422      	add	r2, r4
 8007d9c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007da0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007da4:	3302      	adds	r3, #2
 8007da6:	e7c7      	b.n	8007d38 <_printf_common+0x58>
 8007da8:	2301      	movs	r3, #1
 8007daa:	4622      	mov	r2, r4
 8007dac:	4649      	mov	r1, r9
 8007dae:	4638      	mov	r0, r7
 8007db0:	47c0      	blx	r8
 8007db2:	3001      	adds	r0, #1
 8007db4:	d0e6      	beq.n	8007d84 <_printf_common+0xa4>
 8007db6:	3601      	adds	r6, #1
 8007db8:	e7d9      	b.n	8007d6e <_printf_common+0x8e>
	...

08007dbc <_printf_i>:
 8007dbc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007dc0:	460c      	mov	r4, r1
 8007dc2:	4691      	mov	r9, r2
 8007dc4:	7e27      	ldrb	r7, [r4, #24]
 8007dc6:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007dc8:	2f78      	cmp	r7, #120	; 0x78
 8007dca:	4680      	mov	r8, r0
 8007dcc:	469a      	mov	sl, r3
 8007dce:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007dd2:	d807      	bhi.n	8007de4 <_printf_i+0x28>
 8007dd4:	2f62      	cmp	r7, #98	; 0x62
 8007dd6:	d80a      	bhi.n	8007dee <_printf_i+0x32>
 8007dd8:	2f00      	cmp	r7, #0
 8007dda:	f000 80d8 	beq.w	8007f8e <_printf_i+0x1d2>
 8007dde:	2f58      	cmp	r7, #88	; 0x58
 8007de0:	f000 80a3 	beq.w	8007f2a <_printf_i+0x16e>
 8007de4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007de8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007dec:	e03a      	b.n	8007e64 <_printf_i+0xa8>
 8007dee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007df2:	2b15      	cmp	r3, #21
 8007df4:	d8f6      	bhi.n	8007de4 <_printf_i+0x28>
 8007df6:	a001      	add	r0, pc, #4	; (adr r0, 8007dfc <_printf_i+0x40>)
 8007df8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007dfc:	08007e55 	.word	0x08007e55
 8007e00:	08007e69 	.word	0x08007e69
 8007e04:	08007de5 	.word	0x08007de5
 8007e08:	08007de5 	.word	0x08007de5
 8007e0c:	08007de5 	.word	0x08007de5
 8007e10:	08007de5 	.word	0x08007de5
 8007e14:	08007e69 	.word	0x08007e69
 8007e18:	08007de5 	.word	0x08007de5
 8007e1c:	08007de5 	.word	0x08007de5
 8007e20:	08007de5 	.word	0x08007de5
 8007e24:	08007de5 	.word	0x08007de5
 8007e28:	08007f75 	.word	0x08007f75
 8007e2c:	08007e99 	.word	0x08007e99
 8007e30:	08007f57 	.word	0x08007f57
 8007e34:	08007de5 	.word	0x08007de5
 8007e38:	08007de5 	.word	0x08007de5
 8007e3c:	08007f97 	.word	0x08007f97
 8007e40:	08007de5 	.word	0x08007de5
 8007e44:	08007e99 	.word	0x08007e99
 8007e48:	08007de5 	.word	0x08007de5
 8007e4c:	08007de5 	.word	0x08007de5
 8007e50:	08007f5f 	.word	0x08007f5f
 8007e54:	680b      	ldr	r3, [r1, #0]
 8007e56:	1d1a      	adds	r2, r3, #4
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	600a      	str	r2, [r1, #0]
 8007e5c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007e60:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007e64:	2301      	movs	r3, #1
 8007e66:	e0a3      	b.n	8007fb0 <_printf_i+0x1f4>
 8007e68:	6825      	ldr	r5, [r4, #0]
 8007e6a:	6808      	ldr	r0, [r1, #0]
 8007e6c:	062e      	lsls	r6, r5, #24
 8007e6e:	f100 0304 	add.w	r3, r0, #4
 8007e72:	d50a      	bpl.n	8007e8a <_printf_i+0xce>
 8007e74:	6805      	ldr	r5, [r0, #0]
 8007e76:	600b      	str	r3, [r1, #0]
 8007e78:	2d00      	cmp	r5, #0
 8007e7a:	da03      	bge.n	8007e84 <_printf_i+0xc8>
 8007e7c:	232d      	movs	r3, #45	; 0x2d
 8007e7e:	426d      	negs	r5, r5
 8007e80:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e84:	485e      	ldr	r0, [pc, #376]	; (8008000 <_printf_i+0x244>)
 8007e86:	230a      	movs	r3, #10
 8007e88:	e019      	b.n	8007ebe <_printf_i+0x102>
 8007e8a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007e8e:	6805      	ldr	r5, [r0, #0]
 8007e90:	600b      	str	r3, [r1, #0]
 8007e92:	bf18      	it	ne
 8007e94:	b22d      	sxthne	r5, r5
 8007e96:	e7ef      	b.n	8007e78 <_printf_i+0xbc>
 8007e98:	680b      	ldr	r3, [r1, #0]
 8007e9a:	6825      	ldr	r5, [r4, #0]
 8007e9c:	1d18      	adds	r0, r3, #4
 8007e9e:	6008      	str	r0, [r1, #0]
 8007ea0:	0628      	lsls	r0, r5, #24
 8007ea2:	d501      	bpl.n	8007ea8 <_printf_i+0xec>
 8007ea4:	681d      	ldr	r5, [r3, #0]
 8007ea6:	e002      	b.n	8007eae <_printf_i+0xf2>
 8007ea8:	0669      	lsls	r1, r5, #25
 8007eaa:	d5fb      	bpl.n	8007ea4 <_printf_i+0xe8>
 8007eac:	881d      	ldrh	r5, [r3, #0]
 8007eae:	4854      	ldr	r0, [pc, #336]	; (8008000 <_printf_i+0x244>)
 8007eb0:	2f6f      	cmp	r7, #111	; 0x6f
 8007eb2:	bf0c      	ite	eq
 8007eb4:	2308      	moveq	r3, #8
 8007eb6:	230a      	movne	r3, #10
 8007eb8:	2100      	movs	r1, #0
 8007eba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007ebe:	6866      	ldr	r6, [r4, #4]
 8007ec0:	60a6      	str	r6, [r4, #8]
 8007ec2:	2e00      	cmp	r6, #0
 8007ec4:	bfa2      	ittt	ge
 8007ec6:	6821      	ldrge	r1, [r4, #0]
 8007ec8:	f021 0104 	bicge.w	r1, r1, #4
 8007ecc:	6021      	strge	r1, [r4, #0]
 8007ece:	b90d      	cbnz	r5, 8007ed4 <_printf_i+0x118>
 8007ed0:	2e00      	cmp	r6, #0
 8007ed2:	d04d      	beq.n	8007f70 <_printf_i+0x1b4>
 8007ed4:	4616      	mov	r6, r2
 8007ed6:	fbb5 f1f3 	udiv	r1, r5, r3
 8007eda:	fb03 5711 	mls	r7, r3, r1, r5
 8007ede:	5dc7      	ldrb	r7, [r0, r7]
 8007ee0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007ee4:	462f      	mov	r7, r5
 8007ee6:	42bb      	cmp	r3, r7
 8007ee8:	460d      	mov	r5, r1
 8007eea:	d9f4      	bls.n	8007ed6 <_printf_i+0x11a>
 8007eec:	2b08      	cmp	r3, #8
 8007eee:	d10b      	bne.n	8007f08 <_printf_i+0x14c>
 8007ef0:	6823      	ldr	r3, [r4, #0]
 8007ef2:	07df      	lsls	r7, r3, #31
 8007ef4:	d508      	bpl.n	8007f08 <_printf_i+0x14c>
 8007ef6:	6923      	ldr	r3, [r4, #16]
 8007ef8:	6861      	ldr	r1, [r4, #4]
 8007efa:	4299      	cmp	r1, r3
 8007efc:	bfde      	ittt	le
 8007efe:	2330      	movle	r3, #48	; 0x30
 8007f00:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007f04:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007f08:	1b92      	subs	r2, r2, r6
 8007f0a:	6122      	str	r2, [r4, #16]
 8007f0c:	f8cd a000 	str.w	sl, [sp]
 8007f10:	464b      	mov	r3, r9
 8007f12:	aa03      	add	r2, sp, #12
 8007f14:	4621      	mov	r1, r4
 8007f16:	4640      	mov	r0, r8
 8007f18:	f7ff fee2 	bl	8007ce0 <_printf_common>
 8007f1c:	3001      	adds	r0, #1
 8007f1e:	d14c      	bne.n	8007fba <_printf_i+0x1fe>
 8007f20:	f04f 30ff 	mov.w	r0, #4294967295
 8007f24:	b004      	add	sp, #16
 8007f26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f2a:	4835      	ldr	r0, [pc, #212]	; (8008000 <_printf_i+0x244>)
 8007f2c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007f30:	6823      	ldr	r3, [r4, #0]
 8007f32:	680e      	ldr	r6, [r1, #0]
 8007f34:	061f      	lsls	r7, r3, #24
 8007f36:	f856 5b04 	ldr.w	r5, [r6], #4
 8007f3a:	600e      	str	r6, [r1, #0]
 8007f3c:	d514      	bpl.n	8007f68 <_printf_i+0x1ac>
 8007f3e:	07d9      	lsls	r1, r3, #31
 8007f40:	bf44      	itt	mi
 8007f42:	f043 0320 	orrmi.w	r3, r3, #32
 8007f46:	6023      	strmi	r3, [r4, #0]
 8007f48:	b91d      	cbnz	r5, 8007f52 <_printf_i+0x196>
 8007f4a:	6823      	ldr	r3, [r4, #0]
 8007f4c:	f023 0320 	bic.w	r3, r3, #32
 8007f50:	6023      	str	r3, [r4, #0]
 8007f52:	2310      	movs	r3, #16
 8007f54:	e7b0      	b.n	8007eb8 <_printf_i+0xfc>
 8007f56:	6823      	ldr	r3, [r4, #0]
 8007f58:	f043 0320 	orr.w	r3, r3, #32
 8007f5c:	6023      	str	r3, [r4, #0]
 8007f5e:	2378      	movs	r3, #120	; 0x78
 8007f60:	4828      	ldr	r0, [pc, #160]	; (8008004 <_printf_i+0x248>)
 8007f62:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007f66:	e7e3      	b.n	8007f30 <_printf_i+0x174>
 8007f68:	065e      	lsls	r6, r3, #25
 8007f6a:	bf48      	it	mi
 8007f6c:	b2ad      	uxthmi	r5, r5
 8007f6e:	e7e6      	b.n	8007f3e <_printf_i+0x182>
 8007f70:	4616      	mov	r6, r2
 8007f72:	e7bb      	b.n	8007eec <_printf_i+0x130>
 8007f74:	680b      	ldr	r3, [r1, #0]
 8007f76:	6826      	ldr	r6, [r4, #0]
 8007f78:	6960      	ldr	r0, [r4, #20]
 8007f7a:	1d1d      	adds	r5, r3, #4
 8007f7c:	600d      	str	r5, [r1, #0]
 8007f7e:	0635      	lsls	r5, r6, #24
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	d501      	bpl.n	8007f88 <_printf_i+0x1cc>
 8007f84:	6018      	str	r0, [r3, #0]
 8007f86:	e002      	b.n	8007f8e <_printf_i+0x1d2>
 8007f88:	0671      	lsls	r1, r6, #25
 8007f8a:	d5fb      	bpl.n	8007f84 <_printf_i+0x1c8>
 8007f8c:	8018      	strh	r0, [r3, #0]
 8007f8e:	2300      	movs	r3, #0
 8007f90:	6123      	str	r3, [r4, #16]
 8007f92:	4616      	mov	r6, r2
 8007f94:	e7ba      	b.n	8007f0c <_printf_i+0x150>
 8007f96:	680b      	ldr	r3, [r1, #0]
 8007f98:	1d1a      	adds	r2, r3, #4
 8007f9a:	600a      	str	r2, [r1, #0]
 8007f9c:	681e      	ldr	r6, [r3, #0]
 8007f9e:	6862      	ldr	r2, [r4, #4]
 8007fa0:	2100      	movs	r1, #0
 8007fa2:	4630      	mov	r0, r6
 8007fa4:	f7f8 f914 	bl	80001d0 <memchr>
 8007fa8:	b108      	cbz	r0, 8007fae <_printf_i+0x1f2>
 8007faa:	1b80      	subs	r0, r0, r6
 8007fac:	6060      	str	r0, [r4, #4]
 8007fae:	6863      	ldr	r3, [r4, #4]
 8007fb0:	6123      	str	r3, [r4, #16]
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007fb8:	e7a8      	b.n	8007f0c <_printf_i+0x150>
 8007fba:	6923      	ldr	r3, [r4, #16]
 8007fbc:	4632      	mov	r2, r6
 8007fbe:	4649      	mov	r1, r9
 8007fc0:	4640      	mov	r0, r8
 8007fc2:	47d0      	blx	sl
 8007fc4:	3001      	adds	r0, #1
 8007fc6:	d0ab      	beq.n	8007f20 <_printf_i+0x164>
 8007fc8:	6823      	ldr	r3, [r4, #0]
 8007fca:	079b      	lsls	r3, r3, #30
 8007fcc:	d413      	bmi.n	8007ff6 <_printf_i+0x23a>
 8007fce:	68e0      	ldr	r0, [r4, #12]
 8007fd0:	9b03      	ldr	r3, [sp, #12]
 8007fd2:	4298      	cmp	r0, r3
 8007fd4:	bfb8      	it	lt
 8007fd6:	4618      	movlt	r0, r3
 8007fd8:	e7a4      	b.n	8007f24 <_printf_i+0x168>
 8007fda:	2301      	movs	r3, #1
 8007fdc:	4632      	mov	r2, r6
 8007fde:	4649      	mov	r1, r9
 8007fe0:	4640      	mov	r0, r8
 8007fe2:	47d0      	blx	sl
 8007fe4:	3001      	adds	r0, #1
 8007fe6:	d09b      	beq.n	8007f20 <_printf_i+0x164>
 8007fe8:	3501      	adds	r5, #1
 8007fea:	68e3      	ldr	r3, [r4, #12]
 8007fec:	9903      	ldr	r1, [sp, #12]
 8007fee:	1a5b      	subs	r3, r3, r1
 8007ff0:	42ab      	cmp	r3, r5
 8007ff2:	dcf2      	bgt.n	8007fda <_printf_i+0x21e>
 8007ff4:	e7eb      	b.n	8007fce <_printf_i+0x212>
 8007ff6:	2500      	movs	r5, #0
 8007ff8:	f104 0619 	add.w	r6, r4, #25
 8007ffc:	e7f5      	b.n	8007fea <_printf_i+0x22e>
 8007ffe:	bf00      	nop
 8008000:	0800851d 	.word	0x0800851d
 8008004:	0800852e 	.word	0x0800852e

08008008 <_sbrk_r>:
 8008008:	b538      	push	{r3, r4, r5, lr}
 800800a:	4d06      	ldr	r5, [pc, #24]	; (8008024 <_sbrk_r+0x1c>)
 800800c:	2300      	movs	r3, #0
 800800e:	4604      	mov	r4, r0
 8008010:	4608      	mov	r0, r1
 8008012:	602b      	str	r3, [r5, #0]
 8008014:	f7f9 f8b8 	bl	8001188 <_sbrk>
 8008018:	1c43      	adds	r3, r0, #1
 800801a:	d102      	bne.n	8008022 <_sbrk_r+0x1a>
 800801c:	682b      	ldr	r3, [r5, #0]
 800801e:	b103      	cbz	r3, 8008022 <_sbrk_r+0x1a>
 8008020:	6023      	str	r3, [r4, #0]
 8008022:	bd38      	pop	{r3, r4, r5, pc}
 8008024:	200070e8 	.word	0x200070e8

08008028 <__sread>:
 8008028:	b510      	push	{r4, lr}
 800802a:	460c      	mov	r4, r1
 800802c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008030:	f000 f8a0 	bl	8008174 <_read_r>
 8008034:	2800      	cmp	r0, #0
 8008036:	bfab      	itete	ge
 8008038:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800803a:	89a3      	ldrhlt	r3, [r4, #12]
 800803c:	181b      	addge	r3, r3, r0
 800803e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008042:	bfac      	ite	ge
 8008044:	6563      	strge	r3, [r4, #84]	; 0x54
 8008046:	81a3      	strhlt	r3, [r4, #12]
 8008048:	bd10      	pop	{r4, pc}

0800804a <__swrite>:
 800804a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800804e:	461f      	mov	r7, r3
 8008050:	898b      	ldrh	r3, [r1, #12]
 8008052:	05db      	lsls	r3, r3, #23
 8008054:	4605      	mov	r5, r0
 8008056:	460c      	mov	r4, r1
 8008058:	4616      	mov	r6, r2
 800805a:	d505      	bpl.n	8008068 <__swrite+0x1e>
 800805c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008060:	2302      	movs	r3, #2
 8008062:	2200      	movs	r2, #0
 8008064:	f000 f868 	bl	8008138 <_lseek_r>
 8008068:	89a3      	ldrh	r3, [r4, #12]
 800806a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800806e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008072:	81a3      	strh	r3, [r4, #12]
 8008074:	4632      	mov	r2, r6
 8008076:	463b      	mov	r3, r7
 8008078:	4628      	mov	r0, r5
 800807a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800807e:	f000 b817 	b.w	80080b0 <_write_r>

08008082 <__sseek>:
 8008082:	b510      	push	{r4, lr}
 8008084:	460c      	mov	r4, r1
 8008086:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800808a:	f000 f855 	bl	8008138 <_lseek_r>
 800808e:	1c43      	adds	r3, r0, #1
 8008090:	89a3      	ldrh	r3, [r4, #12]
 8008092:	bf15      	itete	ne
 8008094:	6560      	strne	r0, [r4, #84]	; 0x54
 8008096:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800809a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800809e:	81a3      	strheq	r3, [r4, #12]
 80080a0:	bf18      	it	ne
 80080a2:	81a3      	strhne	r3, [r4, #12]
 80080a4:	bd10      	pop	{r4, pc}

080080a6 <__sclose>:
 80080a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080aa:	f000 b813 	b.w	80080d4 <_close_r>
	...

080080b0 <_write_r>:
 80080b0:	b538      	push	{r3, r4, r5, lr}
 80080b2:	4d07      	ldr	r5, [pc, #28]	; (80080d0 <_write_r+0x20>)
 80080b4:	4604      	mov	r4, r0
 80080b6:	4608      	mov	r0, r1
 80080b8:	4611      	mov	r1, r2
 80080ba:	2200      	movs	r2, #0
 80080bc:	602a      	str	r2, [r5, #0]
 80080be:	461a      	mov	r2, r3
 80080c0:	f7f9 f811 	bl	80010e6 <_write>
 80080c4:	1c43      	adds	r3, r0, #1
 80080c6:	d102      	bne.n	80080ce <_write_r+0x1e>
 80080c8:	682b      	ldr	r3, [r5, #0]
 80080ca:	b103      	cbz	r3, 80080ce <_write_r+0x1e>
 80080cc:	6023      	str	r3, [r4, #0]
 80080ce:	bd38      	pop	{r3, r4, r5, pc}
 80080d0:	200070e8 	.word	0x200070e8

080080d4 <_close_r>:
 80080d4:	b538      	push	{r3, r4, r5, lr}
 80080d6:	4d06      	ldr	r5, [pc, #24]	; (80080f0 <_close_r+0x1c>)
 80080d8:	2300      	movs	r3, #0
 80080da:	4604      	mov	r4, r0
 80080dc:	4608      	mov	r0, r1
 80080de:	602b      	str	r3, [r5, #0]
 80080e0:	f7f9 f81d 	bl	800111e <_close>
 80080e4:	1c43      	adds	r3, r0, #1
 80080e6:	d102      	bne.n	80080ee <_close_r+0x1a>
 80080e8:	682b      	ldr	r3, [r5, #0]
 80080ea:	b103      	cbz	r3, 80080ee <_close_r+0x1a>
 80080ec:	6023      	str	r3, [r4, #0]
 80080ee:	bd38      	pop	{r3, r4, r5, pc}
 80080f0:	200070e8 	.word	0x200070e8

080080f4 <_fstat_r>:
 80080f4:	b538      	push	{r3, r4, r5, lr}
 80080f6:	4d07      	ldr	r5, [pc, #28]	; (8008114 <_fstat_r+0x20>)
 80080f8:	2300      	movs	r3, #0
 80080fa:	4604      	mov	r4, r0
 80080fc:	4608      	mov	r0, r1
 80080fe:	4611      	mov	r1, r2
 8008100:	602b      	str	r3, [r5, #0]
 8008102:	f7f9 f818 	bl	8001136 <_fstat>
 8008106:	1c43      	adds	r3, r0, #1
 8008108:	d102      	bne.n	8008110 <_fstat_r+0x1c>
 800810a:	682b      	ldr	r3, [r5, #0]
 800810c:	b103      	cbz	r3, 8008110 <_fstat_r+0x1c>
 800810e:	6023      	str	r3, [r4, #0]
 8008110:	bd38      	pop	{r3, r4, r5, pc}
 8008112:	bf00      	nop
 8008114:	200070e8 	.word	0x200070e8

08008118 <_isatty_r>:
 8008118:	b538      	push	{r3, r4, r5, lr}
 800811a:	4d06      	ldr	r5, [pc, #24]	; (8008134 <_isatty_r+0x1c>)
 800811c:	2300      	movs	r3, #0
 800811e:	4604      	mov	r4, r0
 8008120:	4608      	mov	r0, r1
 8008122:	602b      	str	r3, [r5, #0]
 8008124:	f7f9 f817 	bl	8001156 <_isatty>
 8008128:	1c43      	adds	r3, r0, #1
 800812a:	d102      	bne.n	8008132 <_isatty_r+0x1a>
 800812c:	682b      	ldr	r3, [r5, #0]
 800812e:	b103      	cbz	r3, 8008132 <_isatty_r+0x1a>
 8008130:	6023      	str	r3, [r4, #0]
 8008132:	bd38      	pop	{r3, r4, r5, pc}
 8008134:	200070e8 	.word	0x200070e8

08008138 <_lseek_r>:
 8008138:	b538      	push	{r3, r4, r5, lr}
 800813a:	4d07      	ldr	r5, [pc, #28]	; (8008158 <_lseek_r+0x20>)
 800813c:	4604      	mov	r4, r0
 800813e:	4608      	mov	r0, r1
 8008140:	4611      	mov	r1, r2
 8008142:	2200      	movs	r2, #0
 8008144:	602a      	str	r2, [r5, #0]
 8008146:	461a      	mov	r2, r3
 8008148:	f7f9 f810 	bl	800116c <_lseek>
 800814c:	1c43      	adds	r3, r0, #1
 800814e:	d102      	bne.n	8008156 <_lseek_r+0x1e>
 8008150:	682b      	ldr	r3, [r5, #0]
 8008152:	b103      	cbz	r3, 8008156 <_lseek_r+0x1e>
 8008154:	6023      	str	r3, [r4, #0]
 8008156:	bd38      	pop	{r3, r4, r5, pc}
 8008158:	200070e8 	.word	0x200070e8

0800815c <__malloc_lock>:
 800815c:	4801      	ldr	r0, [pc, #4]	; (8008164 <__malloc_lock+0x8>)
 800815e:	f7ff bb55 	b.w	800780c <__retarget_lock_acquire_recursive>
 8008162:	bf00      	nop
 8008164:	200070e0 	.word	0x200070e0

08008168 <__malloc_unlock>:
 8008168:	4801      	ldr	r0, [pc, #4]	; (8008170 <__malloc_unlock+0x8>)
 800816a:	f7ff bb50 	b.w	800780e <__retarget_lock_release_recursive>
 800816e:	bf00      	nop
 8008170:	200070e0 	.word	0x200070e0

08008174 <_read_r>:
 8008174:	b538      	push	{r3, r4, r5, lr}
 8008176:	4d07      	ldr	r5, [pc, #28]	; (8008194 <_read_r+0x20>)
 8008178:	4604      	mov	r4, r0
 800817a:	4608      	mov	r0, r1
 800817c:	4611      	mov	r1, r2
 800817e:	2200      	movs	r2, #0
 8008180:	602a      	str	r2, [r5, #0]
 8008182:	461a      	mov	r2, r3
 8008184:	f7f8 ff92 	bl	80010ac <_read>
 8008188:	1c43      	adds	r3, r0, #1
 800818a:	d102      	bne.n	8008192 <_read_r+0x1e>
 800818c:	682b      	ldr	r3, [r5, #0]
 800818e:	b103      	cbz	r3, 8008192 <_read_r+0x1e>
 8008190:	6023      	str	r3, [r4, #0]
 8008192:	bd38      	pop	{r3, r4, r5, pc}
 8008194:	200070e8 	.word	0x200070e8

08008198 <_init>:
 8008198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800819a:	bf00      	nop
 800819c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800819e:	bc08      	pop	{r3}
 80081a0:	469e      	mov	lr, r3
 80081a2:	4770      	bx	lr

080081a4 <_fini>:
 80081a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081a6:	bf00      	nop
 80081a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081aa:	bc08      	pop	{r3}
 80081ac:	469e      	mov	lr, r3
 80081ae:	4770      	bx	lr
