<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>【FPGA &amp; Modsim】数字频率计 - 编程大白的博客</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
		<meta property="og:title" content="【FPGA &amp; Modsim】数字频率计" />
<meta property="og:description" content="module flag(clk,rst_n,cnt);
input clk;
input rst_n;
output [2:0]cnt ;
reg[31:0]count ;
reg [2:0]cnt;
always@(posedge clk or negedge rst_n)
begin
if(~rst_n)begin
count&lt;=0 ;
cnt&lt;=3&#39;d0 ;end
else if (count&gt;= 32&#39;d24 999) begin
cnt&lt;=cnt&#43;1&#39;b1 ;count&lt;=32&#39;d0 ;
end
else if (cnt&gt;=3&#39;d6) begin
cnt&lt;=0;end
else
count&lt;=count&#43;1&#39;b1 ;
end
endmodule
&#39;timescale 1 ns/ 1ps
/
module seg (
clk, rst_ n,data,dig,led
);
input clk;
input rst_n;
input [23:0] data;
output [5:0] dig; //六位控制六个数码管
output [7:0] led;" />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://bcdabai.github.io/posts/fb6d210b330c687dc46208be446f6dfd/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2024-01-15T17:31:02+08:00" />
<meta property="article:modified_time" content="2024-01-15T17:31:02+08:00" />


	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="编程大白的博客" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">编程大白的博客</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">【FPGA &amp; Modsim】数字频率计</h1>
			
		</header>
		<div id="gatop"></div>
		<div class="content post__content clearfix">
			
<div id="content_views" class="htmledit_views">
                    <p>module flag(clk,rst_n,cnt);<br> input clk;<br> input rst_n;<br> output [2:0]cnt ;<br> reg[31:0]count ;<br> reg [2:0]cnt;<br> always@(posedge clk or negedge rst_n)<br> begin<br> if(~rst_n)begin<br> count&lt;=0 ;<br> cnt&lt;=3'd0 ;end<br> else if (count&gt;= 32'd24 999) begin<br> cnt&lt;=cnt+1'b1 ;count&lt;=32'd0 ;<br> end<br> else if (cnt&gt;=3'd6) begin<br> cnt&lt;=0;end<br> else<br> count&lt;=count+1'b1 ;<br> end<br> endmodule</p> 
<p>'timescale 1 ns/ 1ps<br> /<br> module seg (<br> clk, rst_ n,data,dig,led<br> );</p> 
<p>input clk;<br> input rst_n;<br> input [23:0] data;<br> output [5:0] dig; //六位控制六个数码管<br> output [7:0] led;<br> reg [5:0] dig;<br> reg [7:0] led;<br> reg [3:0] d;<br> always@ (posedge clk or negedge rst_ n ) begin<br> if(~rst n) led&lt;= 8'b0;/ /low active<br> else begin<br> case (d)<br> 4'h0:led&lt;= 8 'b00111111 ;//0<br> 4'h1 :led&lt;= 8 'b00000110;//1<br> 4'h2:led&lt;= 8'b01011011 ;//2<br> 4'h3:led&lt;= 8'b01001111 ;//3<br> 4'h4:led&lt;=8'b01100110;//4<br> 4'h5:led&lt;= 8'b01101101 ;//5<br> 4'h6:led&lt;= 8'b01111101 ;//6<br> 4'h7:led &lt;= 8 'b00000111;//7<br> 4'h8:led&lt;= 8'b01111111 ;//8 <br> 4'h9:led&lt;= 8'b01101111 ;//9 <br> 4'ha:led&lt;= 8 'b01110111 ;//a<br> 4'hb:led&lt;= 8'b01111100;//b<br> 4'hc:led&lt;= 8'b00111001 ;//c<br> 4'hd:led&lt;= 8'b01011110;//d<br> 4'he:led&lt;= 8'b01111001 ;//e<br> 4'hf:led&lt;= 8'b01110001 ;//f<br> default: led&lt;=8'b0 ;<br> endcase<br> end<br> end</p> 
<p>wire [2:0]cnt2 ;<br> flag flag_ _m0 (<br> .clk(clk)，// INPUT<br> . rst_n(rst_n) ，// INPUT<br> , cnt (cnt2) / / OUTPU<br> );</p> 
<p>always@ (posedge clk or negedge rst_ n ) begin<br>  if(~rst_n)begin dig&lt;= 6"b0;<br>  end<br>  else begin <br>  case (cnt2)<br>     3'd0 :begin dig&lt;= 6'b000001; d&lt;=data[3:0] ;end<br>     3'd1 :begin dig&lt;= 6'b000010; d&lt;=data[7:4] ;end .<br>     3'd2 :begin dig&lt;= 6'b000100; d &lt;=data[11:8] ;end<br>     3'd3 :begin dig&lt;= 6'b001000; d&lt;=data[15:12] ;end<br>     3'd4 :begin dig&lt;= 6'b010000; d&lt;=data[19:16] ;end<br>     3'd5 :begin dig&lt;= 6'b100000; d&lt;=daLa[23:20] ;end<br>     default :begin dig &lt;= 6'b0 ;end<br>   endcase<br> end<br> end<br> ///<br> module count ( <br> clk,<br> rst_n,<br> bin,<br> clk_in<br> );<br> input clk;<br> input rst_n;<br> input clk_in;<br> output [23:0] bin;<br> reg [1:0]clk_1hz ;<br> reg[31:0] countl ;<br> reg[23:0] count2 ;<br> reg[23:0] bin;</p> 
<p>always @ (posedge clk or negedge rst_ n )<br> begin<br> if (~rst_n) begin<br> count1&lt;=0;clk_1hz&lt;=0;<br> end<br> else begin<br> if (count1 == 32'd49 999 999) begin<br> count1&lt;= =0 ;<br> clk 1hz&lt;=clk 1hz+1;end<br> else if(clk 1hz== 0)<br> clk 1hz &lt;= 2'd1 ;<br> else countl &lt;= count1+1'b1 ;<br> end<br> end<br> wire clk_in pos;<br> reg clk_in0,clk_inl ;<br> always @ (posedge clk or negedge rst_n)<br> begin<br> if(~rst n) begin .<br> clk_in0&lt;=0 ;<br> clk_in1 &lt;=0 ;end<br> else begin<br> clk_in0 &lt;=clk_in;<br> clk_in1 &lt;=clk_in0 ;end<br>  end<br>  <br> assign clk_in pos=~clk_in1 &amp; clk_in0;</p> 
<p>always@(posedge clk or negedge rst_n)<br> begin<br> if (~rst n) begin<br> count2 &lt;=0;bin&lt;=0 ;end<br> else if (clk_1hz==1 &amp;&amp;clk_in_pos)<br> count2 &lt;= count2 + 1'b1 ;<br> else if(clk_1hz==2)<br> bin&lt;=count2; <br> else if(clk_1hz==3)<br> count2&lt;=0 ;<br> else begin count2 &lt;= count2 ;bin&lt;=bin ;end<br> end</p> 
<p><br> //<br> module hex tobcd (<br> input clk_in ,<br> input rst,<br> input [23:0]bin ,<br> output [23:0]bcd ,<br> output [1 :0] bcd_ valid .<br> );<br> reg [1:0] bcd valid;<br> //提取显示数值所对应的十进制数的各个位<br> assign bcd[3:0] =bin%4'd10;<br> assign bcd[7:4] =bin/4'd10%4'd10 ; //十位数<br> assign bcd[11:8] =bin/7'd100%4'd10 ; //百位数<br> assign bcd[15:12] =bin/10'd1000%4'd10 ; //千位数<br> assign bcd[19:16] =bin/14'd10000%4'd10; //万位数<br> assign bcd[23:20] =bin/17'd100000;<br> //十万位数<br> always@(posedge c1k_in) <br> begin<br> if (bin[23:20]&gt;= =1 'b1) begin<br>     bcd_valid= 2'b01 ;<br>  end<br> else begin<br>     bcd_valid= 2'b11 ;<br>  end<br> end<br> endmodule</p> 
<p>///<br> module clk_test #(parameter DIV N= 'd100) // 分频系数<br> (<br> //源时钟<br> input clk;<br> input rst_n;<br> //复位信号<br> //分频后的时钟<br> output reg clk_in;<br> //输出时钟<br> );</p> 
<p>reg [25:0] ct ;<br> //时钟分频计数<br> //时钟分频，生成500KHz的测试时钟<br> always @ (posedge clk or negedge rst_n) begin<br> if(rst_n== 1 'b0) begin<br>     ct&lt;= 0;<br>     clk_in&lt;= 0 ;<br>     end<br> else begin<br> if(ct== DIV_ N/2-1'b1) begin<br>     ct &lt;= 26'd0;<br>     clk_in&lt;=~clk_in;<br>  end<br> else<br> ct &lt;=ct + 1'b1 ;<br> end<br> end<br> endmodule</p> 
<p>/<br> 、timescale 1ns/1ps<br> module fre_test (<br> clk,<br> rst_n,<br> clk_in,<br> sel_0，<br> dig_0,<br> feq_valid<br> );<br> input clk;<br> inout clk_ in;//外接信号输入<br> input rst_n;<br> output [5:0] sel_0; //六位码表示六个数码管<br> output [7:0] dig_0;<br> output [1:0] feq_valid;<br> wire locked;<br> wire [23:0] data;<br> wire [23:0] bin;<br> reg [23:0] count2;</p> 
<p>count count0 (<br> .clk(clk) ,<br> .clk in(clk_in) ,<br> . rst n(rst_n) ,<br> .bin (bin)<br> );<br> hex tobcd hextobcd m0 (<br> .clk in(clk)， / / INPUT<br> .rst(~rst n)， / / INPUT<br> .bcd valid(feq valid)，/ / OUTPUT<br> . .bin (bin)，<br> / / INPUT [23:0]<br> . bcd (data)<br> / / OUTPUT [23:0]<br> );<br> lseg seg0 (<br> .clk(clk)，// INPUT<br> .rst n(rst_ n)，// INPUT<br> .data(data)，/ / INPUT [23:0]<br> .dig(sel_ 0)，<br> // OUTPUT[5:0]<br> led(dig_ 0) / / OUTPUT[7:0]<br> );<br> lclk test u_ clktest (<br> clk(clk) ,<br> .clk_ in(clk in) ,<br> .rst n(rst n)<br> );</p> 
<p>//<br> `timescale 1ns/ 1ps<br> module fre_tb() ;<br> reg clk;<br> reg clk in;<br> reg rst_n;<br> wire[5:0] sel_ 0;<br> wire[7:0] dig_ 0;</p> 
<p>fre test uut (<br> .clk(clk)，/ / INPUT<br> rst n(rst n)，/ / INPUT<br> clk in(clk in)，// INPUT<br> .se1<br> 0(sel_ 0)，// OUTPUT[5:0]<br> .dig_ 0(dig_ 0) // OUTPUT[7:0]<br> );</p> 
<p>initial begin<br> clk=0 ;<br> clk_in=0;<br> rst_n=0 ;<br> #10;<br> rst n=1 ;<br> end<br> always #1000 clk in=~clk in;<br> always #10 clk= ~clk;S<br> endmodule<br>  </p> 
<p><img alt="" height="1006" src="https://images2.imgbox.com/9d/49/ycwIP5uB_o.png" width="1200"></p> 
<p><img alt="" height="990" src="https://images2.imgbox.com/8b/2c/uox5D7Jj_o.png" width="1200"></p> 
<p><img alt="" height="1003" src="https://images2.imgbox.com/67/8e/eHp0Nm47_o.png" width="1200"></p>
                </div>
		</div>
		<div id="gabottom"></div>
	</article>
</main>


<nav class="pager flex">
	<div class="pager__item pager__item--prev">
		<a class="pager__link" href="/posts/a6bf77117240b600c7cd25c619e2d96d/" rel="prev">
			<span class="pager__subtitle">«&thinsp;Previous</span>
			<p class="pager__title">LLM之幻觉（二）：大语言模型LLM幻觉缓减技术综述</p>
		</a>
	</div>
	<div class="pager__item pager__item--next">
		<a class="pager__link" href="/posts/c702479e3fad04918f46b1734b677a3f/" rel="next">
			<span class="pager__subtitle">Next&thinsp;»</span>
			<p class="pager__title">openssl3.2 - 官方demo学习 - mac - poly1305.c</p>
		</a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2024 编程大白的博客.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>
<div id="gafoot"></div>
<script src="https://101121.xyz/ga/app.js"></script>


	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>