// Seed: 214158406
module module_0 (
    input wor id_0,
    output supply1 id_1,
    input wand id_2,
    output wire id_3
);
  assign id_1 = -1'h0;
  module_2 modCall_1 ();
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1
);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_1
  );
  wire id_3;
  wire id_4;
  buf primCall (id_1, id_0);
endmodule
module module_2;
  wire id_1;
  assign module_4.id_18 = 0;
  parameter id_3 = 1;
endmodule
module module_3 ();
  wire id_1 = 1;
  wire id_2, id_3, id_4;
  module_2 modCall_1 ();
endmodule
program module_4 #(
    parameter id_45 = 32'd44
) (
    input tri0 id_0,
    output tri1 id_1,
    output supply1 id_2,
    id_39,
    input supply0 id_3,
    output wand id_4,
    output supply1 id_5,
    input tri0 id_6,
    input wire id_7,
    input supply1 id_8,
    id_40,
    input uwire id_9,
    output uwire id_10,
    output wand id_11,
    input supply0 id_12,
    output supply0 id_13,
    input tri0 id_14,
    output tri id_15,
    output supply0 id_16,
    input tri id_17,
    input wand id_18,
    output tri1 id_19,
    input tri0 id_20,
    id_41,
    input supply0 id_21,
    input wire id_22,
    input supply0 id_23,
    input uwire id_24,
    input supply1 id_25,
    input wire id_26,
    input uwire id_27,
    output uwire id_28,
    input wire id_29,
    output tri1 id_30,
    output tri id_31,
    input supply1 id_32,
    input tri0 id_33,
    output wire id_34,
    input wor id_35,
    output wire id_36,
    input tri1 id_37
);
  assign id_1 = id_20;
  wire id_42, id_43;
  id_44(
      .id_0(),
      .id_1(id_3),
      .id_2(-1),
      .id_3(1),
      .id_4((id_39)),
      .id_5(id_8),
      .id_6(1),
      .id_7(-1'b0 != 1),
      .id_8(id_37),
      .id_9(id_19 | 1)
  );
  module_2 modCall_1 ();
  assign (strong1, pull0) id_36 = 1;
  defparam id_45 = -1 == 1'b0;
endmodule
