
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 7.18

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.25    0.21    0.41 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.25    0.00    0.41 ^ spi_cs_n$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.41   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ spi_cs_n$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.06    0.06   library removal time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: tx_shift[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_shift[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ tx_shift[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.08    0.38    0.38 v tx_shift[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         tx_shift[0] (net)
                  0.08    0.00    0.38 v _245_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.06    0.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _109_ (net)
                  0.08    0.00    0.44 ^ _247_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.05    0.05    0.49 v _247_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _027_ (net)
                  0.05    0.00    0.49 v tx_shift[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ tx_shift[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.25    0.21    0.41 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.25    0.00    0.41 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    32    0.39    0.26    0.24    0.65 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.26    0.00    0.65 ^ state[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.65   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ state[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  9.42   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     7    0.08    0.34    0.58    0.58 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.34    0.00    0.58 ^ _265_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.05    0.20    0.28    0.87 ^ _265_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _132_ (net)
                  0.20    0.00    0.87 ^ _138_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     3    0.03    0.22    0.13    1.00 v _138_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _118_ (net)
                  0.22    0.00    1.00 v _260_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     8    0.08    0.34    0.48    1.48 ^ _260_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _120_ (net)
                  0.34    0.00    1.48 ^ _169_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.15    0.10    1.58 v _169_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _056_ (net)
                  0.15    0.00    1.58 v _171_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     3    0.06    0.52    0.36    1.94 ^ _171_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _058_ (net)
                  0.52    0.00    1.94 ^ _186_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     8    0.09    0.34    0.24    2.17 v _186_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _072_ (net)
                  0.34    0.00    2.17 v _217_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.13    0.38    2.56 v _217_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _098_ (net)
                  0.13    0.00    2.56 v _218_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.13    0.11    2.67 ^ _218_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _010_ (net)
                  0.13    0.00    2.67 ^ debug_miso_samples[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.67   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ debug_miso_samples[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -2.67   data arrival time
-----------------------------------------------------------------------------
                                  7.18   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.25    0.21    0.41 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.25    0.00    0.41 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    32    0.39    0.26    0.24    0.65 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.26    0.00    0.65 ^ state[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.65   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ state[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  9.42   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     7    0.08    0.34    0.58    0.58 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.34    0.00    0.58 ^ _265_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.05    0.20    0.28    0.87 ^ _265_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _132_ (net)
                  0.20    0.00    0.87 ^ _138_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     3    0.03    0.22    0.13    1.00 v _138_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _118_ (net)
                  0.22    0.00    1.00 v _260_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     8    0.08    0.34    0.48    1.48 ^ _260_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _120_ (net)
                  0.34    0.00    1.48 ^ _169_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.15    0.10    1.58 v _169_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _056_ (net)
                  0.15    0.00    1.58 v _171_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     3    0.06    0.52    0.36    1.94 ^ _171_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _058_ (net)
                  0.52    0.00    1.94 ^ _186_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     8    0.09    0.34    0.24    2.17 v _186_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _072_ (net)
                  0.34    0.00    2.17 v _217_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.13    0.38    2.56 v _217_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _098_ (net)
                  0.13    0.00    2.56 v _218_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.13    0.11    2.67 ^ _218_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _010_ (net)
                  0.13    0.00    2.67 ^ debug_miso_samples[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.67   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ debug_miso_samples[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -2.67   data arrival time
-----------------------------------------------------------------------------
                                  7.18   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.27653431892395

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8130

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.27805593609809875

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9522

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.58    0.58 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.28    0.87 ^ _265_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.13    1.00 v _138_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.48    1.48 ^ _260_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.10    1.58 v _169_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.36    1.94 ^ _171_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
   0.24    2.17 v _186_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
   0.38    2.56 v _217_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.11    2.67 ^ _218_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.00    2.67 ^ debug_miso_samples[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.67   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ debug_miso_samples[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.15    9.85   library setup time
           9.85   data required time
---------------------------------------------------------
           9.85   data required time
          -2.67   data arrival time
---------------------------------------------------------
           7.18   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: tx_shift[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_shift[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ tx_shift[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.38    0.38 v tx_shift[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.06    0.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.49 v _247_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.00    0.49 v tx_shift[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.49   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ tx_shift[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.49   data arrival time
---------------------------------------------------------
           0.45   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.6728

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
7.1809

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
268.665819

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.24e-03   1.46e-03   1.98e-08   7.70e-03  33.6%
Combinational          9.49e-03   5.73e-03   3.56e-08   1.52e-02  66.4%
Clock                  0.00e+00   0.00e+00   4.11e-09   4.11e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.57e-02   7.18e-03   5.95e-08   2.29e-02 100.0%
                          68.7%      31.3%       0.0%
