#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Fri Dec  1 17:49:08 2023
# Process ID: 17504
# Current directory: C:/Users/enslo_l5het9y/Documents/GitHub/VHDL/I2C/I2C.runs/synth_1
# Command line: vivado.exe -log Top_level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_level.tcl
# Log file: C:/Users/enslo_l5het9y/Documents/GitHub/VHDL/I2C/I2C.runs/synth_1/Top_level.vds
# Journal file: C:/Users/enslo_l5het9y/Documents/GitHub/VHDL/I2C/I2C.runs/synth_1\vivado.jou
# Running On: DESKTOP-OEGNRTC, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 8434 MB
#-----------------------------------------------------------
source Top_level.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 445.625 ; gain = 162.938
Command: read_checkpoint -auto_incremental -incremental C:/Users/enslo_l5het9y/Documents/GitHub/VHDL/I2C/I2C.srcs/utils_1/imports/synth_1/Clk_div_pulse.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/enslo_l5het9y/Documents/GitHub/VHDL/I2C/I2C.srcs/utils_1/imports/synth_1/Clk_div_pulse.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Top_level -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4544
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1262.609 ; gain = 410.711
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_level' [C:/Users/enslo_l5het9y/Documents/GitHub/VHDL/I2C/I2C.srcs/sources_1/new/Top_level.vhd:41]
INFO: [Synth 8-3491] module 'Clk_div_pulse' declared at 'C:/Users/enslo_l5het9y/Documents/GitHub/VHDL/SPI/UART_RX/UART_RX.srcs/sources_1/new/Clk_div_pulse.vhd:34' bound to instance 'CDP' of component 'Clk_div_pulse' [C:/Users/enslo_l5het9y/Documents/GitHub/VHDL/I2C/I2C.srcs/sources_1/new/Top_level.vhd:59]
INFO: [Synth 8-638] synthesizing module 'Clk_div_pulse' [C:/Users/enslo_l5het9y/Documents/GitHub/VHDL/SPI/UART_RX/UART_RX.srcs/sources_1/new/Clk_div_pulse.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Clk_div_pulse' (0#1) [C:/Users/enslo_l5het9y/Documents/GitHub/VHDL/SPI/UART_RX/UART_RX.srcs/sources_1/new/Clk_div_pulse.vhd:39]
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/enslo_l5het9y/Documents/GitHub/VHDL/I2C/I2C.srcs/sources_1/new/controller.vhd:34' bound to instance 'CONT' of component 'controller' [C:/Users/enslo_l5het9y/Documents/GitHub/VHDL/I2C/I2C.srcs/sources_1/new/Top_level.vhd:61]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/enslo_l5het9y/Documents/GitHub/VHDL/I2C/I2C.srcs/sources_1/new/controller.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'controller' (0#1) [C:/Users/enslo_l5het9y/Documents/GitHub/VHDL/I2C/I2C.srcs/sources_1/new/controller.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Top_level' (0#1) [C:/Users/enslo_l5het9y/Documents/GitHub/VHDL/I2C/I2C.srcs/sources_1/new/Top_level.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element flag_reg was removed.  [C:/Users/enslo_l5het9y/Documents/GitHub/VHDL/I2C/I2C.srcs/sources_1/new/controller.vhd:66]
WARNING: [Synth 8-7129] Port rd_wr in module controller is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1354.430 ; gain = 502.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1354.430 ; gain = 502.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1354.430 ; gain = 502.531
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1354.430 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/enslo_l5het9y/Documents/GitHub/VHDL/I2C/I2C.srcs/constrs_1/new/BIGBOICONSTRAINTS.xdc]
Finished Parsing XDC File [C:/Users/enslo_l5het9y/Documents/GitHub/VHDL/I2C/I2C.srcs/constrs_1/new/BIGBOICONSTRAINTS.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/enslo_l5het9y/Documents/GitHub/VHDL/I2C/I2C.srcs/constrs_1/new/BIGBOICONSTRAINTS.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1458.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1458.168 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1458.168 ; gain = 606.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1458.168 ; gain = 606.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1458.168 ; gain = 606.270
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   start |                              001 |                              001
                 address |                              010 |                              010
                    a_ak |                              011 |                              011
                  r_data |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1458.168 ; gain = 606.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 5     
	   5 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	  15 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 6     
	   5 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port rd_wr in module Top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1458.168 ; gain = 606.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1458.168 ; gain = 606.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1458.168 ; gain = 606.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1458.168 ; gain = 606.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1458.168 ; gain = 606.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1458.168 ; gain = 606.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1458.168 ; gain = 606.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1458.168 ; gain = 606.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1458.168 ; gain = 606.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1458.168 ; gain = 606.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    30|
|3     |LUT1   |    75|
|4     |LUT2   |   120|
|5     |LUT3   |    20|
|6     |LUT4   |    16|
|7     |LUT5   |    27|
|8     |LUT6   |    34|
|9     |FDCE   |    55|
|10    |FDPE   |    12|
|11    |FDRE   |    64|
|12    |IBUF   |     3|
|13    |IOBUF  |     1|
|14    |OBUF   |    18|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1458.168 ; gain = 606.270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 1458.168 ; gain = 502.531
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1458.168 ; gain = 606.270
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1458.168 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1458.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Synth Design complete | Checksum: 9e484c9
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1458.168 ; gain = 987.691
INFO: [Common 17-1381] The checkpoint 'C:/Users/enslo_l5het9y/Documents/GitHub/VHDL/I2C/I2C.runs/synth_1/Top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_level_utilization_synth.rpt -pb Top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  1 17:50:12 2023...
