// Seed: 2804243516
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout reg id_2;
  inout wire id_1;
  always if (-1) id_2 <= id_3;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  wire id_6;
  ;
endmodule
