
*** Running vivado
    with args -log main.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: link_design -top main -part xc7a15tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2494.844 ; gain = 0.000 ; free physical = 1498 ; free virtual = 6930
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/manu/Classes/F2021/CompArch/olin-cafe-f21/01_game_of_life/01_game_of_life.xdc]
Finished Parsing XDC File [/home/manu/Classes/F2021/CompArch/olin-cafe-f21/01_game_of_life/01_game_of_life.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2550.680 ; gain = 0.000 ; free physical = 1392 ; free virtual = 6824
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2614.711 ; gain = 64.031 ; free physical = 1383 ; free virtual = 6814

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 250d5498e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2682.523 ; gain = 67.812 ; free physical = 1013 ; free virtual = 6445

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 250d5498e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2861.461 ; gain = 0.000 ; free physical = 837 ; free virtual = 6269
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 250d5498e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2861.461 ; gain = 0.000 ; free physical = 836 ; free virtual = 6268
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1fff38a1a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2861.461 ; gain = 0.000 ; free physical = 837 ; free virtual = 6268
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1fff38a1a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2861.461 ; gain = 0.000 ; free physical = 837 ; free virtual = 6269
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1fff38a1a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2861.461 ; gain = 0.000 ; free physical = 837 ; free virtual = 6268
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1fff38a1a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2861.461 ; gain = 0.000 ; free physical = 836 ; free virtual = 6268
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2861.461 ; gain = 0.000 ; free physical = 835 ; free virtual = 6267
Ending Logic Optimization Task | Checksum: 1b57d0d8e

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2861.461 ; gain = 0.000 ; free physical = 835 ; free virtual = 6267

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b57d0d8e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2861.461 ; gain = 0.000 ; free physical = 835 ; free virtual = 6267

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b57d0d8e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2861.461 ; gain = 0.000 ; free physical = 835 ; free virtual = 6267

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2861.461 ; gain = 0.000 ; free physical = 835 ; free virtual = 6267
Ending Netlist Obfuscation Task | Checksum: 1b57d0d8e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2861.461 ; gain = 0.000 ; free physical = 835 ; free virtual = 6267
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2861.461 ; gain = 310.781 ; free physical = 835 ; free virtual = 6267
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2901.480 ; gain = 0.000 ; free physical = 831 ; free virtual = 6263
INFO: [Common 17-1381] The checkpoint '/home/manu/Classes/F2021/CompArch/olin-cafe-f21/01_game_of_life/xilinx/01_game_of_life.runs/impl_1/main_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
Command: report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/manu/Classes/F2021/CompArch/olin-cafe-f21/01_game_of_life/xilinx/01_game_of_life.runs/impl_1/main_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 755 ; free virtual = 6187
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15b8534aa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 755 ; free virtual = 6187
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 755 ; free virtual = 6187

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 406c099d

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 785 ; free virtual = 6217

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 89b89af2

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 801 ; free virtual = 6232

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 89b89af2

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 801 ; free virtual = 6232
Phase 1 Placer Initialization | Checksum: 89b89af2

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 801 ; free virtual = 6232

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 5f5fa3bf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 793 ; free virtual = 6225

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13b4591e0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 796 ; free virtual = 6227

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 13b4591e0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 796 ; free virtual = 6227

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 11 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 4 nets or LUTs. Breaked 0 LUT, combined 4 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 769 ; free virtual = 6201

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              4  |                     4  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              4  |                     4  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 89bf2384

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 769 ; free virtual = 6201
Phase 2.4 Global Placement Core | Checksum: 13c06ee04

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 769 ; free virtual = 6201
Phase 2 Global Placement | Checksum: 13c06ee04

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 769 ; free virtual = 6201

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 141d73187

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 769 ; free virtual = 6201

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2067d49bb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 769 ; free virtual = 6201

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1571a06be

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 769 ; free virtual = 6201

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1571a06be

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 769 ; free virtual = 6201

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 20302de90

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 769 ; free virtual = 6201

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 24832fbcb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 769 ; free virtual = 6201

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 24832fbcb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 769 ; free virtual = 6201
Phase 3 Detail Placement | Checksum: 24832fbcb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 769 ; free virtual = 6201

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17cb7f17d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=79.517 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: dc4a2e02

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 770 ; free virtual = 6202
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1909bb7c8

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 770 ; free virtual = 6202
Phase 4.1.1.1 BUFG Insertion | Checksum: 17cb7f17d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 770 ; free virtual = 6202

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=79.517. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1813c1588

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 770 ; free virtual = 6202

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 770 ; free virtual = 6202
Phase 4.1 Post Commit Optimization | Checksum: 1813c1588

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 770 ; free virtual = 6202

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1813c1588

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 770 ; free virtual = 6202

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1813c1588

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 770 ; free virtual = 6202
Phase 4.3 Placer Reporting | Checksum: 1813c1588

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 770 ; free virtual = 6202

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 770 ; free virtual = 6202

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 770 ; free virtual = 6202
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2315d61a6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 770 ; free virtual = 6202
Ending Placer Task | Checksum: 1e6c52b02

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 770 ; free virtual = 6202
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 782 ; free virtual = 6215
INFO: [Common 17-1381] The checkpoint '/home/manu/Classes/F2021/CompArch/olin-cafe-f21/01_game_of_life/xilinx/01_game_of_life.runs/impl_1/main_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 774 ; free virtual = 6206
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_placed.rpt -pb main_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 777 ; free virtual = 6210
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 743 ; free virtual = 6177
INFO: [Common 17-1381] The checkpoint '/home/manu/Classes/F2021/CompArch/olin-cafe-f21/01_game_of_life/xilinx/01_game_of_life.runs/impl_1/main_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: fa659c5f ConstDB: 0 ShapeSum: ec5f8ea3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9defe412

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 588 ; free virtual = 6037
Post Restoration Checksum: NetGraph: 8812c520 NumContArr: 15dd1ef2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9defe412

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 591 ; free virtual = 6040

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9defe412

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 559 ; free virtual = 6007

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9defe412

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 559 ; free virtual = 6007
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20b3f616b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 551 ; free virtual = 5999
INFO: [Route 35-416] Intermediate Timing Summary | WNS=79.492 | TNS=0.000  | WHS=-0.097 | THS=-1.154 |

Phase 2 Router Initialization | Checksum: 1d7d01373

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 550 ; free virtual = 5998

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 394
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 394
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1d7d01373

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 549 ; free virtual = 5998
Phase 3 Initial Routing | Checksum: 768bf216

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 550 ; free virtual = 5999

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=78.516 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1730bef27

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 551 ; free virtual = 6000
Phase 4 Rip-up And Reroute | Checksum: 1730bef27

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 551 ; free virtual = 6000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1730bef27

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 551 ; free virtual = 6000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1730bef27

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 551 ; free virtual = 6000
Phase 5 Delay and Skew Optimization | Checksum: 1730bef27

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 551 ; free virtual = 6000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b759fac7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 551 ; free virtual = 6000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=78.596 | TNS=0.000  | WHS=0.162  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b759fac7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 551 ; free virtual = 6000
Phase 6 Post Hold Fix | Checksum: 1b759fac7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 551 ; free virtual = 6000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.128199 %
  Global Horizontal Routing Utilization  = 0.117777 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 20f488b60

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 551 ; free virtual = 6000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20f488b60

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3092.703 ; gain = 0.000 ; free physical = 550 ; free virtual = 5999

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 159366492

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3097.398 ; gain = 4.695 ; free physical = 550 ; free virtual = 5998

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=78.596 | TNS=0.000  | WHS=0.162  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 159366492

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3097.398 ; gain = 4.695 ; free physical = 550 ; free virtual = 5998
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3097.398 ; gain = 4.695 ; free physical = 584 ; free virtual = 6032

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3097.398 ; gain = 4.695 ; free physical = 584 ; free virtual = 6032
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3097.398 ; gain = 0.000 ; free physical = 576 ; free virtual = 6026
INFO: [Common 17-1381] The checkpoint '/home/manu/Classes/F2021/CompArch/olin-cafe-f21/01_game_of_life/xilinx/01_game_of_life.runs/impl_1/main_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
Command: report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/manu/Classes/F2021/CompArch/olin-cafe-f21/01_game_of_life/xilinx/01_game_of_life.runs/impl_1/main_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
Command: report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/manu/Classes/F2021/CompArch/olin-cafe-f21/01_game_of_life/xilinx/01_game_of_life.runs/impl_1/main_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
Command: report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file main_route_status.rpt -pb main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file main_bus_skew_routed.rpt -pb main_bus_skew_routed.pb -rpx main_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force main.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./main.bit...
Writing bitstream ./main.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/manu/Classes/F2021/CompArch/olin-cafe-f21/01_game_of_life/xilinx/01_game_of_life.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Oct 14 15:13:35 2021. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 3417.879 ; gain = 209.316 ; free physical = 566 ; free virtual = 6019
INFO: [Common 17-206] Exiting Vivado at Thu Oct 14 15:13:35 2021...
