read_verilog ../top_down.v
synth_greenpak4
extract_counter
design -reset
read_verilog ../top.v
write_verilog synth.v
