// Seed: 1786071796
module module_0;
  wire id_1;
  assign module_2.id_5 = 0;
endmodule
module module_1 (
    input tri   id_0,
    input uwire id_1
);
  assign id_3 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input wor id_1,
    input tri0 id_2,
    input uwire id_3,
    input wor id_4,
    output uwire id_5,
    input wire id_6,
    output supply1 id_7,
    input uwire id_8
    , id_11,
    input tri1 id_9
);
  wire id_12;
  module_0 modCall_1 ();
  assign id_12 = 1;
  id_13 :
  assert property (@(posedge (1) - 1) id_13)
  else id_11 = id_0;
endmodule
