D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi2apb.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi2apb.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module axi2apb_bridge

Top level modules:
	axi2apb_bridge

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_ram_if.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_ram_if.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module axi_ram_wr_rd_if
-- Compiling module axi_ram_wr_if
-- Compiling module axi_ram_rd_if

Top level modules:
	axi_ram_wr_rd_if

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_axil_adapter.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_axil_adapter.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module axi_axil_adapter
-- Compiling module axi_axil_adapter_rd
-- Compiling module axi_axil_adapter_wr

Top level modules:
	axi_axil_adapter

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/ip_repo/gowin_sp_data/gowin_sp_data.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/ip_repo/gowin_sp_data/gowin_sp_data.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module Gowin_SP_Data

Top level modules:
	Gowin_SP_Data

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/periph/UART/uart_rfifo.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/periph/UART/uart_rfifo.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module UART_RFIFO

Top level modules:
	UART_RFIFO

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/TOP.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/TOP.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module TOP

Top level modules:
	TOP

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_crossbar/axicb_round_robin.sv {1 {vlog -work work -vopt -sv -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_crossbar/axicb_round_robin.sv
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module axicb_round_robin

Top level modules:
	axicb_round_robin

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/FIFO/async_fifo/fifomem.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/FIFO/async_fifo/fifomem.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module fifomem

Top level modules:
	fifomem

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_crossbar/axicb_mst_switch.sv {1 {vlog -work work -vopt -sv -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_crossbar/axicb_mst_switch.sv
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module axicb_mst_switch

Top level modules:
	axicb_mst_switch

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/ip_repo/ddr_data_fifo/ddr_data_fifo.vo {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/ip_repo/ddr_data_fifo/ddr_data_fifo.vo
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module ddr_data_fifo

Top level modules:
	ddr_data_fifo

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/periph/UART/uart_tx.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/periph/UART/uart_tx.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module UART_TX

Top level modules:
	UART_TX

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_adapter.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_adapter.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module axi_adapter
-- Compiling module axi_adapter_rd
-- Compiling module axi_adapter_wr

Top level modules:
	axi_adapter

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/periph/SD_DMA/sd_read_para_top.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/periph/SD_DMA/sd_read_para_top.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module sd_read_para_top

Top level modules:
	sd_read_para_top

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/periph/Confreg/confreg.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/periph/Confreg/confreg.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module CONFREG
-- Compiling module one_int_gen

Top level modules:
	CONFREG

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/LA132/la132_top_sim.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/LA132/la132_top_sim.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module la132_top

Top level modules:
	la132_top

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/FIFO/async_fifo/fifomem_dp.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/FIFO/async_fifo/fifomem_dp.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module fifomem_dp

Top level modules:
	fifomem_dp

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_crossbar/axicb_scfifo_ram.sv {1 {vlog -work work -vopt -sv -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_crossbar/axicb_scfifo_ram.sv
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module axicb_scfifo_ram

Top level modules:
	axicb_scfifo_ram

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/FIFO/async_fifo/async_fifo.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/FIFO/async_fifo/async_fifo.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module async_fifo

Top level modules:
	async_fifo

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/FIFO/sync_fifo/sync_fifo.sv {1 {vlog -work work -vopt -sv -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/FIFO/sync_fifo/sync_fifo.sv
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module sync_fifo
-- Compiling module sync_fifo_ram

Top level modules:
	sync_fifo

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/ip_repo/ddr_rd_cmd_fifo/ddr_rd_cmd_fifo.vo {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/ip_repo/ddr_rd_cmd_fifo/ddr_rd_cmd_fifo.vo
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module ddr_rd_cmd_fifo

Top level modules:
	ddr_rd_cmd_fifo

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/periph/GPIO/LED_driver.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/periph/GPIO/LED_driver.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module LED_driver

Top level modules:
	LED_driver

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/periph/UART/uart_rx.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/periph/UART/uart_rx.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module UART_RX

Top level modules:
	UART_RX

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_crossbar/axicb_checker.sv {1 {vlog -work work -vopt -sv -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_crossbar/axicb_checker.sv
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/periph/SD_DMA/sd_axi_top.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/periph/SD_DMA/sd_axi_top.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module sd_axi_top

Top level modules:
	sd_axi_top

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/periph/SD_DMA/sd_ctrl_top.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/periph/SD_DMA/sd_ctrl_top.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module sd_ctrl_top

Top level modules:
	sd_ctrl_top

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_crossbar/axicb_mst_if.sv {1 {vlog -work work -vopt -sv -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_crossbar/axicb_mst_if.sv
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module axicb_mst_if

Top level modules:
	axicb_mst_if

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/ip_repo/gowin_sp_instr/gowin_sp_instr.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/ip_repo/gowin_sp_instr/gowin_sp_instr.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module Gowin_SP_Instr

Top level modules:
	Gowin_SP_Instr

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/periph/UART/baudgen.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/periph/UART/baudgen.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module BAUDGEN

Top level modules:
	BAUDGEN

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/APB/apb_register_if.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/APB/apb_register_if.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module apb_register_if

Top level modules:
	apb_register_if

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_crossbar/axicb_crossbar_lite_top.sv {1 {vlog -work work -vopt -sv -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_crossbar/axicb_crossbar_lite_top.sv
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module axicb_crossbar_lite_top

Top level modules:
	axicb_crossbar_lite_top

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_crossbar/axicb_pipeline.sv {1 {vlog -work work -vopt -sv -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_crossbar/axicb_pipeline.sv
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module axicb_pipeline

Top level modules:
	--none--

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/APB/apb_register.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/APB/apb_register.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module apb_register

Top level modules:
	apb_register

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/FIFO/async_fifo/sync_r2w.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/FIFO/async_fifo/sync_r2w.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module sync_r2w

Top level modules:
	sync_r2w

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_crossbar/axicb_crossbar_top.sv {1 {vlog -work work -vopt -sv -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_crossbar/axicb_crossbar_top.sv
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module axicb_crossbar_top

Top level modules:
	axicb_crossbar_top

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/FIFO/async_fifo/async_bidir_ramif_fifo.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/FIFO/async_fifo/async_bidir_ramif_fifo.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module async_bidir_ramif_fifo

Top level modules:
	async_bidir_ramif_fifo

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/ip_repo/ddr_cmd_fifo/ddr_cmd_fifo.vo {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/ip_repo/ddr_cmd_fifo/ddr_cmd_fifo.vo
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module ddr_cmd_fifo

Top level modules:
	ddr_cmd_fifo

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/RESET_GEN.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/RESET_GEN.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module RESET_GEN

Top level modules:
	RESET_GEN

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/periph/UART/uart_tfifo.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/periph/UART/uart_tfifo.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module UART_TFIFO

Top level modules:
	UART_TFIFO

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/ip_repo/ml_wrfifo/ml_wrfifo.vo {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/ip_repo/ml_wrfifo/ml_wrfifo.vo
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module ml_wrfifo

Top level modules:
	ml_wrfifo

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/FIFO/async_fifo/wptr_full.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/FIFO/async_fifo/wptr_full.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module wptr_full

Top level modules:
	wptr_full

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/ip_repo/gowin_pll_ext/gowin_pll_ext.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/ip_repo/gowin_pll_ext/gowin_pll_ext.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module Gowin_PLL_ext

Top level modules:
	Gowin_PLL_ext

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_crossbar/axicb_round_robin_core.sv {1 {vlog -work work -vopt -sv -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_crossbar/axicb_round_robin_core.sv
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module axicb_round_robin_core

Top level modules:
	axicb_round_robin_core

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/FIFO/async_fifo/async_bidir_fifo.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/FIFO/async_fifo/async_bidir_fifo.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module async_bidir_fifo

Top level modules:
	async_bidir_fifo

} {} {}} C:/Gowin/Gowin_V1.9.9_x64/IDE/simlib/gw5a/prim_sim.v {1 {vlog -work work -vopt -stats=none C:/Gowin/Gowin_V1.9.9_x64/IDE/simlib/gw5a/prim_sim.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling UDP mux2
-- Compiling module MUX2
-- Compiling module MUX2_LUT5
-- Compiling module MUX2_LUT6
-- Compiling module MUX2_LUT7
-- Compiling module MUX2_LUT8
-- Compiling module MUX2_MUX8
-- Compiling module MUX2_MUX16
-- Compiling module MUX2_MUX32
-- Compiling module MUX4
-- Compiling module MUX8
-- Compiling module MUX16
-- Compiling module MUX32
-- Compiling module LUT1
-- Compiling module LUT2
-- Compiling module LUT3
-- Compiling module LUT4
-- Compiling module LUT5
-- Compiling module LUT6
-- Compiling module LUT7
-- Compiling module LUT8
-- Compiling module ALU
-- Compiling module DFFSE
-- Compiling module DFFRE
-- Compiling module DFFPE
-- Compiling module DFFCE
-- Compiling module DLCE
-- Compiling module DLPE
-- Compiling module RAM16S1
-- Compiling module RAM16S2
-- Compiling module RAM16S4
-- Compiling module RAM16SDP1
-- Compiling module RAM16SDP2
-- Compiling module RAM16SDP4
-- Compiling module ROM16
-- Compiling module INV
-- Compiling module GND
-- Compiling module VCC
-- Compiling module GSR
-- Compiling module IBUF
-- Compiling module OBUF
-- Compiling module TBUF
-- Compiling module IOBUF
-- Compiling module TLVDS_IBUF
-- Compiling module TLVDS_OBUF
-- Compiling module TLVDS_TBUF
-- Compiling module TLVDS_IOBUF
-- Compiling module ELVDS_OBUF
-- Compiling module ELVDS_TBUF
-- Compiling module ELVDS_IOBUF
-- Compiling module MIPI_IBUF
-- Compiling module MIPI_OBUF_A
-- Compiling module IBUF_R
-- Compiling module IOBUF_R
-- Compiling module ELVDS_IOBUF_R
-- Compiling module I3C_IOBUF
-- Compiling module TLVDS_IBUF_ADC
-- Compiling module SP
-- Compiling module SPX9
-- Compiling module SDPB
-- Compiling module SDPX9B
-- Compiling module DPB
-- Compiling module DPX9B
-- Compiling module pROM
-- Compiling module pROMX9
-- Compiling module SDP36KE
-- Compiling module MULTADDALU12X12
-- Compiling module MULTALU27X18
-- Compiling module MULT12X12
-- Compiling module MULT27X36
-- Compiling module IDDR
-- Compiling module IDDRC
-- Compiling module IDDR_MEM
-- Compiling module ODDR
-- Compiling module ODDRC
-- Compiling module ODDR_MEM
-- Compiling module IDES4
-- Compiling module IDES8
-- Compiling module IDES10
-- Compiling module IDES16
-- Compiling module IDES4_MEM
-- Compiling module IVIDEO
-- Compiling module IDES8_MEM
-- Compiling module IDES14
-- Compiling module IDES32
-- Compiling module OSER4
-- Compiling module OSER4_MEM
-- Compiling module OVIDEO
-- Compiling module OSER8
-- Compiling module OSER8_MEM
-- Compiling module OSER10
-- Compiling module OSER16
-- Compiling module IODELAY
-- Compiling module OSIDES32
-- Compiling module DCE
-- Compiling module DCS
-- Compiling module DDRDLL
-- Compiling module DLLDLY
-- Compiling module CLKDIV
-- Compiling module CLKDIV2
-- Compiling module DHCE
-- Compiling module OSC
-- Compiling module OSCA
-- Compiling module PLL
-- Compiling module PLLA
-- Compiling module AE350_SOC
-- Compiling module AE350_RAM
-- Compiling module SAMB
-- Compiling module OTP
-- Compiling module CMSER
-- Compiling module CMSERA
-- Compiling module ADCLRC
-- Compiling module ADCULC
-- Compiling module ADC
-- Compiling module MIPI_DPHY_RX
-- Compiling module MIPI_DPHY
-- Compiling module GTR12_QUAD
-- Compiling module GTR12_UPAR
-- Compiling module GTR12_PMAC
-- Compiling module DQS

Top level modules:
	MUX2_LUT5
	MUX2_LUT6
	MUX2_LUT7
	MUX2_LUT8
	MUX2_MUX8
	MUX2_MUX16
	MUX2_MUX32
	LUT1
	LUT2
	LUT3
	LUT4
	LUT8
	ALU
	DFFSE
	DFFRE
	DFFPE
	DFFCE
	DLCE
	DLPE
	RAM16S1
	RAM16S2
	RAM16S4
	RAM16SDP1
	RAM16SDP2
	RAM16SDP4
	ROM16
	INV
	GND
	VCC
	GSR
	IBUF
	OBUF
	TBUF
	IOBUF
	TLVDS_IBUF
	TLVDS_OBUF
	TLVDS_TBUF
	TLVDS_IOBUF
	ELVDS_OBUF
	ELVDS_TBUF
	ELVDS_IOBUF
	MIPI_IBUF
	MIPI_OBUF_A
	IBUF_R
	IOBUF_R
	ELVDS_IOBUF_R
	I3C_IOBUF
	TLVDS_IBUF_ADC
	SP
	SPX9
	SDPB
	SDPX9B
	DPB
	DPX9B
	pROM
	pROMX9
	SDP36KE
	MULTADDALU12X12
	MULTALU27X18
	MULT12X12
	MULT27X36
	IDDR
	IDDRC
	IDDR_MEM
	ODDR
	ODDRC
	ODDR_MEM
	IDES4
	IDES8
	IDES10
	IDES16
	IDES4_MEM
	IVIDEO
	IDES8_MEM
	IDES14
	IDES32
	OSER4
	OSER4_MEM
	OVIDEO
	OSER8
	OSER8_MEM
	OSER10
	OSER16
	OSIDES32
	DCE
	DCS
	DDRDLL
	DLLDLY
	CLKDIV
	CLKDIV2
	DHCE
	OSC
	OSCA
	PLL
	PLLA
	AE350_SOC
	AE350_RAM
	SAMB
	OTP
	CMSER
	CMSERA
	ADCLRC
	ADCULC
	ADC
	MIPI_DPHY_RX
	MIPI_DPHY
	GTR12_QUAD
	GTR12_UPAR
	GTR12_PMAC
	DQS

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/APB/apb_mux9.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/APB/apb_mux9.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module apb_mux9

Top level modules:
	apb_mux9

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/periph/SD_DMA/sd_read.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/periph/SD_DMA/sd_read.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module sd_read

Top level modules:
	sd_read

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/FIFO/async_fifo/rptr_empty.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/FIFO/async_fifo/rptr_empty.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module rptr_empty

Top level modules:
	rptr_empty

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/FIFO/async_fifo/sync_w2r.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/FIFO/async_fifo/sync_w2r.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module sync_w2r

Top level modules:
	sync_w2r

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/CLOCK_GEN.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/CLOCK_GEN.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module CLOCK_GEN

Top level modules:
	CLOCK_GEN

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_crossbar/axicb_slv_if.sv {1 {vlog -work work -vopt -sv -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_crossbar/axicb_slv_if.sv
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module axicb_slv_if

Top level modules:
	axicb_slv_if

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/ip_repo/ddr3_memory_interface/ddr3_memory_interface.vo {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/ip_repo/ddr3_memory_interface/ddr3_memory_interface.vo
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module ddr3_memory_interface

Top level modules:
	ddr3_memory_interface

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_crossbar/axicb_switch_top.sv {1 {vlog -work work -vopt -sv -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_crossbar/axicb_switch_top.sv
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module axicb_switch_top

Top level modules:
	axicb_switch_top

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/periph/UART/uart_top.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/periph/UART/uart_top.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module UART_TOP

Top level modules:
	UART_TOP

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/periph/SD_DMA/sd_read_model.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/periph/SD_DMA/sd_read_model.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module sd_read_model

Top level modules:
	sd_read_model

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_crossbar/axicb_scfifo.sv {1 {vlog -work work -vopt -sv -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_crossbar/axicb_scfifo.sv
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module axicb_scfifo

Top level modules:
	axicb_scfifo

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/FIFO/async_fifo/sync_ptr.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/FIFO/async_fifo/sync_ptr.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module sync_ptr

Top level modules:
	sync_ptr

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/periph/SD_DMA/sd_init.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/periph/SD_DMA/sd_init.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module sd_init

Top level modules:
	sd_init

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_crossbar/axicb_slv_switch.sv {1 {vlog -work work -vopt -sv -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/Bus/AXI/axi_crossbar/axicb_slv_switch.sv
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module axicb_slv_switch

Top level modules:
	axicb_slv_switch

} {} {}} D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/periph/DDR_Controller/DDR_Controller.v {1 {vlog -work work -vopt -stats=none D:/Users/wangs/Documents/Code/LoongArch-Processing-System/1C102/src/hw/periph/DDR_Controller/DDR_Controller.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module DDR_Controller

Top level modules:
	DDR_Controller

} {} {}}
