library IEEE; 
use IEEE.STD_LOGIC_1164.ALL; 
use IEEE.STD_LOGIC_ARITH.ALL; 
use IEEE.STD_LOGIC_UNSIGNED.ALL; 

entity Bin_Gray is 
	port(  b: in std_logic_vector(3 downto 0);            ‐‐Binary Input  
          g: out std_logic_vector(3 downto 0));         ‐‐Gray Output  
end  Bin_Gray; 

architecture behavioral of  Bin_Gray is 
begin 
		b(3)<= g(3);  
		b(2)<= g(3) xor g(2); 
		b(1)<= g(2) xor g(1); 
		b(0)<= g(1) xor g(0); 
end behavioral;