/**
 ******************************************************************************
 * @file      x32m7xx_eccmon.h
 * @version   v1.0.0
 ******************************************************************************
 * @attention
 *
 * Copyright (c) 2026 X-CORE LABS PTE. LTD.
 * All rights reserved.
 *
 * Usage, modification, and distribution of this software, whether in source
 * code or compiled binary format, are authorized provided that the following
 * criteria are strictly met:
 *
 * 1. Any distribution of the source code must leave this copyright header,
 * the current list of conditions, and the enclosed disclaimer intact.
 * 2. When distributing in binary format, the corresponding documentation
 * and/or materials must clearly replicate this copyright notice, the
 * conditions, and the disclaimer.
 * 3. The name of the organization or its contributors cannot be utilized to
 * promote or endorse any derivative products built upon this software
 * without obtaining prior explicit written consent.
 *
 * THIS SOFTWARE PACKAGE IS DELIVERED ON AN "AS-IS" BASIS. THE COPYRIGHT
 * HOLDERS AND AUTHORS EXPRESSLY DISCLAIM ALL WARRANTIES, WHETHER EXPLICIT
 * OR IMPLIED, WHICH INCLUDES BUT IS NOT LIMITED TO ANY IMPLIED ASSURANCES
 * OF COMMERCIAL UTILITY OR FITNESS FOR A SPECIFIC REQUIREMENT. UNDER NO
 * CIRCUMSTANCES SHALL THE CREATORS OR CONTRIBUTORS BE HELD ACCOUNTABLE FOR
 * ANY DIRECT, INDIRECT, ACCIDENTAL, SPECIAL, PUNITIVE, OR SUBSEQUENT DAMAGES
 * (SUCH AS, BUT NOT LIMITED TO, PROCUREMENT OF ALTERNATIVE GOODS, LOSS OF
 * DATA, LOSS OF REVENUE, OR OPERATIONAL INTERRUPTIONS). THIS LIMITATION OF
 * LIABILITY APPLIES REGARDLESS OF THE LEGAL THEORY STATED - WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE) - ARISING FROM
 * ANY USE OF THIS CODE, EVEN IF PREVIOUSLY ADVISED OF SUCH POTENTIAL RISKS.
 ******************************************************************************
 */

#ifndef __X32M7XX_ECCMON_H__
#define __X32M7XX_ECCMON_H__

/* C binding of definitions if building with C++ compiler */
#ifdef __cplusplus
extern "C"
{
#endif

#include "x32m7xx.h"
#include "x32m7xx_rcc.h"


/** ECCMON Init Structure definition **/
typedef struct
{
    uint32_t MemType; /*Specifies ECCMON monit memory ,can |(or) operation */
    uint32_t CaptureSelect;/*Specifies ECC error event capture selection*/
    uint32_t ErrFlagOut;/*Specifies which error flag out  to FLAG_En_OT port,as system fault events*/																		 
} ECCMON_InitType;

typedef struct
{
    ECCMON_TypeDef * MonitorUnit;/*ECCMON1P1,ECCMON1P2.......ECCMON3*/
    uint32_t MonitorIndex;/*min:0,max:5*/
}ECCMON_MonitorType;
#define  ECCMON_GROUP_REG_ADDR_GAP      (0x05UL)   //5 registers
#define  AXI_SRAM1_BASE_ADDR            ((uint32_t)0x24000000)
#define  AXI_SRAM2_BASE_ADDR            ((uint32_t)0x24020000)
#define  AXI_SRAM3_BASE_ADDR            ((uint32_t)0x240A0000)
#define  AHB_SRAM1_BASE_ADDR            ((uint32_t)0x30000000)
#define  AHB_SRAM2_BASE_ADDR            ((uint32_t)0x30020000)
#define  AHB_SRAM3_BASE_ADDR            ((uint32_t)0x30040000)
#define  AHB_SRAM4_BASE_ADDR            ((uint32_t)0x30048000)
#define  AHB_SRAM5_BANK1_BASE_ADDR      ((uint32_t)0x30050000)
#define  AHB_SRAM5_BANK2_BASE_ADDR      ((uint32_t)0x30054000)
#define  ITCM_BASE_ADDR                 ((uint32_t)0x00000000)
#define  DTCM_BASE_ADDR                 ((uint32_t)0x20000000)
#define  BACKUP_SRAM_BASE_ADDR          ((uint32_t)0x38000000)
/** ECCMON Memory Type  definition **/
#define  ECCMON_NONE_SRAM               ((uint32_t)0x0000)
#define  ECCMON_AXI_SRAM1               ((uint32_t)0x0001)      //corresponding ECCMON1P1,n=1
#define  ECCMON_AXI_SRAM2               ((uint32_t)0x0002)      //corresponding ECCMON1P2,n=0
#define  ECCMON_AXI_SRAM3               ((uint32_t)0x0004)      //corresponding ECCMON1P2,n=1
#define  ECCMON_ITCM                    ((uint32_t)0x0008)      //corresponding ECCMON1P3,n=0
#define  ECCMON_D0TCM                   ((uint32_t)0x0010)      //corresponding ECCMON1P4,n=0
#define  ECCMON_D1TCM                   ((uint32_t)0x0020)      //corresponding ECCMON1P4,n=1
#define  ECCMON_AHB_SRAM1               ((uint32_t)0x0040)      //corresponding ECCMON2,n=0
#define  ECCMON_AHB_SRAM2               ((uint32_t)0x0080)      //corresponding ECCMON2,n=1
#define  ECCMON_AHB_SRAM3               ((uint32_t)0x0100)      //corresponding ECCMON2,n=2
#define  ECCMON_AHB_SRAM4               ((uint32_t)0x0200)      //corresponding ECCMON2,n=3
#define  ECCMON_AHB_SRAM5_BANK1         ((uint32_t)0x0400)      //corresponding ECCMON2,n=4
#define  ECCMON_AHB_SRAM5_BANK2         ((uint32_t)0x0800)      //corresponding ECCMON2,n=5
#define  ECCMON_BACKUP_SRAM             ((uint32_t)0x1000)      //corresponding ECCMON3,n=0
/**ECCMON Error Flag Out Type definiton**/
#define  ECCMON_NO_ERROR_FLAG_OUT       ((uint32_t)0x00u)
#define  ECCMON_1BIT_ERROR_FLAG_OUT     ((uint32_t)0x01u)
#define  ECCMON_2BIT_ERROR_FLAG_OUT     ((uint32_t)0x02u)
#define  ECCMON_1_2BIT_ERROR_FLAG_OUT   ((uint32_t)0x03u)
/**ECCMON Capture Selection**/
#define  ECCMON_CAPTURE_1_2BIT_ERROR    ((uint32_t)0x00u)
#define  ECCMON_CAPTURE_1BIT_ERROR      ((uint32_t)ECCMON_EINJ_ECSEL1_0)
#define  ECCMON_CAPTURE_2BIT_ERROR      ((uint32_t)ECCMON_EINJ_ECSEL1_1)
#define  ECCMON_CAPTURE_NONE_ERROR      ((uint32_t)ECCMON_EINJ_ECSEL1_0|ECCMON_EINJ_ECSEL1_1)


/**ECCMON interrupt Type definiton**/
#define  ECCMON_1BIT_ERROR_INT          ((uint32_t)0x01u)
#define  ECCMON_2BIT_ERROR_INT          ((uint32_t)0x02u)
#define  ECCMON_1_2BIT_ERROR_INT        ((uint32_t)0x03u)

/**ECCMON Interrupt  definiton**/
#define  ECCMON_FLAG_E1DCIFW            (ECCMON_INTF1_E1DCIFW)
#define  ECCMON_FLAG_E2DCIFW            (ECCMON_INTF1_E2DCIFW)
#define  ECCMON_FLAG_E1DCIFR            (ECCMON_INTF1_E1DCIFR)
#define  ECCMON_FLAG_E2DCIFR            (ECCMON_INTF1_E2DCIFR)

#define  ECCMON_INT_E1DCIFW             (ECCMON_INTF1_E1DCIFW)
#define  ECCMON_INT_E2DCIFW             (ECCMON_INTF1_E2DCIFW)
#define  ECCMON_INT_E1DCIFR             (ECCMON_INTF1_E1DCIFR)
#define  ECCMON_INT_E2DCIFR             (ECCMON_INTF1_E2DCIFR)
/**ECCMON error context flag define */
#define  ECCMON_ERR_CONTEXT_FLAG_E2EAD  (ECCMON_FEADR1_E2EAD)
#define  ECCMON_ERR_CONTEXT_FLAG_E1EAD  (ECCMON_FEADR1_E1EAD)

/**ECCMON Inject type**/ 
#define  ECCMON_NO_INJECT               ((uint32_t)0x00u)
#define  ECCMON_INJECT_1BIT             (ECCMON_EINJ_ERICTR1_0)
#define  ECCMON_INJECT_2BIT             (ECCMON_EINJ_ERICTR1_0|ECCMON_EINJ_ERICTR1_1)
#define  ECCMON_INJECT_MASK             (ECCMON_EINJ_ERICTR1_0|ECCMON_EINJ_ERICTR1_1)

void ECCMON_StructInit(ECCMON_InitType *ECCMON_InitStruct);
void ECCMON_Init(ECCMON_InitType *ECCMON_InitStruct);
void ECCMON_ConfigInt(uint32_t ECCMON_MemType, uint32_t ECCMON_IntType);
void ECCMON_InjectError(uint32_t ECCMON_MemType, uint32_t ECCMON_InjectType);
void ECCMON_SetBypassTempRegister(uint32_t ECCMON_MemType, FunctionalState Cmd);
void ECCMON_SetWriteOn2Bit(uint32_t ECCMON_MemType, FunctionalState Cmd);
void ECCMON_Enable(uint32_t ECCMON_MemType,FunctionalState Cmd);
void ECCMON_EnableClk(void);
uint32_t ECCMON_GetFailAddress(uint32_t ECCMON_MemType);
uint32_t ECCMON_GetFailDataLow(uint32_t ECCMON_MemType);
uint32_t ECCMON_GetFailDataHigh(uint32_t ECCMON_MemType);
uint32_t ECCMON_GetFailErrorCode(uint32_t ECCMON_MemType);
FlagStatus ECCMON_GetErrorContextFlagStatus(uint32_t ECCMON_MemType, uint32_t ECCMON_ERR_CONTEXT_FLAG);
void ECCMON_ClrErrorContextFlag(uint32_t ECCMON_MemType, uint32_t ECCMON_ERR_CONTEXT_FLAG);

FlagStatus ECCMON_GetFlagStatus(uint32_t ECCMON_MemType, uint32_t ECCMON_FLAG);
void ECCMON_ClrFlag(uint32_t ECCMON_MemType, uint32_t ECCMON_FLAG);
INTStatus ECCMON_GetIntStatus(uint32_t ECCMON_MemType, uint32_t ECCMON_INT);
#ifdef __cplusplus
}
#endif

#endif /* __X32M7XX_CRC_H__ */


