
---------- Begin Simulation Statistics ----------
final_tick                                27589022500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    338                       # Simulator instruction rate (inst/s)
host_mem_usage                               10719896                       # Number of bytes of host memory used
host_op_rate                                      346                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 48035.96                       # Real time elapsed on the host
host_tick_rate                                 422613                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16248961                       # Number of instructions simulated
sim_ops                                      16635009                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020301                       # Number of seconds simulated
sim_ticks                                 20300622500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.779684                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  801209                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               827869                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                997                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5019                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            812535                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6058                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8277                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2219                       # Number of indirect misses.
system.cpu.branchPred.lookups                  854088                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14299                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1223                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5069545                       # Number of instructions committed
system.cpu.committedOps                       5141770                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.378839                       # CPI: cycles per instruction
system.cpu.discardedOps                         14223                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2563982                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            145207                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1586903                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5201535                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295960                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      997                       # number of quiesce instructions executed
system.cpu.numCycles                         17129178                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       997                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3361796     65.38%     65.38% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2151      0.04%     65.42% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::MemRead                 160389      3.12%     68.54% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1617434     31.46%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5141770                       # Class of committed instruction
system.cpu.quiesceCycles                     15351818                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11927643                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1111                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1506162                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              479535                       # Transaction distribution
system.membus.trans_dist::ReadResp             480472                       # Transaction distribution
system.membus.trans_dist::WriteReq             282593                       # Transaction distribution
system.membus.trans_dist::WriteResp            282593                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          598                       # Transaction distribution
system.membus.trans_dist::WriteClean                5                       # Transaction distribution
system.membus.trans_dist::CleanEvict              494                       # Transaction distribution
system.membus.trans_dist::ReadExReq               322                       # Transaction distribution
system.membus.trans_dist::ReadExResp              323                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            249                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           688                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       751901                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        751901                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1506780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1527290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1503802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1503802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3031674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       101824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22966                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       134598                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     48121324                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     48121324                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                48271858                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2267608                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000009                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003043                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2267587    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      21      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2267608                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3842161579                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20740124                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              558218                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4270750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           17035460                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2927259220                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1250250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       568832                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       568832                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       987144                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       987144                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10122                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16286                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        82000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       122960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2961408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2961408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3111952                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15906                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22966                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1311720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1967080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47382528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     47382528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     49553314                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5223489500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             25.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4195144758                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         20.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2694408000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3228275                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2421207                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3228275                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8877757                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3228275                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2421207                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5649482                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3228275                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5649482                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5649482                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     14527239                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2421207                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5649482                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8070688                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2421207                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       832487                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3253693                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2421207                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8070688                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       832487                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      11324382                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       478493                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       478493                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       273408                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       273408                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        20520                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1480704                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1503802                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       656360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     47382528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     48121324                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       934654                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       934654    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       934654                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2160853250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2665860000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         13.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1584014480                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     32282754                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1616297234                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     32282754                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     32332013                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     64614767                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1616297234                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     64614767                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1680912002                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     49086464                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30605312                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48562176                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       524288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8472576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       956416                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5445632                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     29054479                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1562485288                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    826438500                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2417978266                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    884547457                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1507604607                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2392152063                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     29054479                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2447032745                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2334043106                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4810130330                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15936                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        17408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15936                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15936                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          249                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          272                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       785001                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        72510                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         857511                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       785001                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       785001                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       785001                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        72510                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        857511                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     30605312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30686444                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16777216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17536704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       478208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              479481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          603                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       262144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             274011                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        49260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1507604607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       832487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3114781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1511601134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1901025                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     32282754                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    826438500                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3228275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            863850554                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1901025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     32332013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2334043106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3228275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       832487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3114781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2375451689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       603.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     10260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    740315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       987.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000558499750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          468                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          468                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              866522                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             291572                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      479480                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     274011                       # Number of write requests accepted
system.mem_ctrls.readBursts                    479480                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   274011                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     37                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17121                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15502191505                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2397215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             28087570255                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32333.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58583.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       410                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   447144                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  255081                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                479479                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               274011                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  423614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   17026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    822                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        51235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.184112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   864.924650                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.034886                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1272      2.48%      2.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1236      2.41%      4.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          829      1.62%      6.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          686      1.34%      7.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          798      1.56%      9.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          778      1.52%     10.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          893      1.74%     12.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          795      1.55%     14.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43948     85.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        51235                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1024.459402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1066.711302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           209     44.66%     44.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           71     15.17%     59.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          179     38.25%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.21%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.43%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            4      0.85%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           468                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     585.497863                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    241.699743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    482.393397                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            131     27.99%     27.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            17      3.63%     31.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            28      5.98%     37.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           16      3.42%     41.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.21%     41.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      1.07%     42.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.64%     42.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            6      1.28%     44.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.64%     44.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.21%     45.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.43%     45.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.21%     45.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.21%     45.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           17      3.63%     49.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          236     50.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           468                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30684352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17536832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30686380                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17536704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1511.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       863.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1511.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    863.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20300308125                       # Total gap between requests
system.mem_ctrls.avgGap                      26941.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     30602944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        39744                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       655360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16776192                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 49259.573197816964                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1507487960.036693334579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 832486.787043106626                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3111628.719759701751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1957772.477174037369                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 32282753.890921324492                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 826388057.804631352425                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3228275.389092132449                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       478208                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          987                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          603                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       262144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      2275870                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  28017286755                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     23039715                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     44967915                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19542600000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   8659182000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 351176508750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1022936375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma    113793.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58588.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     86942.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45560.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32408955.22                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    845623.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1339632.07                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    998961.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10357055870                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1098090000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8847134630                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1994                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           997                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9624141.173521                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2568316.795637                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          997    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        44500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11971125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             997                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17993753750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9595268750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2728542                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2728542                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2728542                       # number of overall hits
system.cpu.icache.overall_hits::total         2728542                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          249                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            249                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          249                       # number of overall misses
system.cpu.icache.overall_misses::total           249                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10812500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10812500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10812500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10812500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2728791                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2728791                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2728791                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2728791                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000091                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000091                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000091                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000091                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43423.694779                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43423.694779                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43423.694779                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43423.694779                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          249                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          249                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          249                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          249                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10420750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10420750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10420750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10420750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000091                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000091                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000091                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000091                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41850.401606                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41850.401606                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41850.401606                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41850.401606                       # average overall mshr miss latency
system.cpu.icache.replacements                     84                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2728542                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2728542                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          249                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           249                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10812500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10812500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2728791                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2728791                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000091                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000091                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43423.694779                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43423.694779                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          249                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          249                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10420750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10420750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41850.401606                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41850.401606                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           393.986408                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1411409                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                84                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          16802.488095                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   393.986408                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.769505                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.769505                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          385                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5457831                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5457831                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       264844                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           264844                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       264844                       # number of overall hits
system.cpu.dcache.overall_hits::total          264844                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1246                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1246                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1246                       # number of overall misses
system.cpu.dcache.overall_misses::total          1246                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     98734000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     98734000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     98734000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     98734000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       266090                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       266090                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       266090                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       266090                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004683                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004683                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004683                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004683                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79240.770465                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79240.770465                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79240.770465                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79240.770465                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          598                       # number of writebacks
system.cpu.dcache.writebacks::total               598                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          236                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          236                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          236                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          236                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1010                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1010                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1010                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1010                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10227                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10227                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     78463250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     78463250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     78463250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     78463250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22654375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22654375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003796                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003796                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003796                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003796                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77686.386139                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77686.386139                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77686.386139                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77686.386139                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2215.153515                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2215.153515                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1008                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       161403                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          161403                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          688                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           688                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     55618750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     55618750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       162091                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       162091                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004245                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004245                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80841.206395                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80841.206395                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          688                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          688                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1042                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1042                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     54547125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     54547125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22654375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22654375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004245                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004245                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79283.611919                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79283.611919                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21741.242802                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21741.242802                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       103441                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         103441                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          558                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          558                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     43115250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     43115250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       103999                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       103999                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005365                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005365                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77267.473118                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77267.473118                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          236                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          236                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          322                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          322                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9185                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9185                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23916125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23916125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74273.680124                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74273.680124                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       751901                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       751901                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7829085875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7829085875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10412.389231                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10412.389231                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       178751                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       178751                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       573150                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       573150                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7591098829                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7591098829                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13244.523823                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13244.523823                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.467096                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               19369                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1013                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.120434                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.467096                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998959                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998959                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          348                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          106                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7080579                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7080579                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27589022500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                27589175000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    338                       # Simulator instruction rate (inst/s)
host_mem_usage                               10719896                       # Number of bytes of host memory used
host_op_rate                                      346                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 48036.06                       # Real time elapsed on the host
host_tick_rate                                 422615                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16248970                       # Number of instructions simulated
sim_ops                                      16635024                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020301                       # Number of seconds simulated
sim_ticks                                 20300775000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.779458                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  801211                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               827873                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                998                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5021                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            812535                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6058                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8277                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2219                       # Number of indirect misses.
system.cpu.branchPred.lookups                  854094                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14301                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1223                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5069554                       # Number of instructions committed
system.cpu.committedOps                       5141785                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.378881                       # CPI: cycles per instruction
system.cpu.discardedOps                         14230                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2563999                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            145207                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1586906                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5201730                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295956                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      997                       # number of quiesce instructions executed
system.cpu.numCycles                         17129422                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       997                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3361804     65.38%     65.38% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2151      0.04%     65.42% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.42% # Class of committed instruction
system.cpu.op_class_0::MemRead                 160395      3.12%     68.54% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1617434     31.46%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5141785                       # Class of committed instruction
system.cpu.quiesceCycles                     15351818                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11927692                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1113                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1506166                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              479535                       # Transaction distribution
system.membus.trans_dist::ReadResp             480474                       # Transaction distribution
system.membus.trans_dist::WriteReq             282593                       # Transaction distribution
system.membus.trans_dist::WriteResp            282593                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          600                       # Transaction distribution
system.membus.trans_dist::WriteClean                5                       # Transaction distribution
system.membus.trans_dist::CleanEvict              494                       # Transaction distribution
system.membus.trans_dist::ReadExReq               322                       # Transaction distribution
system.membus.trans_dist::ReadExResp              323                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            249                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           690                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       751901                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        751901                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1506786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1527296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1503802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1503802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3031680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       102080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22966                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       134854                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     48121324                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     48121324                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                48272114                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2267610                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000009                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003043                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2267589    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      21      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2267610                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3842175454                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20740124                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              558218                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4270750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           17046960                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2927259220                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1250250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       568832                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       568832                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       987144                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       987144                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10122                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16286                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        82000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       122960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2961408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2961408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3111952                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15906                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22966                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1311720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1967080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47382528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     47382528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     49553314                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5223489500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             25.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4195144758                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         20.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2694408000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3228251                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2421188                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3228251                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8877691                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3228251                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2421188                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5649439                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3228251                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5649439                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5649439                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     14527130                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2421188                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5649439                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8070628                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2421188                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       832481                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3253669                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2421188                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8070628                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       832481                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      11324297                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       478493                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       478493                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       273408                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       273408                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        20520                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1480704                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1503802                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       656360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     47382528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     48121324                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       934654                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       934654    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       934654                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2160853250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2665860000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         13.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1584002581                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     32282511                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1616285093                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     32282511                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     32331771                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     64614282                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1616285093                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     64614282                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1680899375                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     49086464                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30605312                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48562176                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       524288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8472576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       956416                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5445632                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     29054260                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1562473551                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    826432291                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2417960103                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    884540812                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1507593282                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2392134093                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     29054260                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2447014363                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2334025573                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4810094196                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15936                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        17408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15936                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15936                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          249                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          272                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       784995                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        72510                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         857504                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       784995                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       784995                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       784995                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        72510                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        857504                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     30605312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30686572                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16777216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17536832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       478208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              479483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          605                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       262144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             274013                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        49259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1507593282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       832481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3121063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1511596084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1907316                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     32282511                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    826432291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3228251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            863850370                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1907316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     32331771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2334025573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3228251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       832481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3121063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2375446455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     10260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    740315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       989.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000558499750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          468                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          468                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              866528                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             291572                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      479482                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     274013                       # Number of write requests accepted
system.mem_ctrls.readBursts                    479482                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   274013                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     37                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17121                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15502191505                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2397225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             28087622755                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32333.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58583.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       410                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   447146                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  255081                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                479481                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               274013                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  423614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   17026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    822                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        51235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.184112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   864.924650                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.034886                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1272      2.48%      2.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1236      2.41%      4.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          829      1.62%      6.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          686      1.34%      7.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          798      1.56%      9.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          778      1.52%     10.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          893      1.74%     12.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          795      1.55%     14.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43948     85.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        51235                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1024.459402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1066.711302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           209     44.66%     44.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           71     15.17%     59.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          179     38.25%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.21%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.43%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            4      0.85%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           468                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     585.497863                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    241.699743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    482.393397                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            131     27.99%     27.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            17      3.63%     31.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            28      5.98%     37.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           16      3.42%     41.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.21%     41.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      1.07%     42.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.64%     42.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            6      1.28%     44.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.64%     44.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.21%     45.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.43%     45.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.21%     45.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.21%     45.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           17      3.63%     49.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          236     50.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           468                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30684480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17536832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30686508                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17536832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1511.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       863.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1511.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    863.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20300803750                       # Total gap between requests
system.mem_ctrls.avgGap                      26942.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     30602944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        39744                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       655360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16776192                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 49259.203158500110                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1507476635.744201898575                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 832480.533378651831                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3117910.523120422848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1957757.770331428153                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 32282511.381954628974                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 826381849.954004168510                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3228251.138195462991                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       478208                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          989                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          605                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       262144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      2275870                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  28017286755                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     23039715                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     45020415                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19542600000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   8659182000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 351176508750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1022936375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma    113793.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58588.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     86942.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45521.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32301818.18                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    845623.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1339632.07                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    998961.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10357055870                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1098090000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8847287130                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1994                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           997                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9624141.173521                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2568316.795637                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          997    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        44500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11971125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             997                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17993906250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9595268750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2728554                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2728554                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2728554                       # number of overall hits
system.cpu.icache.overall_hits::total         2728554                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          249                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            249                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          249                       # number of overall misses
system.cpu.icache.overall_misses::total           249                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10812500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10812500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10812500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10812500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2728803                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2728803                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2728803                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2728803                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000091                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000091                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000091                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000091                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43423.694779                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43423.694779                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43423.694779                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43423.694779                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          249                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          249                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          249                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          249                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10420750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10420750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10420750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10420750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000091                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000091                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000091                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000091                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41850.401606                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41850.401606                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41850.401606                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41850.401606                       # average overall mshr miss latency
system.cpu.icache.replacements                     84                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2728554                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2728554                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          249                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           249                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10812500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10812500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2728803                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2728803                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000091                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000091                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43423.694779                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43423.694779                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          249                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          249                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10420750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10420750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41850.401606                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41850.401606                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           393.986475                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5919081                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               487                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12154.170431                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   393.986475                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.769505                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.769505                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          385                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5457855                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5457855                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       264848                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           264848                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       264848                       # number of overall hits
system.cpu.dcache.overall_hits::total          264848                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1248                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1248                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1248                       # number of overall misses
system.cpu.dcache.overall_misses::total          1248                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     98854625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     98854625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     98854625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     98854625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       266096                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       266096                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       266096                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       266096                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004690                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004690                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004690                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004690                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79210.436699                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79210.436699                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79210.436699                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79210.436699                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          600                       # number of writebacks
system.cpu.dcache.writebacks::total               600                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          236                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          236                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          236                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          236                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1012                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1012                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1012                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1012                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10227                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10227                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     78580750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     78580750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     78580750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     78580750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22654375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22654375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003803                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003803                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003803                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003803                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77648.962451                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77648.962451                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77648.962451                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77648.962451                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2215.153515                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2215.153515                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1010                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       161407                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          161407                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          690                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           690                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     55739375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     55739375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       162097                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       162097                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004257                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004257                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80781.702899                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80781.702899                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          690                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          690                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1042                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1042                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     54664625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     54664625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22654375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22654375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004257                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004257                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79224.094203                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79224.094203                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21741.242802                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21741.242802                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       103441                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         103441                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          558                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          558                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     43115250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     43115250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       103999                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       103999                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005365                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005365                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77267.473118                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77267.473118                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          236                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          236                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          322                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          322                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9185                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9185                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23916125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23916125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74273.680124                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74273.680124                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       751901                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       751901                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7829085875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7829085875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10412.389231                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10412.389231                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       178751                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       178751                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       573150                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       573150                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7591098829                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7591098829                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13244.523823                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13244.523823                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.467085                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              269073                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1525                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            176.441311                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.467085                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998959                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998959                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          346                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          106                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7080605                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7080605                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27589175000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
