ptr->writeReg(0x0000, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_TOP_DEBUG
ptr->writeReg(0x0004, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_TOP_DEBUG_1
ptr->writeReg(0x0008, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_TOP_DEBUG_2
ptr->writeReg(0x000c, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_TOP_DEBUG_3
ptr->writeReg(0x0010, 0x80002959, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_MODULE_EN
ptr->writeReg(0x0014, 0x4, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_FMT_SEL
//ptr->writeReg(0x0018, 0x188444, CAMSV_0);       //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_INT_EN  
//ptr->writeReg(0x0018, 0x8FFFFFFF, CAMSV_0);       //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_INT_EN (Debug Use ISR)
ptr->writeReg(0x0018, 0x0FFFFFFF, CAMSV_0);       //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_INT_EN (Debug Use-NoISR)
ptr->writeReg(0x001c, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_INT_STATUS
ptr->writeReg(0x0020, 0x2, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_SW_CTL
ptr->writeReg(0x0024, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_SPARE0
ptr->writeReg(0x0028, 0x115, CAMSV_0);              //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_SPARE1
ptr->writeReg(0x002c, 0xbe, CAMSV_0);           //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_IMGO_FBC
ptr->writeReg(0x0030, 0x8005, CAMSV_0);         //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_CLK_EN
ptr->writeReg(0x0034, 0x59c00, CAMSV_0);        //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_DBG_SET
ptr->writeReg(0x0038, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_DBG_PORT
ptr->writeReg(0x003c, 0x20150120, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_DATE_CODE
ptr->writeReg(0x0040, 0x65930000, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_PROJ_CODE
ptr->writeReg(0x0044, 0x1, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_DCM_DIS
ptr->writeReg(0x0048, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_DCM_STATUS
ptr->writeReg(0x004c, 0x4b, CAMSV_0);           //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_PAK
ptr->writeReg(0x0050, 0x20040, CAMSV_0);        //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_CCU_INT_EN
ptr->writeReg(0x0054, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_CCU_INT_STATUS
ptr->writeReg(0x0130, 0x2f200b, CAMSV_0);       //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_SEN_MODE
ptr->writeReg(0x0138, 0x2000000, CAMSV_0);          //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_SEN_GRAB_PXL
ptr->writeReg(0x013c, 0x1000000, CAMSV_0);          //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_SEN_GRAB_LIN
ptr->writeReg(0x0140, 0xd4000, CAMSV_0);        //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_PATH_CFG
ptr->writeReg(0x0144, 0x152d, CAMSV_0);         //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_MEMIN_CTL
ptr->writeReg(0x0148, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_INT1
ptr->writeReg(0x014c, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_INT2
ptr->writeReg(0x0150, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_SOF_CNT
ptr->writeReg(0x0154, 0x8, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_SOT_CNT
ptr->writeReg(0x0158, 0xbf0d0da, CAMSV_0);          //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_EOT_CNT
ptr->writeReg(0x015c, 0x760020, CAMSV_0);       //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_ERR_CTL
ptr->writeReg(0x0160, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_DAT_NO
ptr->writeReg(0x0164, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_FRM_CNT_ST
ptr->writeReg(0x0168, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_FRMSIZE_ST
ptr->writeReg(0x016c, 0x102, CAMSV_0);              //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_INTER_ST
ptr->writeReg(0x0174, 0xa92910, CAMSV_0);       //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_FLASHA_LINE_CNT
ptr->writeReg(0x0178, 0x13b721eb, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_FLASHA_POS
ptr->writeReg(0x017c, 0x1f12, CAMSV_0);         //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_FLASHB_CTL
ptr->writeReg(0x0180, 0x8a1bce, CAMSV_0);       //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_FLASHB_LINE_CNT
ptr->writeReg(0x0184, 0x31b07f0, CAMSV_0);          //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_FLASHB_POS
ptr->writeReg(0x0188, 0x26a8e, CAMSV_0);        //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_FLASHB_POS1
ptr->writeReg(0x0194, 0x1, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_I2C_CQ_TRIG
ptr->writeReg(0x0198, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_CQ_TIMING
ptr->writeReg(0x019c, 0xb, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_CQ_NUM
ptr->writeReg(0x01a0, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_TIME_STAMP
ptr->writeReg(0x01a4, 0x101, CAMSV_0);              //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_SUB_PERIOD
ptr->writeReg(0x01a8, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_DAT_NO_R
ptr->writeReg(0x01ac, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_FRMSIZE_ST_R
ptr->writeReg(0x01b0, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_TIME_STAMP_CTL
ptr->writeReg(0x01b4, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_TIME_STAMP_MSB
ptr->writeReg(0x01b8, 0x485df731, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_IR_FLASH_CTL
ptr->writeReg(0x01bc, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_IR_FLASH_OFFSET
ptr->writeReg(0x02d0, 0xe0000, CAMSV_0);        //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_PAK_CON
ptr->writeReg(0x02e0, 0x10, CAMSV_0);           //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_UFE_CON
ptr->writeReg(0x02e4, 0x8b, CAMSV_0);           //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_UFE_SET
ptr->writeReg(0x0400, 0x7007f, CAMSV_0);        //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.DMA_SOFT_RSTSTAT
ptr->writeReg(0x0404, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CQ0I_BASE_ADDR
ptr->writeReg(0x0408, 0x683b, CAMSV_0);         //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CQ0I_XSIZE
ptr->writeReg(0x040c, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.VERTICAL_FLIP_EN
ptr->writeReg(0x0410, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.DMA_SOFT_RESET
ptr->writeReg(0x0414, 0x6007e, CAMSV_0);        //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.LAST_ULTRA_EN
ptr->writeReg(0x0418, 0xa1000000, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.SPECIAL_FUN_EN
ptr->writeReg(0x0420, 0x58129a00, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_BASE_ADDR
ptr->writeReg(0x0428, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_OFST_ADDR
ptr->writeReg(0x0430, 0x37f, CAMSV_0);              //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_XSIZE
ptr->writeReg(0x0434, 0xff, CAMSV_0);           //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_YSIZE
ptr->writeReg(0x0438, 0x1070700, CAMSV_0);          //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_STRIDE
ptr->writeReg(0x043c, 0x80000300, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_CON
ptr->writeReg(0x0440, 0x1800180, CAMSV_0);          //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_CON2
ptr->writeReg(0x0444, 0xc00f03, CAMSV_0);       //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_CON3
ptr->writeReg(0x0448, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_CROP
ptr->writeReg(0x0510, 0x5a347200, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_BASE_ADDR
ptr->writeReg(0x0518, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_OFST_ADDR
ptr->writeReg(0x0520, 0x7, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_XSIZE
ptr->writeReg(0x0524, 0xff, CAMSV_0);           //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_YSIZE
ptr->writeReg(0x0528, 0x8, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_STRIDE
ptr->writeReg(0x052c, 0x80000080, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_CON
ptr->writeReg(0x0530, 0x400040, CAMSV_0);       //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_CON2
ptr->writeReg(0x0534, 0x200c0e, CAMSV_0);       //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_CON3
ptr->writeReg(0x0538, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_CROP
ptr->writeReg(0x0750, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.DMA_ERR_CTRL
ptr->writeReg(0x0760, 0x1f120000, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_ERR_STAT
ptr->writeReg(0x07ac, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.DMA_DEBUG_ADDR
ptr->writeReg(0x07b0, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.DMA_RSV1
ptr->writeReg(0x07b4, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.DMA_RSV2
ptr->writeReg(0x07b8, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.DMA_RSV3
ptr->writeReg(0x07bc, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.DMA_RSV4
ptr->writeReg(0x07c0, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.DMA_RSV5
ptr->writeReg(0x07c4, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.DMA_RSV6
ptr->writeReg(0x07c8, 0xa0a8ad, CAMSV_0);       //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.DMA_DEBUG_SEL
ptr->writeReg(0x07cc, 0x74, CAMSV_0);           //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.DMA_BW_SELF_TEST
ptr->writeReg(0x0800, 0x21, CAMSV_0);           //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.DMA_FRAME_HEADER_EN
ptr->writeReg(0x0804, 0x5d34b200, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_BASE_ADDR
ptr->writeReg(0x0818, 0x587c5a00, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_BASE_ADDR
ptr->writeReg(0x0834, 0x1, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_SPARE_2
ptr->writeReg(0x0838, 0x2, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_SPARE_3
ptr->writeReg(0x083c, 0x3, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_SPARE_4
ptr->writeReg(0x0840, 0x4, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_SPARE_5
ptr->writeReg(0x0844, 0x5, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_SPARE_6
ptr->writeReg(0x0848, 0x6, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_SPARE_7
ptr->writeReg(0x084c, 0x7, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_SPARE_8
ptr->writeReg(0x0850, 0x8, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_SPARE_9
ptr->writeReg(0x0854, 0x9, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_SPARE_10
ptr->writeReg(0x0858, 0xa, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_SPARE_11
ptr->writeReg(0x085c, 0xb, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_SPARE_12
ptr->writeReg(0x0860, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_SPARE_13
ptr->writeReg(0x0864, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_SPARE_14
ptr->writeReg(0x0868, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_SPARE_15
ptr->writeReg(0x086c, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_SPARE_16
ptr->writeReg(0x0974, 0xf, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_SPARE_2
ptr->writeReg(0x0978, 0xe, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_SPARE_3
ptr->writeReg(0x097c, 0xd, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_SPARE_4
ptr->writeReg(0x0980, 0xc, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_SPARE_5
ptr->writeReg(0x0984, 0xb, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_SPARE_6
ptr->writeReg(0x0988, 0xa, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_SPARE_7
ptr->writeReg(0x098c, 0x9, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_SPARE_8
ptr->writeReg(0x0990, 0x8, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_SPARE_9
ptr->writeReg(0x0994, 0x7, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_SPARE_10
ptr->writeReg(0x0998, 0x6, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_SPARE_11
ptr->writeReg(0x099c, 0x5, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_SPARE_12
ptr->writeReg(0x09a0, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_SPARE_13
ptr->writeReg(0x09a4, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_SPARE_14
ptr->writeReg(0x09a8, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_SPARE_15
ptr->writeReg(0x09ac, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_SPARE_16
ptr->writeReg(0x0a00, 0xf552011a, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_CTL1
ptr->writeReg(0x0a04, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_CTL2
ptr->writeReg(0x0a08, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_ENQ_ADDR
ptr->writeReg(0x0a0c, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_CUR_ADDR
ptr->writeReg(0x0a10, 0x5f131915, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_ENQ_HADDR
ptr->writeReg(0x0a14, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_CUR_HADDR
ptr->writeReg(0x0a18, 0xbfef9952, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_ENQ_HEADER_0
ptr->writeReg(0x0a1c, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_CUR_HEADER_0
ptr->writeReg(0x0a20, 0x8bf31080, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_ENQ_HEADER_1
ptr->writeReg(0x0a24, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_CUR_HEADER_1
ptr->writeReg(0x0a28, 0xbc0d0422, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_ENQ_HEADER_2
ptr->writeReg(0x0a2c, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_CUR_HEADER_2
ptr->writeReg(0x0a30, 0xb85f9ef7, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_ENQ_HEADER_3
ptr->writeReg(0x0a34, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_CUR_HEADER_3
ptr->writeReg(0x0a38, 0x742baf1f, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_ENQ_HEADER_4
ptr->writeReg(0x0a3c, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_CUR_HEADER_4
ptr->writeReg(0x0a40, 0xa3789afb, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_ENQ_HEADER_5
ptr->writeReg(0x0a44, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_CUR_HEADER_5
ptr->writeReg(0x0b00, 0xa8120000, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_CTL1
ptr->writeReg(0x0b04, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_CTL2
ptr->writeReg(0x0b08, 0x387d5864, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_ENQ_ADDR
ptr->writeReg(0x0b0c, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_CUR_ADDR
ptr->writeReg(0x0b10, 0x582de6da, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_ENQ_HADDR
ptr->writeReg(0x0b14, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_CUR_HADDR
ptr->writeReg(0x0b18, 0xd250fbaf, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_ENQ_HEADER_0
ptr->writeReg(0x0b1c, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_CUR_HEADER_0
ptr->writeReg(0x0b20, 0xb513f6c8, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_ENQ_HEADER_1
ptr->writeReg(0x0b24, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_CUR_HEADER_1
ptr->writeReg(0x0b28, 0x374413d4, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_ENQ_HEADER_2
ptr->writeReg(0x0b2c, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_CUR_HEADER_2
ptr->writeReg(0x0b30, 0x71d76e1b, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_ENQ_HEADER_3
ptr->writeReg(0x0b34, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_CUR_HEADER_3
ptr->writeReg(0x0b38, 0xd49198cf, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_ENQ_HEADER_4
ptr->writeReg(0x0b3c, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_CUR_HEADER_4
ptr->writeReg(0x0b40, 0x9bf46009, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_ENQ_HEADER_5
ptr->writeReg(0x0b44, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_CUR_HEADER_5
ptr->writeReg(0x0b48, 0xfc92b1e8, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_ENQ_HEADER_6
ptr->writeReg(0x0b4c, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_CUR_HEADER_6
ptr->writeReg(0x0b50, 0x782a5da6, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_ENQ_HEADER_7
ptr->writeReg(0x0b54, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_CUR_HEADER_7
ptr->writeReg(0x0b58, 0xe69d515b, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_ENQ_HEADER_8
ptr->writeReg(0x0b5c, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_CUR_HEADER_8
ptr->writeReg(0x0000, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_TOP_DEBUG
ptr->writeReg(0x0004, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_TOP_DEBUG_1
ptr->writeReg(0x0008, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_TOP_DEBUG_2
ptr->writeReg(0x000c, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_TOP_DEBUG_3
ptr->writeReg(0x0010, 0x80002959, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_MODULE_EN
ptr->writeReg(0x0014, 0x4, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_FMT_SEL
//ptr->writeReg(0x0018, 0x188444, CAMSV_0);       //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_INT_EN
//ptr->writeReg(0x0018, 0x8FFFFFFF, CAMSV_0);       //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_INT_EN (Debug Use ISR)
ptr->writeReg(0x0018, 0x0FFFFFFF, CAMSV_0);       //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_INT_EN (Debug Use NO-ISR)
ptr->writeReg(0x001c, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_INT_STATUS
ptr->writeReg(0x0020, 0x2, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_SW_CTL
ptr->writeReg(0x0024, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_SPARE0
ptr->writeReg(0x0028, 0x115, CAMSV_0);              //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_SPARE1
ptr->writeReg(0x002c, 0xbe, CAMSV_0);           //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_IMGO_FBC
ptr->writeReg(0x0030, 0x8005, CAMSV_0);         //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_CLK_EN
ptr->writeReg(0x0034, 0x59c00, CAMSV_0);        //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_DBG_SET
ptr->writeReg(0x0038, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_DBG_PORT
ptr->writeReg(0x003c, 0x20150120, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_DATE_CODE
ptr->writeReg(0x0040, 0x65930000, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_PROJ_CODE
ptr->writeReg(0x0044, 0x1, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_DCM_DIS
ptr->writeReg(0x0048, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_DCM_STATUS
ptr->writeReg(0x004c, 0x4b, CAMSV_0);           //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_PAK
ptr->writeReg(0x0050, 0x20040, CAMSV_0);        //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_CCU_INT_EN
ptr->writeReg(0x0054, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_CCU_INT_STATUS
ptr->writeReg(0x0130, 0x2f200b, CAMSV_0);       //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_SEN_MODE
ptr->writeReg(0x0138, 0x2000000, CAMSV_0);          //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_SEN_GRAB_PXL
ptr->writeReg(0x013c, 0x1000000, CAMSV_0);          //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_SEN_GRAB_LIN
ptr->writeReg(0x0140, 0xd4000, CAMSV_0);        //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_PATH_CFG
ptr->writeReg(0x0144, 0x152d, CAMSV_0);         //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_MEMIN_CTL
ptr->writeReg(0x0148, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_INT1
ptr->writeReg(0x014c, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_INT2
ptr->writeReg(0x0150, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_SOF_CNT
ptr->writeReg(0x0154, 0x8, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_SOT_CNT
ptr->writeReg(0x0158, 0xbf0d0da, CAMSV_0);          //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_EOT_CNT
ptr->writeReg(0x015c, 0x760020, CAMSV_0);       //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_ERR_CTL
ptr->writeReg(0x0160, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_DAT_NO
ptr->writeReg(0x0164, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_FRM_CNT_ST
ptr->writeReg(0x0168, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_FRMSIZE_ST
ptr->writeReg(0x016c, 0x102, CAMSV_0);              //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_INTER_ST
ptr->writeReg(0x0174, 0xa92910, CAMSV_0);       //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_FLASHA_LINE_CNT
ptr->writeReg(0x0178, 0x13b721eb, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_FLASHA_POS
ptr->writeReg(0x017c, 0x1f12, CAMSV_0);         //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_FLASHB_CTL
ptr->writeReg(0x0180, 0x8a1bce, CAMSV_0);       //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_FLASHB_LINE_CNT
ptr->writeReg(0x0184, 0x31b07f0, CAMSV_0);          //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_FLASHB_POS
ptr->writeReg(0x0188, 0x26a8e, CAMSV_0);        //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_FLASHB_POS1
ptr->writeReg(0x0194, 0x1, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_I2C_CQ_TRIG
ptr->writeReg(0x0198, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_CQ_TIMING
ptr->writeReg(0x019c, 0xb, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_CQ_NUM
ptr->writeReg(0x01a0, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_TIME_STAMP
ptr->writeReg(0x01a4, 0x101, CAMSV_0);              //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_SUB_PERIOD
ptr->writeReg(0x01a8, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_DAT_NO_R
ptr->writeReg(0x01ac, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_FRMSIZE_ST_R
ptr->writeReg(0x01b0, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_TIME_STAMP_CTL
ptr->writeReg(0x01b4, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_TIME_STAMP_MSB
ptr->writeReg(0x01b8, 0x485df731, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_IR_FLASH_CTL
ptr->writeReg(0x01bc, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_IR_FLASH_OFFSET
ptr->writeReg(0x02d0, 0xe0000, CAMSV_0);        //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_PAK_CON
ptr->writeReg(0x02e0, 0x10, CAMSV_0);           //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_UFE_CON
ptr->writeReg(0x02e4, 0x8b, CAMSV_0);           //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CAMSV_UFE_SET
ptr->writeReg(0x0400, 0x7007f, CAMSV_0);        //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.DMA_SOFT_RSTSTAT
ptr->writeReg(0x0404, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CQ0I_BASE_ADDR
ptr->writeReg(0x0408, 0x683b, CAMSV_0);         //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.CQ0I_XSIZE
ptr->writeReg(0x040c, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.VERTICAL_FLIP_EN
ptr->writeReg(0x0410, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.DMA_SOFT_RESET
ptr->writeReg(0x0414, 0x6007e, CAMSV_0);        //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.LAST_ULTRA_EN
ptr->writeReg(0x0418, 0xa1000000, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.SPECIAL_FUN_EN
ptr->writeReg(0x0420, 0x58129a00, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_BASE_ADDR
ptr->writeReg(0x0428, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_OFST_ADDR
ptr->writeReg(0x0430, 0x37f, CAMSV_0);              //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_XSIZE
ptr->writeReg(0x0434, 0xff, CAMSV_0);           //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_YSIZE
ptr->writeReg(0x0438, 0x1070700, CAMSV_0);          //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_STRIDE
ptr->writeReg(0x043c, 0x80000300, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_CON
ptr->writeReg(0x0440, 0x1800180, CAMSV_0);          //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_CON2
ptr->writeReg(0x0444, 0xc00f03, CAMSV_0);       //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_CON3
ptr->writeReg(0x0448, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_CROP
ptr->writeReg(0x0510, 0x5a347200, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_BASE_ADDR
ptr->writeReg(0x0518, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_OFST_ADDR
ptr->writeReg(0x0520, 0x7, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_XSIZE
ptr->writeReg(0x0524, 0xff, CAMSV_0);           //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_YSIZE
ptr->writeReg(0x0528, 0x8, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_STRIDE
ptr->writeReg(0x052c, 0x80000080, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_CON
ptr->writeReg(0x0530, 0x400040, CAMSV_0);       //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_CON2
ptr->writeReg(0x0534, 0x200c0e, CAMSV_0);       //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_CON3
ptr->writeReg(0x0538, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_CROP
ptr->writeReg(0x0750, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.DMA_ERR_CTRL
ptr->writeReg(0x0760, 0x1f120000, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_ERR_STAT
ptr->writeReg(0x07ac, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.DMA_DEBUG_ADDR
ptr->writeReg(0x07b0, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.DMA_RSV1
ptr->writeReg(0x07b4, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.DMA_RSV2
ptr->writeReg(0x07b8, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.DMA_RSV3
ptr->writeReg(0x07bc, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.DMA_RSV4
ptr->writeReg(0x07c0, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.DMA_RSV5
ptr->writeReg(0x07c4, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.DMA_RSV6
ptr->writeReg(0x07c8, 0xa0a8ad, CAMSV_0);       //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.DMA_DEBUG_SEL
ptr->writeReg(0x07cc, 0x74, CAMSV_0);           //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.DMA_BW_SELF_TEST
ptr->writeReg(0x0800, 0x21, CAMSV_0);           //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.DMA_FRAME_HEADER_EN
ptr->writeReg(0x0804, 0x5d34b200, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_BASE_ADDR
ptr->writeReg(0x0818, 0x587c5a00, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_BASE_ADDR
ptr->writeReg(0x0834, 0x1, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_SPARE_2
ptr->writeReg(0x0838, 0x2, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_SPARE_3
ptr->writeReg(0x083c, 0x3, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_SPARE_4
ptr->writeReg(0x0840, 0x4, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_SPARE_5
ptr->writeReg(0x0844, 0x5, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_SPARE_6
ptr->writeReg(0x0848, 0x6, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_SPARE_7
ptr->writeReg(0x084c, 0x7, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_SPARE_8
ptr->writeReg(0x0850, 0x8, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_SPARE_9
ptr->writeReg(0x0854, 0x9, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_SPARE_10
ptr->writeReg(0x0858, 0xa, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_SPARE_11
ptr->writeReg(0x085c, 0xb, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_SPARE_12
ptr->writeReg(0x0860, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_SPARE_13
ptr->writeReg(0x0864, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_SPARE_14
ptr->writeReg(0x0868, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_SPARE_15
ptr->writeReg(0x086c, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.IMGO_FH_SPARE_16
ptr->writeReg(0x0974, 0xf, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_SPARE_2
ptr->writeReg(0x0978, 0xe, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_SPARE_3
ptr->writeReg(0x097c, 0xd, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_SPARE_4
ptr->writeReg(0x0980, 0xc, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_SPARE_5
ptr->writeReg(0x0984, 0xb, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_SPARE_6
ptr->writeReg(0x0988, 0xa, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_SPARE_7
ptr->writeReg(0x098c, 0x9, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_SPARE_8
ptr->writeReg(0x0990, 0x8, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_SPARE_9
ptr->writeReg(0x0994, 0x7, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_SPARE_10
ptr->writeReg(0x0998, 0x6, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_SPARE_11
ptr->writeReg(0x099c, 0x5, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_SPARE_12
ptr->writeReg(0x09a0, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_SPARE_13
ptr->writeReg(0x09a4, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_SPARE_14
ptr->writeReg(0x09a8, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_SPARE_15
ptr->writeReg(0x09ac, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.UFEO_FH_SPARE_16
//ptr->writeReg(0x0a00, 0xf552011a, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_CTL1
ptr->writeReg(0x0a00, 0x41803f, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_CTL1(Debug Use)
ptr->writeReg(0x0a04, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_CTL2
ptr->writeReg(0x0a08, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_ENQ_ADDR
ptr->writeReg(0x0a0c, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_CUR_ADDR
ptr->writeReg(0x0a10, 0x5f131915, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_ENQ_HADDR
ptr->writeReg(0x0a14, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_CUR_HADDR
ptr->writeReg(0x0a18, 0xbfef9952, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_ENQ_HEADER_0
ptr->writeReg(0x0a1c, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_CUR_HEADER_0
ptr->writeReg(0x0a20, 0x8bf31080, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_ENQ_HEADER_1
ptr->writeReg(0x0a24, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_CUR_HEADER_1
ptr->writeReg(0x0a28, 0xbc0d0422, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_ENQ_HEADER_2
ptr->writeReg(0x0a2c, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_CUR_HEADER_2
ptr->writeReg(0x0a30, 0xb85f9ef7, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_ENQ_HEADER_3
ptr->writeReg(0x0a34, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_CUR_HEADER_3
ptr->writeReg(0x0a38, 0x742baf1f, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_ENQ_HEADER_4
ptr->writeReg(0x0a3c, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_CUR_HEADER_4
ptr->writeReg(0x0a40, 0xa3789afb, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_ENQ_HEADER_5
ptr->writeReg(0x0a44, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_IMGO_CUR_HEADER_5
ptr->writeReg(0x0b00, 0xa8120000, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_CTL1
ptr->writeReg(0x0b04, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_CTL2
ptr->writeReg(0x0b08, 0x387d5864, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_ENQ_ADDR
ptr->writeReg(0x0b0c, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_CUR_ADDR
ptr->writeReg(0x0b10, 0x582de6da, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_ENQ_HADDR
ptr->writeReg(0x0b14, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_CUR_HADDR
ptr->writeReg(0x0b18, 0xd250fbaf, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_ENQ_HEADER_0
ptr->writeReg(0x0b1c, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_CUR_HEADER_0
ptr->writeReg(0x0b20, 0xb513f6c8, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_ENQ_HEADER_1
ptr->writeReg(0x0b24, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_CUR_HEADER_1
ptr->writeReg(0x0b28, 0x374413d4, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_ENQ_HEADER_2
ptr->writeReg(0x0b2c, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_CUR_HEADER_2
ptr->writeReg(0x0b30, 0x71d76e1b, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_ENQ_HEADER_3
ptr->writeReg(0x0b34, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_CUR_HEADER_3
ptr->writeReg(0x0b38, 0xd49198cf, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_ENQ_HEADER_4
ptr->writeReg(0x0b3c, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_CUR_HEADER_4
ptr->writeReg(0x0b40, 0x9bf46009, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_ENQ_HEADER_5
ptr->writeReg(0x0b44, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_CUR_HEADER_5
ptr->writeReg(0x0b48, 0xfc92b1e8, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_ENQ_HEADER_6
ptr->writeReg(0x0b4c, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_CUR_HEADER_6
ptr->writeReg(0x0b50, 0x782a5da6, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_ENQ_HEADER_7
ptr->writeReg(0x0b54, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_CUR_HEADER_7
ptr->writeReg(0x0b58, 0xe69d515b, CAMSV_0);     //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_ENQ_HEADER_8
ptr->writeReg(0x0b5c, 0x0, CAMSV_0);            //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.FBC_UFEO_CUR_HEADER_8

//camsv_start_0.c setting
//ptr->writeReg(0x0134, 0x1001, CAMSV_0);         //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_VF_CON 
ptr->writeReg(0x0134, 0x1000, CAMSV_0);         //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_VF_CON (VF off first)
ptr->writeReg(0x0170, 0x1303, CAMSV_0);         //TOP.CAMSV0_CAM_1.CAMSV_TOP0.CAMSV_TOP0_CAMSV0.TG_FLASHA_CTL