Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: datav.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "datav.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "datav"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : datav
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\dell\Desktop\vlsiproject\mux2\mux2d.v" into library work
Parsing module <mux2d>.
Analyzing Verilog file "C:\Users\dell\Desktop\vlsiproject\inverter\invertd.v" into library work
Parsing module <invertd>.
Analyzing Verilog file "C:\Users\dell\Desktop\vlsiproject\zerodetect\zero.v" into library work
Parsing module <zero>.
Analyzing Verilog file "C:\Users\dell\Desktop\vlsiproject\or\orop.v" into library work
Parsing module <orop>.
Analyzing Verilog file "C:\Users\dell\Desktop\vlsiproject\mux4\mux4.v" into library work
Parsing module <mux4>.
Analyzing Verilog file "C:\Users\dell\Desktop\vlsiproject\condinv\condinvd.v" into library work
Parsing module <condinvd>.
Analyzing Verilog file "C:\Users\dell\Desktop\vlsiproject\andop\and.v" into library work
Parsing module <andop>.
Analyzing Verilog file "C:\Users\dell\Desktop\vlsiproject\adder\adder.v" into library work
Parsing module <ADDER>.
Analyzing Verilog file "C:\Users\dell\Desktop\vlsiproject\regfile\regd.v" into library work
Parsing module <regd>.
Analyzing Verilog file "C:\Users\dell\Desktop\vlsiproject\mux3\mux33.v" into library work
Parsing module <mux33>.
Analyzing Verilog file "C:\Users\dell\Desktop\vlsiproject\flopenr\flopenrd.v" into library work
Parsing module <flopenrd>.
Analyzing Verilog file "C:\Users\dell\Desktop\vlsiproject\flopen\flopen.v" into library work
Parsing module <flopen>.
Analyzing Verilog file "C:\Users\dell\Desktop\vlsiproject\flop\flopd.v" into library work
Parsing module <flopd>.
Analyzing Verilog file "C:\Users\dell\Desktop\vlsiproject\alu1\alu.v" into library work
Parsing module <alu>.
Analyzing Verilog file "C:\Users\dell\Desktop\vlsiproject\datapath\datav.v" into library work
Parsing module <datav>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <datav>.
WARNING:HDLCompiler:872 - "C:\Users\dell\Desktop\vlsiproject\datapath\datav.v" Line 57: Using initial value of CONST_ONE since it is never assigned
WARNING:HDLCompiler:413 - "C:\Users\dell\Desktop\vlsiproject\datapath\datav.v" Line 62: Result of 5-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\dell\Desktop\vlsiproject\datapath\datav.v" Line 63: Result of 5-bit expression is truncated to fit in 3-bit target.

Elaborating module <mux2d>.
WARNING:HDLCompiler:189 - "C:\Users\dell\Desktop\vlsiproject\datapath\datav.v" Line 64: Size mismatch in connection of port <d0>. Formal port size is 8-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "C:\Users\dell\Desktop\vlsiproject\datapath\datav.v" Line 65: Size mismatch in connection of port <d1>. Formal port size is 8-bit while actual signal size is 5-bit.

Elaborating module <flopen>.

Elaborating module <flopenrd>.

Elaborating module <flopd>.

Elaborating module <mux4>.

Elaborating module <mux33>.

Elaborating module <regd>.
WARNING:HDLCompiler:413 - "C:\Users\dell\Desktop\vlsiproject\regfile\regd.v" Line 38: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <alu>.

Elaborating module <orop>.

Elaborating module <andop>.

Elaborating module <condinvd>.

Elaborating module <invertd>.

Elaborating module <ADDER>.

Elaborating module <zero>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <datav>.
    Related source file is "C:\Users\dell\Desktop\vlsiproject\datapath\datav.v".
    Summary:
	no macro.
Unit <datav> synthesized.

Synthesizing Unit <mux2d>.
    Related source file is "C:\Users\dell\Desktop\vlsiproject\mux2\mux2d.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2d> synthesized.

Synthesizing Unit <flopen>.
    Related source file is "C:\Users\dell\Desktop\vlsiproject\flopen\flopen.v".
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <flopen> synthesized.

Synthesizing Unit <flopenrd>.
    Related source file is "C:\Users\dell\Desktop\vlsiproject\flopenr\flopenrd.v".
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <flopenrd> synthesized.

Synthesizing Unit <flopd>.
    Related source file is "C:\Users\dell\Desktop\vlsiproject\flop\flopd.v".
    Found 8-bit register for signal <t1>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <flopd> synthesized.

Synthesizing Unit <mux4>.
    Related source file is "C:\Users\dell\Desktop\vlsiproject\mux4\mux4.v".
    Found 8-bit 4-to-1 multiplexer for signal <t1> created at line 31.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux4> synthesized.

Synthesizing Unit <mux33>.
    Related source file is "C:\Users\dell\Desktop\vlsiproject\mux3\mux33.v".
    Found 8-bit 3-to-1 multiplexer for signal <t1> created at line 30.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux33> synthesized.

Synthesizing Unit <regd>.
    Related source file is "C:\Users\dell\Desktop\vlsiproject\regfile\regd.v".
WARNING:Xst:647 - Input <ra2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wa> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <rd2>.
    Found 8-bit register for signal <regDst>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <regd> synthesized.

Synthesizing Unit <alu>.
    Related source file is "C:\Users\dell\Desktop\vlsiproject\alu1\alu.v".
    Summary:
	no macro.
Unit <alu> synthesized.

Synthesizing Unit <orop>.
    Related source file is "C:\Users\dell\Desktop\vlsiproject\or\orop.v".
    Summary:
	no macro.
Unit <orop> synthesized.

Synthesizing Unit <andop>.
    Related source file is "C:\Users\dell\Desktop\vlsiproject\andop\and.v".
    Summary:
	no macro.
Unit <andop> synthesized.

Synthesizing Unit <condinvd>.
    Related source file is "C:\Users\dell\Desktop\vlsiproject\condinv\condinvd.v".
    Summary:
	no macro.
Unit <condinvd> synthesized.

Synthesizing Unit <invertd>.
    Related source file is "C:\Users\dell\Desktop\vlsiproject\inverter\invertd.v".
    Summary:
	no macro.
Unit <invertd> synthesized.

Synthesizing Unit <ADDER>.
    Related source file is "C:\Users\dell\Desktop\vlsiproject\adder\adder.v".
    Found 8-bit adder for signal <n0012> created at line 27.
    Found 8-bit adder for signal <t1> created at line 27.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ADDER> synthesized.

Synthesizing Unit <zero>.
    Related source file is "C:\Users\dell\Desktop\vlsiproject\zerodetect\zero.v".
    Summary:
	no macro.
Unit <zero> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 2
# Registers                                            : 12
 8-bit register                                        : 12
# Multiplexers                                         : 11
 32-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 7
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <regmux> is unconnected in block <datav>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit adder carry in                                  : 1
# Registers                                            : 96
 Flip-Flops                                            : 96
# Multiplexers                                         : 11
 32-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 7
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2973 - All outputs of instance <datareg> of block <flopd> are unconnected in block <datav>. Underlying logic will be removed.

Optimizing unit <flopen> ...

Optimizing unit <flopd> ...

Optimizing unit <flopenrd> ...

Optimizing unit <datav> ...

Optimizing unit <regd> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block datav, actual ratio is 0.
FlipFlop ir2/q_7 has been replicated 2 time(s) to handle iob=true attribute.
FlipFlop ir2/q_6 has been replicated 2 time(s) to handle iob=true attribute.
FlipFlop ir2/q_5 has been replicated 2 time(s) to handle iob=true attribute.
FlipFlop ir2/q_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ir2/q_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ir2/q_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ir0/q_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ir0/q_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ir0/q_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ir0/q_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ir0/q_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ir0/q_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ir0/q_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ir0/q_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 105
 Flip-Flops                                            : 105

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : datav.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 107
#      GND                         : 1
#      LUT2                        : 1
#      LUT3                        : 33
#      LUT4                        : 10
#      LUT5                        : 29
#      LUT6                        : 18
#      MUXCY                       : 7
#      XORCY                       : 8
# FlipFlops/Latches                : 105
#      FD                          : 32
#      FDE                         : 65
#      FDRE                        : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 172
#      IBUF                        : 42
#      OBUF                        : 130

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              67  out of  126800     0%  
 Number of Slice LUTs:                   91  out of  63400     0%  
    Number used as Logic:                91  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    113
   Number with an unused Flip Flop:      46  out of    113    40%  
   Number with an unused LUT:            22  out of    113    19%  
   Number of fully used LUT-FF pairs:    45  out of    113    39%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                         174
 Number of bonded IOBs:                 173  out of    210    82%  
    IOB Flip Flops/Latches:              38

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of    128     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 105   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.620ns (Maximum Frequency: 381.738MHz)
   Minimum input arrival time before clock: 2.454ns
   Maximum output required time after clock: 3.799ns
   Maximum combinational path delay: 3.634ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.620ns (frequency: 381.738MHz)
  Total number of paths / destination ports: 740 / 48
-------------------------------------------------------------------------
Delay:               2.620ns (Levels of Logic = 9)
  Source:            ir0/q_2 (FF)
  Destination:       resreg/t1_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ir0/q_2 to resreg/t1_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.361   0.521  ir0/q_2 (ir0/q_2)
     LUT5:I2->O            5   0.097   0.314  src2mux/Mmux_t131 (src2_2_OBUF)
     LUT5:I4->O            1   0.097   0.000  alunit/addblock/Madd_t1_Madd_lut<2> (alunit/addblock/Madd_t1_Madd_lut<2>)
     MUXCY:S->O            1   0.353   0.000  alunit/addblock/Madd_t1_Madd_cy<2> (alunit/addblock/Madd_t1_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alunit/addblock/Madd_t1_Madd_cy<3> (alunit/addblock/Madd_t1_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alunit/addblock/Madd_t1_Madd_cy<4> (alunit/addblock/Madd_t1_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alunit/addblock/Madd_t1_Madd_cy<5> (alunit/addblock/Madd_t1_Madd_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  alunit/addblock/Madd_t1_Madd_cy<6> (alunit/addblock/Madd_t1_Madd_cy<6>)
     XORCY:CI->O           4   0.370   0.309  alunit/addblock/Madd_t1_Madd_xor<7> (alunit/sumresult<7>)
     LUT5:I4->O            3   0.097   0.000  alunit/muxresult/Mmux_t181 (alucheck_7_OBUF)
     FD:D                      0.008          resreg/t1_7
    ----------------------------------------
    Total                      2.620ns (1.475ns logic, 1.145ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 765 / 178
-------------------------------------------------------------------------
Offset:              2.454ns (Levels of Logic = 10)
  Source:            alusrcb<0> (PAD)
  Destination:       resreg/t1_7 (FF)
  Destination Clock: clk rising

  Data Path: alusrcb<0> to resreg/t1_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.715  alusrcb_0_IBUF (alusrcb_0_IBUF)
     LUT5:I0->O            5   0.097   0.314  src2mux/Mmux_t131 (src2_2_OBUF)
     LUT5:I4->O            1   0.097   0.000  alunit/addblock/Madd_t1_Madd_lut<2> (alunit/addblock/Madd_t1_Madd_lut<2>)
     MUXCY:S->O            1   0.353   0.000  alunit/addblock/Madd_t1_Madd_cy<2> (alunit/addblock/Madd_t1_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alunit/addblock/Madd_t1_Madd_cy<3> (alunit/addblock/Madd_t1_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alunit/addblock/Madd_t1_Madd_cy<4> (alunit/addblock/Madd_t1_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alunit/addblock/Madd_t1_Madd_cy<5> (alunit/addblock/Madd_t1_Madd_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  alunit/addblock/Madd_t1_Madd_cy<6> (alunit/addblock/Madd_t1_Madd_cy<6>)
     XORCY:CI->O           4   0.370   0.309  alunit/addblock/Madd_t1_Madd_xor<7> (alunit/sumresult<7>)
     LUT5:I4->O            3   0.097   0.000  alunit/muxresult/Mmux_t181 (alucheck_7_OBUF)
     FD:D                      0.008          resreg/t1_7
    ----------------------------------------
    Total                      2.454ns (1.115ns logic, 1.339ns route)
                                       (45.4% logic, 54.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1143 / 119
-------------------------------------------------------------------------
Offset:              3.799ns (Levels of Logic = 8)
  Source:            ir0/q_2 (FF)
  Destination:       zero (PAD)
  Source Clock:      clk rising

  Data Path: ir0/q_2 to zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.361   0.521  ir0/q_2 (ir0/q_2)
     LUT5:I2->O            5   0.097   0.314  src2mux/Mmux_t131 (src2_2_OBUF)
     LUT5:I4->O            1   0.097   0.000  alunit/addblock/Madd_t1_Madd_lut<2> (alunit/addblock/Madd_t1_Madd_lut<2>)
     MUXCY:S->O            1   0.353   0.000  alunit/addblock/Madd_t1_Madd_cy<2> (alunit/addblock/Madd_t1_Madd_cy<2>)
     XORCY:CI->O           2   0.370   0.299  alunit/addblock/Madd_t1_Madd_xor<3> (alunit/sumresult<3>)
     LUT5:I4->O            3   0.097   0.521  alunit/muxresult/Mmux_t141 (alucheck_3_OBUF)
     LUT3:I0->O            1   0.097   0.295  alunit/zd/y<7>_SW0 (N3)
     LUT6:I5->O            1   0.097   0.279  alunit/zd/y<7> (zero_OBUF)
     OBUF:I->O                 0.000          zero_OBUF (zero)
    ----------------------------------------
    Total                      3.799ns (1.569ns logic, 2.230ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 888 / 50
-------------------------------------------------------------------------
Delay:               3.634ns (Levels of Logic = 9)
  Source:            alusrcb<0> (PAD)
  Destination:       zero (PAD)

  Data Path: alusrcb<0> to zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.716  alusrcb_0_IBUF (alusrcb_0_IBUF)
     LUT5:I0->O            5   0.097   0.314  src2mux/Mmux_t131 (src2_2_OBUF)
     LUT5:I4->O            1   0.097   0.000  alunit/addblock/Madd_t1_Madd_lut<2> (alunit/addblock/Madd_t1_Madd_lut<2>)
     MUXCY:S->O            1   0.353   0.000  alunit/addblock/Madd_t1_Madd_cy<2> (alunit/addblock/Madd_t1_Madd_cy<2>)
     XORCY:CI->O           2   0.370   0.299  alunit/addblock/Madd_t1_Madd_xor<3> (alunit/sumresult<3>)
     LUT5:I4->O            3   0.097   0.521  alunit/muxresult/Mmux_t141 (alucheck_3_OBUF)
     LUT3:I0->O            1   0.097   0.295  alunit/zd/y<7>_SW0 (N3)
     LUT6:I5->O            1   0.097   0.279  alunit/zd/y<7> (zero_OBUF)
     OBUF:I->O                 0.000          zero_OBUF (zero)
    ----------------------------------------
    Total                      3.634ns (1.209ns logic, 2.425ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.620|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 20.59 secs
 
--> 

Total memory usage is 445048 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    0 (   0 filtered)

