============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 20 2019  06:47:47 pm
  Module:                 clip8
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

   Pin            Type         Fanout Load Slew Delay Arrival   
                                      (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------
in_clip[5]    in port               2  6.1    0    +0       0 R 
gte_72_34/A[5] 
  g116/A                                           +0       0   
  g116/Z      HS65_LS_AND4X3        1  3.7   70   +94      94 R 
  g115/A                                           +0      95   
  g115/Z      HS65_LS_AND3X4        1  4.0   51  +139     234 R 
  g114/C                                           +0     234   
  g114/Z      HS65_LS_AO311X9       8 20.9   94  +178     412 R 
gte_72_34/Z 
g31/B                                              +0     412   
g31/Z         HS65_LS_OR2X4         1  2.6   30   +90     502 R 
out_clip[0]   interconnect                   30    +0     502 R 
              out port                             +0     502 R 
----------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : in_clip[5]
End-point    : out_clip[0]
