<profile>
    <ReportVersion>
        <Version>2022.1.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>tiled_conv</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>490545153</Best-caseLatency>
            <Average-caseLatency>549388289</Average-caseLatency>
            <Worst-caseLatency>608231425</Worst-caseLatency>
            <Best-caseRealTimeLatency>4.905 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>5.494 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>6.082 sec</Worst-caseRealTimeLatency>
            <Interval-min>490545154</Interval-min>
            <Interval-max>608231426</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <TILE_ROW_TILE_COL_TILE_DEPTH>
                <TripCount>8192</TripCount>
                <Latency>
                    <range>
                        <min>490545152</min>
                        <max>608231424</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>4905451520</min>
                        <max>6082314240</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>59881</min>
                        <max>74247</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
                <KERNEL_HEIGHT>
                    <TripCount>92</TripCount>
                    <Latency>57408</Latency>
                    <AbsoluteTimeLatency>574080</AbsoluteTimeLatency>
                    <IterationLatency>624</IterationLatency>
                    <InstanceList/>
                    <WIDTH>
                        <TripCount>20</TripCount>
                        <Latency>620</Latency>
                        <AbsoluteTimeLatency>6200</AbsoluteTimeLatency>
                        <IterationLatency>31</IterationLatency>
                        <InstanceList/>
                    </WIDTH>
                </KERNEL_HEIGHT>
            </TILE_ROW_TILE_COL_TILE_DEPTH>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>72</BRAM_18K>
            <DSP>13</DSP>
            <FF>10959</FF>
            <LUT>42500</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>tiled_conv</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>tiled_conv</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>tiled_conv</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWVALID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWREADY</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWADDR</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWLEN</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWSIZE</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWBURST</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWLOCK</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWCACHE</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWPROT</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWQOS</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWREGION</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWUSER</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_WVALID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_WREADY</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_WDATA</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_WSTRB</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_WLAST</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_WID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_WUSER</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARVALID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARREADY</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARADDR</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARLEN</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARSIZE</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARBURST</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARLOCK</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARCACHE</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARPROT</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARQOS</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARREGION</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARUSER</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_RVALID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_RREADY</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_RDATA</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_RLAST</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_RID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_RUSER</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_RRESP</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_BVALID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_BREADY</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_BRESP</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_BID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_BUSER</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWVALID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWREADY</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWADDR</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWLEN</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWSIZE</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWBURST</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWLOCK</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWCACHE</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWPROT</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWQOS</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWREGION</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWUSER</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_WVALID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_WREADY</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_WDATA</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_WSTRB</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_WLAST</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_WID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_WUSER</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARVALID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARREADY</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARADDR</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARLEN</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARSIZE</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARBURST</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARLOCK</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARCACHE</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARPROT</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARQOS</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARREGION</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARUSER</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_RVALID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_RREADY</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_RDATA</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_RLAST</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_RID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_RUSER</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_RRESP</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_BVALID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_BREADY</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_BRESP</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_BID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_BUSER</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>tiled_conv</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_load_input_tile_block_from_DRAM_0_0_fu_496</InstName>
                    <ModuleName>load_input_tile_block_from_DRAM_0_0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>496</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI_fu_70</InstName>
                            <ModuleName>load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>70</ID>
                            <BindInstances>add_ln42_1_fu_380_p2 tmp2_fu_385_p2 empty_fu_395_p2 add_ln37_2_fu_286_p2 add_ln37_fu_298_p2 mac_muladd_2ns_6ns_6ns_8_1_1_U2 mul_2ns_22ns_23_1_1_U1 add_ln37_1_fu_600_p2 add_ln40_fu_344_p2 mac_muladd_2ns_6ns_6ns_8_1_1_U2 add_ln42_2_fu_438_p2 tmp2_mid1_fu_443_p2 p_mid1_fu_453_p2 add_ln49_1_fu_508_p2 add_ln49_fu_518_p2 add_ln52_1_fu_535_p2 add_ln52_2_fu_608_p2 add_ln45_fu_564_p2 add_ln40_1_fu_569_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_4ns_7ns_10_1_1_U13 width_offset_fu_122_p2 add_ln42_fu_133_p2 add_ln52_fu_140_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506</InstName>
                    <ModuleName>tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>506</ID>
                    <BindInstances>add_ln76_1_fu_201_p2 add_ln76_fu_312_p2 sub_ln87_fu_348_p2 add_ln79_fu_369_p2 add_ln87_fu_393_p2 add_ln82_fu_422_p2 add_ln85_fu_480_p2 add_ln82_1_fu_243_p2 add_ln79_1_fu_257_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_tiled_conv_Pipeline_BIAS_fu_514</InstName>
                    <ModuleName>tiled_conv_Pipeline_BIAS</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>514</ID>
                    <BindInstances>add_ln94_fu_199_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529</InstName>
                    <ModuleName>tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>529</ID>
                    <BindInstances>add_ln122_3_fu_839_p2 add_ln122_fu_851_p2 mac_muladd_3ns_5ns_5ns_7_1_1_U56 add_ln122_1_fu_887_p2 mul_mul_6ns_19ns_25_1_1_U57 mac_muladd_3ns_5ns_5ns_7_1_1_U56 empty_38_fu_917_p2 add_ln133_fu_942_p2 add_ln133_2_fu_1479_p2 add_ln133_3_fu_1503_p2 add_ln133_4_fu_1527_p2 add_ln133_5_fu_1551_p2 add_ln133_6_fu_1575_p2 add_ln133_7_fu_1599_p2 add_ln133_8_fu_1623_p2 add_ln133_9_fu_1647_p2 add_ln133_10_fu_1671_p2 add_ln133_11_fu_1695_p2 add_ln133_12_fu_1719_p2 add_ln133_13_fu_1743_p2 add_ln133_14_fu_1767_p2 add_ln133_15_fu_1791_p2 add_ln133_16_fu_1815_p2 add_ln133_17_fu_1839_p2 add_ln133_18_fu_1863_p2 add_ln133_19_fu_1887_p2 add_ln133_20_fu_1911_p2 add_ln133_21_fu_1935_p2 add_ln125_fu_2019_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559</InstName>
                    <ModuleName>tiled_conv_Pipeline_CHANNEL_KERN_I</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>559</ID>
                    <BindInstances>add_ln1319_fu_337_p2 sub_ln1319_1_fu_349_p2 add_ln46_7_fu_361_p2 add_ln46_fu_370_p2 add_ln1319_1_fu_394_p2 sub_ln1319_2_fu_406_p2 mac_muladd_2ns_6ns_6ns_8_1_1_U33 add_ln46_1_fu_456_p2 add_ln46_2_fu_466_p2 add_ln46_3_fu_476_p2 add_ln46_4_fu_486_p2 add_ln46_5_fu_496_p2 add_ln46_6_fu_506_p2 empty_40_fu_519_p2 mac_muladd_2ns_6ns_6ns_8_1_1_U33 mul_mul_16s_16s_29_1_1_U34 mul_mul_16s_16s_29_1_1_U35 mul_mul_16s_16s_29_1_1_U36 mul_mul_16s_16s_29_1_1_U37 mul_mul_16s_16s_29_1_1_U38 mul_mul_16s_16s_29_1_1_U39 mul_mul_16s_16s_29_1_1_U40 add_ln859_2_fu_849_p2 add_ln52_fu_428_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>conv_in_buf_V_U conv_wt_buf_V_U conv_out_buf5_U add_ln133_fu_640_p2 add_ln133_1_fu_696_p2 add_ln133_2_fu_710_p2 add_ln133_8_fu_724_p2 add_ln133_10_fu_738_p2 add_ln133_12_fu_752_p2 add_ln133_14_fu_766_p2 add_ln133_16_fu_780_p2 add_ln133_18_fu_794_p2 add_ln133_20_fu_808_p2 add_ln133_22_fu_822_p2 add_ln133_23_fu_836_p2 add_ln133_24_fu_850_p2 add_ln133_25_fu_864_p2 add_ln133_26_fu_878_p2 add_ln133_27_fu_892_p2 add_ln133_28_fu_906_p2 add_ln50_1_fu_926_p2 add_ln50_fu_1599_p2 mul_5ns_6ns_9_1_1_U85 add_ln53_fu_1109_p2 add_ln133_29_fu_1150_p2 add_ln133_30_fu_1234_p2 add_ln133_31_fu_1255_p2 add_ln133_32_fu_1276_p2 add_ln133_33_fu_1297_p2 add_ln133_34_fu_1318_p2 add_ln133_35_fu_1339_p2 add_ln133_36_fu_1360_p2 add_ln133_37_fu_1381_p2 add_ln133_38_fu_1402_p2 add_ln133_39_fu_1423_p2 add_ln133_40_fu_1444_p2 add_ln133_41_fu_1465_p2 add_ln133_42_fu_1486_p2 add_ln133_43_fu_1507_p2 add_ln133_44_fu_1528_p2 add_ln133_45_fu_1549_p2 add_ln68_fu_1591_p2 mul_mul_5ns_11ns_16_1_1_U88 add_ln68_1_fu_1630_p2 add_ln31_1_fu_1731_p2 add_ln31_fu_1737_p2 sub_ln1319_fu_1889_p2 mac_muladd_3ns_5ns_5ns_7_1_1_U89 mac_muladd_3ns_5ns_5ns_7_1_1_U89 add_ln40_fu_1901_p2 add_ln1317_fu_1931_p2 add_ln1317_1_fu_1946_p2 add_ln1317_2_fu_1961_p2 add_ln1317_3_fu_1976_p2 add_ln1317_4_fu_1991_p2 add_ln859_fu_2022_p2 add_ln36_fu_2006_p2 add_ln36_1_fu_2011_p2 add_ln66_fu_1809_p2 add_ln53_1_fu_1814_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI</Name>
            <Loops>
                <INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14364</Best-caseLatency>
                    <Average-caseLatency>14364</Average-caseLatency>
                    <Worst-caseLatency>14364</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.144 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.144 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.144 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14364</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH>
                        <Name>INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH</Name>
                        <TripCount>7176</TripCount>
                        <Latency>14362</Latency>
                        <AbsoluteTimeLatency>0.144 ms</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2845</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>11822</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>22</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_1_fu_380_p2" SOURCE="utils.cpp:42" URAM="0" VARIABLE="add_ln42_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_fu_385_p2" SOURCE="utils.cpp:42" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_395_p2" SOURCE="utils.cpp:42" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_2_fu_286_p2" SOURCE="utils.cpp:37" URAM="0" VARIABLE="add_ln37_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_298_p2" SOURCE="utils.cpp:37" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2ns_6ns_6ns_8_1_1_U2" SOURCE="utils.cpp:37" URAM="0" VARIABLE="empty_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_22ns_23_1_1_U1" SOURCE="utils.cpp:37" URAM="0" VARIABLE="mul_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_1_fu_600_p2" SOURCE="utils.cpp:37" URAM="0" VARIABLE="add_ln37_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_344_p2" SOURCE="utils.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2ns_6ns_6ns_8_1_1_U2" SOURCE="utils.cpp:37" URAM="0" VARIABLE="empty_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_2_fu_438_p2" SOURCE="utils.cpp:42" URAM="0" VARIABLE="add_ln42_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_mid1_fu_443_p2" SOURCE="utils.cpp:42" URAM="0" VARIABLE="tmp2_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_453_p2" SOURCE="utils.cpp:42" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_1_fu_508_p2" SOURCE="utils.cpp:49" URAM="0" VARIABLE="add_ln49_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_518_p2" SOURCE="utils.cpp:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_1_fu_535_p2" SOURCE="utils.cpp:52" URAM="0" VARIABLE="add_ln52_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_2_fu_608_p2" SOURCE="utils.cpp:52" URAM="0" VARIABLE="add_ln52_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_564_p2" SOURCE="utils.cpp:45" URAM="0" VARIABLE="add_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_1_fu_569_p2" SOURCE="utils.cpp:40" URAM="0" VARIABLE="add_ln40_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_input_tile_block_from_DRAM_0_0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14366</Best-caseLatency>
                    <Average-caseLatency>14366</Average-caseLatency>
                    <Worst-caseLatency>14366</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.144 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.144 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.144 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14366</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2888</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>11940</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>22</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_7ns_10_1_1_U13" SOURCE="utils.cpp:30" URAM="0" VARIABLE="height_offset"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="width_offset_fu_122_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="width_offset"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_133_p2" SOURCE="utils.cpp:42" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_140_p2" SOURCE="utils.cpp:52" URAM="0" VARIABLE="add_ln52"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH</Name>
            <Loops>
                <WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>591</Best-caseLatency>
                    <Average-caseLatency>591</Average-caseLatency>
                    <Worst-caseLatency>591</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.910 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.910 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.910 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>591</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH>
                        <Name>WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH</Name>
                        <TripCount>588</TripCount>
                        <Latency>589</Latency>
                        <AbsoluteTimeLatency>5.890 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>78</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>758</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_201_p2" SOURCE="utils.cpp:76" URAM="0" VARIABLE="add_ln76_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_312_p2" SOURCE="utils.cpp:76" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln87_fu_348_p2" SOURCE="utils.cpp:87" URAM="0" VARIABLE="sub_ln87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_369_p2" SOURCE="utils.cpp:79" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_393_p2" SOURCE="utils.cpp:87" URAM="0" VARIABLE="add_ln87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_422_p2" SOURCE="utils.cpp:82" URAM="0" VARIABLE="add_ln82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_480_p2" SOURCE="utils.cpp:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_1_fu_243_p2" SOURCE="utils.cpp:82" URAM="0" VARIABLE="add_ln82_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_1_fu_257_p2" SOURCE="utils.cpp:79" URAM="0" VARIABLE="add_ln79_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tiled_conv_Pipeline_BIAS</Name>
            <Loops>
                <BIAS/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <BIAS>
                        <Name>BIAS</Name>
                        <TripCount>4</TripCount>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>50.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </BIAS>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>93</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BIAS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_199_p2" SOURCE="utils.cpp:94" URAM="0" VARIABLE="add_ln94"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tiled_conv_Pipeline_CHANNEL_KERN_I</Name>
            <Loops>
                <CHANNEL_KERN_I/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.614</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CHANNEL_KERN_I>
                        <Name>CHANNEL_KERN_I</Name>
                        <TripCount>21</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.260 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </CHANNEL_KERN_I>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>2271</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>18258</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>34</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CHANNEL_KERN_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_fu_337_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="add_ln1319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CHANNEL_KERN_I" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1319_1_fu_349_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="sub_ln1319_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CHANNEL_KERN_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_7_fu_361_p2" SOURCE="conv_7x7.cpp:46" URAM="0" VARIABLE="add_ln46_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CHANNEL_KERN_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_370_p2" SOURCE="conv_7x7.cpp:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CHANNEL_KERN_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_1_fu_394_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="add_ln1319_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CHANNEL_KERN_I" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1319_2_fu_406_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="sub_ln1319_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="CHANNEL_KERN_I" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2ns_6ns_6ns_8_1_1_U33" SOURCE="conv_7x7.cpp:46" URAM="0" VARIABLE="empty_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CHANNEL_KERN_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_1_fu_456_p2" SOURCE="conv_7x7.cpp:46" URAM="0" VARIABLE="add_ln46_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CHANNEL_KERN_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_2_fu_466_p2" SOURCE="conv_7x7.cpp:46" URAM="0" VARIABLE="add_ln46_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CHANNEL_KERN_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_3_fu_476_p2" SOURCE="conv_7x7.cpp:46" URAM="0" VARIABLE="add_ln46_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CHANNEL_KERN_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_4_fu_486_p2" SOURCE="conv_7x7.cpp:46" URAM="0" VARIABLE="add_ln46_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CHANNEL_KERN_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_5_fu_496_p2" SOURCE="conv_7x7.cpp:46" URAM="0" VARIABLE="add_ln46_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CHANNEL_KERN_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_6_fu_506_p2" SOURCE="conv_7x7.cpp:46" URAM="0" VARIABLE="add_ln46_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CHANNEL_KERN_I" OPTYPE="add" PRAGMA="" RTLNAME="empty_40_fu_519_p2" SOURCE="conv_7x7.cpp:46" URAM="0" VARIABLE="empty_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="CHANNEL_KERN_I" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2ns_6ns_6ns_8_1_1_U33" SOURCE="conv_7x7.cpp:46" URAM="0" VARIABLE="empty_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="CHANNEL_KERN_I" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U34" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864" URAM="0" VARIABLE="mul_ln864"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="CHANNEL_KERN_I" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U35" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864" URAM="0" VARIABLE="mul_ln864_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="CHANNEL_KERN_I" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U36" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864" URAM="0" VARIABLE="mul_ln864_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="CHANNEL_KERN_I" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U37" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864" URAM="0" VARIABLE="mul_ln864_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="CHANNEL_KERN_I" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U38" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864" URAM="0" VARIABLE="mul_ln864_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="CHANNEL_KERN_I" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U39" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864" URAM="0" VARIABLE="mul_ln864_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="CHANNEL_KERN_I" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U40" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864" URAM="0" VARIABLE="mul_ln864_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CHANNEL_KERN_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_2_fu_849_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CHANNEL_KERN_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_428_p2" SOURCE="conv_7x7.cpp:52" URAM="0" VARIABLE="add_ln52"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT</Name>
            <Loops>
                <OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1851</Best-caseLatency>
                    <Average-caseLatency>1851</Average-caseLatency>
                    <Worst-caseLatency>1851</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.510 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.510 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.510 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1851</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT>
                        <Name>OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT</Name>
                        <TripCount>92</TripCount>
                        <Latency>1849</Latency>
                        <AbsoluteTimeLatency>18.490 us</AbsoluteTimeLatency>
                        <PipelineII>20</PipelineII>
                        <PipelineDepth>30</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1987</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2456</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_3_fu_839_p2" SOURCE="utils.cpp:122" URAM="0" VARIABLE="add_ln122_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_851_p2" SOURCE="utils.cpp:122" URAM="0" VARIABLE="add_ln122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_5ns_5ns_7_1_1_U56" SOURCE="utils.cpp:122" URAM="0" VARIABLE="mul_ln122_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_1_fu_887_p2" SOURCE="utils.cpp:122" URAM="0" VARIABLE="add_ln122_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_6ns_19ns_25_1_1_U57" SOURCE="utils.cpp:122" URAM="0" VARIABLE="mul_ln122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_5ns_5ns_7_1_1_U56" SOURCE="utils.cpp:122" URAM="0" VARIABLE="empty_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="empty_38_fu_917_p2" SOURCE="utils.cpp:122" URAM="0" VARIABLE="empty_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_fu_942_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_2_fu_1479_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_3_fu_1503_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_4_fu_1527_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_5_fu_1551_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_6_fu_1575_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_7_fu_1599_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_8_fu_1623_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_9_fu_1647_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_10_fu_1671_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_11_fu_1695_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_12_fu_1719_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_13_fu_1743_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_14_fu_1767_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_15_fu_1791_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_16_fu_1815_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_17_fu_1839_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_18_fu_1863_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_19_fu_1887_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_20_fu_1911_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_21_fu_1935_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_fu_2019_p2" SOURCE="utils.cpp:125" URAM="0" VARIABLE="add_ln125"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tiled_conv</Name>
            <Loops>
                <TILE_ROW_TILE_COL_TILE_DEPTH>
                    <KERNEL_HEIGHT>
                        <WIDTH/>
                    </KERNEL_HEIGHT>
                </TILE_ROW_TILE_COL_TILE_DEPTH>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>490545153</Best-caseLatency>
                    <Average-caseLatency>549388289</Average-caseLatency>
                    <Worst-caseLatency>608231425</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.905 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.494 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.082 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>490545154 ~ 608231426</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TILE_ROW_TILE_COL_TILE_DEPTH>
                        <Name>TILE_ROW_TILE_COL_TILE_DEPTH</Name>
                        <TripCount>8192</TripCount>
                        <Latency>490545152 ~ 608231424</Latency>
                        <AbsoluteTimeLatency>4.905 sec ~ 6.082 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>59881</min>
                                <max>74247</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>59881 ~ 74247</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_load_input_tile_block_from_DRAM_0_0_fu_496</Instance>
                            <Instance>grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506</Instance>
                            <Instance>grp_tiled_conv_Pipeline_BIAS_fu_514</Instance>
                            <Instance>grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529</Instance>
                        </InstanceList>
                        <KERNEL_HEIGHT>
                            <Name>KERNEL_HEIGHT</Name>
                            <TripCount>92</TripCount>
                            <Latency>57408</Latency>
                            <AbsoluteTimeLatency>0.574 ms</AbsoluteTimeLatency>
                            <IterationLatency>624</IterationLatency>
                            <PipelineDepth>624</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <WIDTH>
                                <Name>WIDTH</Name>
                                <TripCount>20</TripCount>
                                <Latency>620</Latency>
                                <AbsoluteTimeLatency>6.200 us</AbsoluteTimeLatency>
                                <IterationLatency>31</IterationLatency>
                                <PipelineDepth>31</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559</Instance>
                                </InstanceList>
                            </WIDTH>
                        </KERNEL_HEIGHT>
                    </TILE_ROW_TILE_COL_TILE_DEPTH>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>72</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>25</UTIL_BRAM>
                    <DSP>13</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>10959</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>10</UTIL_FF>
                    <LUT>42500</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>79</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="41" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V"/>
                <BindNode BINDTYPE="storage" BRAM="7" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="conv_wt_buf_V_U" SOURCE="tiled_conv.cpp:35" URAM="0" VARIABLE="conv_wt_buf_V"/>
                <BindNode BINDTYPE="storage" BRAM="9" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_buf5_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_fu_640_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_1_fu_696_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_2_fu_710_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_8_fu_724_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_10_fu_738_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_12_fu_752_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_14_fu_766_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_16_fu_780_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_18_fu_794_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_20_fu_808_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_22_fu_822_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_23_fu_836_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_24_fu_850_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_25_fu_864_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_26_fu_878_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_27_fu_892_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_28_fu_906_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_1_fu_926_p2" SOURCE="tiled_conv.cpp:50" URAM="0" VARIABLE="add_ln50_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_1599_p2" SOURCE="tiled_conv.cpp:50" URAM="0" VARIABLE="add_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_6ns_9_1_1_U85" SOURCE="tiled_conv.cpp:53" URAM="0" VARIABLE="p_mid2299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_1109_p2" SOURCE="tiled_conv.cpp:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_29_fu_1150_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_30_fu_1234_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_31_fu_1255_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_32_fu_1276_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_33_fu_1297_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_34_fu_1318_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_35_fu_1339_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_36_fu_1360_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_37_fu_1381_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_38_fu_1402_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_39_fu_1423_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_40_fu_1444_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_41_fu_1465_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_42_fu_1486_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_43_fu_1507_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_44_fu_1528_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_45_fu_1549_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_1591_p2" SOURCE="tiled_conv.cpp:68" URAM="0" VARIABLE="add_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_5ns_11ns_16_1_1_U88" SOURCE="tiled_conv.cpp:68" URAM="0" VARIABLE="mul_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_1_fu_1630_p2" SOURCE="tiled_conv.cpp:68" URAM="0" VARIABLE="add_ln68_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERNEL_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_1731_p2" SOURCE="conv_7x7.cpp:31" URAM="0" VARIABLE="add_ln31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERNEL_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_1737_p2" SOURCE="conv_7x7.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERNEL_HEIGHT" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1319_fu_1889_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="sub_ln1319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERNEL_HEIGHT" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_5ns_5ns_7_1_1_U89" SOURCE="conv_7x7.cpp:31" URAM="0" VARIABLE="empty_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERNEL_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_5ns_5ns_7_1_1_U89" SOURCE="conv_7x7.cpp:31" URAM="0" VARIABLE="empty_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_1901_p2" SOURCE="conv_7x7.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1317_fu_1931_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1317" URAM="0" VARIABLE="add_ln1317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1317_1_fu_1946_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1317" URAM="0" VARIABLE="add_ln1317_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1317_2_fu_1961_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1317" URAM="0" VARIABLE="add_ln1317_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1317_3_fu_1976_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1317" URAM="0" VARIABLE="add_ln1317_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1317_4_fu_1991_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1317" URAM="0" VARIABLE="add_ln1317_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_fu_2022_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERNEL_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_2006_p2" SOURCE="conv_7x7.cpp:36" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERNEL_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_1_fu_2011_p2" SOURCE="conv_7x7.cpp:36" URAM="0" VARIABLE="add_ln36_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_1809_p2" SOURCE="tiled_conv.cpp:66" URAM="0" VARIABLE="add_ln66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_1_fu_1814_p2" SOURCE="tiled_conv.cpp:53" URAM="0" VARIABLE="add_ln53_1"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
        <config_schedule enable_dsp_full_reg="0"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="input_feature_map" index="0" direction="inout" srcType="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_fm" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="input_feature_map_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_feature_map_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layer_weights" index="1" direction="in" srcType="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_wt" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="layer_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="layer_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layer_bias" index="2" direction="in" srcType="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_wt" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="layer_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="layer_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_feature_map" index="3" direction="inout" srcType="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_fm" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="output_feature_map_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="output_feature_map_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="R" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="R" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="input_feature_map_1" access="W" description="Data signal of input_feature_map" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_feature_map" access="W" description="Bit 31 to 0 of input_feature_map"/>
                    </fields>
                </register>
                <register offset="0x14" name="input_feature_map_2" access="W" description="Data signal of input_feature_map" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_feature_map" access="W" description="Bit 63 to 32 of input_feature_map"/>
                    </fields>
                </register>
                <register offset="0x1c" name="layer_weights_1" access="W" description="Data signal of layer_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="layer_weights" access="W" description="Bit 31 to 0 of layer_weights"/>
                    </fields>
                </register>
                <register offset="0x20" name="layer_weights_2" access="W" description="Data signal of layer_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="layer_weights" access="W" description="Bit 63 to 32 of layer_weights"/>
                    </fields>
                </register>
                <register offset="0x28" name="layer_bias_1" access="W" description="Data signal of layer_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="layer_bias" access="W" description="Bit 31 to 0 of layer_bias"/>
                    </fields>
                </register>
                <register offset="0x2c" name="layer_bias_2" access="W" description="Data signal of layer_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="layer_bias" access="W" description="Bit 63 to 32 of layer_bias"/>
                    </fields>
                </register>
                <register offset="0x34" name="output_feature_map_1" access="W" description="Data signal of output_feature_map" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_feature_map" access="W" description="Bit 31 to 0 of output_feature_map"/>
                    </fields>
                </register>
                <register offset="0x38" name="output_feature_map_2" access="W" description="Data signal of output_feature_map" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_feature_map" access="W" description="Bit 63 to 32 of output_feature_map"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input_feature_map"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="layer_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="layer_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="output_feature_map"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_fm:m_axi_wt</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_fm" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_fm_" paramPrefix="C_M_AXI_FM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_fm_ARADDR</port>
                <port>m_axi_fm_ARBURST</port>
                <port>m_axi_fm_ARCACHE</port>
                <port>m_axi_fm_ARID</port>
                <port>m_axi_fm_ARLEN</port>
                <port>m_axi_fm_ARLOCK</port>
                <port>m_axi_fm_ARPROT</port>
                <port>m_axi_fm_ARQOS</port>
                <port>m_axi_fm_ARREADY</port>
                <port>m_axi_fm_ARREGION</port>
                <port>m_axi_fm_ARSIZE</port>
                <port>m_axi_fm_ARUSER</port>
                <port>m_axi_fm_ARVALID</port>
                <port>m_axi_fm_AWADDR</port>
                <port>m_axi_fm_AWBURST</port>
                <port>m_axi_fm_AWCACHE</port>
                <port>m_axi_fm_AWID</port>
                <port>m_axi_fm_AWLEN</port>
                <port>m_axi_fm_AWLOCK</port>
                <port>m_axi_fm_AWPROT</port>
                <port>m_axi_fm_AWQOS</port>
                <port>m_axi_fm_AWREADY</port>
                <port>m_axi_fm_AWREGION</port>
                <port>m_axi_fm_AWSIZE</port>
                <port>m_axi_fm_AWUSER</port>
                <port>m_axi_fm_AWVALID</port>
                <port>m_axi_fm_BID</port>
                <port>m_axi_fm_BREADY</port>
                <port>m_axi_fm_BRESP</port>
                <port>m_axi_fm_BUSER</port>
                <port>m_axi_fm_BVALID</port>
                <port>m_axi_fm_RDATA</port>
                <port>m_axi_fm_RID</port>
                <port>m_axi_fm_RLAST</port>
                <port>m_axi_fm_RREADY</port>
                <port>m_axi_fm_RRESP</port>
                <port>m_axi_fm_RUSER</port>
                <port>m_axi_fm_RVALID</port>
                <port>m_axi_fm_WDATA</port>
                <port>m_axi_fm_WID</port>
                <port>m_axi_fm_WLAST</port>
                <port>m_axi_fm_WREADY</port>
                <port>m_axi_fm_WSTRB</port>
                <port>m_axi_fm_WUSER</port>
                <port>m_axi_fm_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="input_feature_map"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="input_feature_map"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="output_feature_map"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="output_feature_map"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_wt" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_wt_" paramPrefix="C_M_AXI_WT_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_wt_ARADDR</port>
                <port>m_axi_wt_ARBURST</port>
                <port>m_axi_wt_ARCACHE</port>
                <port>m_axi_wt_ARID</port>
                <port>m_axi_wt_ARLEN</port>
                <port>m_axi_wt_ARLOCK</port>
                <port>m_axi_wt_ARPROT</port>
                <port>m_axi_wt_ARQOS</port>
                <port>m_axi_wt_ARREADY</port>
                <port>m_axi_wt_ARREGION</port>
                <port>m_axi_wt_ARSIZE</port>
                <port>m_axi_wt_ARUSER</port>
                <port>m_axi_wt_ARVALID</port>
                <port>m_axi_wt_AWADDR</port>
                <port>m_axi_wt_AWBURST</port>
                <port>m_axi_wt_AWCACHE</port>
                <port>m_axi_wt_AWID</port>
                <port>m_axi_wt_AWLEN</port>
                <port>m_axi_wt_AWLOCK</port>
                <port>m_axi_wt_AWPROT</port>
                <port>m_axi_wt_AWQOS</port>
                <port>m_axi_wt_AWREADY</port>
                <port>m_axi_wt_AWREGION</port>
                <port>m_axi_wt_AWSIZE</port>
                <port>m_axi_wt_AWUSER</port>
                <port>m_axi_wt_AWVALID</port>
                <port>m_axi_wt_BID</port>
                <port>m_axi_wt_BREADY</port>
                <port>m_axi_wt_BRESP</port>
                <port>m_axi_wt_BUSER</port>
                <port>m_axi_wt_BVALID</port>
                <port>m_axi_wt_RDATA</port>
                <port>m_axi_wt_RID</port>
                <port>m_axi_wt_RLAST</port>
                <port>m_axi_wt_RREADY</port>
                <port>m_axi_wt_RRESP</port>
                <port>m_axi_wt_RUSER</port>
                <port>m_axi_wt_RVALID</port>
                <port>m_axi_wt_WDATA</port>
                <port>m_axi_wt_WID</port>
                <port>m_axi_wt_WLAST</port>
                <port>m_axi_wt_WREADY</port>
                <port>m_axi_wt_WSTRB</port>
                <port>m_axi_wt_WUSER</port>
                <port>m_axi_wt_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="layer_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="layer_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="layer_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="layer_bias"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_fm">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_wt">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">input_feature_map_1, 0x10, 32, W, Data signal of input_feature_map, </column>
                    <column name="s_axi_control">input_feature_map_2, 0x14, 32, W, Data signal of input_feature_map, </column>
                    <column name="s_axi_control">layer_weights_1, 0x1c, 32, W, Data signal of layer_weights, </column>
                    <column name="s_axi_control">layer_weights_2, 0x20, 32, W, Data signal of layer_weights, </column>
                    <column name="s_axi_control">layer_bias_1, 0x28, 32, W, Data signal of layer_bias, </column>
                    <column name="s_axi_control">layer_bias_2, 0x2c, 32, W, Data signal of layer_bias, </column>
                    <column name="s_axi_control">output_feature_map_1, 0x34, 32, W, Data signal of output_feature_map, </column>
                    <column name="s_axi_control">output_feature_map_2, 0x38, 32, W, Data signal of output_feature_map, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_feature_map">inout, ap_fixed&lt;16 3 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="layer_weights">in, ap_fixed&lt;16 3 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="layer_bias">in, ap_fixed&lt;16 3 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="output_feature_map">inout, ap_fixed&lt;16 3 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input_feature_map">m_axi_fm, interface, , </column>
                    <column name="input_feature_map">s_axi_control, register, offset, name=input_feature_map_1 offset=0x10 range=32</column>
                    <column name="input_feature_map">s_axi_control, register, offset, name=input_feature_map_2 offset=0x14 range=32</column>
                    <column name="layer_weights">m_axi_wt, interface, , </column>
                    <column name="layer_weights">s_axi_control, register, offset, name=layer_weights_1 offset=0x1c range=32</column>
                    <column name="layer_weights">s_axi_control, register, offset, name=layer_weights_2 offset=0x20 range=32</column>
                    <column name="layer_bias">m_axi_wt, interface, , </column>
                    <column name="layer_bias">s_axi_control, register, offset, name=layer_bias_1 offset=0x28 range=32</column>
                    <column name="layer_bias">s_axi_control, register, offset, name=layer_bias_2 offset=0x2c range=32</column>
                    <column name="output_feature_map">m_axi_fm, interface, , </column>
                    <column name="output_feature_map">s_axi_control, register, offset, name=output_feature_map_1 offset=0x34 range=32</column>
                    <column name="output_feature_map">s_axi_control, register, offset, name=output_feature_map_2 offset=0x38 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_wt">WEIGHT_KERNEL_NUM, read, 588, 16, utils.cpp:76:5</column>
                    <column name="m_axi_wt">BIAS, read, 4, 16, utils.cpp:94:5</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_fm">output_feature_map, OUTPUT_BUFFER_WIDTH, Access store is in the conditional branch, 214-232, utils.cpp:128:13</column>
                    <column name="m_axi_fm">output_feature_map, OUTPUT_BUFFER_WIDTH, Access store is in the conditional branch, 214-232, utils.cpp:128:13</column>
                    <column name="m_axi_wt">layer_weights, , Access is clobbered by call, 214-231, utils.cpp:76:5</column>
                    <column name="m_axi_wt">layer_bias, , Access is clobbered by call, 214-231, utils.cpp:94:5</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_WIDTH, Access load is in the conditional branch, 214-232, utils.cpp:45:13</column>
                    <column name="m_axi_wt">layer_bias, BIAS, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, utils.cpp:94:5</column>
                    <column name="m_axi_wt">layer_weights, WEIGHT_KERNEL_WIDTH, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, utils.cpp:85:14</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="array_reshape" location="conv_7x7.cpp:55" status="valid" parentFunction="conv_7x7" variable="acc" isDirective="0" options="variable=acc complete dim=1"/>
        <Pragma type="interface" location="tiled_conv.cpp:23" status="valid" parentFunction="tiled_conv" variable="input_feature_map" isDirective="0" options="m_axi depth=1 port=input_feature_map bundle=fm"/>
        <Pragma type="interface" location="tiled_conv.cpp:24" status="valid" parentFunction="tiled_conv" variable="layer_weights" isDirective="0" options="m_axi depth=1 port=layer_weights bundle=wt"/>
        <Pragma type="interface" location="tiled_conv.cpp:25" status="valid" parentFunction="tiled_conv" variable="layer_bias" isDirective="0" options="m_axi depth=1 port=layer_bias bundle=wt"/>
        <Pragma type="interface" location="tiled_conv.cpp:26" status="valid" parentFunction="tiled_conv" variable="output_feature_map" isDirective="0" options="m_axi depth=1 port=output_feature_map bundle=fm"/>
        <Pragma type="interface" location="tiled_conv.cpp:28" status="valid" parentFunction="tiled_conv" variable="return" isDirective="0" options="s_axilite register port=return"/>
        <Pragma type="array_reshape" location="tiled_conv.cpp:40" status="valid" parentFunction="tiled_conv" variable="conv_in_buf" isDirective="0" options="variable=conv_in_buf complete dim=3"/>
        <Pragma type="array_reshape" location="tiled_conv.cpp:41" status="valid" parentFunction="tiled_conv" variable="conv_out_buf" isDirective="0" options="variable=conv_out_buf complete dim=3"/>
        <Pragma type="array_reshape" location="tiled_conv.cpp:43" status="valid" parentFunction="tiled_conv" variable="conv_wt_buf" isDirective="0" options="variable=conv_wt_buf complete dim=3"/>
        <Pragma type="function_instantiate" location="utils.cpp:27" status="valid" parentFunction="load_input_tile_block_from_dram" variable="ti" isDirective="0" options="variable=ti"/>
        <Pragma type="function_instantiate" location="utils.cpp:28" status="valid" parentFunction="load_input_tile_block_from_dram" variable="tj" isDirective="0" options="variable=tj"/>
    </PragmaReport>
</profile>

