Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Sep 25 23:14:54 2020
| Host         : blacklaptop running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file UARTSPIBridge_timing_summary_routed.rpt -pb UARTSPIBridge_timing_summary_routed.pb -rpx UARTSPIBridge_timing_summary_routed.rpx -warn_on_violation
| Design       : UARTSPIBridge
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.157        0.000                      0                 1940        0.143        0.000                      0                 1940        4.500        0.000                       0                   703  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.157        0.000                      0                 1940        0.143        0.000                      0                 1940        4.500        0.000                       0                   703  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 RX_module/sample_en/en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[280]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 0.926ns (18.158%)  route 4.174ns (81.842%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.569     5.090    RX_module/sample_en/CLK_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  RX_module/sample_en/en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.478     5.568 r  RX_module/sample_en/en_sig_reg/Q
                         net (fo=4, routed)           0.470     6.038    RX_module/sample_en/en_sig_reg_0
    SLICE_X14Y44         LUT2 (Prop_lut2_I1_O)        0.295     6.333 r  RX_module/sample_en/reg_state[511]_i_2/O
                         net (fo=526, routed)         0.895     7.228    RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[511]_2
    SLICE_X14Y44         LUT3 (Prop_lut3_I2_O)        0.153     7.381 r  RX_module/edge_detect/moving_average/shift_reg/reg_state[511]_i_1/O
                         net (fo=512, routed)         2.809    10.190    RX_module/edge_detect/moving_average/shift_reg/reg_state[511]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[280]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.512    14.853    RX_module/edge_detect/moving_average/shift_reg/CLK_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[280]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.731    14.347    RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[280]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 RX_module/sample_en/en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[281]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 0.926ns (18.158%)  route 4.174ns (81.842%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.569     5.090    RX_module/sample_en/CLK_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  RX_module/sample_en/en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.478     5.568 r  RX_module/sample_en/en_sig_reg/Q
                         net (fo=4, routed)           0.470     6.038    RX_module/sample_en/en_sig_reg_0
    SLICE_X14Y44         LUT2 (Prop_lut2_I1_O)        0.295     6.333 r  RX_module/sample_en/reg_state[511]_i_2/O
                         net (fo=526, routed)         0.895     7.228    RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[511]_2
    SLICE_X14Y44         LUT3 (Prop_lut3_I2_O)        0.153     7.381 r  RX_module/edge_detect/moving_average/shift_reg/reg_state[511]_i_1/O
                         net (fo=512, routed)         2.809    10.190    RX_module/edge_detect/moving_average/shift_reg/reg_state[511]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[281]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.512    14.853    RX_module/edge_detect/moving_average/shift_reg/CLK_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[281]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.731    14.347    RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[281]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 RX_module/sample_en/en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[282]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 0.926ns (18.158%)  route 4.174ns (81.842%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.569     5.090    RX_module/sample_en/CLK_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  RX_module/sample_en/en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.478     5.568 r  RX_module/sample_en/en_sig_reg/Q
                         net (fo=4, routed)           0.470     6.038    RX_module/sample_en/en_sig_reg_0
    SLICE_X14Y44         LUT2 (Prop_lut2_I1_O)        0.295     6.333 r  RX_module/sample_en/reg_state[511]_i_2/O
                         net (fo=526, routed)         0.895     7.228    RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[511]_2
    SLICE_X14Y44         LUT3 (Prop_lut3_I2_O)        0.153     7.381 r  RX_module/edge_detect/moving_average/shift_reg/reg_state[511]_i_1/O
                         net (fo=512, routed)         2.809    10.190    RX_module/edge_detect/moving_average/shift_reg/reg_state[511]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[282]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.512    14.853    RX_module/edge_detect/moving_average/shift_reg/CLK_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[282]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.731    14.347    RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[282]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 RX_module/sample_en/en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[283]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 0.926ns (18.158%)  route 4.174ns (81.842%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.569     5.090    RX_module/sample_en/CLK_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  RX_module/sample_en/en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.478     5.568 r  RX_module/sample_en/en_sig_reg/Q
                         net (fo=4, routed)           0.470     6.038    RX_module/sample_en/en_sig_reg_0
    SLICE_X14Y44         LUT2 (Prop_lut2_I1_O)        0.295     6.333 r  RX_module/sample_en/reg_state[511]_i_2/O
                         net (fo=526, routed)         0.895     7.228    RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[511]_2
    SLICE_X14Y44         LUT3 (Prop_lut3_I2_O)        0.153     7.381 r  RX_module/edge_detect/moving_average/shift_reg/reg_state[511]_i_1/O
                         net (fo=512, routed)         2.809    10.190    RX_module/edge_detect/moving_average/shift_reg/reg_state[511]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[283]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.512    14.853    RX_module/edge_detect/moving_average/shift_reg/CLK_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[283]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.731    14.347    RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[283]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 RX_module/sample_en/en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[498]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 0.926ns (18.195%)  route 4.163ns (81.805%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.569     5.090    RX_module/sample_en/CLK_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  RX_module/sample_en/en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.478     5.568 r  RX_module/sample_en/en_sig_reg/Q
                         net (fo=4, routed)           0.470     6.038    RX_module/sample_en/en_sig_reg_0
    SLICE_X14Y44         LUT2 (Prop_lut2_I1_O)        0.295     6.333 r  RX_module/sample_en/reg_state[511]_i_2/O
                         net (fo=526, routed)         0.895     7.228    RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[511]_2
    SLICE_X14Y44         LUT3 (Prop_lut3_I2_O)        0.153     7.381 r  RX_module/edge_detect/moving_average/shift_reg/reg_state[511]_i_1/O
                         net (fo=512, routed)         2.799    10.180    RX_module/edge_detect/moving_average/shift_reg/reg_state[511]_i_1_n_0
    SLICE_X6Y38          FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[498]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.514    14.855    RX_module/edge_detect/moving_average/shift_reg/CLK_IBUF_BUFG
    SLICE_X6Y38          FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[498]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X6Y38          FDRE (Setup_fdre_C_R)       -0.731    14.349    RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[498]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 RX_module/sample_en/en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[499]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 0.926ns (18.195%)  route 4.163ns (81.805%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.569     5.090    RX_module/sample_en/CLK_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  RX_module/sample_en/en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.478     5.568 r  RX_module/sample_en/en_sig_reg/Q
                         net (fo=4, routed)           0.470     6.038    RX_module/sample_en/en_sig_reg_0
    SLICE_X14Y44         LUT2 (Prop_lut2_I1_O)        0.295     6.333 r  RX_module/sample_en/reg_state[511]_i_2/O
                         net (fo=526, routed)         0.895     7.228    RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[511]_2
    SLICE_X14Y44         LUT3 (Prop_lut3_I2_O)        0.153     7.381 r  RX_module/edge_detect/moving_average/shift_reg/reg_state[511]_i_1/O
                         net (fo=512, routed)         2.799    10.180    RX_module/edge_detect/moving_average/shift_reg/reg_state[511]_i_1_n_0
    SLICE_X6Y38          FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[499]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.514    14.855    RX_module/edge_detect/moving_average/shift_reg/CLK_IBUF_BUFG
    SLICE_X6Y38          FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[499]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X6Y38          FDRE (Setup_fdre_C_R)       -0.731    14.349    RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[499]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 RX_module/sample_en/en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[500]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 0.926ns (18.195%)  route 4.163ns (81.805%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.569     5.090    RX_module/sample_en/CLK_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  RX_module/sample_en/en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.478     5.568 r  RX_module/sample_en/en_sig_reg/Q
                         net (fo=4, routed)           0.470     6.038    RX_module/sample_en/en_sig_reg_0
    SLICE_X14Y44         LUT2 (Prop_lut2_I1_O)        0.295     6.333 r  RX_module/sample_en/reg_state[511]_i_2/O
                         net (fo=526, routed)         0.895     7.228    RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[511]_2
    SLICE_X14Y44         LUT3 (Prop_lut3_I2_O)        0.153     7.381 r  RX_module/edge_detect/moving_average/shift_reg/reg_state[511]_i_1/O
                         net (fo=512, routed)         2.799    10.180    RX_module/edge_detect/moving_average/shift_reg/reg_state[511]_i_1_n_0
    SLICE_X6Y38          FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[500]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.514    14.855    RX_module/edge_detect/moving_average/shift_reg/CLK_IBUF_BUFG
    SLICE_X6Y38          FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[500]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X6Y38          FDRE (Setup_fdre_C_R)       -0.731    14.349    RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[500]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 RX_module/sample_en/en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[501]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 0.926ns (18.195%)  route 4.163ns (81.805%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.569     5.090    RX_module/sample_en/CLK_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  RX_module/sample_en/en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.478     5.568 r  RX_module/sample_en/en_sig_reg/Q
                         net (fo=4, routed)           0.470     6.038    RX_module/sample_en/en_sig_reg_0
    SLICE_X14Y44         LUT2 (Prop_lut2_I1_O)        0.295     6.333 r  RX_module/sample_en/reg_state[511]_i_2/O
                         net (fo=526, routed)         0.895     7.228    RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[511]_2
    SLICE_X14Y44         LUT3 (Prop_lut3_I2_O)        0.153     7.381 r  RX_module/edge_detect/moving_average/shift_reg/reg_state[511]_i_1/O
                         net (fo=512, routed)         2.799    10.180    RX_module/edge_detect/moving_average/shift_reg/reg_state[511]_i_1_n_0
    SLICE_X6Y38          FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[501]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.514    14.855    RX_module/edge_detect/moving_average/shift_reg/CLK_IBUF_BUFG
    SLICE_X6Y38          FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[501]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X6Y38          FDRE (Setup_fdre_C_R)       -0.731    14.349    RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[501]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.227ns  (required time - arrival time)
  Source:                 RX_module/sample_en/en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[262]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 0.926ns (18.419%)  route 4.101ns (81.581%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.569     5.090    RX_module/sample_en/CLK_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  RX_module/sample_en/en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.478     5.568 r  RX_module/sample_en/en_sig_reg/Q
                         net (fo=4, routed)           0.470     6.038    RX_module/sample_en/en_sig_reg_0
    SLICE_X14Y44         LUT2 (Prop_lut2_I1_O)        0.295     6.333 r  RX_module/sample_en/reg_state[511]_i_2/O
                         net (fo=526, routed)         0.895     7.228    RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[511]_2
    SLICE_X14Y44         LUT3 (Prop_lut3_I2_O)        0.153     7.381 r  RX_module/edge_detect/moving_average/shift_reg/reg_state[511]_i_1/O
                         net (fo=512, routed)         2.737    10.118    RX_module/edge_detect/moving_average/shift_reg/reg_state[511]_i_1_n_0
    SLICE_X6Y33          FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[262]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.510    14.851    RX_module/edge_detect/moving_average/shift_reg/CLK_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[262]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.731    14.345    RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[262]
  -------------------------------------------------------------------
                         required time                         14.345    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                  4.227    

Slack (MET) :             4.227ns  (required time - arrival time)
  Source:                 RX_module/sample_en/en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[263]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 0.926ns (18.419%)  route 4.101ns (81.581%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.569     5.090    RX_module/sample_en/CLK_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  RX_module/sample_en/en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.478     5.568 r  RX_module/sample_en/en_sig_reg/Q
                         net (fo=4, routed)           0.470     6.038    RX_module/sample_en/en_sig_reg_0
    SLICE_X14Y44         LUT2 (Prop_lut2_I1_O)        0.295     6.333 r  RX_module/sample_en/reg_state[511]_i_2/O
                         net (fo=526, routed)         0.895     7.228    RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[511]_2
    SLICE_X14Y44         LUT3 (Prop_lut3_I2_O)        0.153     7.381 r  RX_module/edge_detect/moving_average/shift_reg/reg_state[511]_i_1/O
                         net (fo=512, routed)         2.737    10.118    RX_module/edge_detect/moving_average/shift_reg/reg_state[511]_i_1_n_0
    SLICE_X6Y33          FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[263]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.510    14.851    RX_module/edge_detect/moving_average/shift_reg/CLK_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[263]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.731    14.345    RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[263]
  -------------------------------------------------------------------
                         required time                         14.345    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                  4.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 RX_module/sample_en/count_out_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_module/sample_en/en_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.566     1.449    RX_module/sample_en/CLK_IBUF_BUFG
    SLICE_X15Y44         FDRE                                         r  RX_module/sample_en/count_out_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141     1.590 f  RX_module/sample_en/count_out_sig_reg[1]/Q
                         net (fo=4, routed)           0.098     1.688    RX_module/sample_en/count_out_sig_reg_n_0_[1]
    SLICE_X14Y44         LUT4 (Prop_lut4_I3_O)        0.048     1.736 r  RX_module/sample_en/en_sig_i_1__1/O
                         net (fo=1, routed)           0.000     1.736    RX_module/sample_en/en_sig_i_1__1_n_0
    SLICE_X14Y44         FDRE                                         r  RX_module/sample_en/en_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.836     1.963    RX_module/sample_en/CLK_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  RX_module/sample_en/en_sig_reg/C
                         clock pessimism             -0.501     1.462    
    SLICE_X14Y44         FDRE (Hold_fdre_C_D)         0.131     1.593    RX_module/sample_en/en_sig_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 RX_module/sample_en/count_out_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_module/sample_en/count_out_sig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.566     1.449    RX_module/sample_en/CLK_IBUF_BUFG
    SLICE_X15Y44         FDRE                                         r  RX_module/sample_en/count_out_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  RX_module/sample_en/count_out_sig_reg[1]/Q
                         net (fo=4, routed)           0.098     1.688    RX_module/sample_en/count_out_sig_reg_n_0_[1]
    SLICE_X14Y44         LUT3 (Prop_lut3_I2_O)        0.045     1.733 r  RX_module/sample_en/count_out_sig[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.733    RX_module/sample_en/count_out_sig[2]_i_1__0_n_0
    SLICE_X14Y44         FDRE                                         r  RX_module/sample_en/count_out_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.836     1.963    RX_module/sample_en/CLK_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  RX_module/sample_en/count_out_sig_reg[2]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X14Y44         FDRE (Hold_fdre_C_D)         0.120     1.582    RX_module/sample_en/count_out_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 SPI_module/DATA_IN_reg/reg_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_module/DATA_IN_reg/reg_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.593     1.476    SPI_module/DATA_IN_reg/CLK_IBUF_BUFG
    SLICE_X7Y46          FDRE                                         r  SPI_module/DATA_IN_reg/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  SPI_module/DATA_IN_reg/reg_state_reg[0]/Q
                         net (fo=2, routed)           0.098     1.715    SPI_module/DATA_IN_reg/reg_state_reg_n_0_[0]
    SLICE_X6Y46          LUT3 (Prop_lut3_I0_O)        0.045     1.760 r  SPI_module/DATA_IN_reg/reg_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.760    SPI_module/DATA_IN_reg/reg_state[1]_i_1_n_0
    SLICE_X6Y46          FDRE                                         r  SPI_module/DATA_IN_reg/reg_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.864     1.991    SPI_module/DATA_IN_reg/CLK_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  SPI_module/DATA_IN_reg/reg_state_reg[1]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X6Y46          FDRE (Hold_fdre_C_D)         0.120     1.609    SPI_module/DATA_IN_reg/reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 TX_module/bit_timer/en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_module/FSM/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.591     1.474    TX_module/bit_timer/CLK_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  TX_module/bit_timer/en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  TX_module/bit_timer/en_sig_reg/Q
                         net (fo=2, routed)           0.097     1.712    TX_module/FSM/bit_en_sig
    SLICE_X4Y39          LUT4 (Prop_lut4_I2_O)        0.048     1.760 r  TX_module/FSM/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.760    TX_module/FSM/FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X4Y39          FDRE                                         r  TX_module/FSM/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.862     1.989    TX_module/FSM/CLK_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  TX_module/FSM/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X4Y39          FDRE (Hold_fdre_C_D)         0.107     1.594    TX_module/FSM/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.358%)  route 0.117ns (41.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.562     1.445    RX_module/edge_detect/moving_average/shift_reg/CLK_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[104]/Q
                         net (fo=1, routed)           0.117     1.726    RX_module/edge_detect/moving_average/shift_reg/reg_state_reg_n_0_[104]
    SLICE_X10Y36         FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.831     1.958    RX_module/edge_detect/moving_average/shift_reg/CLK_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[105]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X10Y36         FDRE (Hold_fdre_C_D)         0.075     1.555    RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[105]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[295]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[296]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.589     1.472    RX_module/edge_detect/moving_average/shift_reg/CLK_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[295]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[295]/Q
                         net (fo=1, routed)           0.118     1.731    RX_module/edge_detect/moving_average/shift_reg/reg_state_reg_n_0_[295]
    SLICE_X4Y35          FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[296]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.859     1.986    RX_module/edge_detect/moving_average/shift_reg/CLK_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[296]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X4Y35          FDRE (Hold_fdre_C_D)         0.070     1.555    RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[296]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[480]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[481]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.589     1.472    RX_module/edge_detect/moving_average/shift_reg/CLK_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[480]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[480]/Q
                         net (fo=1, routed)           0.118     1.731    RX_module/edge_detect/moving_average/shift_reg/reg_state_reg_n_0_[480]
    SLICE_X4Y36          FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[481]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.859     1.986    RX_module/edge_detect/moving_average/shift_reg/CLK_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[481]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.070     1.555    RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[481]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 RX_module/count_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_module/count_sig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.567     1.450    RX_module/CLK_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  RX_module/count_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  RX_module/count_sig_reg[0]/Q
                         net (fo=7, routed)           0.132     1.723    RX_module/count_sig_reg_n_0_[0]
    SLICE_X8Y49          LUT3 (Prop_lut3_I1_O)        0.048     1.771 r  RX_module/count_sig[2]_i_1/O
                         net (fo=1, routed)           0.000     1.771    RX_module/plusOp[2]
    SLICE_X8Y49          FDRE                                         r  RX_module/count_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.837     1.964    RX_module/CLK_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  RX_module/count_sig_reg[2]/C
                         clock pessimism             -0.501     1.463    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.131     1.594    RX_module/count_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[291]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[292]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.417%)  route 0.117ns (41.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.591     1.474    RX_module/edge_detect/moving_average/shift_reg/CLK_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[291]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[291]/Q
                         net (fo=1, routed)           0.117     1.755    RX_module/edge_detect/moving_average/shift_reg/reg_state_reg_n_0_[291]
    SLICE_X5Y35          FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[292]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.859     1.986    RX_module/edge_detect/moving_average/shift_reg/CLK_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[292]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X5Y35          FDRE (Hold_fdre_C_D)         0.070     1.578    RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[292]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 TX_module/bit_timer/en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_module/FSM/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.591     1.474    TX_module/bit_timer/CLK_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  TX_module/bit_timer/en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  TX_module/bit_timer/en_sig_reg/Q
                         net (fo=2, routed)           0.097     1.712    TX_module/FSM/bit_en_sig
    SLICE_X4Y39          LUT5 (Prop_lut5_I3_O)        0.045     1.757 r  TX_module/FSM/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.757    TX_module/FSM/FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X4Y39          FDRE                                         r  TX_module/FSM/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.862     1.989    TX_module/FSM/CLK_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  TX_module/FSM/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X4Y39          FDRE (Hold_fdre_C_D)         0.091     1.578    TX_module/FSM/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y47    RX_module/FSM/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y45    RX_module/FSM/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y47    RX_module/FSM/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y47    RX_module/FSM/FSM_sequential_current_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y49    RX_module/count_sig_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y49    RX_module/count_sig_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y49    RX_module/count_sig_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y49    RX_module/count_sig_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y49    RX_module/count_sig_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[110]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[111]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[112]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[113]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[114]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[115]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[116]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[117]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y38   RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[118]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y38   RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[119]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y45    RX_module/FSM/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y45   RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y45   RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y41   RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[168]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y41   RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[169]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y45   RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y41   RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[170]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y41   RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[171]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y41   RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[172]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y41   RX_module/edge_detect/moving_average/shift_reg/reg_state_reg[173]/C



