# Debugging Simple RISC-V on FPGA — JTAG over the Muxed Serial Link (and BSCANE2)

**Audience:** anyone debugging a hung/misbehaving Simple RISC-V hart — in the
`.spl` behavioral model or on the real board (KV260).
**Last verified:** 2026-07-24 (model path: probes + specs green; BSCANE2 path:
GHDL gates green, debug bitstream timing MET; board attach in progress).

Both paths reach the SAME RISC-V Debug Spec v0.13 stack — TAP → DTM
(IDCODE/DTMCS/DMI) → Debug Module → hart — which exists twice, kept
register-for-register identical:

| Layer | `.spl` model | Synthesizable VHDL |
|-------|--------------|--------------------|
| TAP/DTM | `src/lib/hardware/link_mux/dtm_route.spl` | `src/lib/hardware/debug/jtag_tap.vhd`, `riscv_dtm.vhd` |
| DM + hart glue | `src/lib/hardware/link_mux/dm_model.spl` | `riscv_debug_module.vhd`, `hart_core_glue.vhd`, `jtag_debug_chain.vhd` |

Shared constants (unit-spec-pinned, `jtag_units_spec.spl`): IDCODE
`0x15350067`, IR width 5, IR encodings IDCODE=0x01 / DTMCS=0x10 / DMI=0x11,
ABITS=7 (41-bit DMI DR `{addr[40:34], data[33:2], op[1:0]}`), regno
`0x1000+n` = GPR xn, `0x07B1` = dpc.

## Path 1 — the internal muxed JTAG over ONE serial port

The shared-link mux (`src/lib/hardware/link_mux/`) carries **log + terminal +
JTAG + ctrl on a single serial line**: COBS-framed, CRC-16-checked
(`frame.spl`), fair round-robin arbitration (`mux.spl` — a log burst can never
starve a JTAG reply; proven in-spec). The JTAG channel (`CH_JTAG` = 2) tunnels
the OpenOCD `remote_bitbang` byte protocol: host frames `'0'..'7'`/`'R'`
bytes onto CH_JTAG; the FPGA side demuxes them into the TAP and frames the
TDO `'0'/'1'` replies back.

```
host debugger ──rbb bytes──► LinkMux ──frames──► serial ──► LinkDemux ─► TAP→DTM→DMI→DM→hart
             ◄──'0'/'1'──── LinkDemux ◄─frames── serial ◄── LinkMux  ◄─ TDO
```

- **Transport profiles** (`mux.spl`): `transport_sim_loopback()` (tests),
  `transport_k26_pmod()` (KV260 PL PMOD-J2 UART H12/E10 — needs the 3.3 V
  PMOD serial adapter on real hardware), `transport_arty()`. The profile is
  the DI seam; the frame format never changes.
- **Debug a hart in the model** (works today, interpreter-only): follow
  `test/01_unit/lib/hardware/link_mux/jtag_debug_probe.spl` — it builds the
  full host↔link↔fpga loop against `soc_top_64` and demonstrates: read
  IDCODE, DTMCS, `haltreq` → `allhalted`, read dpc, read/WRITE a GPR, resume
  → `allresumeack`, with a CH_LOG burst interleaved mid-session. The
  operator-manual version is `jtag_debug_scenario_spec.spl` (generated manual:
  `doc/06_spec/01_unit/lib/hardware/link_mux/jtag_debug_scenario_spec.md`).
  Prefer extending these over print-debugging core state.
- **On hardware** this path needs the PMOD serial adapter (TX=H12, RX=E10,
  GND) — the KV260 carrier routes NO FT4232H channel to PL pins, so without
  the adapter the muxed link has no physical wire (same blocker as the UART
  soak; see the plan doc). Once wired, the host side is: demux CH_JTAG ↔
  OpenOCD `remote_bitbang` socket, log/term channels stay live on the same
  wire.

## Path 2 — BSCANE2 tunnel over the programming cable (board-ready)

Zero extra cabling: the debug TAP is reached through the SAME FT4232H used
for programming, via a Xilinx BSCANE2 (USER4) primitive and the
`bscane2_tap_bridge.vhd` de-framer. Enabled by the `G_DEBUG_JTAG` generate
guard on `soc_top_rv32.vhd` (default **false**; a debug bitstream sets it
true — no new top ports).

1. Build the debug bitstream (Vivado; hold `build/fpga/.vivado.lock`, ONE
   Vivado repo-wide) and program via
   `scripts/fpga/program_kv260_bitstream.shs`.
2. Attach — **one JTAG-chain client at a time** (hw_server ⊕ OpenOCD):
   - OpenOCD: `scripts/fpga/openocd_kv260_bscan.cfg` (FT4232H ch A, ZU+ PS
     TAP, `riscv use_bscan_tunnel 5 1` = DATA_REGISTER tunnel, inner IR=5).
   - Fallback: Vivado `hw_jtag` driving USER4 with the bridge's v1 framing
     directly (useful when validating tunnel framing interop — see
     `doc/03_plan/hardware/riscv/bscane2_tunnel_openocd_interop_boardverify.md`).
3. `scripts/fpga/check_kv260_jtag_debug.shs verify` — halt, read pc/GPRs,
   breakpoint, single-step, resume; fail-closed transcript.
4. **10-minute soak evidence without any UART**:
   `check_kv260_jtag_debug.shs soak` polls the running soak payload over
   JTAG — golden Adler-32 accumulates in **x8**, progress counter in **x18**
   (decoded from the payload ROM; `GOLDEN_EXPECTED=7EB5A8A9` for the staked
   COUNT=260M build) — enforcing ≥600 s wall, timestamped, golden compare.

## Sim gates (run before any board claim)

- `scripts/fpga/ghdl_validate_jtag_debug.shs` → `SOC JTAG DEBUG: ALL PASS`
  (raw JTAG halt/regs/step against the real rv32 hart, TCK = clk/8 through
  the 2-phase tck→clk CDC).
- `scripts/fpga/ghdl_validate_bscan_tunnel.shs` → tunnel self-consistency.
- `scripts/check/check-riscv-hardware-gates.shs` → JTAG VHDL tbs + the
  link_mux probes (`frame`/`mux`/`jtag_route` both modes,
  `link_mux_jtag_debug` interpreter-only).

## Troubleshooting / landmines

| Symptom | Cause / fix |
|---------|-------------|
| OpenOCD `unable to open ftdi device: -3` | Use the Vivado hw_server path for programming; for OpenOCD kill hw_server first (single-client) |
| `pgrep`/`pkill` for vivado/openocd matches itself | Agent shells embed the pattern — use `ps aux \| grep '[l]nx64.o/vivado'` bracket trick |
| `simple compile --backend=vhdl` forks endlessly | CLI self-delegation fork bomb — wrapper guard in `bin/release/simple`; bug doc `cli_compile_delegation_fork_bomb_wrapper_2026-07-24.md` |
| `bin/simple run` HIR "unresolved name" on `std.hardware.*` | Delegate to seed: `SIMPLE_BOOTSTRAP_DRIVER=$PWD/src/compiler_rust/target/bootstrap/simple`; bug doc `native_cli_run_std_hardware_brace_import_unresolved_2026-07-24.md` |
| Model probes fail under JIT | rv64 core model is interpreter-only (`SIMPLE_EXECUTION_MODE=interpreter`) |
| `hart.soc.core.pc = x` rejected | Interpreter refuses >2-level nested field ASSIGNMENT — level-by-level read-modify-writeback (reads are fine) |
| Silent serial log | Identify the fabric UART tty first (`probe_kv260_ps_uart_jtag.shs`); PL UART needs the PMOD adapter |
| Detached waiters never fire | Prefer synchronous `wait_on_run` / in-loop polling over detached notify chains |

## References

- Plan + board status: `doc/03_plan/hardware/riscv/fpga_board_bringup_jtag_10min_plan_2026-07-24.md`
- OpenOCD/GDB sim harnesses: `src/lib/hardware/debug/openocd_attach.md`, `gdb_e2e.md`
- Feature expert wiki: `doc/00_llm_process/feature_expert/riscv_soc_linux/skill.md`
- Board bring-up: `kria_k26_fpga_bringup.md`, `kria_k26_ml_carrier_bringup.md`
