
            Lattice Mapping Report File for Design Module 'shift7'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CSBGA132 -s 5 -oc Commercial
     shift7_impl1.ngd -o shift7_impl1_map.ncd -pr shift7_impl1.prf -mp
     shift7_impl1.mrp -lpf
     E:/fpgaproject/stepmxo2/swust/14.shift7/impl1/shift7_impl1.lpf -lpf
     E:/fpgaproject/stepmxo2/swust/14.shift7/shift7.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCSBGA132
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.8.0.115.3
Mapped on:  08/04/18  17:57:21

Design Summary
--------------

   Number of registers:      7 out of  4635 (0%)
      PFU registers:            7 out of  4320 (0%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:         5 out of  2160 (0%)
      SLICEs as Logic/ROM:      5 out of  2160 (0%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:          0 out of  2160 (0%)
   Number of LUT4s:          6 out of  4320 (0%)
      Number used as logic LUTs:          6
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 10 + 4(JTAG) out of 105 (13%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net clk_c: 5 loads, 5 rising, 0 falling (Driver: PIO clk )
   Number of Clock Enables:  0
   Number of LSRs:  1

                                    Page 1




Design:  shift7                                        Date:  08/04/18  17:57:21

Design Summary (cont)
---------------------
     Net rst_c: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net rst_c: 7 loads
     Net datain_c_1: 1 loads
     Net datain_c_2: 1 loads
     Net datain_c_3: 1 loads
     Net datain_c_4: 1 loads
     Net datain_c_5: 1 loads
     Net datain_c_6: 1 loads
     Net dataout_c: 1 loads
     Net data_1: 1 loads
     Net data_6_N_1_1: 1 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| dataout             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| rst                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| datain[6]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| datain[5]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| datain[4]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| datain[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| datain[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| datain[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| datain[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+




                                    Page 2




Design:  shift7                                        Date:  08/04/18  17:57:21

Removed logic
-------------

Block i18 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block i22 undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal GND_net undriven or does not drive anything - clipped.

Memory Usage
------------


     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 48 MB
        





































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights
     reserved.
