vendor_name = ModelSim
source_file = 1, /home/user/Projects/max10/max10_rpi/avl_if/synthesis/avl_if.qip
source_file = 1, /home/user/Projects/max10/max10_rpi/avl_if/synthesis/avl_if.v
source_file = 1, /home/user/Projects/max10/max10_rpi/avl_if/synthesis/submodules/altera_reset_controller.v
source_file = 1, /home/user/Projects/max10/max10_rpi/avl_if/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, /home/user/Projects/max10/max10_rpi/avl_if/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, /home/user/Projects/max10/max10_rpi/avl_if/synthesis/submodules/avl_if_mm_interconnect_0.v
source_file = 1, /home/user/Projects/max10/max10_rpi/avl_if/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, /home/user/Projects/max10/max10_rpi/avl_if/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, /home/user/Projects/max10/max10_rpi/avl_if/synthesis/submodules/altera_avalon_mm_bridge.v
source_file = 1, /home/user/Projects/max10/max10_rpi/avl_if/synthesis/submodules/adc.sv
source_file = 1, /home/user/Projects/max10/max10_rpi/max10_rpi.sv
source_file = 1, /home/user/Projects/max10/max10_rpi/pll.qip
source_file = 1, /home/user/Projects/max10/max10_rpi/pll.v
source_file = 1, /home/user/Projects/max10/max10_rpi/max10_rpi.sdc
source_file = 1, /home/user/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, /home/user/intelFPGA_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc
source_file = 1, /home/user/intelFPGA_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, /home/user/intelFPGA_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, /home/user/intelFPGA_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, /home/user/intelFPGA_lite/18.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/user/Projects/max10/max10_rpi/db/pll_altpll.v
source_file = 1, /home/user/Projects/ip/adc_max10/avalon/adc_ip/adc_core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
source_file = 1, /home/user/Projects/ip/adc_max10/avalon/adc_ip/adc_core/synthesis/submodules/chsel_code_converter_sw_to_hw.v
source_file = 1, /home/user/Projects/ip/adc_max10/avalon/adc_ip/adc_core/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
source_file = 1, /home/user/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/user/intelFPGA_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/user/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/user/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/user/intelFPGA_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/user/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/user/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/user/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/user/Projects/max10/max10_rpi/db/altsyncram_ofg1.tdf
design_name = max10_rpi
instance = comp, \ready~output , ready~output, max10_rpi, 1
instance = comp, \data[0]~output , data[0]~output, max10_rpi, 1
instance = comp, \data[1]~output , data[1]~output, max10_rpi, 1
instance = comp, \data[2]~output , data[2]~output, max10_rpi, 1
instance = comp, \data[3]~output , data[3]~output, max10_rpi, 1
instance = comp, \data[4]~output , data[4]~output, max10_rpi, 1
instance = comp, \data[5]~output , data[5]~output, max10_rpi, 1
instance = comp, \data[6]~output , data[6]~output, max10_rpi, 1
instance = comp, \data[7]~output , data[7]~output, max10_rpi, 1
instance = comp, \data[8]~output , data[8]~output, max10_rpi, 1
instance = comp, \data[9]~output , data[9]~output, max10_rpi, 1
instance = comp, \data[10]~output , data[10]~output, max10_rpi, 1
instance = comp, \data[11]~output , data[11]~output, max10_rpi, 1
instance = comp, \led[0]~output , led[0]~output, max10_rpi, 1
instance = comp, \led[1]~output , led[1]~output, max10_rpi, 1
instance = comp, \led[2]~output , led[2]~output, max10_rpi, 1
instance = comp, \led[3]~output , led[3]~output, max10_rpi, 1
instance = comp, \led[4]~output , led[4]~output, max10_rpi, 1
instance = comp, \led[5]~output , led[5]~output, max10_rpi, 1
instance = comp, \led[6]~output , led[6]~output, max10_rpi, 1
instance = comp, \led[7]~output , led[7]~output, max10_rpi, 1
instance = comp, \~ALTERA_TDO~~obuf , ~ALTERA_TDO~~obuf, max10_rpi, 1
instance = comp, \clk~input , clk~input, max10_rpi, 1
instance = comp, \pll_inst|altpll_component|auto_generated|pll1 , pll_inst|altpll_component|auto_generated|pll1, max10_rpi, 1
instance = comp, \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, max10_rpi, 1
instance = comp, \Equal0~1 , Equal0~1, max10_rpi, 1
instance = comp, \soc~input , soc~input, max10_rpi, 1
instance = comp, \Selector33~0 , Selector33~0, max10_rpi, 1
instance = comp, \Selector33~1 , Selector33~1, max10_rpi, 1
instance = comp, \avl_inst|mm_bridge_0|wr_reg_waitrequest~0 , avl_inst|mm_bridge_0|wr_reg_waitrequest~0, max10_rpi, 1
instance = comp, \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, max10_rpi, 1
instance = comp, \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], max10_rpi, 1
instance = comp, \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, max10_rpi, 1
instance = comp, \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], max10_rpi, 1
instance = comp, \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, max10_rpi, 1
instance = comp, \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, max10_rpi, 1
instance = comp, \avl_inst|mm_bridge_0|wr_reg_waitrequest , avl_inst|mm_bridge_0|wr_reg_waitrequest, max10_rpi, 1
instance = comp, \avl_inst|mm_bridge_0|wr_reg_read~0 , avl_inst|mm_bridge_0|wr_reg_read~0, max10_rpi, 1
instance = comp, \avl_inst|mm_bridge_0|wr_reg_read , avl_inst|mm_bridge_0|wr_reg_read, max10_rpi, 1
instance = comp, \avl_inst|mm_bridge_0|use_reg~0 , avl_inst|mm_bridge_0|use_reg~0, max10_rpi, 1
instance = comp, \avl_inst|mm_bridge_0|use_reg , avl_inst|mm_bridge_0|use_reg, max10_rpi, 1
instance = comp, \avl_inst|mm_bridge_0|cmd_read~0 , avl_inst|mm_bridge_0|cmd_read~0, max10_rpi, 1
instance = comp, \avl_inst|mm_bridge_0|cmd_read , avl_inst|mm_bridge_0|cmd_read, max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|st[1]~0 , avl_inst|adc_max10_0|st[1]~0, max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|st[1] , avl_inst|adc_max10_0|st[1], max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|soc~0 , avl_inst|adc_max10_0|soc~0, max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|soc~1 , avl_inst|adc_max10_0|soc~1, max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|soc , avl_inst|adc_max10_0|soc, max10_rpi, 1
instance = comp, \~GND , ~GND, max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|adc_inst|adcblock_instance|primitive_instance , avl_inst|adc_max10_0|adc_inst|adcblock_instance|primitive_instance, max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|st[0]~1 , avl_inst|adc_max10_0|st[0]~1, max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|st[0] , avl_inst|adc_max10_0|st[0], max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|Selector0~0 , avl_inst|adc_max10_0|Selector0~0, max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|readdatavalid , avl_inst|adc_max10_0|readdatavalid, max10_rpi, 1
instance = comp, \avl_inst|mm_bridge_0|rsp_readdatavalid , avl_inst|mm_bridge_0|rsp_readdatavalid, max10_rpi, 1
instance = comp, \st[31]~2 , st[31]~2, max10_rpi, 1
instance = comp, \st[31]~3 , st[31]~3, max10_rpi, 1
instance = comp, \st[31]~4 , st[31]~4, max10_rpi, 1
instance = comp, \st[0]~6 , st[0]~6, max10_rpi, 1
instance = comp, \st[0] , st[0], max10_rpi, 1
instance = comp, \st[1]~5 , st[1]~5, max10_rpi, 1
instance = comp, \st[1] , st[1], max10_rpi, 1
instance = comp, \st[2]~7 , st[2]~7, max10_rpi, 1
instance = comp, \st[2] , st[2], max10_rpi, 1
instance = comp, \Equal0~0 , Equal0~0, max10_rpi, 1
instance = comp, \read~input , read~input, max10_rpi, 1
instance = comp, \ready~0 , ready~0, max10_rpi, 1
instance = comp, \rd_data~0 , rd_data~0, max10_rpi, 1
instance = comp, \ready~1 , ready~1, max10_rpi, 1
instance = comp, \ready~reg0 , ready~reg0, max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|np[0]~28 , avl_inst|adc_max10_0|np[0]~28, max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|np[0]~9 , avl_inst|adc_max10_0|np[0]~9, max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|np[0] , avl_inst|adc_max10_0|np[0], max10_rpi, 1
instance = comp, \avl_inst|mm_bridge_0|rsp_readdata[0]~0 , avl_inst|mm_bridge_0|rsp_readdata[0]~0, max10_rpi, 1
instance = comp, \avl_inst|mm_bridge_0|rsp_readdata[0] , avl_inst|mm_bridge_0|rsp_readdata[0], max10_rpi, 1
instance = comp, \i[0]~9 , i[0]~9, max10_rpi, 1
instance = comp, \i[0] , i[0], max10_rpi, 1
instance = comp, \i[1]~10 , i[1]~10, max10_rpi, 1
instance = comp, \i[1] , i[1], max10_rpi, 1
instance = comp, \i[2]~12 , i[2]~12, max10_rpi, 1
instance = comp, \i[2] , i[2], max10_rpi, 1
instance = comp, \i[3]~14 , i[3]~14, max10_rpi, 1
instance = comp, \i[3] , i[3], max10_rpi, 1
instance = comp, \i[4]~16 , i[4]~16, max10_rpi, 1
instance = comp, \i[4] , i[4], max10_rpi, 1
instance = comp, \i[5]~18 , i[5]~18, max10_rpi, 1
instance = comp, \i[5] , i[5], max10_rpi, 1
instance = comp, \i[6]~20 , i[6]~20, max10_rpi, 1
instance = comp, \i[6] , i[6], max10_rpi, 1
instance = comp, \i[7]~22 , i[7]~22, max10_rpi, 1
instance = comp, \i[7] , i[7], max10_rpi, 1
instance = comp, \i[8]~24 , i[8]~24, max10_rpi, 1
instance = comp, \i[8] , i[8], max10_rpi, 1
instance = comp, \i[9]~26 , i[9]~26, max10_rpi, 1
instance = comp, \i[9] , i[9], max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[19] , rd_data_rtl_0_bypass[19], max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[17]~feeder , rd_data_rtl_0_bypass[17]~feeder, max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[17] , rd_data_rtl_0_bypass[17], max10_rpi, 1
instance = comp, \j[8] , j[8], max10_rpi, 1
instance = comp, \st_rpi[0]~0 , st_rpi[0]~0, max10_rpi, 1
instance = comp, \st_rpi[0] , st_rpi[0], max10_rpi, 1
instance = comp, \Selector59~2 , Selector59~2, max10_rpi, 1
instance = comp, \j[1] , j[1], max10_rpi, 1
instance = comp, \j[0] , j[0], max10_rpi, 1
instance = comp, \Add1~0 , Add1~0, max10_rpi, 1
instance = comp, \Add1~4 , Add1~4, max10_rpi, 1
instance = comp, \Add1~6 , Add1~6, max10_rpi, 1
instance = comp, \j[2] , j[2], max10_rpi, 1
instance = comp, \Add1~7 , Add1~7, max10_rpi, 1
instance = comp, \Add1~9 , Add1~9, max10_rpi, 1
instance = comp, \j[3] , j[3], max10_rpi, 1
instance = comp, \Add1~10 , Add1~10, max10_rpi, 1
instance = comp, \Add1~12 , Add1~12, max10_rpi, 1
instance = comp, \j[9] , j[9], max10_rpi, 1
instance = comp, \Add1~25 , Add1~25, max10_rpi, 1
instance = comp, \Add1~28 , Add1~28, max10_rpi, 1
instance = comp, \Add1~30 , Add1~30, max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|np[1]~10 , avl_inst|adc_max10_0|np[1]~10, max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|np[1] , avl_inst|adc_max10_0|np[1], max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|readdata[1] , avl_inst|adc_max10_0|readdata[1], max10_rpi, 1
instance = comp, \avl_inst|mm_bridge_0|rsp_readdata[1]~feeder , avl_inst|mm_bridge_0|rsp_readdata[1]~feeder, max10_rpi, 1
instance = comp, \avl_inst|mm_bridge_0|rsp_readdata[1] , avl_inst|mm_bridge_0|rsp_readdata[1], max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|np[2]~12 , avl_inst|adc_max10_0|np[2]~12, max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|np[2] , avl_inst|adc_max10_0|np[2], max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|readdata[2]~feeder , avl_inst|adc_max10_0|readdata[2]~feeder, max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|readdata[2] , avl_inst|adc_max10_0|readdata[2], max10_rpi, 1
instance = comp, \avl_inst|mm_bridge_0|rsp_readdata[2]~feeder , avl_inst|mm_bridge_0|rsp_readdata[2]~feeder, max10_rpi, 1
instance = comp, \avl_inst|mm_bridge_0|rsp_readdata[2] , avl_inst|mm_bridge_0|rsp_readdata[2], max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|np[3]~14 , avl_inst|adc_max10_0|np[3]~14, max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|np[3] , avl_inst|adc_max10_0|np[3], max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|readdata[3] , avl_inst|adc_max10_0|readdata[3], max10_rpi, 1
instance = comp, \avl_inst|mm_bridge_0|rsp_readdata[3] , avl_inst|mm_bridge_0|rsp_readdata[3], max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|np[4]~16 , avl_inst|adc_max10_0|np[4]~16, max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|np[4] , avl_inst|adc_max10_0|np[4], max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|readdata[4]~feeder , avl_inst|adc_max10_0|readdata[4]~feeder, max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|readdata[4] , avl_inst|adc_max10_0|readdata[4], max10_rpi, 1
instance = comp, \avl_inst|mm_bridge_0|rsp_readdata[4]~feeder , avl_inst|mm_bridge_0|rsp_readdata[4]~feeder, max10_rpi, 1
instance = comp, \avl_inst|mm_bridge_0|rsp_readdata[4] , avl_inst|mm_bridge_0|rsp_readdata[4], max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|np[5]~18 , avl_inst|adc_max10_0|np[5]~18, max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|np[5] , avl_inst|adc_max10_0|np[5], max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|readdata[5] , avl_inst|adc_max10_0|readdata[5], max10_rpi, 1
instance = comp, \avl_inst|mm_bridge_0|rsp_readdata[5] , avl_inst|mm_bridge_0|rsp_readdata[5], max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|np[6]~20 , avl_inst|adc_max10_0|np[6]~20, max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|np[6] , avl_inst|adc_max10_0|np[6], max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|readdata[6] , avl_inst|adc_max10_0|readdata[6], max10_rpi, 1
instance = comp, \avl_inst|mm_bridge_0|rsp_readdata[6]~feeder , avl_inst|mm_bridge_0|rsp_readdata[6]~feeder, max10_rpi, 1
instance = comp, \avl_inst|mm_bridge_0|rsp_readdata[6] , avl_inst|mm_bridge_0|rsp_readdata[6], max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|np[7]~22 , avl_inst|adc_max10_0|np[7]~22, max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|np[7] , avl_inst|adc_max10_0|np[7], max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|readdata[7]~feeder , avl_inst|adc_max10_0|readdata[7]~feeder, max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|readdata[7] , avl_inst|adc_max10_0|readdata[7], max10_rpi, 1
instance = comp, \avl_inst|mm_bridge_0|rsp_readdata[7] , avl_inst|mm_bridge_0|rsp_readdata[7], max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|np[8]~24 , avl_inst|adc_max10_0|np[8]~24, max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|np[8] , avl_inst|adc_max10_0|np[8], max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|readdata[8]~feeder , avl_inst|adc_max10_0|readdata[8]~feeder, max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|readdata[8] , avl_inst|adc_max10_0|readdata[8], max10_rpi, 1
instance = comp, \avl_inst|mm_bridge_0|rsp_readdata[8]~feeder , avl_inst|mm_bridge_0|rsp_readdata[8]~feeder, max10_rpi, 1
instance = comp, \avl_inst|mm_bridge_0|rsp_readdata[8] , avl_inst|mm_bridge_0|rsp_readdata[8], max10_rpi, 1
instance = comp, \rd_data_rtl_0|auto_generated|ram_block1a0 , rd_data_rtl_0|auto_generated|ram_block1a0, max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[26]~feeder , rd_data_rtl_0_bypass[26]~feeder, max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[26] , rd_data_rtl_0_bypass[26], max10_rpi, 1
instance = comp, \rd_data~13 , rd_data~13, max10_rpi, 1
instance = comp, \data[0]~0 , data[0]~0, max10_rpi, 1
instance = comp, \data[5]~reg0 , data[5]~reg0, max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[25]~feeder , rd_data_rtl_0_bypass[25]~feeder, max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[25] , rd_data_rtl_0_bypass[25], max10_rpi, 1
instance = comp, \rd_data~12 , rd_data~12, max10_rpi, 1
instance = comp, \data[4]~reg0 , data[4]~reg0, max10_rpi, 1
instance = comp, \Equal5~3 , Equal5~3, max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[22] , rd_data_rtl_0_bypass[22], max10_rpi, 1
instance = comp, \rd_data~9 , rd_data~9, max10_rpi, 1
instance = comp, \data[1]~reg0 , data[1]~reg0, max10_rpi, 1
instance = comp, \Equal5~1 , Equal5~1, max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[28] , rd_data_rtl_0_bypass[28], max10_rpi, 1
instance = comp, \rd_data~15 , rd_data~15, max10_rpi, 1
instance = comp, \data[7]~reg0 , data[7]~reg0, max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[27] , rd_data_rtl_0_bypass[27], max10_rpi, 1
instance = comp, \rd_data~14 , rd_data~14, max10_rpi, 1
instance = comp, \data[6]~reg0 , data[6]~reg0, max10_rpi, 1
instance = comp, \Equal5~4 , Equal5~4, max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[23] , rd_data_rtl_0_bypass[23], max10_rpi, 1
instance = comp, \rd_data~10 , rd_data~10, max10_rpi, 1
instance = comp, \data[2]~reg0 , data[2]~reg0, max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[24] , rd_data_rtl_0_bypass[24], max10_rpi, 1
instance = comp, \rd_data~11 , rd_data~11, max10_rpi, 1
instance = comp, \data[3]~reg0 , data[3]~reg0, max10_rpi, 1
instance = comp, \Equal5~2 , Equal5~2, max10_rpi, 1
instance = comp, \Equal5~5 , Equal5~5, max10_rpi, 1
instance = comp, \Add1~2 , Add1~2, max10_rpi, 1
instance = comp, \Add1~13 , Add1~13, max10_rpi, 1
instance = comp, \Add1~15 , Add1~15, max10_rpi, 1
instance = comp, \j[4] , j[4], max10_rpi, 1
instance = comp, \Add1~16 , Add1~16, max10_rpi, 1
instance = comp, \Add1~18 , Add1~18, max10_rpi, 1
instance = comp, \j[5] , j[5], max10_rpi, 1
instance = comp, \Add1~19 , Add1~19, max10_rpi, 1
instance = comp, \Add1~21 , Add1~21, max10_rpi, 1
instance = comp, \j[6] , j[6], max10_rpi, 1
instance = comp, \Add1~22 , Add1~22, max10_rpi, 1
instance = comp, \Add1~24 , Add1~24, max10_rpi, 1
instance = comp, \j[7] , j[7], max10_rpi, 1
instance = comp, \Add1~27 , Add1~27, max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[18] , rd_data_rtl_0_bypass[18], max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[20]~feeder , rd_data_rtl_0_bypass[20]~feeder, max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[20] , rd_data_rtl_0_bypass[20], max10_rpi, 1
instance = comp, \rd_data~6 , rd_data~6, max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[0] , rd_data_rtl_0_bypass[0], max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[11] , rd_data_rtl_0_bypass[11], max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[9]~feeder , rd_data_rtl_0_bypass[9]~feeder, max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[9] , rd_data_rtl_0_bypass[9], max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[12] , rd_data_rtl_0_bypass[12], max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[10]~feeder , rd_data_rtl_0_bypass[10]~feeder, max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[10] , rd_data_rtl_0_bypass[10], max10_rpi, 1
instance = comp, \rd_data~3 , rd_data~3, max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[6]~feeder , rd_data_rtl_0_bypass[6]~feeder, max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[6] , rd_data_rtl_0_bypass[6], max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[5]~feeder , rd_data_rtl_0_bypass[5]~feeder, max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[5] , rd_data_rtl_0_bypass[5], max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[8] , rd_data_rtl_0_bypass[8], max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[7] , rd_data_rtl_0_bypass[7], max10_rpi, 1
instance = comp, \rd_data~2 , rd_data~2, max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[16]~feeder , rd_data_rtl_0_bypass[16]~feeder, max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[16] , rd_data_rtl_0_bypass[16], max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[13]~feeder , rd_data_rtl_0_bypass[13]~feeder, max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[13] , rd_data_rtl_0_bypass[13], max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[14] , rd_data_rtl_0_bypass[14], max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[15]~feeder , rd_data_rtl_0_bypass[15]~feeder, max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[15] , rd_data_rtl_0_bypass[15], max10_rpi, 1
instance = comp, \rd_data~4 , rd_data~4, max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[3]~feeder , rd_data_rtl_0_bypass[3]~feeder, max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[3] , rd_data_rtl_0_bypass[3], max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[1] , rd_data_rtl_0_bypass[1], max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[4] , rd_data_rtl_0_bypass[4], max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[2]~feeder , rd_data_rtl_0_bypass[2]~feeder, max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[2] , rd_data_rtl_0_bypass[2], max10_rpi, 1
instance = comp, \rd_data~1 , rd_data~1, max10_rpi, 1
instance = comp, \rd_data~5 , rd_data~5, max10_rpi, 1
instance = comp, \rd_data~7 , rd_data~7, max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|np[9]~26 , avl_inst|adc_max10_0|np[9]~26, max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|np[9] , avl_inst|adc_max10_0|np[9], max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|readdata[9]~feeder , avl_inst|adc_max10_0|readdata[9]~feeder, max10_rpi, 1
instance = comp, \avl_inst|adc_max10_0|readdata[9] , avl_inst|adc_max10_0|readdata[9], max10_rpi, 1
instance = comp, \avl_inst|mm_bridge_0|rsp_readdata[9] , avl_inst|mm_bridge_0|rsp_readdata[9], max10_rpi, 1
instance = comp, \rd_data_rtl_0|auto_generated|ram_block1a9 , rd_data_rtl_0|auto_generated|ram_block1a9, max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[30]~feeder , rd_data_rtl_0_bypass[30]~feeder, max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[30] , rd_data_rtl_0_bypass[30], max10_rpi, 1
instance = comp, \rd_data~17 , rd_data~17, max10_rpi, 1
instance = comp, \data[9]~reg0 , data[9]~reg0, max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[29]~feeder , rd_data_rtl_0_bypass[29]~feeder, max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[29] , rd_data_rtl_0_bypass[29], max10_rpi, 1
instance = comp, \rd_data~16 , rd_data~16, max10_rpi, 1
instance = comp, \data[8]~reg0 , data[8]~reg0, max10_rpi, 1
instance = comp, \Equal5~0 , Equal5~0, max10_rpi, 1
instance = comp, \Selector96~0 , Selector96~0, max10_rpi, 1
instance = comp, \Selector96~1 , Selector96~1, max10_rpi, 1
instance = comp, \st_rpi[1] , st_rpi[1], max10_rpi, 1
instance = comp, \Selector59~0 , Selector59~0, max10_rpi, 1
instance = comp, \Selector59~1 , Selector59~1, max10_rpi, 1
instance = comp, \Add1~3 , Add1~3, max10_rpi, 1
instance = comp, \rd_data_rtl_0_bypass[21] , rd_data_rtl_0_bypass[21], max10_rpi, 1
instance = comp, \rd_data~8 , rd_data~8, max10_rpi, 1
instance = comp, \data[0]~reg0 , data[0]~reg0, max10_rpi, 1
instance = comp, \err[0]~0 , err[0]~0, max10_rpi, 1
instance = comp, \err[0] , err[0], max10_rpi, 1
instance = comp, \led[0]~reg0 , led[0]~reg0, max10_rpi, 1
instance = comp, \led[7]~reg0feeder , led[7]~reg0feeder, max10_rpi, 1
instance = comp, \led[7]~reg0 , led[7]~reg0, max10_rpi, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, max10_rpi, 1
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, max10_rpi, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, max10_rpi, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, max10_rpi, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, max10_rpi, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, max10_rpi, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, max10_rpi, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, max10_rpi, 1
instance = comp, \~ALTERA_ADC1IN1~~ibuf , ~ALTERA_ADC1IN1~~ibuf, max10_rpi, 1
instance = comp, \~ALTERA_ADC1IN2~~ibuf , ~ALTERA_ADC1IN2~~ibuf, max10_rpi, 1
instance = comp, \~ALTERA_ADC1IN3~~ibuf , ~ALTERA_ADC1IN3~~ibuf, max10_rpi, 1
instance = comp, \~ALTERA_ADC1IN4~~ibuf , ~ALTERA_ADC1IN4~~ibuf, max10_rpi, 1
instance = comp, \~ALTERA_ADC1IN5~~ibuf , ~ALTERA_ADC1IN5~~ibuf, max10_rpi, 1
instance = comp, \~ALTERA_ADC1IN6~~ibuf , ~ALTERA_ADC1IN6~~ibuf, max10_rpi, 1
instance = comp, \~ALTERA_ADC1IN7~~ibuf , ~ALTERA_ADC1IN7~~ibuf, max10_rpi, 1
instance = comp, \~ALTERA_ADC1IN8~~ibuf , ~ALTERA_ADC1IN8~~ibuf, max10_rpi, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, max10_rpi, 1
