#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed May 22 15:08:15 2019
# Process ID: 31912
# Current directory: L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH22_AXI_VDMA_OV5640/Miz_sys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34288 L:\XILINX_FPGA\02_example_SOC\02_example_SOC\02_example_SOC\CH22_AXI_VDMA_OV5640\Miz_sys\Miz_sys.xpr
# Log file: L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH22_AXI_VDMA_OV5640/Miz_sys/vivado.log
# Journal file: L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH22_AXI_VDMA_OV5640/Miz_sys\vivado.jou
#-----------------------------------------------------------
start_gui
open_project L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH22_AXI_VDMA_OV5640/Miz_sys/Miz_sys.xpr
update_compile_order -fileset sources_1
open_bd_design {L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH22_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
close_project
open_project L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH23_IIC_Register_MT9V034/Miz_sys/Miz_sys.xpr
update_compile_order -fileset sources_1
open_bd_design {L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH23_IIC_Register_MT9V034/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
open_bd_design {L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH23_IIC_Register_MT9V034/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
open_bd_design {L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH23_IIC_Register_MT9V034/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
open_bd_design {L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH23_IIC_Register_MT9V034/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
open_bd_design {L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH23_IIC_Register_MT9V034/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
open_bd_design {L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH23_IIC_Register_MT9V034/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
open_bd_design {L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH23_IIC_Register_MT9V034/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
open_bd_design {L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH23_IIC_Register_MT9V034/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
open_bd_design {L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH23_IIC_Register_MT9V034/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
