// Seed: 163013875
module module_0 (
    input id_0,
    output tri id_1,
    input id_2
);
  assign id_1 = id_2;
  logic id_3;
  generate
    assign id_1[1] = 1'b0;
  endgenerate
endmodule
