{
    "micro/bm_add_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_add_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_add_lpm.blif",
        "max_rss(MiB)": 74.6,
        "exec_time(ms)": 110.6,
        "techmap_time(ms)": 4.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_add_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_add_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_add_lpm.blif",
        "max_rss(MiB)": 54,
        "exec_time(ms)": 21.6,
        "techmap_time(ms)": 4,
        "Pi": 4,
        "Po": 2,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "micro/bm_add_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_add_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_add_lpm.blif",
        "max_rss(MiB)": 70.5,
        "exec_time(ms)": 97.9,
        "techmap_time(ms)": 3.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "micro/bm_add_lpm/no_arch": {
        "test_name": "micro/bm_add_lpm/no_arch",
        "input_blif": "bm_add_lpm.blif",
        "max_rss(MiB)": 51,
        "exec_time(ms)": 15.9,
        "techmap_time(ms)": 4.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 5,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "micro/bm_and_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_and_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_and_log.blif",
        "max_rss(MiB)": 99.4,
        "exec_time(ms)": 183.4,
        "techmap_time(ms)": 20.3,
        "Pi": 64,
        "Po": 32,
        "logic element": 64,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "micro/bm_and_log/k6_N10_40nm": {
        "test_name": "micro/bm_and_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_and_log.blif",
        "max_rss(MiB)": 81.4,
        "exec_time(ms)": 102.9,
        "techmap_time(ms)": 20.2,
        "Pi": 64,
        "Po": 32,
        "logic element": 64,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "micro/bm_and_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_and_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_and_log.blif",
        "max_rss(MiB)": 98.9,
        "exec_time(ms)": 167.3,
        "techmap_time(ms)": 17.3,
        "Pi": 64,
        "Po": 32,
        "logic element": 64,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "micro/bm_and_log/no_arch": {
        "test_name": "micro/bm_and_log/no_arch",
        "input_blif": "bm_and_log.blif",
        "max_rss(MiB)": 78.6,
        "exec_time(ms)": 111.7,
        "techmap_time(ms)": 20.7,
        "Pi": 64,
        "Po": 32,
        "logic element": 64,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "micro/bm_arithmetic_unused_bits/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_arithmetic_unused_bits/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_arithmetic_unused_bits.blif",
        "max_rss(MiB)": 116.5,
        "exec_time(ms)": 1455.7,
        "techmap_time(ms)": 138.6,
        "Latch Drivers": 1,
        "Pi": 608,
        "Po": 144,
        "logic element": 232,
        "latch": 144,
        "Adder": 184,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 232,
        "Total Node": 565
    },
    "micro/bm_arithmetic_unused_bits/k6_N10_40nm": {
        "test_name": "micro/bm_arithmetic_unused_bits/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_arithmetic_unused_bits.blif",
        "max_rss(MiB)": 157.2,
        "exec_time(ms)": 7215.6,
        "techmap_time(ms)": 270.8,
        "Latch Drivers": 1,
        "Pi": 528,
        "Po": 144,
        "logic element": 3880,
        "latch": 144,
        "generic logic size": 6,
        "Longest Path": 66,
        "Average Path": 5,
        "Estimated LUTs": 3880,
        "Total Node": 4025
    },
    "micro/bm_arithmetic_unused_bits/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_arithmetic_unused_bits/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_arithmetic_unused_bits.blif",
        "max_rss(MiB)": 116.2,
        "exec_time(ms)": 1409.5,
        "techmap_time(ms)": 140.6,
        "Latch Drivers": 1,
        "Pi": 608,
        "Po": 144,
        "logic element": 496,
        "latch": 144,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 496,
        "Total Node": 645
    },
    "micro/bm_arithmetic_unused_bits/no_arch": {
        "test_name": "micro/bm_arithmetic_unused_bits/no_arch",
        "input_blif": "bm_arithmetic_unused_bits.blif",
        "max_rss(MiB)": 156,
        "exec_time(ms)": 7240.5,
        "techmap_time(ms)": 298.3,
        "Latch Drivers": 1,
        "Pi": 528,
        "Po": 144,
        "logic element": 3880,
        "latch": 144,
        "Longest Path": 66,
        "Average Path": 5,
        "Estimated LUTs": 3880,
        "Total Node": 4025
    },
    "micro/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_base_multiply.blif",
        "max_rss(MiB)": 102.5,
        "exec_time(ms)": 439.1,
        "techmap_time(ms)": 46.6,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 102,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 102,
        "Total Node": 162
    },
    "micro/bm_base_multiply/k6_N10_40nm": {
        "test_name": "micro/bm_base_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_base_multiply.blif",
        "max_rss(MiB)": 90.4,
        "exec_time(ms)": 1380.1,
        "techmap_time(ms)": 63.2,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 787,
        "latch": 55,
        "generic logic size": 6,
        "Longest Path": 26,
        "Average Path": 5,
        "Estimated LUTs": 787,
        "Total Node": 843
    },
    "micro/bm_base_multiply/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_base_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_base_multiply.blif",
        "max_rss(MiB)": 101.7,
        "exec_time(ms)": 412.2,
        "techmap_time(ms)": 52,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 102,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 102,
        "Total Node": 162
    },
    "micro/bm_base_multiply/no_arch": {
        "test_name": "micro/bm_base_multiply/no_arch",
        "input_blif": "bm_base_multiply.blif",
        "max_rss(MiB)": 87.6,
        "exec_time(ms)": 1274.4,
        "techmap_time(ms)": 57.2,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 787,
        "latch": 55,
        "Longest Path": 26,
        "Average Path": 5,
        "Estimated LUTs": 787,
        "Total Node": 843
    },
    "micro/bm_dag1_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag1_log.blif",
        "max_rss(MiB)": 79.6,
        "exec_time(ms)": 114.3,
        "techmap_time(ms)": 9.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_dag1_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag1_log.blif",
        "max_rss(MiB)": 61.9,
        "exec_time(ms)": 74,
        "techmap_time(ms)": 32.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_dag1_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag1_log.blif",
        "max_rss(MiB)": 78.8,
        "exec_time(ms)": 112,
        "techmap_time(ms)": 8.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_dag1_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag1_log_mod.blif",
        "max_rss(MiB)": 98.1,
        "exec_time(ms)": 150.7,
        "techmap_time(ms)": 19.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 33
    },
    "micro/bm_dag1_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag1_log_mod.blif",
        "max_rss(MiB)": 81.5,
        "exec_time(ms)": 63.3,
        "techmap_time(ms)": 19.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 33
    },
    "micro/bm_dag1_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag1_log_mod.blif",
        "max_rss(MiB)": 97.5,
        "exec_time(ms)": 144.6,
        "techmap_time(ms)": 19,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 33
    },
    "micro/bm_dag1_log_mod/no_arch": {
        "test_name": "micro/bm_dag1_log_mod/no_arch",
        "input_blif": "bm_dag1_log_mod.blif",
        "max_rss(MiB)": 78.9,
        "exec_time(ms)": 66.4,
        "techmap_time(ms)": 19,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 8,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 33
    },
    "micro/bm_dag1_log/no_arch": {
        "test_name": "micro/bm_dag1_log/no_arch",
        "input_blif": "bm_dag1_log.blif",
        "max_rss(MiB)": 59.1,
        "exec_time(ms)": 27.5,
        "techmap_time(ms)": 8.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_dag1_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag1_lpm.blif",
        "max_rss(MiB)": 99.2,
        "exec_time(ms)": 154.1,
        "techmap_time(ms)": 8.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "Adder": 15,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 6,
        "Total Node": 21
    },
    "micro/bm_dag1_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag1_lpm.blif",
        "max_rss(MiB)": 74.4,
        "exec_time(ms)": 45,
        "techmap_time(ms)": 8.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 21,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 21,
        "Total Node": 21
    },
    "micro/bm_dag1_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag1_lpm.blif",
        "max_rss(MiB)": 91,
        "exec_time(ms)": 121.9,
        "techmap_time(ms)": 8.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 21,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 21,
        "Total Node": 21
    },
    "micro/bm_dag1_lpm/no_arch": {
        "test_name": "micro/bm_dag1_lpm/no_arch",
        "input_blif": "bm_dag1_lpm.blif",
        "max_rss(MiB)": 71.6,
        "exec_time(ms)": 39,
        "techmap_time(ms)": 8.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 21,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 21,
        "Total Node": 21
    },
    "micro/bm_dag1_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag1_mod.blif",
        "max_rss(MiB)": 99.6,
        "exec_time(ms)": 165.3,
        "techmap_time(ms)": 21.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 13,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 38
    },
    "micro/bm_dag1_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag1_mod.blif",
        "max_rss(MiB)": 81.3,
        "exec_time(ms)": 67.8,
        "techmap_time(ms)": 20.5,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 38
    },
    "micro/bm_dag1_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag1_mod.blif",
        "max_rss(MiB)": 98.5,
        "exec_time(ms)": 151.2,
        "techmap_time(ms)": 20.3,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 38
    },
    "micro/bm_dag1_mod/no_arch": {
        "test_name": "micro/bm_dag1_mod/no_arch",
        "input_blif": "bm_dag1_mod.blif",
        "max_rss(MiB)": 78.8,
        "exec_time(ms)": 57.2,
        "techmap_time(ms)": 20,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 13,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 38
    },
    "micro/bm_dag2_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag2_log.blif",
        "max_rss(MiB)": 79.2,
        "exec_time(ms)": 115.2,
        "techmap_time(ms)": 8.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_dag2_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag2_log.blif",
        "max_rss(MiB)": 62.1,
        "exec_time(ms)": 33.7,
        "techmap_time(ms)": 8.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_dag2_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag2_log.blif",
        "max_rss(MiB)": 78.5,
        "exec_time(ms)": 101.6,
        "techmap_time(ms)": 8.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_dag2_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag2_log_mod.blif",
        "max_rss(MiB)": 86.1,
        "exec_time(ms)": 123.5,
        "techmap_time(ms)": 13,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 14,
        "latch": 7,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 22
    },
    "micro/bm_dag2_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag2_log_mod.blif",
        "max_rss(MiB)": 69,
        "exec_time(ms)": 42.9,
        "techmap_time(ms)": 13.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 14,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 22
    },
    "micro/bm_dag2_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag2_log_mod.blif",
        "max_rss(MiB)": 85.4,
        "exec_time(ms)": 120,
        "techmap_time(ms)": 13.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 14,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 22
    },
    "micro/bm_dag2_log_mod/no_arch": {
        "test_name": "micro/bm_dag2_log_mod/no_arch",
        "input_blif": "bm_dag2_log_mod.blif",
        "max_rss(MiB)": 65.9,
        "exec_time(ms)": 39.7,
        "techmap_time(ms)": 14.7,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 14,
        "latch": 7,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 22
    },
    "micro/bm_dag2_log/no_arch": {
        "test_name": "micro/bm_dag2_log/no_arch",
        "input_blif": "bm_dag2_log.blif",
        "max_rss(MiB)": 59,
        "exec_time(ms)": 26.8,
        "techmap_time(ms)": 8.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 12,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_dag2_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag2_lpm.blif",
        "max_rss(MiB)": 88.9,
        "exec_time(ms)": 112.6,
        "techmap_time(ms)": 6.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Adder": 9,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 4,
        "Total Node": 13
    },
    "micro/bm_dag2_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag2_lpm.blif",
        "max_rss(MiB)": 65,
        "exec_time(ms)": 35.6,
        "techmap_time(ms)": 7.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 13,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 13,
        "Total Node": 13
    },
    "micro/bm_dag2_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag2_lpm.blif",
        "max_rss(MiB)": 81.4,
        "exec_time(ms)": 113.8,
        "techmap_time(ms)": 6.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 13,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 13,
        "Total Node": 13
    },
    "micro/bm_dag2_lpm/no_arch": {
        "test_name": "micro/bm_dag2_lpm/no_arch",
        "input_blif": "bm_dag2_lpm.blif",
        "max_rss(MiB)": 61.9,
        "exec_time(ms)": 28.9,
        "techmap_time(ms)": 7.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 13,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 13,
        "Total Node": 13
    },
    "micro/bm_dag2_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag2_mod.blif",
        "max_rss(MiB)": 86.2,
        "exec_time(ms)": 124.5,
        "techmap_time(ms)": 10.7,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 14,
        "latch": 7,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 22
    },
    "micro/bm_dag2_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag2_mod.blif",
        "max_rss(MiB)": 68.5,
        "exec_time(ms)": 46.2,
        "techmap_time(ms)": 14,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 14,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 22
    },
    "micro/bm_dag2_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag2_mod.blif",
        "max_rss(MiB)": 85.3,
        "exec_time(ms)": 121.7,
        "techmap_time(ms)": 13.3,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 14,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 22
    },
    "micro/bm_dag2_mod/no_arch": {
        "test_name": "micro/bm_dag2_mod/no_arch",
        "input_blif": "bm_dag2_mod.blif",
        "max_rss(MiB)": 65.6,
        "exec_time(ms)": 36.4,
        "techmap_time(ms)": 12.9,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 14,
        "latch": 7,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 22
    },
    "micro/bm_dag3_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag3_log.blif",
        "max_rss(MiB)": 88.6,
        "exec_time(ms)": 127.4,
        "techmap_time(ms)": 11.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 20,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 20,
        "Total Node": 20
    },
    "micro/bm_dag3_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag3_log.blif",
        "max_rss(MiB)": 71.5,
        "exec_time(ms)": 44.4,
        "techmap_time(ms)": 10.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 20,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 20,
        "Total Node": 20
    },
    "micro/bm_dag3_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag3_log.blif",
        "max_rss(MiB)": 88,
        "exec_time(ms)": 116.7,
        "techmap_time(ms)": 10.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 20,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 20,
        "Total Node": 20
    },
    "micro/bm_dag3_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag3_log_mod.blif",
        "max_rss(MiB)": 100.8,
        "exec_time(ms)": 169.4,
        "techmap_time(ms)": 25.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 41,
        "latch": 12,
        "generic logic size": 4,
        "Longest Path": 19,
        "Average Path": 6,
        "Estimated LUTs": 41,
        "Total Node": 54
    },
    "micro/bm_dag3_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag3_log_mod.blif",
        "max_rss(MiB)": 82.8,
        "exec_time(ms)": 91.6,
        "techmap_time(ms)": 25.7,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 41,
        "latch": 12,
        "generic logic size": 6,
        "Longest Path": 19,
        "Average Path": 6,
        "Estimated LUTs": 41,
        "Total Node": 54
    },
    "micro/bm_dag3_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag3_log_mod.blif",
        "max_rss(MiB)": 100.1,
        "exec_time(ms)": 164.6,
        "techmap_time(ms)": 20.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 41,
        "latch": 12,
        "generic logic size": 6,
        "Longest Path": 19,
        "Average Path": 6,
        "Estimated LUTs": 41,
        "Total Node": 54
    },
    "micro/bm_dag3_log_mod/no_arch": {
        "test_name": "micro/bm_dag3_log_mod/no_arch",
        "input_blif": "bm_dag3_log_mod.blif",
        "max_rss(MiB)": 80.3,
        "exec_time(ms)": 85.3,
        "techmap_time(ms)": 26.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 41,
        "latch": 12,
        "Longest Path": 19,
        "Average Path": 6,
        "Estimated LUTs": 41,
        "Total Node": 54
    },
    "micro/bm_dag3_log/no_arch": {
        "test_name": "micro/bm_dag3_log/no_arch",
        "input_blif": "bm_dag3_log.blif",
        "max_rss(MiB)": 68.2,
        "exec_time(ms)": 36.6,
        "techmap_time(ms)": 11.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 20,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 20,
        "Total Node": 20
    },
    "micro/bm_dag3_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag3_lpm.blif",
        "max_rss(MiB)": 99.4,
        "exec_time(ms)": 163.6,
        "techmap_time(ms)": 9.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Adder": 21,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 4,
        "Total Node": 25
    },
    "micro/bm_dag3_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag3_lpm.blif",
        "max_rss(MiB)": 80.1,
        "exec_time(ms)": 54.4,
        "techmap_time(ms)": 9.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 25,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 7,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "micro/bm_dag3_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag3_lpm.blif",
        "max_rss(MiB)": 97.2,
        "exec_time(ms)": 123.8,
        "techmap_time(ms)": 9.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 25,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 7,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "micro/bm_dag3_lpm_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag3_lpm_log.blif",
        "max_rss(MiB)": 99.5,
        "exec_time(ms)": 155.9,
        "techmap_time(ms)": 13.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 18,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 18,
        "Total Node": 24
    },
    "micro/bm_dag3_lpm_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag3_lpm_log.blif",
        "max_rss(MiB)": 78.1,
        "exec_time(ms)": 54.8,
        "techmap_time(ms)": 13.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 24,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 24,
        "Total Node": 24
    },
    "micro/bm_dag3_lpm_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag3_lpm_log.blif",
        "max_rss(MiB)": 94.6,
        "exec_time(ms)": 125.1,
        "techmap_time(ms)": 12,
        "Pi": 4,
        "Po": 2,
        "logic element": 24,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 24,
        "Total Node": 24
    },
    "micro/bm_dag3_lpm_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag3_lpm_log_mod.blif",
        "max_rss(MiB)": 101.4,
        "exec_time(ms)": 231.3,
        "techmap_time(ms)": 26.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 40,
        "latch": 12,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 20,
        "Average Path": 6,
        "Estimated LUTs": 40,
        "Total Node": 59
    },
    "micro/bm_dag3_lpm_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag3_lpm_log_mod.blif",
        "max_rss(MiB)": 83.2,
        "exec_time(ms)": 88.7,
        "techmap_time(ms)": 26.5,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 43,
        "latch": 12,
        "generic logic size": 6,
        "Longest Path": 20,
        "Average Path": 6,
        "Estimated LUTs": 43,
        "Total Node": 56
    },
    "micro/bm_dag3_lpm_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag3_lpm_log_mod.blif",
        "max_rss(MiB)": 100.3,
        "exec_time(ms)": 185.6,
        "techmap_time(ms)": 26.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 43,
        "latch": 12,
        "generic logic size": 6,
        "Longest Path": 20,
        "Average Path": 6,
        "Estimated LUTs": 43,
        "Total Node": 56
    },
    "micro/bm_dag3_lpm_log_mod/no_arch": {
        "test_name": "micro/bm_dag3_lpm_log_mod/no_arch",
        "input_blif": "bm_dag3_lpm_log_mod.blif",
        "max_rss(MiB)": 80.7,
        "exec_time(ms)": 91.8,
        "techmap_time(ms)": 29.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 43,
        "latch": 12,
        "Longest Path": 20,
        "Average Path": 6,
        "Estimated LUTs": 43,
        "Total Node": 56
    },
    "micro/bm_dag3_lpm_log/no_arch": {
        "test_name": "micro/bm_dag3_lpm_log/no_arch",
        "input_blif": "bm_dag3_lpm_log.blif",
        "max_rss(MiB)": 75,
        "exec_time(ms)": 43.2,
        "techmap_time(ms)": 13,
        "Pi": 4,
        "Po": 2,
        "logic element": 24,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 24,
        "Total Node": 24
    },
    "micro/bm_dag3_lpm_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag3_lpm_mod.blif",
        "max_rss(MiB)": 101.5,
        "exec_time(ms)": 274.2,
        "techmap_time(ms)": 27.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 14,
        "latch": 14,
        "Adder": 45,
        "generic logic size": 4,
        "Longest Path": 17,
        "Average Path": 6,
        "Estimated LUTs": 14,
        "Total Node": 74
    },
    "micro/bm_dag3_lpm_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag3_lpm_mod.blif",
        "max_rss(MiB)": 83.2,
        "exec_time(ms)": 105.4,
        "techmap_time(ms)": 26.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 44,
        "latch": 14,
        "generic logic size": 6,
        "Longest Path": 17,
        "Average Path": 7,
        "Estimated LUTs": 44,
        "Total Node": 59
    },
    "micro/bm_dag3_lpm_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag3_lpm_mod.blif",
        "max_rss(MiB)": 100.3,
        "exec_time(ms)": 183.1,
        "techmap_time(ms)": 24.9,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 44,
        "latch": 14,
        "generic logic size": 6,
        "Longest Path": 17,
        "Average Path": 7,
        "Estimated LUTs": 44,
        "Total Node": 59
    },
    "micro/bm_dag3_lpm_mod/no_arch": {
        "test_name": "micro/bm_dag3_lpm_mod/no_arch",
        "input_blif": "bm_dag3_lpm_mod.blif",
        "max_rss(MiB)": 80.7,
        "exec_time(ms)": 92.5,
        "techmap_time(ms)": 23.7,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 44,
        "latch": 14,
        "Longest Path": 17,
        "Average Path": 7,
        "Estimated LUTs": 44,
        "Total Node": 59
    },
    "micro/bm_dag3_lpm/no_arch": {
        "test_name": "micro/bm_dag3_lpm/no_arch",
        "input_blif": "bm_dag3_lpm.blif",
        "max_rss(MiB)": 77,
        "exec_time(ms)": 48.5,
        "techmap_time(ms)": 10.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 25,
        "Longest Path": 10,
        "Average Path": 7,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "micro/bm_dag3_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag3_mod.blif",
        "max_rss(MiB)": 100.6,
        "exec_time(ms)": 169.4,
        "techmap_time(ms)": 24.7,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 3,
        "logic element": 29,
        "latch": 14,
        "generic logic size": 4,
        "Longest Path": 22,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 44
    },
    "micro/bm_dag3_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag3_mod.blif",
        "max_rss(MiB)": 82.8,
        "exec_time(ms)": 78.4,
        "techmap_time(ms)": 25,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 3,
        "logic element": 29,
        "latch": 14,
        "generic logic size": 6,
        "Longest Path": 22,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 44
    },
    "micro/bm_dag3_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag3_mod.blif",
        "max_rss(MiB)": 100.2,
        "exec_time(ms)": 141.8,
        "techmap_time(ms)": 20.9,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 3,
        "logic element": 29,
        "latch": 14,
        "generic logic size": 6,
        "Longest Path": 22,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 44
    },
    "micro/bm_dag3_mod/no_arch": {
        "test_name": "micro/bm_dag3_mod/no_arch",
        "input_blif": "bm_dag3_mod.blif",
        "max_rss(MiB)": 80.2,
        "exec_time(ms)": 70.9,
        "techmap_time(ms)": 25.1,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 3,
        "logic element": 29,
        "latch": 14,
        "Longest Path": 22,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 44
    },
    "micro/bm_dag4_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag4_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag4_mod.blif",
        "max_rss(MiB)": 99.8,
        "exec_time(ms)": 148.5,
        "techmap_time(ms)": 18.5,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 13,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 38
    },
    "micro/bm_dag4_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag4_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_dag4_mod.blif",
        "max_rss(MiB)": 81.5,
        "exec_time(ms)": 67.9,
        "techmap_time(ms)": 19.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 38
    },
    "micro/bm_dag4_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag4_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_dag4_mod.blif",
        "max_rss(MiB)": 98.9,
        "exec_time(ms)": 166.3,
        "techmap_time(ms)": 22.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 38
    },
    "micro/bm_dag4_mod/no_arch": {
        "test_name": "micro/bm_dag4_mod/no_arch",
        "input_blif": "bm_dag4_mod.blif",
        "max_rss(MiB)": 78.9,
        "exec_time(ms)": 65.8,
        "techmap_time(ms)": 24.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 13,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 38
    },
    "micro/bm_DL_16_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_16_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_16_1_mux.blif",
        "max_rss(MiB)": 101.5,
        "exec_time(ms)": 229.7,
        "techmap_time(ms)": 37.7,
        "Latch Drivers": 5,
        "Pi": 20,
        "Po": 1,
        "logic element": 62,
        "latch": 5,
        "generic logic size": 4,
        "Longest Path": 21,
        "Average Path": 9,
        "Estimated LUTs": 62,
        "Total Node": 72
    },
    "micro/bm_DL_16_1_mux/k6_N10_40nm": {
        "test_name": "micro/bm_DL_16_1_mux/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_16_1_mux.blif",
        "max_rss(MiB)": 83.5,
        "exec_time(ms)": 141.8,
        "techmap_time(ms)": 38.2,
        "Latch Drivers": 5,
        "Pi": 20,
        "Po": 1,
        "logic element": 62,
        "latch": 5,
        "generic logic size": 6,
        "Longest Path": 21,
        "Average Path": 9,
        "Estimated LUTs": 62,
        "Total Node": 72
    },
    "micro/bm_DL_16_1_mux/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_16_1_mux/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_16_1_mux.blif",
        "max_rss(MiB)": 100.6,
        "exec_time(ms)": 205.3,
        "techmap_time(ms)": 33.4,
        "Latch Drivers": 5,
        "Pi": 20,
        "Po": 1,
        "logic element": 62,
        "latch": 5,
        "generic logic size": 6,
        "Longest Path": 21,
        "Average Path": 9,
        "Estimated LUTs": 62,
        "Total Node": 72
    },
    "micro/bm_DL_16_1_mux/no_arch": {
        "test_name": "micro/bm_DL_16_1_mux/no_arch",
        "input_blif": "bm_DL_16_1_mux.blif",
        "max_rss(MiB)": 80.7,
        "exec_time(ms)": 151.9,
        "techmap_time(ms)": 38.9,
        "Latch Drivers": 5,
        "Pi": 20,
        "Po": 1,
        "logic element": 62,
        "latch": 5,
        "Longest Path": 21,
        "Average Path": 9,
        "Estimated LUTs": 62,
        "Total Node": 72
    },
    "micro/bm_DL_2_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_2_1_mux.blif",
        "max_rss(MiB)": 67.5,
        "exec_time(ms)": 118.9,
        "techmap_time(ms)": 4.5,
        "Pi": 3,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "micro/bm_DL_2_1_mux/k6_N10_40nm": {
        "test_name": "micro/bm_DL_2_1_mux/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_2_1_mux.blif",
        "max_rss(MiB)": 49.9,
        "exec_time(ms)": 21.8,
        "techmap_time(ms)": 4.4,
        "Pi": 3,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "micro/bm_DL_2_1_mux/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_1_mux/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_2_1_mux.blif",
        "max_rss(MiB)": 66.8,
        "exec_time(ms)": 104.3,
        "techmap_time(ms)": 4.4,
        "Pi": 3,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "micro/bm_DL_2_1_mux/no_arch": {
        "test_name": "micro/bm_DL_2_1_mux/no_arch",
        "input_blif": "bm_DL_2_1_mux.blif",
        "max_rss(MiB)": 46.9,
        "exec_time(ms)": 13.9,
        "techmap_time(ms)": 4.5,
        "Pi": 3,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "micro/bm_DL_2_4_encoder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_4_encoder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_2_4_encoder.blif",
        "max_rss(MiB)": 98.8,
        "exec_time(ms)": 153.8,
        "techmap_time(ms)": 14.8,
        "Pi": 3,
        "Po": 4,
        "logic element": 29,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 29,
        "Total Node": 29
    },
    "micro/bm_DL_2_4_encoder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_2_4_encoder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_2_4_encoder.blif",
        "max_rss(MiB)": 81,
        "exec_time(ms)": 66.8,
        "techmap_time(ms)": 15,
        "Pi": 3,
        "Po": 4,
        "logic element": 29,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 29,
        "Total Node": 29
    },
    "micro/bm_DL_2_4_encoder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_4_encoder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_2_4_encoder.blif",
        "max_rss(MiB)": 98.3,
        "exec_time(ms)": 146.1,
        "techmap_time(ms)": 13.5,
        "Pi": 3,
        "Po": 4,
        "logic element": 29,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 29,
        "Total Node": 29
    },
    "micro/bm_DL_2_4_encoder/no_arch": {
        "test_name": "micro/bm_DL_2_4_encoder/no_arch",
        "input_blif": "bm_DL_2_4_encoder.blif",
        "max_rss(MiB)": 78.3,
        "exec_time(ms)": 59.5,
        "techmap_time(ms)": 14.9,
        "Pi": 3,
        "Po": 4,
        "logic element": 29,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 29,
        "Total Node": 29
    },
    "micro/bm_DL_2_cascaded_flip_flops/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_2_cascaded_flip_flops.blif",
        "max_rss(MiB)": 68.3,
        "exec_time(ms)": 102.8,
        "techmap_time(ms)": 4.3,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_2_cascaded_flip_flops/k6_N10_40nm": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_2_cascaded_flip_flops.blif",
        "max_rss(MiB)": 51.2,
        "exec_time(ms)": 23.7,
        "techmap_time(ms)": 4.5,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_2_cascaded_flip_flops/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_2_cascaded_flip_flops.blif",
        "max_rss(MiB)": 67.5,
        "exec_time(ms)": 141.6,
        "techmap_time(ms)": 4.9,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_2_cascaded_flip_flops/no_arch": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/no_arch",
        "input_blif": "bm_DL_2_cascaded_flip_flops.blif",
        "max_rss(MiB)": 47.8,
        "exec_time(ms)": 15.8,
        "techmap_time(ms)": 4.6,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_4_16_encoder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_16_encoder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_4_16_encoder.blif",
        "max_rss(MiB)": 101.1,
        "exec_time(ms)": 350,
        "techmap_time(ms)": 36.7,
        "Pi": 5,
        "Po": 16,
        "logic element": 141,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 141,
        "Total Node": 141
    },
    "micro/bm_DL_4_16_encoder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_16_encoder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_4_16_encoder.blif",
        "max_rss(MiB)": 83.4,
        "exec_time(ms)": 257.5,
        "techmap_time(ms)": 40.4,
        "Pi": 5,
        "Po": 16,
        "logic element": 141,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 141,
        "Total Node": 141
    },
    "micro/bm_DL_4_16_encoder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_16_encoder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_4_16_encoder.blif",
        "max_rss(MiB)": 100.1,
        "exec_time(ms)": 328.4,
        "techmap_time(ms)": 36.4,
        "Pi": 5,
        "Po": 16,
        "logic element": 141,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 141,
        "Total Node": 141
    },
    "micro/bm_DL_4_16_encoder/no_arch": {
        "test_name": "micro/bm_DL_4_16_encoder/no_arch",
        "input_blif": "bm_DL_4_16_encoder.blif",
        "max_rss(MiB)": 80.4,
        "exec_time(ms)": 237.2,
        "techmap_time(ms)": 37.3,
        "Pi": 5,
        "Po": 16,
        "logic element": 141,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 141,
        "Total Node": 141
    },
    "micro/bm_DL_4_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_4_1_mux.blif",
        "max_rss(MiB)": 69.5,
        "exec_time(ms)": 115.8,
        "techmap_time(ms)": 5.6,
        "Pi": 6,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_DL_4_1_mux/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_1_mux/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_4_1_mux.blif",
        "max_rss(MiB)": 52.6,
        "exec_time(ms)": 25.7,
        "techmap_time(ms)": 5.7,
        "Pi": 6,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_DL_4_1_mux/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_1_mux/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_4_1_mux.blif",
        "max_rss(MiB)": 69,
        "exec_time(ms)": 111.9,
        "techmap_time(ms)": 5.5,
        "Pi": 6,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_DL_4_1_mux/no_arch": {
        "test_name": "micro/bm_DL_4_1_mux/no_arch",
        "input_blif": "bm_DL_4_1_mux.blif",
        "max_rss(MiB)": 49.4,
        "exec_time(ms)": 16.1,
        "techmap_time(ms)": 4.9,
        "Pi": 6,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_DL_4_bit_comparator/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_comparator/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_4_bit_comparator.blif",
        "max_rss(MiB)": 99.1,
        "exec_time(ms)": 163.1,
        "techmap_time(ms)": 11,
        "Pi": 8,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "micro/bm_DL_4_bit_comparator/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_bit_comparator/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_4_bit_comparator.blif",
        "max_rss(MiB)": 80.9,
        "exec_time(ms)": 69.5,
        "techmap_time(ms)": 11.9,
        "Pi": 8,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "micro/bm_DL_4_bit_comparator/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_comparator/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_4_bit_comparator.blif",
        "max_rss(MiB)": 98.3,
        "exec_time(ms)": 161,
        "techmap_time(ms)": 10.5,
        "Pi": 8,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "micro/bm_DL_4_bit_comparator/no_arch": {
        "test_name": "micro/bm_DL_4_bit_comparator/no_arch",
        "input_blif": "bm_DL_4_bit_comparator.blif",
        "max_rss(MiB)": 78.1,
        "exec_time(ms)": 55,
        "techmap_time(ms)": 11.5,
        "Pi": 8,
        "Po": 3,
        "logic element": 30,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "micro/bm_DL_4_bit_shift_register/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_shift_register/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_4_bit_shift_register.blif",
        "max_rss(MiB)": 77.4,
        "exec_time(ms)": 122.4,
        "techmap_time(ms)": 8.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 8,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 13
    },
    "micro/bm_DL_4_bit_shift_register/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_bit_shift_register/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_4_bit_shift_register.blif",
        "max_rss(MiB)": 60.1,
        "exec_time(ms)": 36.4,
        "techmap_time(ms)": 9.3,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 8,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 13
    },
    "micro/bm_DL_4_bit_shift_register/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_shift_register/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_4_bit_shift_register.blif",
        "max_rss(MiB)": 76.3,
        "exec_time(ms)": 107.1,
        "techmap_time(ms)": 9.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 8,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 13
    },
    "micro/bm_DL_4_bit_shift_register/no_arch": {
        "test_name": "micro/bm_DL_4_bit_shift_register/no_arch",
        "input_blif": "bm_DL_4_bit_shift_register.blif",
        "max_rss(MiB)": 57.3,
        "exec_time(ms)": 29.4,
        "techmap_time(ms)": 10.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 8,
        "latch": 4,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 13
    },
    "micro/bm_DL_74381_ALU/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_74381_ALU/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_74381_ALU.blif",
        "max_rss(MiB)": 101.2,
        "exec_time(ms)": 359.2,
        "techmap_time(ms)": 39.5,
        "Pi": 11,
        "Po": 4,
        "logic element": 91,
        "Adder": 15,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 7,
        "Estimated LUTs": 91,
        "Total Node": 106
    },
    "micro/bm_DL_74381_ALU/k6_N10_40nm": {
        "test_name": "micro/bm_DL_74381_ALU/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_74381_ALU.blif",
        "max_rss(MiB)": 82.9,
        "exec_time(ms)": 215.4,
        "techmap_time(ms)": 38.2,
        "Pi": 11,
        "Po": 4,
        "logic element": 112,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 7,
        "Estimated LUTs": 112,
        "Total Node": 112
    },
    "micro/bm_DL_74381_ALU/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_74381_ALU/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_74381_ALU.blif",
        "max_rss(MiB)": 100,
        "exec_time(ms)": 298.7,
        "techmap_time(ms)": 38,
        "Pi": 11,
        "Po": 4,
        "logic element": 112,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 7,
        "Estimated LUTs": 112,
        "Total Node": 112
    },
    "micro/bm_DL_74381_ALU/no_arch": {
        "test_name": "micro/bm_DL_74381_ALU/no_arch",
        "input_blif": "bm_DL_74381_ALU.blif",
        "max_rss(MiB)": 80.2,
        "exec_time(ms)": 212.1,
        "techmap_time(ms)": 38.7,
        "Pi": 11,
        "Po": 4,
        "logic element": 112,
        "Longest Path": 12,
        "Average Path": 7,
        "Estimated LUTs": 112,
        "Total Node": 112
    },
    "micro/bm_DL_BCD_7_segment_without_x/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_BCD_7_segment_without_x.blif",
        "max_rss(MiB)": 100.3,
        "exec_time(ms)": 265.3,
        "techmap_time(ms)": 34.8,
        "Pi": 4,
        "Po": 7,
        "logic element": 78,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 78,
        "Total Node": 78
    },
    "micro/bm_DL_BCD_7_segment_without_x/k6_N10_40nm": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_BCD_7_segment_without_x.blif",
        "max_rss(MiB)": 82.5,
        "exec_time(ms)": 156,
        "techmap_time(ms)": 32,
        "Pi": 4,
        "Po": 7,
        "logic element": 78,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 78,
        "Total Node": 78
    },
    "micro/bm_DL_BCD_7_segment_without_x/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_BCD_7_segment_without_x.blif",
        "max_rss(MiB)": 99.9,
        "exec_time(ms)": 250.7,
        "techmap_time(ms)": 30,
        "Pi": 4,
        "Po": 7,
        "logic element": 78,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 78,
        "Total Node": 78
    },
    "micro/bm_DL_BCD_7_segment_without_x/no_arch": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/no_arch",
        "input_blif": "bm_DL_BCD_7_segment_without_x.blif",
        "max_rss(MiB)": 79.6,
        "exec_time(ms)": 164.5,
        "techmap_time(ms)": 43.3,
        "Pi": 4,
        "Po": 7,
        "logic element": 78,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 78,
        "Total Node": 78
    },
    "micro/bm_DL_BCD_adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_BCD_adder.blif",
        "max_rss(MiB)": 100.3,
        "exec_time(ms)": 240.3,
        "techmap_time(ms)": 28.9,
        "Pi": 9,
        "Po": 10,
        "logic element": 25,
        "Adder": 17,
        "generic logic size": 4,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 25,
        "Total Node": 42
    },
    "micro/bm_DL_BCD_adder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_BCD_adder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_BCD_adder.blif",
        "max_rss(MiB)": 82.1,
        "exec_time(ms)": 138.8,
        "techmap_time(ms)": 29.8,
        "Pi": 9,
        "Po": 10,
        "logic element": 50,
        "generic logic size": 6,
        "Longest Path": 15,
        "Average Path": 6,
        "Estimated LUTs": 50,
        "Total Node": 50
    },
    "micro/bm_DL_BCD_adder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_adder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_BCD_adder.blif",
        "max_rss(MiB)": 99.2,
        "exec_time(ms)": 222.1,
        "techmap_time(ms)": 30.1,
        "Pi": 9,
        "Po": 10,
        "logic element": 50,
        "generic logic size": 6,
        "Longest Path": 15,
        "Average Path": 6,
        "Estimated LUTs": 50,
        "Total Node": 50
    },
    "micro/bm_DL_BCD_adder/no_arch": {
        "test_name": "micro/bm_DL_BCD_adder/no_arch",
        "input_blif": "bm_DL_BCD_adder.blif",
        "max_rss(MiB)": 79.3,
        "exec_time(ms)": 120.4,
        "techmap_time(ms)": 29.4,
        "Pi": 9,
        "Po": 10,
        "logic element": 50,
        "Longest Path": 15,
        "Average Path": 6,
        "Estimated LUTs": 50,
        "Total Node": 50
    },
    "micro/bm_DL_behavioural_full_adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_behavioural_full_adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_behavioural_full_adder.blif",
        "max_rss(MiB)": 79.7,
        "exec_time(ms)": 129,
        "techmap_time(ms)": 6.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 2,
        "Total Node": 8
    },
    "micro/bm_DL_behavioural_full_adder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_behavioural_full_adder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_behavioural_full_adder.blif",
        "max_rss(MiB)": 58.1,
        "exec_time(ms)": 31.4,
        "techmap_time(ms)": 6.1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "micro/bm_DL_behavioural_full_adder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_behavioural_full_adder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_behavioural_full_adder.blif",
        "max_rss(MiB)": 75.2,
        "exec_time(ms)": 115.2,
        "techmap_time(ms)": 5.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "micro/bm_DL_behavioural_full_adder/no_arch": {
        "test_name": "micro/bm_DL_behavioural_full_adder/no_arch",
        "input_blif": "bm_DL_behavioural_full_adder.blif",
        "max_rss(MiB)": 55.4,
        "exec_time(ms)": 31.6,
        "techmap_time(ms)": 13.1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "micro/bm_DL_Dff_w_synch_reset/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_Dff_w_synch_reset.blif",
        "max_rss(MiB)": 67.7,
        "exec_time(ms)": 111.8,
        "techmap_time(ms)": 4.3,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "micro/bm_DL_Dff_w_synch_reset/k6_N10_40nm": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_Dff_w_synch_reset.blif",
        "max_rss(MiB)": 50.8,
        "exec_time(ms)": 24.4,
        "techmap_time(ms)": 4.5,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "micro/bm_DL_Dff_w_synch_reset/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_Dff_w_synch_reset.blif",
        "max_rss(MiB)": 67.2,
        "exec_time(ms)": 110.9,
        "techmap_time(ms)": 4.4,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "micro/bm_DL_Dff_w_synch_reset/no_arch": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/no_arch",
        "input_blif": "bm_DL_Dff_w_synch_reset.blif",
        "max_rss(MiB)": 47.3,
        "exec_time(ms)": 13.6,
        "techmap_time(ms)": 4.5,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 1,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "micro/bm_DL_D_flipflop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_D_flipflop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_D_flipflop.blif",
        "max_rss(MiB)": 66.6,
        "exec_time(ms)": 108.7,
        "techmap_time(ms)": 3.7,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/bm_DL_D_flipflop/k6_N10_40nm": {
        "test_name": "micro/bm_DL_D_flipflop/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_D_flipflop.blif",
        "max_rss(MiB)": 49.4,
        "exec_time(ms)": 20.3,
        "techmap_time(ms)": 3.9,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/bm_DL_D_flipflop/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_D_flipflop/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_D_flipflop.blif",
        "max_rss(MiB)": 65.7,
        "exec_time(ms)": 105.3,
        "techmap_time(ms)": 3.7,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/bm_DL_D_flipflop/no_arch": {
        "test_name": "micro/bm_DL_D_flipflop/no_arch",
        "input_blif": "bm_DL_D_flipflop.blif",
        "max_rss(MiB)": 46,
        "exec_time(ms)": 12.4,
        "techmap_time(ms)": 3.9,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_four_bit_adder_continuous_assign.blif",
        "max_rss(MiB)": 99.9,
        "exec_time(ms)": 192.2,
        "techmap_time(ms)": 20.1,
        "Pi": 9,
        "Po": 5,
        "logic element": 49,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 7,
        "Estimated LUTs": 49,
        "Total Node": 49
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_40nm": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_four_bit_adder_continuous_assign.blif",
        "max_rss(MiB)": 82.1,
        "exec_time(ms)": 88.4,
        "techmap_time(ms)": 18.5,
        "Pi": 9,
        "Po": 5,
        "logic element": 49,
        "generic logic size": 6,
        "Longest Path": 15,
        "Average Path": 7,
        "Estimated LUTs": 49,
        "Total Node": 49
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_four_bit_adder_continuous_assign.blif",
        "max_rss(MiB)": 99.3,
        "exec_time(ms)": 176.4,
        "techmap_time(ms)": 19.7,
        "Pi": 9,
        "Po": 5,
        "logic element": 49,
        "generic logic size": 6,
        "Longest Path": 15,
        "Average Path": 7,
        "Estimated LUTs": 49,
        "Total Node": 49
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/no_arch": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/no_arch",
        "input_blif": "bm_DL_four_bit_adder_continuous_assign.blif",
        "max_rss(MiB)": 79.5,
        "exec_time(ms)": 84.3,
        "techmap_time(ms)": 19.9,
        "Pi": 9,
        "Po": 5,
        "logic element": 49,
        "Longest Path": 15,
        "Average Path": 7,
        "Estimated LUTs": 49,
        "Total Node": 49
    },
    "micro/bm_DL_logic_w_Dff2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_logic_w_Dff2.blif",
        "max_rss(MiB)": 71.4,
        "exec_time(ms)": 111,
        "techmap_time(ms)": 6.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_logic_w_Dff2/k6_N10_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_logic_w_Dff2.blif",
        "max_rss(MiB)": 54,
        "exec_time(ms)": 27.9,
        "techmap_time(ms)": 7.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_logic_w_Dff2/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_logic_w_Dff2.blif",
        "max_rss(MiB)": 70.4,
        "exec_time(ms)": 112.8,
        "techmap_time(ms)": 7.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_logic_w_Dff2/no_arch": {
        "test_name": "micro/bm_DL_logic_w_Dff2/no_arch",
        "input_blif": "bm_DL_logic_w_Dff2.blif",
        "max_rss(MiB)": 50.6,
        "exec_time(ms)": 20.2,
        "techmap_time(ms)": 7.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_logic_w_Dff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_logic_w_Dff.blif",
        "max_rss(MiB)": 71.4,
        "exec_time(ms)": 122.4,
        "techmap_time(ms)": 6.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_logic_w_Dff/k6_N10_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_logic_w_Dff.blif",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 26.4,
        "techmap_time(ms)": 6.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_logic_w_Dff/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_logic_w_Dff.blif",
        "max_rss(MiB)": 70.4,
        "exec_time(ms)": 111.5,
        "techmap_time(ms)": 6.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_logic_w_Dff/no_arch": {
        "test_name": "micro/bm_DL_logic_w_Dff/no_arch",
        "input_blif": "bm_DL_logic_w_Dff.blif",
        "max_rss(MiB)": 51,
        "exec_time(ms)": 20.5,
        "techmap_time(ms)": 7.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_structural_logic2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_structural_logic2.blif",
        "max_rss(MiB)": 78.4,
        "exec_time(ms)": 119.4,
        "techmap_time(ms)": 9.2,
        "Pi": 4,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_DL_structural_logic2/k6_N10_40nm": {
        "test_name": "micro/bm_DL_structural_logic2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_structural_logic2.blif",
        "max_rss(MiB)": 61.1,
        "exec_time(ms)": 34.4,
        "techmap_time(ms)": 8.6,
        "Pi": 4,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_DL_structural_logic2/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_structural_logic2.blif",
        "max_rss(MiB)": 77.6,
        "exec_time(ms)": 125.9,
        "techmap_time(ms)": 8.5,
        "Pi": 4,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_DL_structural_logic2/no_arch": {
        "test_name": "micro/bm_DL_structural_logic2/no_arch",
        "input_blif": "bm_DL_structural_logic2.blif",
        "max_rss(MiB)": 57.6,
        "exec_time(ms)": 29.4,
        "techmap_time(ms)": 9.2,
        "Pi": 4,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_DL_structural_logic/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_structural_logic.blif",
        "max_rss(MiB)": 70.7,
        "exec_time(ms)": 117.3,
        "techmap_time(ms)": 6.7,
        "Pi": 3,
        "Po": 1,
        "logic element": 5,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "micro/bm_DL_structural_logic/k6_N10_40nm": {
        "test_name": "micro/bm_DL_structural_logic/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_DL_structural_logic.blif",
        "max_rss(MiB)": 53.1,
        "exec_time(ms)": 27.9,
        "techmap_time(ms)": 6.7,
        "Pi": 3,
        "Po": 1,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "micro/bm_DL_structural_logic/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_structural_logic.blif",
        "max_rss(MiB)": 69.9,
        "exec_time(ms)": 113.5,
        "techmap_time(ms)": 7.1,
        "Pi": 3,
        "Po": 1,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "micro/bm_DL_structural_logic/no_arch": {
        "test_name": "micro/bm_DL_structural_logic/no_arch",
        "input_blif": "bm_DL_structural_logic.blif",
        "max_rss(MiB)": 50,
        "exec_time(ms)": 22.3,
        "techmap_time(ms)": 9.7,
        "Pi": 3,
        "Po": 1,
        "logic element": 5,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "micro/bm_expr_all_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_expr_all_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_expr_all_mod.blif",
        "max_rss(MiB)": 124.7,
        "exec_time(ms)": 5869.4,
        "techmap_time(ms)": 545.1,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 1948,
        "latch": 427,
        "Adder": 131,
        "generic logic size": 4,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 2108,
        "Total Node": 2507
    },
    "micro/bm_expr_all_mod/k6_N10_40nm": {
        "test_name": "micro/bm_expr_all_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_expr_all_mod.blif",
        "max_rss(MiB)": 112.5,
        "exec_time(ms)": 4483.2,
        "techmap_time(ms)": 510.6,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 2198,
        "latch": 427,
        "generic logic size": 6,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 2294,
        "Total Node": 2626
    },
    "micro/bm_expr_all_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_expr_all_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_expr_all_mod.blif",
        "max_rss(MiB)": 128.3,
        "exec_time(ms)": 4540.4,
        "techmap_time(ms)": 567.5,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 2198,
        "latch": 427,
        "generic logic size": 6,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 2294,
        "Total Node": 2626
    },
    "micro/bm_expr_all_mod/no_arch": {
        "test_name": "micro/bm_expr_all_mod/no_arch",
        "input_blif": "bm_expr_all_mod.blif",
        "max_rss(MiB)": 111.7,
        "exec_time(ms)": 4403.7,
        "techmap_time(ms)": 518.9,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 2198,
        "latch": 427,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 2198,
        "Total Node": 2626
    },
    "micro/bm_functional_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_functional_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_functional_test.blif",
        "max_rss(MiB)": 109,
        "exec_time(ms)": 1463.6,
        "techmap_time(ms)": 179.4,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 452,
        "latch": 25,
        "Adder": 47,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 27,
        "Average Path": 4,
        "Estimated LUTs": 486,
        "Total Node": 527
    },
    "micro/bm_functional_test/k6_N10_40nm": {
        "test_name": "micro/bm_functional_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_functional_test.blif",
        "max_rss(MiB)": 95.4,
        "exec_time(ms)": 1815.7,
        "techmap_time(ms)": 176.3,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 925,
        "latch": 25,
        "generic logic size": 6,
        "Longest Path": 44,
        "Average Path": 4,
        "Estimated LUTs": 956,
        "Total Node": 951
    },
    "micro/bm_functional_test/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_functional_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_functional_test.blif",
        "max_rss(MiB)": 109,
        "exec_time(ms)": 1439.9,
        "techmap_time(ms)": 185.9,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 559,
        "latch": 25,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 44,
        "Average Path": 4,
        "Estimated LUTs": 590,
        "Total Node": 587
    },
    "micro/bm_functional_test/no_arch": {
        "test_name": "micro/bm_functional_test/no_arch",
        "input_blif": "bm_functional_test.blif",
        "max_rss(MiB)": 93.9,
        "exec_time(ms)": 1875.8,
        "techmap_time(ms)": 193.5,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 925,
        "latch": 25,
        "Longest Path": 44,
        "Average Path": 4,
        "Estimated LUTs": 925,
        "Total Node": 951
    },
    "micro/bm_if_collapse/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_collapse/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_if_collapse.blif",
        "max_rss(MiB)": 99.6,
        "exec_time(ms)": 192.7,
        "techmap_time(ms)": 25.5,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 32,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 32,
        "Total Node": 42
    },
    "micro/bm_if_collapse/k6_N10_40nm": {
        "test_name": "micro/bm_if_collapse/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_if_collapse.blif",
        "max_rss(MiB)": 81.9,
        "exec_time(ms)": 92.1,
        "techmap_time(ms)": 25.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 32,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 32,
        "Total Node": 42
    },
    "micro/bm_if_collapse/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_if_collapse/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_if_collapse.blif",
        "max_rss(MiB)": 98.9,
        "exec_time(ms)": 197.1,
        "techmap_time(ms)": 26,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 32,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 32,
        "Total Node": 42
    },
    "micro/bm_if_collapse/no_arch": {
        "test_name": "micro/bm_if_collapse/no_arch",
        "input_blif": "bm_if_collapse.blif",
        "max_rss(MiB)": 79.2,
        "exec_time(ms)": 90.4,
        "techmap_time(ms)": 30.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 32,
        "latch": 9,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 32,
        "Total Node": 42
    },
    "micro/bm_if_common/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_common/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_if_common.blif",
        "max_rss(MiB)": 99.5,
        "exec_time(ms)": 190.7,
        "techmap_time(ms)": 25,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 29,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 39
    },
    "micro/bm_if_common/k6_N10_40nm": {
        "test_name": "micro/bm_if_common/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_if_common.blif",
        "max_rss(MiB)": 81.7,
        "exec_time(ms)": 87.3,
        "techmap_time(ms)": 24.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 29,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 39
    },
    "micro/bm_if_common/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_if_common/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_if_common.blif",
        "max_rss(MiB)": 99.1,
        "exec_time(ms)": 177.9,
        "techmap_time(ms)": 24.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 29,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 39
    },
    "micro/bm_if_common/no_arch": {
        "test_name": "micro/bm_if_common/no_arch",
        "input_blif": "bm_if_common.blif",
        "max_rss(MiB)": 79,
        "exec_time(ms)": 79,
        "techmap_time(ms)": 25.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 29,
        "latch": 9,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 39
    },
    "micro/bm_if_reset/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_reset/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_if_reset.blif",
        "max_rss(MiB)": 78.1,
        "exec_time(ms)": 127.4,
        "techmap_time(ms)": 10.4,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 9,
        "latch": 3,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 13
    },
    "micro/bm_if_reset/k6_N10_40nm": {
        "test_name": "micro/bm_if_reset/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_if_reset.blif",
        "max_rss(MiB)": 60.9,
        "exec_time(ms)": 39.8,
        "techmap_time(ms)": 11,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 9,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 13
    },
    "micro/bm_if_reset/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_if_reset/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_if_reset.blif",
        "max_rss(MiB)": 77.4,
        "exec_time(ms)": 124.2,
        "techmap_time(ms)": 10.5,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 9,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 13
    },
    "micro/bm_if_reset/no_arch": {
        "test_name": "micro/bm_if_reset/no_arch",
        "input_blif": "bm_if_reset.blif",
        "max_rss(MiB)": 57.9,
        "exec_time(ms)": 31.6,
        "techmap_time(ms)": 11,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 9,
        "latch": 3,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 13
    },
    "micro/bm_lpm_all/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_lpm_all/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_lpm_all.blif",
        "max_rss(MiB)": 112.2,
        "exec_time(ms)": 2765,
        "techmap_time(ms)": 185.3,
        "Pi": 64,
        "Po": 256,
        "logic element": 993,
        "Adder": 99,
        "generic logic size": 4,
        "Longest Path": 39,
        "Average Path": 5,
        "Estimated LUTs": 1063,
        "Total Node": 1092
    },
    "micro/bm_lpm_all/k6_N10_40nm": {
        "test_name": "micro/bm_lpm_all/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_lpm_all.blif",
        "max_rss(MiB)": 94.6,
        "exec_time(ms)": 2252.1,
        "techmap_time(ms)": 192.9,
        "Pi": 64,
        "Po": 256,
        "logic element": 1182,
        "generic logic size": 6,
        "Longest Path": 39,
        "Average Path": 5,
        "Estimated LUTs": 1224,
        "Total Node": 1182
    },
    "micro/bm_lpm_all/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_lpm_all/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_lpm_all.blif",
        "max_rss(MiB)": 110.9,
        "exec_time(ms)": 2307,
        "techmap_time(ms)": 197.8,
        "Pi": 64,
        "Po": 256,
        "logic element": 1182,
        "generic logic size": 6,
        "Longest Path": 39,
        "Average Path": 5,
        "Estimated LUTs": 1224,
        "Total Node": 1182
    },
    "micro/bm_lpm_all/no_arch": {
        "test_name": "micro/bm_lpm_all/no_arch",
        "input_blif": "bm_lpm_all.blif",
        "max_rss(MiB)": 92.7,
        "exec_time(ms)": 2219.4,
        "techmap_time(ms)": 190.2,
        "Pi": 64,
        "Po": 256,
        "logic element": 1182,
        "Longest Path": 39,
        "Average Path": 5,
        "Estimated LUTs": 1182,
        "Total Node": 1182
    },
    "micro/bm_lpm_concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_lpm_concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_lpm_concat.blif",
        "max_rss(MiB)": 99,
        "exec_time(ms)": 548,
        "techmap_time(ms)": 17.6,
        "Pi": 48,
        "Po": 228,
        "logic element": 228,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 228,
        "Total Node": 228
    },
    "micro/bm_lpm_concat/k6_N10_40nm": {
        "test_name": "micro/bm_lpm_concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_lpm_concat.blif",
        "max_rss(MiB)": 81.1,
        "exec_time(ms)": 390.1,
        "techmap_time(ms)": 15.1,
        "Pi": 48,
        "Po": 228,
        "logic element": 228,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 228,
        "Total Node": 228
    },
    "micro/bm_lpm_concat/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_lpm_concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_lpm_concat.blif",
        "max_rss(MiB)": 98.3,
        "exec_time(ms)": 480.9,
        "techmap_time(ms)": 16.4,
        "Pi": 48,
        "Po": 228,
        "logic element": 228,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 228,
        "Total Node": 228
    },
    "micro/bm_lpm_concat/no_arch": {
        "test_name": "micro/bm_lpm_concat/no_arch",
        "input_blif": "bm_lpm_concat.blif",
        "max_rss(MiB)": 77.8,
        "exec_time(ms)": 382.5,
        "techmap_time(ms)": 16.7,
        "Pi": 48,
        "Po": 228,
        "logic element": 228,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 228,
        "Total Node": 228
    },
    "micro/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_match1_str_arch.blif",
        "max_rss(MiB)": 102.1,
        "exec_time(ms)": 781.5,
        "techmap_time(ms)": 82.2,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 144,
        "latch": 72,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 144,
        "Total Node": 220
    },
    "micro/bm_match1_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match1_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_match1_str_arch.blif",
        "max_rss(MiB)": 102.6,
        "exec_time(ms)": 4037.8,
        "techmap_time(ms)": 173.8,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 2010,
        "latch": 72,
        "generic logic size": 6,
        "Longest Path": 74,
        "Average Path": 6,
        "Estimated LUTs": 2010,
        "Total Node": 2083
    },
    "micro/bm_match1_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match1_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_match1_str_arch.blif",
        "max_rss(MiB)": 101.4,
        "exec_time(ms)": 740.6,
        "techmap_time(ms)": 69.7,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 144,
        "latch": 72,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 144,
        "Total Node": 220
    },
    "micro/bm_match1_str_arch/no_arch": {
        "test_name": "micro/bm_match1_str_arch/no_arch",
        "input_blif": "bm_match1_str_arch.blif",
        "max_rss(MiB)": 100.4,
        "exec_time(ms)": 4012.2,
        "techmap_time(ms)": 118.7,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 2010,
        "latch": 72,
        "Longest Path": 74,
        "Average Path": 6,
        "Estimated LUTs": 2010,
        "Total Node": 2083
    },
    "micro/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_match2_str_arch.blif",
        "max_rss(MiB)": 106,
        "exec_time(ms)": 781.3,
        "techmap_time(ms)": 74,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 99,
        "latch": 54,
        "Adder": 78,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 99,
        "Total Node": 236
    },
    "micro/bm_match2_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match2_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_match2_str_arch.blif",
        "max_rss(MiB)": 96.2,
        "exec_time(ms)": 2409.3,
        "techmap_time(ms)": 92.7,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 1188,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 32,
        "Average Path": 7,
        "Estimated LUTs": 1188,
        "Total Node": 1243
    },
    "micro/bm_match2_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match2_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_match2_str_arch.blif",
        "max_rss(MiB)": 105.4,
        "exec_time(ms)": 1003.6,
        "techmap_time(ms)": 76.7,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 256,
        "latch": 54,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 256,
        "Total Node": 315
    },
    "micro/bm_match2_str_arch/no_arch": {
        "test_name": "micro/bm_match2_str_arch/no_arch",
        "input_blif": "bm_match2_str_arch.blif",
        "max_rss(MiB)": 93.3,
        "exec_time(ms)": 2404,
        "techmap_time(ms)": 90.5,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 1188,
        "latch": 54,
        "Longest Path": 32,
        "Average Path": 7,
        "Estimated LUTs": 1188,
        "Total Node": 1243
    },
    "micro/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_match3_str_arch.blif",
        "max_rss(MiB)": 101.7,
        "exec_time(ms)": 522.1,
        "techmap_time(ms)": 43.7,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 54,
        "latch": 54,
        "Adder": 50,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 24,
        "Average Path": 5,
        "Estimated LUTs": 54,
        "Total Node": 160
    },
    "micro/bm_match3_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match3_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_match3_str_arch.blif",
        "max_rss(MiB)": 85.6,
        "exec_time(ms)": 982.2,
        "techmap_time(ms)": 59.4,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 391,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 391,
        "Total Node": 446
    },
    "micro/bm_match3_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match3_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_match3_str_arch.blif",
        "max_rss(MiB)": 101,
        "exec_time(ms)": 618.9,
        "techmap_time(ms)": 51.6,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 158,
        "latch": 54,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 158,
        "Total Node": 214
    },
    "micro/bm_match3_str_arch/no_arch": {
        "test_name": "micro/bm_match3_str_arch/no_arch",
        "input_blif": "bm_match3_str_arch.blif",
        "max_rss(MiB)": 83.1,
        "exec_time(ms)": 866.1,
        "techmap_time(ms)": 55.4,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 391,
        "latch": 54,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 391,
        "Total Node": 446
    },
    "micro/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_match4_str_arch.blif",
        "max_rss(MiB)": 104.8,
        "exec_time(ms)": 1533.7,
        "techmap_time(ms)": 110.4,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 216,
        "latch": 108,
        "Adder": 74,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 216,
        "Total Node": 402
    },
    "micro/bm_match4_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match4_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_match4_str_arch.blif",
        "max_rss(MiB)": 93.2,
        "exec_time(ms)": 2128.4,
        "techmap_time(ms)": 113.9,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 1036,
        "latch": 108,
        "generic logic size": 6,
        "Longest Path": 49,
        "Average Path": 5,
        "Estimated LUTs": 1036,
        "Total Node": 1145
    },
    "micro/bm_match4_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match4_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_match4_str_arch.blif",
        "max_rss(MiB)": 104.2,
        "exec_time(ms)": 1592,
        "techmap_time(ms)": 107.1,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 358,
        "latch": 108,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 358,
        "Total Node": 470
    },
    "micro/bm_match4_str_arch/no_arch": {
        "test_name": "micro/bm_match4_str_arch/no_arch",
        "input_blif": "bm_match4_str_arch.blif",
        "max_rss(MiB)": 91.4,
        "exec_time(ms)": 2076.8,
        "techmap_time(ms)": 111.5,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 1036,
        "latch": 108,
        "Longest Path": 49,
        "Average Path": 5,
        "Estimated LUTs": 1036,
        "Total Node": 1145
    },
    "micro/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_match5_str_arch.blif",
        "max_rss(MiB)": 104.2,
        "exec_time(ms)": 794.2,
        "techmap_time(ms)": 62.4,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 54,
        "latch": 54,
        "Adder": 106,
        "Multiplier": 6,
        "generic logic size": 4,
        "Longest Path": 27,
        "Average Path": 5,
        "Estimated LUTs": 54,
        "Total Node": 221
    },
    "micro/bm_match5_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match5_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_match5_str_arch.blif",
        "max_rss(MiB)": 99.3,
        "exec_time(ms)": 3202.6,
        "techmap_time(ms)": 89.9,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 1662,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 6,
        "Estimated LUTs": 1662,
        "Total Node": 1717
    },
    "micro/bm_match5_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match5_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_match5_str_arch.blif",
        "max_rss(MiB)": 103.9,
        "exec_time(ms)": 1104,
        "techmap_time(ms)": 63.3,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 264,
        "latch": 54,
        "Multiplier": 6,
        "generic logic size": 6,
        "Longest Path": 27,
        "Average Path": 5,
        "Estimated LUTs": 264,
        "Total Node": 325
    },
    "micro/bm_match5_str_arch/no_arch": {
        "test_name": "micro/bm_match5_str_arch/no_arch",
        "input_blif": "bm_match5_str_arch.blif",
        "max_rss(MiB)": 97.1,
        "exec_time(ms)": 3174.7,
        "techmap_time(ms)": 91.4,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 1662,
        "latch": 54,
        "Longest Path": 34,
        "Average Path": 6,
        "Estimated LUTs": 1662,
        "Total Node": 1717
    },
    "micro/bm_match6_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match6_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_match6_str_arch.blif",
        "max_rss(MiB)": 101.9,
        "exec_time(ms)": 547.9,
        "techmap_time(ms)": 52.7,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 54,
        "latch": 36,
        "Adder": 49,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 23,
        "Average Path": 5,
        "Estimated LUTs": 54,
        "Total Node": 142
    },
    "micro/bm_match6_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match6_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_match6_str_arch.blif",
        "max_rss(MiB)": 87.2,
        "exec_time(ms)": 1302.4,
        "techmap_time(ms)": 60.4,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 625,
        "latch": 36,
        "generic logic size": 6,
        "Longest Path": 30,
        "Average Path": 5,
        "Estimated LUTs": 625,
        "Total Node": 662
    },
    "micro/bm_match6_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match6_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_match6_str_arch.blif",
        "max_rss(MiB)": 100.7,
        "exec_time(ms)": 611.7,
        "techmap_time(ms)": 53,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 159,
        "latch": 36,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 23,
        "Average Path": 5,
        "Estimated LUTs": 159,
        "Total Node": 198
    },
    "micro/bm_match6_str_arch/no_arch": {
        "test_name": "micro/bm_match6_str_arch/no_arch",
        "input_blif": "bm_match6_str_arch.blif",
        "max_rss(MiB)": 84.7,
        "exec_time(ms)": 1237.9,
        "techmap_time(ms)": 63.5,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 625,
        "latch": 36,
        "Longest Path": 30,
        "Average Path": 5,
        "Estimated LUTs": 625,
        "Total Node": 662
    },
    "micro/bm_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_mod.blif",
        "max_rss(MiB)": 99.6,
        "exec_time(ms)": 271.2,
        "techmap_time(ms)": 38.2,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 66,
        "latch": 33,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 66,
        "Total Node": 100
    },
    "micro/bm_mod/k6_N10_40nm": {
        "test_name": "micro/bm_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_mod.blif",
        "max_rss(MiB)": 81.4,
        "exec_time(ms)": 158.3,
        "techmap_time(ms)": 36.8,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 66,
        "latch": 33,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 66,
        "Total Node": 100
    },
    "micro/bm_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_mod.blif",
        "max_rss(MiB)": 98.7,
        "exec_time(ms)": 258.7,
        "techmap_time(ms)": 38.1,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 66,
        "latch": 33,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 66,
        "Total Node": 100
    },
    "micro/bm_mod/no_arch": {
        "test_name": "micro/bm_mod/no_arch",
        "input_blif": "bm_mod.blif",
        "max_rss(MiB)": 78.5,
        "exec_time(ms)": 153.5,
        "techmap_time(ms)": 35.2,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 66,
        "latch": 33,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 66,
        "Total Node": 100
    },
    "micro/bm_my_D_latch1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_my_D_latch1.blif",
        "max_rss(MiB)": 67,
        "exec_time(ms)": 109.5,
        "techmap_time(ms)": 3.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "micro/bm_my_D_latch1/k6_N10_40nm": {
        "test_name": "micro/bm_my_D_latch1/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_my_D_latch1.blif",
        "max_rss(MiB)": 49.5,
        "exec_time(ms)": 21.2,
        "techmap_time(ms)": 4.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "micro/bm_my_D_latch1/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch1/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_my_D_latch1.blif",
        "max_rss(MiB)": 66.2,
        "exec_time(ms)": 108.2,
        "techmap_time(ms)": 4.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "micro/bm_my_D_latch1/no_arch": {
        "test_name": "micro/bm_my_D_latch1/no_arch",
        "input_blif": "bm_my_D_latch1.blif",
        "max_rss(MiB)": 46.2,
        "exec_time(ms)": 13.6,
        "techmap_time(ms)": 4.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "micro/bm_my_D_latch2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_my_D_latch2.blif",
        "max_rss(MiB)": 63.4,
        "exec_time(ms)": 98.8,
        "techmap_time(ms)": 1.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_my_D_latch2/k6_N10_40nm": {
        "test_name": "micro/bm_my_D_latch2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_my_D_latch2.blif",
        "max_rss(MiB)": 45.5,
        "exec_time(ms)": 17.3,
        "techmap_time(ms)": 1.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_my_D_latch2/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_my_D_latch2.blif",
        "max_rss(MiB)": 62.2,
        "exec_time(ms)": 104.1,
        "techmap_time(ms)": 1.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_my_D_latch2/no_arch": {
        "test_name": "micro/bm_my_D_latch2/no_arch",
        "input_blif": "bm_my_D_latch2.blif",
        "max_rss(MiB)": 42.4,
        "exec_time(ms)": 9.2,
        "techmap_time(ms)": 1.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_stmt_all_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_stmt_all_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_stmt_all_mod.blif",
        "max_rss(MiB)": 101.9,
        "exec_time(ms)": 337.9,
        "techmap_time(ms)": 50.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 139,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 141,
        "Total Node": 149
    },
    "micro/bm_stmt_all_mod/k6_N10_40nm": {
        "test_name": "micro/bm_stmt_all_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_stmt_all_mod.blif",
        "max_rss(MiB)": 84.4,
        "exec_time(ms)": 282.2,
        "techmap_time(ms)": 52.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 139,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 139,
        "Total Node": 149
    },
    "micro/bm_stmt_all_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_stmt_all_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_stmt_all_mod.blif",
        "max_rss(MiB)": 101.5,
        "exec_time(ms)": 362,
        "techmap_time(ms)": 51.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 139,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 139,
        "Total Node": 149
    },
    "micro/bm_stmt_all_mod/no_arch": {
        "test_name": "micro/bm_stmt_all_mod/no_arch",
        "input_blif": "bm_stmt_all_mod.blif",
        "max_rss(MiB)": 81.5,
        "exec_time(ms)": 273.7,
        "techmap_time(ms)": 52.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 139,
        "latch": 9,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 139,
        "Total Node": 149
    },
    "micro/bm_stmt_compare_padding/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_stmt_compare_padding/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_stmt_compare_padding.blif",
        "max_rss(MiB)": 100.9,
        "exec_time(ms)": 256.1,
        "techmap_time(ms)": 36.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 70,
        "latch": 7,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 70,
        "Total Node": 78
    },
    "micro/bm_stmt_compare_padding/k6_N10_40nm": {
        "test_name": "micro/bm_stmt_compare_padding/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_stmt_compare_padding.blif",
        "max_rss(MiB)": 82.7,
        "exec_time(ms)": 164.9,
        "techmap_time(ms)": 37.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 70,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 70,
        "Total Node": 78
    },
    "micro/bm_stmt_compare_padding/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_stmt_compare_padding/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_stmt_compare_padding.blif",
        "max_rss(MiB)": 99.8,
        "exec_time(ms)": 248.8,
        "techmap_time(ms)": 32.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 70,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 70,
        "Total Node": 78
    },
    "micro/bm_stmt_compare_padding/no_arch": {
        "test_name": "micro/bm_stmt_compare_padding/no_arch",
        "input_blif": "bm_stmt_compare_padding.blif",
        "max_rss(MiB)": 80,
        "exec_time(ms)": 169,
        "techmap_time(ms)": 45.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 70,
        "latch": 7,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 70,
        "Total Node": 78
    },
    "micro/bm_tester/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_tester/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_tester.blif",
        "max_rss(MiB)": 100.9,
        "exec_time(ms)": 307.9,
        "techmap_time(ms)": 40.1,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 112,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 114,
        "Total Node": 117
    },
    "micro/bm_tester/k6_N10_40nm": {
        "test_name": "micro/bm_tester/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "bm_tester.blif",
        "max_rss(MiB)": 83.2,
        "exec_time(ms)": 217.4,
        "techmap_time(ms)": 40.5,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 112,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 112,
        "Total Node": 117
    },
    "micro/bm_tester/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_tester/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_tester.blif",
        "max_rss(MiB)": 99.9,
        "exec_time(ms)": 317,
        "techmap_time(ms)": 39.9,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 112,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 112,
        "Total Node": 117
    },
    "micro/bm_tester/no_arch": {
        "test_name": "micro/bm_tester/no_arch",
        "input_blif": "bm_tester.blif",
        "max_rss(MiB)": 80.2,
        "exec_time(ms)": 219.4,
        "techmap_time(ms)": 41.1,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 112,
        "latch": 4,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 112,
        "Total Node": 117
    },
    "micro/case_generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/case_generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "case_generate.blif",
        "max_rss(MiB)": 80.6,
        "exec_time(ms)": 131.8,
        "techmap_time(ms)": 3.4,
        "Po": 16,
        "logic element": 16,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/case_generate/k6_N10_40nm": {
        "test_name": "micro/case_generate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "case_generate.blif",
        "max_rss(MiB)": 63.3,
        "exec_time(ms)": 40,
        "techmap_time(ms)": 3.4,
        "Po": 16,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/case_generate/k6_N10_mem32K_40nm": {
        "test_name": "micro/case_generate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "case_generate.blif",
        "max_rss(MiB)": 80,
        "exec_time(ms)": 127.5,
        "techmap_time(ms)": 3.3,
        "Po": 16,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/case_generate/no_arch": {
        "test_name": "micro/case_generate/no_arch",
        "input_blif": "case_generate.blif",
        "max_rss(MiB)": 60.4,
        "exec_time(ms)": 32.4,
        "techmap_time(ms)": 3.8,
        "Po": 16,
        "logic element": 16,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/ff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/ff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ff.blif",
        "max_rss(MiB)": 68,
        "exec_time(ms)": 111.8,
        "techmap_time(ms)": 4.3,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "micro/ff/k6_N10_40nm": {
        "test_name": "micro/ff/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "ff.blif",
        "max_rss(MiB)": 50.5,
        "exec_time(ms)": 21.8,
        "techmap_time(ms)": 4.3,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "micro/ff/k6_N10_mem32K_40nm": {
        "test_name": "micro/ff/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ff.blif",
        "max_rss(MiB)": 67,
        "exec_time(ms)": 107.9,
        "techmap_time(ms)": 3.7,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "micro/ff/no_arch": {
        "test_name": "micro/ff/no_arch",
        "input_blif": "ff.blif",
        "max_rss(MiB)": 47.4,
        "exec_time(ms)": 14.8,
        "techmap_time(ms)": 4.5,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 1,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "micro/generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "generate.blif",
        "max_rss(MiB)": 100.2,
        "exec_time(ms)": 297.1,
        "techmap_time(ms)": 30.3,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 50,
        "latch": 16,
        "Adder": 17,
        "generic logic size": 4,
        "Longest Path": 22,
        "Average Path": 5,
        "Estimated LUTs": 50,
        "Total Node": 84
    },
    "micro/generate/k6_N10_40nm": {
        "test_name": "micro/generate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "generate.blif",
        "max_rss(MiB)": 81.9,
        "exec_time(ms)": 193.4,
        "techmap_time(ms)": 30.3,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 81,
        "latch": 16,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 81,
        "Total Node": 98
    },
    "micro/generate/k6_N10_mem32K_40nm": {
        "test_name": "micro/generate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "generate.blif",
        "max_rss(MiB)": 99,
        "exec_time(ms)": 277.8,
        "techmap_time(ms)": 28.6,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 81,
        "latch": 16,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 81,
        "Total Node": 98
    },
    "micro/generate/no_arch": {
        "test_name": "micro/generate/no_arch",
        "input_blif": "generate.blif",
        "max_rss(MiB)": 79.4,
        "exec_time(ms)": 185,
        "techmap_time(ms)": 29,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 81,
        "latch": 16,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 81,
        "Total Node": 98
    },
    "micro/if_generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/if_generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "if_generate.blif",
        "max_rss(MiB)": 80.7,
        "exec_time(ms)": 116.7,
        "techmap_time(ms)": 3.5,
        "Po": 16,
        "logic element": 16,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/if_generate/k6_N10_40nm": {
        "test_name": "micro/if_generate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "if_generate.blif",
        "max_rss(MiB)": 63.5,
        "exec_time(ms)": 39.4,
        "techmap_time(ms)": 3.4,
        "Po": 16,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/if_generate/k6_N10_mem32K_40nm": {
        "test_name": "micro/if_generate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "if_generate.blif",
        "max_rss(MiB)": 79.9,
        "exec_time(ms)": 119,
        "techmap_time(ms)": 3.3,
        "Po": 16,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/if_generate/no_arch": {
        "test_name": "micro/if_generate/no_arch",
        "input_blif": "if_generate.blif",
        "max_rss(MiB)": 60.2,
        "exec_time(ms)": 32.2,
        "techmap_time(ms)": 3.8,
        "Po": 16,
        "logic element": 16,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/parameter_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/parameter_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "parameter_2.blif",
        "max_rss(MiB)": 101.6,
        "exec_time(ms)": 206.2,
        "techmap_time(ms)": 32.2,
        "Pi": 4,
        "Po": 24,
        "logic element": 24,
        "Adder": 5,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 24,
        "Total Node": 29
    },
    "micro/parameter_2/k6_N10_40nm": {
        "test_name": "micro/parameter_2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "parameter_2.blif",
        "max_rss(MiB)": 84,
        "exec_time(ms)": 97.3,
        "techmap_time(ms)": 33.4,
        "Pi": 4,
        "Po": 24,
        "logic element": 31,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 31,
        "Total Node": 31
    },
    "micro/parameter_2/k6_N10_mem32K_40nm": {
        "test_name": "micro/parameter_2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "parameter_2.blif",
        "max_rss(MiB)": 101.2,
        "exec_time(ms)": 168,
        "techmap_time(ms)": 26.8,
        "Pi": 4,
        "Po": 24,
        "logic element": 31,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 31,
        "Total Node": 31
    },
    "micro/parameter_2/no_arch": {
        "test_name": "micro/parameter_2/no_arch",
        "input_blif": "parameter_2.blif",
        "max_rss(MiB)": 81.1,
        "exec_time(ms)": 86.4,
        "techmap_time(ms)": 32,
        "Pi": 4,
        "Po": 24,
        "logic element": 31,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 31,
        "Total Node": 31
    },
    "micro/parameter/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/parameter/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "parameter.blif",
        "max_rss(MiB)": 101.7,
        "exec_time(ms)": 207.6,
        "techmap_time(ms)": 32.8,
        "Pi": 4,
        "Po": 24,
        "logic element": 24,
        "Adder": 5,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 24,
        "Total Node": 29
    },
    "micro/parameter/k6_N10_40nm": {
        "test_name": "micro/parameter/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "parameter.blif",
        "max_rss(MiB)": 84.1,
        "exec_time(ms)": 93.1,
        "techmap_time(ms)": 32.4,
        "Pi": 4,
        "Po": 24,
        "logic element": 31,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 31,
        "Total Node": 31
    },
    "micro/parameter/k6_N10_mem32K_40nm": {
        "test_name": "micro/parameter/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "parameter.blif",
        "max_rss(MiB)": 101.3,
        "exec_time(ms)": 189.5,
        "techmap_time(ms)": 32.9,
        "Pi": 4,
        "Po": 24,
        "logic element": 31,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 31,
        "Total Node": 31
    },
    "micro/parameter/no_arch": {
        "test_name": "micro/parameter/no_arch",
        "input_blif": "parameter.blif",
        "max_rss(MiB)": 80.9,
        "exec_time(ms)": 81.6,
        "techmap_time(ms)": 33.7,
        "Pi": 4,
        "Po": 24,
        "logic element": 31,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 31,
        "Total Node": 31
    },
    "micro/param_override/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/param_override/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "param_override.blif",
        "max_rss(MiB)": 102.3,
        "exec_time(ms)": 238.4,
        "techmap_time(ms)": 46.2,
        "Pi": 4,
        "Po": 24,
        "logic element": 24,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 24,
        "Total Node": 35
    },
    "micro/param_override/k6_N10_40nm": {
        "test_name": "micro/param_override/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "param_override.blif",
        "max_rss(MiB)": 86,
        "exec_time(ms)": 146.9,
        "techmap_time(ms)": 49.4,
        "Pi": 4,
        "Po": 24,
        "logic element": 55,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 55,
        "Total Node": 55
    },
    "micro/param_override/k6_N10_mem32K_40nm": {
        "test_name": "micro/param_override/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "param_override.blif",
        "max_rss(MiB)": 102,
        "exec_time(ms)": 222.1,
        "techmap_time(ms)": 44.7,
        "Pi": 4,
        "Po": 24,
        "logic element": 38,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 38,
        "Total Node": 39
    },
    "micro/param_override/no_arch": {
        "test_name": "micro/param_override/no_arch",
        "input_blif": "param_override.blif",
        "max_rss(MiB)": 83.3,
        "exec_time(ms)": 142.7,
        "techmap_time(ms)": 50.9,
        "Pi": 4,
        "Po": 24,
        "logic element": 55,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 55,
        "Total Node": 55
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
