{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-355,-249",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port UART -pg 1 -lvl 7 -x 1620 -y 300 -defaultsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace inst system_interconnect -pg 1 -lvl 3 -x 720 -y 360 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 101 100} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 10L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 20R -pinDir M02_AXI right -pinY M02_AXI 40R -pinDir M03_AXI right -pinY M03_AXI 60R -pinDir aclk left -pinY aclk 60L -pinDir aresetn left -pinY aresetn 30L
preplace inst source_100mhz -pg 1 -lvl 1 -x 190 -y 240 -swap {0 3 2 1 4} -defaultsOSRD -pinDir CLK100MHZ left -pinY CLK100MHZ 0L -pinDir clk_100mhz right -pinY clk_100mhz 110R -pinDir CPU_RESETN left -pinY CPU_RESETN 20L -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 0R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 130R
preplace inst axi_uart_bridge -pg 1 -lvl 2 -x 460 -y 300 -swap {18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 0 19 20 22 21} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 70R -pinDir UART right -pinY UART 0R -pinDir aresetn left -pinY aresetn 70L -pinDir aclk left -pinY aclk 50L
preplace inst mindy -pg 1 -lvl 4 -x 1010 -y 360 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 151 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 20 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 187 186} -defaultsOSRD -pinDir S_AXI_FC left -pinY S_AXI_FC 0L -pinDir M_AXI right -pinY M_AXI 40R -pinDir S_AXI_DF left -pinY S_AXI_DF 20L -pinDir S_AXI_PP left -pinY S_AXI_PP 40L -pinDir S_AXI_RS left -pinY S_AXI_RS 60L -pinDir TO_RDMX_1 right -pinY TO_RDMX_1 20R -pinDir TO_RDMX_0 right -pinY TO_RDMX_0 0R -pinDir clk left -pinY clk 100L -pinDir resetn left -pinY resetn 80L
preplace inst axi_data_fifo -pg 1 -lvl 5 -x 1300 -y 400 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 81 80} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir M_AXI right -pinY M_AXI 40R -pinDir aclk left -pinY aclk 40L -pinDir aresetn left -pinY aresetn 20L
preplace inst pcie_source -pg 1 -lvl 6 -x 1500 -y 440 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 60L -pinDir resetn left -pinY resetn 80L
preplace inst sim_rdmx_0 -pg 1 -lvl 5 -x 1300 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 37 36} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 20L
preplace inst sim_rdmx_1 -pg 1 -lvl 5 -x 1300 -y 200 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 37 36} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 20L
preplace netloc CLK100MHZ_1 1 0 1 NJ 240
preplace netloc CPU_RESETN_1 1 0 1 NJ 260
preplace netloc source_100mhz_interconnect_aresetn 1 1 5 NJ 240 560 480 880 510 1160 520 NJ
preplace netloc source_100mhz_peripheral_aresetn 1 1 1 N 370
preplace netloc system_clock_clk_100mhz 1 1 5 360 420 580 500 860 530 1180 500 NJ
preplace netloc axi_data_fifo_0_M_AXI 1 5 1 N 440
preplace netloc hier_0_M_AXI 1 2 1 N 370
preplace netloc hier_0_UART 1 2 5 NJ 300 NJ 300 NJ 300 NJ 300 NJ
preplace netloc mindy_M_AXI 1 4 1 N 400
preplace netloc system_interconnect_M00_AXI 1 3 1 N 360
preplace netloc system_interconnect_M01_AXI 1 3 1 N 380
preplace netloc system_interconnect_M02_AXI 1 3 1 N 400
preplace netloc S_AXI_RS_1 1 3 1 N 420
preplace netloc mindy_TO_RDMX_0 1 4 1 1140 60n
preplace netloc mindy_TO_RDMX_1 1 4 1 1200 200n
levelinfo -pg 1 0 190 460 720 1010 1300 1500 1620
pagesize -pg 1 -db -bbox -sgen -150 0 1710 580
",
   "No Loops_ScaleFactor":"0.708649",
   "No Loops_TopLeft":"-143,-272",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 130 -y 100 -defaultsOSRD
preplace inst system_reset -pg 1 -lvl 2 -x 430 -y 200 -defaultsOSRD
preplace inst system_interconnect -pg 1 -lvl 3 -x 750 -y 90 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 NJ 100
preplace netloc system_clock_clk_100mhz 1 1 2 240 100 NJ
preplace netloc ext_reset_in_0_1 1 0 2 NJ 180 NJ
preplace netloc system_reset_interconnect_aresetn 1 2 1 610 120n
levelinfo -pg 1 0 130 430 750 900
pagesize -pg 1 -db -bbox -sgen -150 0 900 300
"
}
{
   "da_axi4_cnt":"2"
}
