[2025-09-15 17:15:10] START suite=spec trace=602.gcc_s-734B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/602.gcc_s-734B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2590621 heartbeat IPC: 3.86 cumulative IPC: 3.86 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5199103 heartbeat IPC: 3.834 cumulative IPC: 3.847 (Simulation time: 00 hr 01 min 10 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5199103 cumulative IPC: 3.847 (Simulation time: 00 hr 01 min 10 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5199103 cumulative IPC: 3.847 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 21995555 heartbeat IPC: 0.5954 cumulative IPC: 0.5954 (Simulation time: 00 hr 02 min 40 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 38642483 heartbeat IPC: 0.6007 cumulative IPC: 0.598 (Simulation time: 00 hr 04 min 20 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 54825875 heartbeat IPC: 0.6179 cumulative IPC: 0.6045 (Simulation time: 00 hr 05 min 57 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 71049842 heartbeat IPC: 0.6164 cumulative IPC: 0.6074 (Simulation time: 00 hr 07 min 32 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 87763654 heartbeat IPC: 0.5983 cumulative IPC: 0.6056 (Simulation time: 00 hr 09 min 16 sec)
Heartbeat CPU 0 instructions: 80000008 cycles: 103952239 heartbeat IPC: 0.6177 cumulative IPC: 0.6076 (Simulation time: 00 hr 10 min 43 sec)
Heartbeat CPU 0 instructions: 90000010 cycles: 120210151 heartbeat IPC: 0.6151 cumulative IPC: 0.6086 (Simulation time: 00 hr 12 min 17 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 156486080 heartbeat IPC: 0.2757 cumulative IPC: 0.5288 (Simulation time: 00 hr 16 min 20 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 172624038 heartbeat IPC: 0.6197 cumulative IPC: 0.5376 (Simulation time: 00 hr 17 min 59 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 183679450 cumulative IPC: 0.5444 (Simulation time: 00 hr 19 min 41 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 183679450 cumulative IPC: 0.5444 (Simulation time: 00 hr 19 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/602.gcc_s-734B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.5444 instructions: 100000001 cycles: 183679450
CPU 0 Branch Prediction Accuracy: 94.73% MPKI: 12.63 Average ROB Occupancy at Mispredict: 42.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1739
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.34
BRANCH_DIRECT_CALL: 0.1105
BRANCH_INDIRECT_CALL: 5e-05
BRANCH_RETURN: 0.00026


====Backend Stall Breakdown====
ROB_STALL: 927883
LQ_STALL: 17880525
SQ_STALL: 166908


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 236.04062
REPLAY_LOAD: 40.35639
NON_REPLAY_LOAD: 8.370067

== Total ==
ADDR_TRANS: 122033
REPLAY_LOAD: 53674
NON_REPLAY_LOAD: 752176

== Counts ==
ADDR_TRANS: 517
REPLAY_LOAD: 1330
NON_REPLAY_LOAD: 89865

cpu0->cpu0_STLB TOTAL        ACCESS:      39087 HIT:      10288 MISS:      28799 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      39087 HIT:      10288 MISS:      28799 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 270.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1802207 HIT:     802239 MISS:     999968 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1737192 HIT:     781704 MISS:     955488 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:       2264 HIT:        159 MISS:       2105 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      18454 HIT:      18377 MISS:         77 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      44297 HIT:       1999 MISS:      42298 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 105.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:     536919 HIT:     536825 MISS:         94 MSHR_MERGE:          5
cpu0->cpu0_L1I LOAD         ACCESS:     536919 HIT:     536825 MISS:         94 MSHR_MERGE:          5
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 137.6 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29038064 HIT:   25604712 MISS:    3433352 MSHR_MERGE:    1649687
cpu0->cpu0_L1D LOAD         ACCESS:   19174795 HIT:   15799737 MISS:    3375058 MSHR_MERGE:    1637955
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9803515 HIT:    9789558 MISS:      13957 MSHR_MERGE:      11692
cpu0->cpu0_L1D TRANSLATION  ACCESS:      59754 HIT:      15417 MISS:      44337 MSHR_MERGE:         40
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.32 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:     523431 HIT:     523417 MISS:         14 MSHR_MERGE:          4
cpu0->cpu0_ITLB LOAD         ACCESS:     523431 HIT:     523417 MISS:         14 MSHR_MERGE:          4
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 752.3 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28942104 HIT:   28873582 MISS:      68522 MSHR_MERGE:      29445
cpu0->cpu0_DTLB LOAD         ACCESS:   28942104 HIT:   28873582 MISS:      68522 MSHR_MERGE:      29445
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 204.9 cycles
cpu0->LLC TOTAL        ACCESS:    1010185 HIT:      19591 MISS:     990594 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     955488 HIT:       9100 MISS:     946388 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       2105 HIT:         20 MISS:       2085 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      10294 HIT:       8570 MISS:       1724 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      42298 HIT:       1901 MISS:      40397 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 75.59 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     234430
  ROW_BUFFER_MISS:     754440
  AVG DBUS CONGESTED CYCLE: 12.4
Channel 0 WQ ROW_BUFFER_HIT:        679
  ROW_BUFFER_MISS:       9389
  FULL:          0
Channel 0 REFRESHES ISSUED:      15306
[2025-09-15 17:34:51] END   suite=spec trace=602.gcc_s-734B (rc=0)
