Fitter report for DistanceMeasure
Tue Sep 29 21:35:29 2020
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Other Routing Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Tue Sep 29 21:35:29 2020      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; DistanceMeasure                            ;
; Top-level Entity Name              ; DistanceMeasure                            ;
; Family                             ; Cyclone IV E                               ;
; Device                             ; EP4CE22F17C6                               ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 2,996 / 22,320 ( 13 % )                    ;
;     Total combinational functions  ; 2,988 / 22,320 ( 13 % )                    ;
;     Dedicated logic registers      ; 115 / 22,320 ( < 1 % )                     ;
; Total registers                    ; 115                                        ;
; Total pins                         ; 45 / 154 ( 29 % )                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0 / 608,256 ( 0 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                            ;
; Total PLLs                         ; 0 / 4 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------+
; I/O Assignment Warnings                                       ;
+------------------------+--------------------------------------+
; Pin Name               ; Reason                               ;
+------------------------+--------------------------------------+
; ext_ADC_CS             ; Missing drive strength and slew rate ;
; ext_ADC_SCLK           ; Missing drive strength and slew rate ;
; SelectionDigit[0]      ; Missing drive strength and slew rate ;
; SelectionDigit[1]      ; Missing drive strength and slew rate ;
; SelectionDigit[2]      ; Missing drive strength and slew rate ;
; SelectionDigit[3]      ; Missing drive strength and slew rate ;
; digitOUT[0]            ; Missing drive strength and slew rate ;
; digitOUT[1]            ; Missing drive strength and slew rate ;
; digitOUT[2]            ; Missing drive strength and slew rate ;
; digitOUT[3]            ; Missing drive strength and slew rate ;
; digitOUT[4]            ; Missing drive strength and slew rate ;
; digitOUT[5]            ; Missing drive strength and slew rate ;
; digitOUT[6]            ; Missing drive strength and slew rate ;
; digitOUT[7]            ; Missing drive strength and slew rate ;
; temp_ADC_OUT[0]        ; Missing drive strength and slew rate ;
; temp_ADC_OUT[1]        ; Missing drive strength and slew rate ;
; temp_ADC_OUT[2]        ; Missing drive strength and slew rate ;
; temp_ADC_OUT[3]        ; Missing drive strength and slew rate ;
; temp_ADC_OUT[4]        ; Missing drive strength and slew rate ;
; temp_ADC_OUT[5]        ; Missing drive strength and slew rate ;
; temp_ADC_OUT[6]        ; Missing drive strength and slew rate ;
; temp_ADC_OUT[7]        ; Missing drive strength and slew rate ;
; temp_ADC_OUT[8]        ; Missing drive strength and slew rate ;
; temp_ADC_OUT[9]        ; Missing drive strength and slew rate ;
; temp_ADC_OUT[10]       ; Missing drive strength and slew rate ;
; temp_ADC_OUT[11]       ; Missing drive strength and slew rate ;
; temp_DigitDecade[0]    ; Missing drive strength and slew rate ;
; temp_DigitDecade[1]    ; Missing drive strength and slew rate ;
; temp_DigitDecade[2]    ; Missing drive strength and slew rate ;
; temp_DigitDecade[3]    ; Missing drive strength and slew rate ;
; temp_DigitUnit[0]      ; Missing drive strength and slew rate ;
; temp_DigitUnit[1]      ; Missing drive strength and slew rate ;
; temp_DigitUnit[2]      ; Missing drive strength and slew rate ;
; temp_DigitUnit[3]      ; Missing drive strength and slew rate ;
; temp_DigitTenth[0]     ; Missing drive strength and slew rate ;
; temp_DigitTenth[1]     ; Missing drive strength and slew rate ;
; temp_DigitTenth[2]     ; Missing drive strength and slew rate ;
; temp_DigitTenth[3]     ; Missing drive strength and slew rate ;
; temp_DigitHundredth[0] ; Missing drive strength and slew rate ;
; temp_DigitHundredth[1] ; Missing drive strength and slew rate ;
; temp_DigitHundredth[2] ; Missing drive strength and slew rate ;
; temp_DigitHundredth[3] ; Missing drive strength and slew rate ;
+------------------------+--------------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 3208 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 3208 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 3198    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/geoff/OneDrive - Haute Ecole Bruxelles Brabant (HE2B)/Ecole 2020 - 2021/UE_SystemesEmbarques/CircuitsLogiqueProgrammable/Cours/ProjetCLP/projet_DistanceMeasure/output_files/DistanceMeasure.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 2,996 / 22,320 ( 13 % ) ;
;     -- Combinational with no register       ; 2881                    ;
;     -- Register only                        ; 8                       ;
;     -- Combinational with a register        ; 107                     ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 743                     ;
;     -- 3 input functions                    ; 1058                    ;
;     -- <=2 input functions                  ; 1187                    ;
;     -- Register only                        ; 8                       ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 1967                    ;
;     -- arithmetic mode                      ; 1021                    ;
;                                             ;                         ;
; Total registers*                            ; 115 / 23,018 ( < 1 % )  ;
;     -- Dedicated logic registers            ; 115 / 22,320 ( < 1 % )  ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )         ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 237 / 1,395 ( 17 % )    ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 45 / 154 ( 29 % )       ;
;     -- Clock pins                           ; 3 / 7 ( 43 % )          ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )           ;
;                                             ;                         ;
; Global signals                              ; 4                       ;
; M9Ks                                        ; 0 / 66 ( 0 % )          ;
; Total block memory bits                     ; 0 / 608,256 ( 0 % )     ;
; Total block memory implementation bits      ; 0 / 608,256 ( 0 % )     ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )         ;
; PLLs                                        ; 0 / 4 ( 0 % )           ;
; Global clocks                               ; 4 / 20 ( 20 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )           ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 3% / 2% / 4%            ;
; Peak interconnect usage (total/H/V)         ; 13% / 11% / 17%         ;
; Maximum fan-out                             ; 54                      ;
; Highest non-global fan-out                  ; 54                      ;
; Total fan-out                               ; 8565                    ;
; Average fan-out                             ; 2.66                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 2996 / 22320 ( 13 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 2881                  ; 0                              ;
;     -- Register only                        ; 8                     ; 0                              ;
;     -- Combinational with a register        ; 107                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 743                   ; 0                              ;
;     -- 3 input functions                    ; 1058                  ; 0                              ;
;     -- <=2 input functions                  ; 1187                  ; 0                              ;
;     -- Register only                        ; 8                     ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 1967                  ; 0                              ;
;     -- arithmetic mode                      ; 1021                  ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 115                   ; 0                              ;
;     -- Dedicated logic registers            ; 115 / 22320 ( < 1 % ) ; 0 / 22320 ( 0 % )              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 237 / 1395 ( 17 % )   ; 0 / 1395 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 45                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 0                     ; 0                              ;
; Total RAM block bits                        ; 0                     ; 0                              ;
; Clock control block                         ; 4 / 24 ( 16 % )       ; 0 / 24 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 8560                  ; 5                              ;
;     -- Registered Connections               ; 493                   ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 3                     ; 0                              ;
;     -- Output Ports                         ; 42                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                      ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLOCK_25M  ; E16   ; 6        ; 53           ; 17           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; CLOCK_50M  ; R8    ; 3        ; 27           ; 0            ; 21           ; 51                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ext_ADC_IN ; A9    ; 7        ; 25           ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; SelectionDigit[0]      ; D14   ; 7        ; 51           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SelectionDigit[1]      ; B16   ; 6        ; 53           ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SelectionDigit[2]      ; C16   ; 6        ; 53           ; 30           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SelectionDigit[3]      ; D16   ; 6        ; 53           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; digitOUT[0]            ; G15   ; 6        ; 53           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; digitOUT[1]            ; F14   ; 6        ; 53           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; digitOUT[2]            ; F15   ; 6        ; 53           ; 22           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; digitOUT[3]            ; D15   ; 6        ; 53           ; 26           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; digitOUT[4]            ; C15   ; 6        ; 53           ; 30           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; digitOUT[5]            ; C14   ; 7        ; 51           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; digitOUT[6]            ; A14   ; 7        ; 47           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; digitOUT[7]            ; G16   ; 6        ; 53           ; 20           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ext_ADC_CS             ; A10   ; 7        ; 34           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ext_ADC_SCLK           ; B14   ; 7        ; 45           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; temp_ADC_OUT[0]        ; C9    ; 7        ; 31           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; temp_ADC_OUT[10]       ; B10   ; 7        ; 34           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; temp_ADC_OUT[11]       ; D1    ; 1        ; 0            ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; temp_ADC_OUT[1]        ; E9    ; 7        ; 29           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; temp_ADC_OUT[2]        ; D8    ; 8        ; 23           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; temp_ADC_OUT[3]        ; C8    ; 8        ; 23           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; temp_ADC_OUT[4]        ; D9    ; 7        ; 31           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; temp_ADC_OUT[5]        ; C11   ; 7        ; 38           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; temp_ADC_OUT[6]        ; F8    ; 8        ; 20           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; temp_ADC_OUT[7]        ; A7    ; 8        ; 20           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; temp_ADC_OUT[8]        ; N9    ; 4        ; 29           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; temp_ADC_OUT[9]        ; G2    ; 1        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; temp_DigitDecade[0]    ; B11   ; 7        ; 40           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; temp_DigitDecade[1]    ; P9    ; 4        ; 38           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; temp_DigitDecade[2]    ; L15   ; 5        ; 53           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; temp_DigitDecade[3]    ; T13   ; 4        ; 40           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; temp_DigitHundredth[0] ; A11   ; 7        ; 40           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; temp_DigitHundredth[1] ; J16   ; 5        ; 53           ; 14           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; temp_DigitHundredth[2] ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; temp_DigitHundredth[3] ; J13   ; 5        ; 53           ; 16           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; temp_DigitTenth[0]     ; A12   ; 7        ; 43           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; temp_DigitTenth[1]     ; R12   ; 4        ; 36           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; temp_DigitTenth[2]     ; P11   ; 4        ; 38           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; temp_DigitTenth[3]     ; F9    ; 7        ; 34           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; temp_DigitUnit[0]      ; F13   ; 6        ; 53           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; temp_DigitUnit[1]      ; P8    ; 3        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; temp_DigitUnit[2]      ; J14   ; 5        ; 53           ; 15           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; temp_DigitUnit[3]      ; B5    ; 8        ; 11           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R9n, DEV_OE                       ; Use as regular IO        ; temp_DigitHundredth[1]  ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R5n, INIT_DONE                    ; Use as regular IO        ; digitOUT[7]             ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R5p, CRC_ERROR                    ; Use as regular IO        ; digitOUT[0]             ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R4n, nCEO                         ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R4p, CLKUSR                       ; Use as regular IO        ; digitOUT[2]             ; Dual Purpose Pin          ;
; D16      ;                                          ; Use as regular IO        ; SelectionDigit[3]       ; Dual Purpose Pin          ;
; D15      ; PADD23                                   ; Use as regular IO        ; digitOUT[3]             ; Dual Purpose Pin          ;
; C16      ; DIFFIO_R1n, PADD20, DQS2R/CQ3R,CDPCLK5   ; Use as regular IO        ; SelectionDigit[2]       ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T20p, PADD0                       ; Use as regular IO        ; temp_DigitDecade[0]     ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1                       ; Use as regular IO        ; temp_DigitHundredth[2]  ; Dual Purpose Pin          ;
; F9       ; DIFFIO_T17p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO        ; temp_DigitTenth[3]      ; Dual Purpose Pin          ;
; A10      ; DIFFIO_T16n, PADD5                       ; Use as regular IO        ; ext_ADC_CS              ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T16p, PADD6                       ; Use as regular IO        ; temp_ADC_OUT[10]        ; Dual Purpose Pin          ;
; C9       ; DIFFIO_T15n, PADD7                       ; Use as regular IO        ; temp_ADC_OUT[0]         ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T15p, PADD8                       ; Use as regular IO        ; temp_ADC_OUT[4]         ; Dual Purpose Pin          ;
; E9       ; DIFFIO_T13p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO        ; temp_ADC_OUT[1]         ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T11p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; temp_ADC_OUT[3]         ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3                       ; Use as regular IO        ; temp_ADC_OUT[6]         ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T9n, PADD18                       ; Use as regular IO        ; temp_ADC_OUT[7]         ; Dual Purpose Pin          ;
; B5       ; DIFFIO_T5p, DATA8                        ; Use as regular IO        ; temp_DigitUnit[3]       ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 6 / 14 ( 43 % )  ; 2.5V          ; --           ;
; 2        ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ;
; 3        ; 2 / 25 ( 8 % )   ; 2.5V          ; --           ;
; 4        ; 5 / 20 ( 25 % )  ; 2.5V          ; --           ;
; 5        ; 4 / 18 ( 22 % )  ; 2.5V          ; --           ;
; 6        ; 12 / 13 ( 92 % ) ; 2.5V          ; --           ;
; 7        ; 16 / 24 ( 67 % ) ; 2.5V          ; --           ;
; 8        ; 5 / 24 ( 21 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; temp_ADC_OUT[7]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; ext_ADC_IN                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 198        ; 7        ; ext_ADC_CS                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 188        ; 7        ; temp_DigitHundredth[0]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 186        ; 7        ; temp_DigitTenth[0]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 179        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 181        ; 7        ; digitOUT[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 191        ; 7        ; temp_DigitHundredth[2]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 233        ; 8        ; temp_DigitUnit[3]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; temp_ADC_OUT[10]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 189        ; 7        ; temp_DigitDecade[0]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 182        ; 7        ; ext_ADC_SCLK                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; SelectionDigit[1]                                         ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; temp_ADC_OUT[3]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 200        ; 7        ; temp_ADC_OUT[0]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; temp_ADC_OUT[5]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; digitOUT[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 174        ; 6        ; digitOUT[4]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 173        ; 6        ; SelectionDigit[2]                                         ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 10         ; 1        ; temp_ADC_OUT[11]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; temp_ADC_OUT[2]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 201        ; 7        ; temp_ADC_OUT[4]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; SelectionDigit[0]                                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 170        ; 6        ; digitOUT[3]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 169        ; 6        ; SelectionDigit[3]                                         ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 26         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; temp_ADC_OUT[1]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; CLOCK_25M                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; temp_ADC_OUT[6]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 197        ; 7        ; temp_DigitTenth[3]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; temp_DigitUnit[0]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F14      ; 167        ; 6        ; digitOUT[1]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 163        ; 6        ; digitOUT[2]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; temp_ADC_OUT[9]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; digitOUT[0]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 159        ; 6        ; digitOUT[7]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 20         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 22         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; temp_DigitHundredth[3]                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J14      ; 144        ; 5        ; temp_DigitUnit[2]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J15      ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 142        ; 5        ; temp_DigitHundredth[1]                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; temp_DigitDecade[2]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 81         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 93         ; 4        ; temp_ADC_OUT[8]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; temp_DigitUnit[1]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P9       ; 105        ; 4        ; temp_DigitDecade[1]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; temp_DigitTenth[2]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 86         ; 3        ; CLOCK_50M                                                 ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 100        ; 4        ; temp_DigitTenth[1]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 108        ; 4        ; temp_DigitDecade[3]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T14      ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                     ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DistanceMeasure                          ; 2996 (0)    ; 115 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 45   ; 0            ; 2881 (0)     ; 8 (0)             ; 107 (0)          ; |DistanceMeasure                                                                                                                        ;              ;
;    |ADC:ADC0|                             ; 41 (41)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 6 (6)             ; 30 (30)          ; |DistanceMeasure|ADC:ADC0                                                                                                               ;              ;
;    |multiplex7seg4digit:multiplex0|       ; 48 (48)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 1 (1)             ; 29 (29)          ; |DistanceMeasure|multiplex7seg4digit:multiplex0                                                                                         ;              ;
;    |rawTo4Digit:Converter0|               ; 2925 (97)   ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2858 (42)    ; 1 (1)             ; 66 (54)          ; |DistanceMeasure|rawTo4Digit:Converter0                                                                                                 ;              ;
;       |lpm_divide:Div0|                   ; 360 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 353 (0)      ; 0 (0)             ; 7 (0)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Div0                                                                                 ;              ;
;          |lpm_divide_ckm:auto_generated|  ; 360 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 353 (0)      ; 0 (0)             ; 7 (0)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated                                                   ;              ;
;             |sign_div_unsign_4nh:divider| ; 360 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 353 (0)      ; 0 (0)             ; 7 (0)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider                       ;              ;
;                |alt_u_div_s9f:divider|    ; 360 (360)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 353 (353)    ; 0 (0)             ; 7 (7)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider ;              ;
;       |lpm_divide:Div1|                   ; 223 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 218 (0)      ; 0 (0)             ; 5 (0)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Div1                                                                                 ;              ;
;          |lpm_divide_tim:auto_generated|  ; 223 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 218 (0)      ; 0 (0)             ; 5 (0)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated                                                   ;              ;
;             |sign_div_unsign_llh:divider| ; 223 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 218 (0)      ; 0 (0)             ; 5 (0)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider                       ;              ;
;                |alt_u_div_u6f:divider|    ; 223 (223)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 218 (218)    ; 0 (0)             ; 5 (5)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider ;              ;
;       |lpm_divide:Div2|                   ; 187 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 187 (0)      ; 0 (0)             ; 0 (0)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Div2                                                                                 ;              ;
;          |lpm_divide_tim:auto_generated|  ; 187 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 187 (0)      ; 0 (0)             ; 0 (0)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated                                                   ;              ;
;             |sign_div_unsign_llh:divider| ; 187 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 187 (0)      ; 0 (0)             ; 0 (0)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider                       ;              ;
;                |alt_u_div_u6f:divider|    ; 187 (187)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 187 (187)    ; 0 (0)             ; 0 (0)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider ;              ;
;       |lpm_divide:Div3|                   ; 145 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 145 (0)      ; 0 (0)             ; 0 (0)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Div3                                                                                 ;              ;
;          |lpm_divide_tim:auto_generated|  ; 145 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 145 (0)      ; 0 (0)             ; 0 (0)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Div3|lpm_divide_tim:auto_generated                                                   ;              ;
;             |sign_div_unsign_llh:divider| ; 145 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 145 (0)      ; 0 (0)             ; 0 (0)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Div3|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider                       ;              ;
;                |alt_u_div_u6f:divider|    ; 145 (145)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 145 (145)    ; 0 (0)             ; 0 (0)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Div3|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider ;              ;
;       |lpm_divide:Mod0|                   ; 573 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 573 (0)      ; 0 (0)             ; 0 (0)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Mod0                                                                                 ;              ;
;          |lpm_divide_ecm:auto_generated|  ; 573 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 573 (0)      ; 0 (0)             ; 0 (0)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated                                                   ;              ;
;             |sign_div_unsign_9nh:divider| ; 573 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 573 (0)      ; 0 (0)             ; 0 (0)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider                       ;              ;
;                |alt_u_div_r9f:divider|    ; 573 (573)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 573 (573)    ; 0 (0)             ; 0 (0)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider ;              ;
;       |lpm_divide:Mod1|                   ; 525 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 525 (0)      ; 0 (0)             ; 0 (0)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Mod1                                                                                 ;              ;
;          |lpm_divide_ecm:auto_generated|  ; 525 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 525 (0)      ; 0 (0)             ; 0 (0)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated                                                   ;              ;
;             |sign_div_unsign_9nh:divider| ; 525 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 525 (0)      ; 0 (0)             ; 0 (0)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider                       ;              ;
;                |alt_u_div_r9f:divider|    ; 525 (525)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 525 (525)    ; 0 (0)             ; 0 (0)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider ;              ;
;       |lpm_divide:Mod2|                   ; 460 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 460 (0)      ; 0 (0)             ; 0 (0)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Mod2                                                                                 ;              ;
;          |lpm_divide_ecm:auto_generated|  ; 460 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 460 (0)      ; 0 (0)             ; 0 (0)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated                                                   ;              ;
;             |sign_div_unsign_9nh:divider| ; 460 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 460 (0)      ; 0 (0)             ; 0 (0)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider                       ;              ;
;                |alt_u_div_r9f:divider|    ; 460 (460)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 460 (460)    ; 0 (0)             ; 0 (0)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider ;              ;
;       |lpm_divide:Mod3|                   ; 355 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 355 (0)      ; 0 (0)             ; 0 (0)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Mod3                                                                                 ;              ;
;          |lpm_divide_ecm:auto_generated|  ; 355 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 355 (0)      ; 0 (0)             ; 0 (0)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated                                                   ;              ;
;             |sign_div_unsign_9nh:divider| ; 355 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 355 (0)      ; 0 (0)             ; 0 (0)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider                       ;              ;
;                |alt_u_div_r9f:divider|    ; 355 (355)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 355 (355)    ; 0 (0)             ; 0 (0)            ; |DistanceMeasure|rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider ;              ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                    ;
+------------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                   ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------------------+----------+---------------+---------------+-----------------------+-----+------+
; CLOCK_25M              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ext_ADC_CS             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ext_ADC_SCLK           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SelectionDigit[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SelectionDigit[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SelectionDigit[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SelectionDigit[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; digitOUT[0]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; digitOUT[1]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; digitOUT[2]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; digitOUT[3]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; digitOUT[4]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; digitOUT[5]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; digitOUT[6]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; digitOUT[7]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; temp_ADC_OUT[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; temp_ADC_OUT[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; temp_ADC_OUT[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; temp_ADC_OUT[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; temp_ADC_OUT[4]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; temp_ADC_OUT[5]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; temp_ADC_OUT[6]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; temp_ADC_OUT[7]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; temp_ADC_OUT[8]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; temp_ADC_OUT[9]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; temp_ADC_OUT[10]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; temp_ADC_OUT[11]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; temp_DigitDecade[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; temp_DigitDecade[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; temp_DigitDecade[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; temp_DigitDecade[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; temp_DigitUnit[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; temp_DigitUnit[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; temp_DigitUnit[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; temp_DigitUnit[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; temp_DigitTenth[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; temp_DigitTenth[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; temp_DigitTenth[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; temp_DigitTenth[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; temp_DigitHundredth[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; temp_DigitHundredth[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; temp_DigitHundredth[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; temp_DigitHundredth[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLOCK_50M              ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; ext_ADC_IN             ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+------------------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; CLOCK_25M           ;                   ;         ;
; CLOCK_50M           ;                   ;         ;
; ext_ADC_IN          ;                   ;         ;
+---------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                          ;
+-------------------------------------------------+----------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                            ; Location       ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------+----------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; ADC:ADC0|enable                                 ; FF_X29_Y22_N5  ; 13      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ADC:ADC0|sig_ADC_SCLK                           ; FF_X26_Y26_N5  ; 30      ; Clock        ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; CLOCK_50M                                       ; PIN_R8         ; 51      ; Clock        ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; multiplex7seg4digit:multiplex0|clock_RefreshMux ; FF_X24_Y26_N11 ; 18      ; Clock        ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; rawTo4Digit:Converter0|sig_refreshDigits        ; FF_X10_Y21_N1  ; 16      ; Clock        ; yes    ; Global Clock         ; GCLK0            ; --                        ;
+-------------------------------------------------+----------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                             ;
+-------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                            ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; ADC:ADC0|sig_ADC_SCLK                           ; FF_X26_Y26_N5  ; 30      ; 2                                    ; Global Clock         ; GCLK12           ; --                        ;
; CLOCK_50M                                       ; PIN_R8         ; 51      ; 3                                    ; Global Clock         ; GCLK18           ; --                        ;
; multiplex7seg4digit:multiplex0|clock_RefreshMux ; FF_X24_Y26_N11 ; 18      ; 1                                    ; Global Clock         ; GCLK10           ; --                        ;
; rawTo4Digit:Converter0|sig_refreshDigits        ; FF_X10_Y21_N1  ; 16      ; 3                                    ; Global Clock         ; GCLK0            ; --                        ;
+-------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_17_result_int[18]~34 ; 54      ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_17_result_int[18]~34 ; 54      ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_17_result_int[18]~34 ; 53      ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_17_result_int[18]~34 ; 53      ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_16_result_int[17]~32 ; 51      ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_16_result_int[17]~32 ; 51      ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_16_result_int[17]~32 ; 50      ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_16_result_int[17]~32 ; 50      ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_15_result_int[16]~30 ; 48      ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_15_result_int[16]~30 ; 48      ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_15_result_int[16]~30 ; 47      ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_15_result_int[16]~30 ; 47      ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_14_result_int[15]~28 ; 45      ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_14_result_int[15]~28 ; 45      ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_14_result_int[15]~28 ; 44      ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_14_result_int[15]~28 ; 44      ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_13_result_int[14]~26 ; 42      ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_13_result_int[14]~26 ; 42      ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_18_result_int[19]~38 ; 41      ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_13_result_int[14]~26 ; 41      ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_18_result_int[19]~38 ; 41      ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_13_result_int[14]~26 ; 41      ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_18_result_int[19]~36 ; 41      ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_18_result_int[19]~36 ; 41      ;
; ADC:ADC0|ADC_DOUT[0]                                                                                                                                ; 39      ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_12_result_int[13]~24 ; 39      ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_12_result_int[13]~24 ; 38      ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_12_result_int[13]~24 ; 38      ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_11_result_int[12]~22 ; 36      ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_11_result_int[12]~22 ; 35      ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_11_result_int[12]~22 ; 35      ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_10_result_int[11]~20 ; 33      ;
; ADC:ADC0|ADC_DOUT[11]                                                                                                                               ; 32      ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_10_result_int[11]~20 ; 32      ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_10_result_int[11]~20 ; 32      ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_12_result_int[13]~24 ; 30      ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_9_result_int[10]~18  ; 29      ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_9_result_int[10]~18  ; 29      ;
; ADC:ADC0|ADC_DOUT[1]                                                                                                                                ; 27      ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_8_result_int[9]~16   ; 26      ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_8_result_int[9]~16   ; 26      ;
; ADC:ADC0|ADC_DOUT[4]                                                                                                                                ; 25      ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_9_result_int[10]~18  ; 24      ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_7_result_int[8]~14   ; 23      ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_7_result_int[8]~14   ; 23      ;
; ADC:ADC0|ADC_DOUT[7]                                                                                                                                ; 22      ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|op_7~26                      ; 22      ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|op_6~26                      ; 22      ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|op_5~26                      ; 22      ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|op_4~26                      ; 22      ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_12_result_int[13]~24 ; 22      ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_11_result_int[12]~22 ; 22      ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|op_8~26                      ; 21      ;
; rawTo4Digit:Converter0|Equal1~0                                                                                                                     ; 20      ;
; ADC:ADC0|ADC_DOUT[3]                                                                                                                                ; 20      ;
; ADC:ADC0|ADC_DOUT[2]                                                                                                                                ; 20      ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_6_result_int[7]~12   ; 20      ;
; ADC:ADC0|ADC_DOUT[10]                                                                                                                               ; 18      ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_18_result_int[13]~24 ; 18      ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[5]~8   ; 18      ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_15_result_int[5]~8   ; 18      ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_14_result_int[5]~8   ; 18      ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_13_result_int[5]~8   ; 18      ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_12_result_int[5]~8   ; 18      ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_11_result_int[5]~8   ; 18      ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_10_result_int[5]~8   ; 18      ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_9_result_int[5]~8    ; 18      ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_7_result_int[5]~8    ; 18      ;
; rawTo4Digit:Converter0|Equal1~1                                                                                                                     ; 17      ;
; ADC:ADC0|ADC_DOUT[6]                                                                                                                                ; 17      ;
; ADC:ADC0|ADC_DOUT[5]                                                                                                                                ; 17      ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_5_result_int[6]~10   ; 17      ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_6_result_int[7]~12   ; 17      ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[5]~8   ; 17      ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[5]~8   ; 17      ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[5]~8   ; 17      ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_15_result_int[5]~8   ; 17      ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_14_result_int[5]~8   ; 17      ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_13_result_int[5]~8   ; 17      ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_12_result_int[5]~8   ; 17      ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_11_result_int[5]~8   ; 17      ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_10_result_int[5]~8   ; 17      ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_9_result_int[5]~8    ; 17      ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_8_result_int[5]~8    ; 17      ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_8_result_int[5]~8    ; 17      ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_7_result_int[5]~8    ; 17      ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_6_result_int[5]~8    ; 17      ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_6_result_int[5]~8    ; 16      ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_5_result_int[5]~8    ; 16      ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_4_result_int[5]~8    ; 16      ;
; rawTo4Digit:Converter0|Equal1~2                                                                                                                     ; 15      ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_10_result_int[11]~20 ; 15      ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_3_result_int[4]~6    ; 15      ;
; rawTo4Digit:Converter0|Equal1~9                                                                                                                     ; 14      ;
; ADC:ADC0|ADC_DOUT[9]                                                                                                                                ; 14      ;
; ADC:ADC0|ADC_DOUT[8]                                                                                                                                ; 14      ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_4_result_int[5]~8    ; 14      ;
; rawTo4Digit:Converter0|lpm_divide:Div3|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[5]~8   ; 14      ;
; rawTo4Digit:Converter0|lpm_divide:Div3|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[5]~8   ; 14      ;
; rawTo4Digit:Converter0|lpm_divide:Div3|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_15_result_int[5]~8   ; 14      ;
; rawTo4Digit:Converter0|lpm_divide:Div3|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_14_result_int[5]~8   ; 14      ;
; rawTo4Digit:Converter0|lpm_divide:Div3|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_13_result_int[5]~8   ; 14      ;
; rawTo4Digit:Converter0|lpm_divide:Div3|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_12_result_int[5]~8   ; 14      ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_9_result_int[10]~18  ; 14      ;
; rawTo4Digit:Converter0|lpm_divide:Div3|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_11_result_int[5]~8   ; 14      ;
; rawTo4Digit:Converter0|lpm_divide:Div3|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_10_result_int[5]~8   ; 14      ;
; rawTo4Digit:Converter0|lpm_divide:Div3|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_9_result_int[5]~8    ; 14      ;
; rawTo4Digit:Converter0|Equal0~10                                                                                                                    ; 13      ;
; rawTo4Digit:Converter0|Equal1~7                                                                                                                     ; 13      ;
; ADC:ADC0|enable                                                                                                                                     ; 13      ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_18_result_int[5]~8   ; 13      ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_18_result_int[5]~8   ; 13      ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_8_result_int[9]~16   ; 13      ;
; multiplex7seg4digit:multiplex0|\refreshCurrentDigit:currentDigitSelection[1]                                                                        ; 12      ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|op_16~16                     ; 12      ;
; multiplex7seg4digit:multiplex0|\refreshCurrentDigit:currentDigitSelection[0]                                                                        ; 11      ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_3_result_int[4]~6    ; 11      ;
; rawTo4Digit:Converter0|lpm_divide:Div3|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_18_result_int[5]~8   ; 11      ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|op_15~14                     ; 11      ;
; rawTo4Digit:Converter0|Equal1~8                                                                                                                     ; 10      ;
; rawTo4Digit:Converter0|Equal1~5                                                                                                                     ; 10      ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_5_result_int[6]~10   ; 10      ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|op_13~10                     ; 9       ;
; multiplex7seg4digit:multiplex0|currentDigit[3]                                                                                                      ; 8       ;
; multiplex7seg4digit:multiplex0|currentDigit[2]                                                                                                      ; 8       ;
; multiplex7seg4digit:multiplex0|currentDigit[1]                                                                                                      ; 8       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|op_12~8                      ; 8       ;
; rawTo4Digit:Converter0|Equal1~3                                                                                                                     ; 7       ;
; multiplex7seg4digit:multiplex0|currentDigit[0]                                                                                                      ; 7       ;
; ADC:ADC0|temp[0]                                                                                                                                    ; 7       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|op_11~6                      ; 7       ;
; rawTo4Digit:Converter0|Equal1~6                                                                                                                     ; 6       ;
; ADC:ADC0|temp[1]                                                                                                                                    ; 6       ;
; ADC:ADC0|\process_2:temp[0]                                                                                                                         ; 6       ;
; ADC:ADC0|\process_2:temp[1]                                                                                                                         ; 5       ;
; multiplex7seg4digit:multiplex0|Equal0~3                                                                                                             ; 4       ;
; ADC:ADC0|temp[2]                                                                                                                                    ; 4       ;
; ADC:ADC0|temp[3]                                                                                                                                    ; 4       ;
; ADC:ADC0|\process_2:temp[2]                                                                                                                         ; 4       ;
; ADC:ADC0|\process_2:temp[3]                                                                                                                         ; 4       ;
; multiplex7seg4digit:multiplex0|Add0~24                                                                                                              ; 4       ;
; multiplex7seg4digit:multiplex0|Add0~22                                                                                                              ; 4       ;
; multiplex7seg4digit:multiplex0|Add0~20                                                                                                              ; 4       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_19_result_int[20]~40 ; 4       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_19_result_int[20]~40 ; 4       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[341]~606            ; 3       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[341]~453            ; 3       ;
; multiplex7seg4digit:multiplex0|Equal0~2                                                                                                             ; 3       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[217]~147            ; 3       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[204]~136            ; 3       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[191]~125            ; 3       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[178]~114            ; 3       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[165]~104            ; 3       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[152]~93             ; 3       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[139]~81             ; 3       ;
; rawTo4Digit:Converter0|Equal1~4                                                                                                                     ; 3       ;
; multiplex7seg4digit:multiplex0|Add0~18                                                                                                              ; 3       ;
; multiplex7seg4digit:multiplex0|Add0~16                                                                                                              ; 3       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_19_result_int[20]~38 ; 3       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_19_result_int[20]~38 ; 3       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[342]~750            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[322]~749            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[302]~748            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[282]~747            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[262]~746            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[342]~737            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[322]~736            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[302]~735            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[282]~734            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[262]~733            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[242]~732            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[222]~731            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[202]~730            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[182]~729            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[162]~728            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[341]~744            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[83]~738             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[341]~726            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[143]~715            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[144]~714            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[321]~605            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[301]~604            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[281]~603            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[261]~602            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[241]~601            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[221]~600            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[201]~599            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[202]~598            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[203]~597            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[204]~596            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[86]~264             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[321]~452            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[301]~451            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[281]~450            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[261]~449            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[262]~448            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[263]~447            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[264]~446            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[81]~263             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[86]~258             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[76]~262             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[81]~257             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div3|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[86]~198             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[71]~261             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[76]~256             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div3|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[81]~197             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[66]~260             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[71]~255             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div3|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[76]~196             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[61]~259             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[66]~254             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div3|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[71]~195             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[61]~253             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div3|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[66]~194             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[56]~252             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div3|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[61]~193             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[51]~251             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div3|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[56]~192             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[46]~250             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div3|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[51]~191             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div3|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[52]~190             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[41]~249             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[36]~248             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[37]~247             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[343]~721            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[344]~720            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[345]~719            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[346]~718            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[347]~717            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[348]~716            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[349]~715            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[350]~714            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[351]~713            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[352]~712            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[353]~711            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[354]~710            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[355]~709            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[356]~708            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[357]~707            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[324]~706            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[325]~705            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[326]~704            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[327]~703            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[328]~702            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[329]~701            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[330]~700            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[331]~699            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[332]~698            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[333]~697            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[334]~696            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[335]~695            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[336]~694            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[303]~693            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[304]~692            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[305]~691            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[306]~690            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[307]~689            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[308]~688            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[309]~687            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[310]~686            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[311]~685            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[312]~684            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[313]~683            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[314]~682            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[315]~681            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[283]~680            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[284]~679            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[285]~678            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[286]~677            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[287]~676            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[288]~675            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[289]~674            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[290]~673            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[291]~672            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[292]~671            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[293]~670            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[294]~669            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[263]~668            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[264]~667            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[265]~666            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[266]~665            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[267]~664            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[268]~663            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[269]~662            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[270]~661            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[271]~660            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[272]~659            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[273]~658            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[242]~657            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[243]~656            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[244]~655            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[245]~654            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[246]~653            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[247]~652            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[248]~651            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[249]~650            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[250]~649            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[251]~648            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[252]~647            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[222]~646            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[223]~645            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[224]~644            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[225]~643            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[226]~642            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[227]~641            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[228]~640            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[229]~639            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[230]~638            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[231]~637            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[202]~636            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[203]~635            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[204]~634            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[205]~633            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[206]~632            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[207]~631            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[208]~630            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[209]~629            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[210]~628            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[180]~627            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[180]~626            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[182]~625            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[183]~624            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[184]~623            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[185]~622            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[186]~621            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[187]~620            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[188]~619            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[189]~618            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[162]~617            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[163]~616            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[164]~615            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[165]~614            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[166]~613            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[167]~612            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[168]~611            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[142]~610            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[143]~609            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[144]~608            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[145]~607            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[146]~606            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[147]~605            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[120]~604            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[120]~603            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[122]~602            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[123]~601            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[124]~600            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[125]~599            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[126]~598            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[102]~597            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[103]~596            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[104]~595            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[105]~594            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[82]~593             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[84]~592             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[60]~591             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[60]~590             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[343]~697            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[344]~696            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[345]~695            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[346]~694            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[347]~693            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[348]~692            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[349]~691            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[350]~690            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[351]~689            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[352]~688            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[353]~687            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[354]~686            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[355]~685            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[356]~684            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[357]~683            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[323]~682            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[324]~681            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[325]~680            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[326]~679            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[327]~678            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[328]~677            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[329]~676            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[330]~675            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[331]~674            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[332]~673            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[333]~672            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[334]~671            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[335]~670            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[336]~669            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[303]~668            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[304]~667            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[305]~666            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[306]~665            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[307]~664            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[308]~663            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[309]~662            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[310]~661            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[311]~660            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[312]~659            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[313]~658            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[314]~657            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[315]~656            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[283]~655            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[284]~654            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[285]~653            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[286]~652            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[287]~651            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[288]~650            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[289]~649            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[290]~648            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[291]~647            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[292]~646            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[293]~645            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[294]~644            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[263]~643            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[264]~642            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[265]~641            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[266]~640            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[267]~639            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[268]~638            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[269]~637            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[270]~636            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[271]~635            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[272]~634            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[273]~633            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[243]~632            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[244]~631            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[245]~630            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[246]~629            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[247]~628            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[248]~627            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[249]~626            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[250]~625            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[251]~624            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[252]~623            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[223]~622            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[224]~621            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[225]~620            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[226]~619            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[227]~618            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[228]~617            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[229]~616            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[230]~615            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[231]~614            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[203]~613            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[204]~612            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[205]~611            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[206]~610            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[207]~609            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[208]~608            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[209]~607            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[210]~606            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[183]~605            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[184]~604            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[185]~603            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[186]~602            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[187]~601            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[188]~600            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[189]~599            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[163]~598            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[164]~597            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[165]~596            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[166]~595            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[167]~594            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[168]~593            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[145]~592            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[146]~591            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[147]~590            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[222]~188            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[342]~578            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[343]~577            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[344]~576            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[345]~575            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[346]~574            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[347]~573            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[348]~572            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[349]~571            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[350]~570            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[351]~569            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[352]~568            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[353]~567            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[354]~566            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[355]~565            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[356]~564            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[357]~563            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[322]~562            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[323]~561            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[324]~560            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[325]~559            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[326]~558            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[327]~557            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[328]~556            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[329]~555            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[330]~554            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[331]~553            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[332]~552            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[333]~551            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[334]~550            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[335]~549            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[336]~548            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[302]~547            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[303]~546            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[304]~545            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[305]~544            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[306]~543            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[307]~542            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[308]~541            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[309]~540            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[310]~539            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[311]~538            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[312]~537            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[313]~536            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[314]~535            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[315]~534            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[282]~533            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[283]~532            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[284]~531            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[285]~530            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[286]~529            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[287]~528            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[288]~527            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[289]~526            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[290]~525            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[291]~524            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[292]~523            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[293]~522            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[294]~521            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[262]~520            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[263]~519            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[264]~518            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[265]~517            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[266]~516            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[267]~515            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[268]~514            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[269]~513            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[270]~512            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[271]~511            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[272]~510            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[273]~509            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[242]~508            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[243]~507            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[244]~506            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[245]~505            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[246]~504            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[247]~503            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[248]~502            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[249]~501            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[250]~500            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[251]~499            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[252]~498            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[222]~497            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[223]~496            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[224]~495            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[225]~494            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[226]~493            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[227]~492            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[228]~491            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[229]~490            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[230]~489            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[231]~488            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[205]~487            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[206]~486            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[207]~485            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[208]~484            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[209]~483            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[210]~482            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[209]~186            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[87]~255             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[342]~428            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[343]~427            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[344]~426            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[345]~425            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[346]~424            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[347]~423            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[348]~422            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[349]~421            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[350]~420            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[351]~419            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[352]~418            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[353]~417            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[354]~416            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[355]~415            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[356]~414            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[357]~413            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[322]~412            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[323]~411            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[324]~410            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[325]~409            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[326]~408            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[327]~407            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[328]~406            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[329]~405            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[330]~404            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[331]~403            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[332]~402            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[333]~401            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[334]~400            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[335]~399            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[336]~398            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[302]~397            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[303]~396            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[304]~395            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[305]~394            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[306]~393            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[307]~392            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[308]~391            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[309]~390            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[310]~389            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[311]~388            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[312]~387            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[313]~386            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[314]~385            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[315]~384            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[282]~383            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[283]~382            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[284]~381            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[285]~380            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[286]~379            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[287]~378            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[288]~377            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[289]~376            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[290]~375            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[291]~374            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[292]~373            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[293]~372            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[294]~371            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[265]~370            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[266]~369            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[267]~368            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[268]~367            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[269]~366            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[270]~365            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[271]~364            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[272]~363            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[273]~362            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[196]~184            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[82]~253             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[87]~243             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[183]~182            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[77]~251             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[82]~241             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div3|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[87]~186             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[170]~180            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[72]~249             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[77]~239             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div3|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[82]~184             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[157]~178            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[67]~247             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[72]~237             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div3|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[77]~182             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[62]~245             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[67]~235             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div3|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[72]~180             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[56]~243             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[57]~242             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[62]~233             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div3|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[67]~178             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[117]                ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[51]~240             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[52]~239             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[57]~231             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div3|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[62]~176             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[45]~237             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[47]~236             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[52]~229             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div3|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[57]~174             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[41]~234             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[42]~233             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[47]~227             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[37]~231             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[42]~225             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[30]~229             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[30]~228             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[32]~227             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[27]~225             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[22]~223             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[15]~222             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[15]~221             ; 2       ;
; multiplex7seg4digit:multiplex0|Equal0~1                                                                                                             ; 2       ;
; multiplex7seg4digit:multiplex0|Equal0~0                                                                                                             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[340]~569            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[340]~568            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[341]~567            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[323]~545            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[221]~466            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[200]~455            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[200]~454            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[201]~452            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[181]~441            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[160]~432            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[160]~431            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[161]~429            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[140]~421            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[140]~420            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[141]~418            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[121]~410            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[100]~404            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[100]~403            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[101]~401            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[80]~396             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[80]~395             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[81]~393             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[61]~388             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[63]~384             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[340]~569            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[340]~568            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[341]~567            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod1|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[142]~420            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[223]~165            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[224]~164            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[225]~163            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[226]~162            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[227]~161            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[228]~160            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[229]~159            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[230]~158            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[340]~461            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[340]~460            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod2|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[341]~459            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[210]~154            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[211]~153            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[212]~152            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[213]~151            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[214]~150            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[215]~149            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[216]~148            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[340]~341            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[340]~340            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod3|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|StageOut[341]~339            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[197]~143            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[198]~142            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[199]~141            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[200]~140            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[201]~139            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[202]~138            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[203]~137            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[184]~132            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[185]~131            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[186]~130            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[187]~129            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[188]~128            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[189]~127            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[190]~126            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[171]~121            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[172]~120            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[173]~119            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[174]~118            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[175]~117            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[176]~116            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[177]~115            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[158]~111            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[159]~110            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[160]~109            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[161]~108            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[162]~107            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[163]~106            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[164]~105            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[144]~101            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[145]~100            ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[146]~99             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[147]~98             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[148]~97             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[149]~96             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[150]~95             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[151]~94             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[130]                ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[131]~89             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[132]~88             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[133]~87             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[134]~86             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[135]~85             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[136]~84             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[137]~83             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[138]~82             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[140]~80             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[50]~179             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[118]~79             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[119]~78             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[120]~77             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[121]~76             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[122]~75             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[123]~74             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[124]~73             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[125]~72             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[126]~71             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[104]                ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[105]~70             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[106]~69             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[107]~68             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[108]~67             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[109]~66             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[110]~65             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[111]~64             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[112]~63             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[46]~173             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[40]~170             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[40]~169             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[91]~62              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[92]~61              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[93]~60              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[94]~59              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[95]~58              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[96]~57              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[97]~56              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[98]~55              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[35]~164             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[78]~54              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[79]~53              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[80]~52              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[81]~51              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[82]~50              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[83]~49              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[84]~48              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[36]~162             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[65]                 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[66]~47              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[67]~46              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[68]~45              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[69]~44              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[70]~43              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[31]~158             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[25]~155             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[25]~154             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[52]~42              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[53]~41              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[54]~40              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[55]~39              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[56]~38              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[26]~152             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[20]~149             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[20]~148             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[39]~37              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[40]~36              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[41]~35              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[42]~34              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[21]~146             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[26]~33              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[27]~32              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[28]~31              ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div1|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[16]~142             ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[13]                 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Div0|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|StageOut[14]~30              ; 2       ;
; ADC:ADC0|temp_ADC_Out[10]                                                                                                                           ; 2       ;
; ADC:ADC0|temp_ADC_Out[9]                                                                                                                            ; 2       ;
; ADC:ADC0|temp_ADC_Out[8]                                                                                                                            ; 2       ;
; ADC:ADC0|temp_ADC_Out[7]                                                                                                                            ; 2       ;
; ADC:ADC0|temp_ADC_Out[6]                                                                                                                            ; 2       ;
; ADC:ADC0|temp_ADC_Out[5]                                                                                                                            ; 2       ;
; ADC:ADC0|temp_ADC_Out[4]                                                                                                                            ; 2       ;
; ADC:ADC0|temp_ADC_Out[3]                                                                                                                            ; 2       ;
; ADC:ADC0|temp_ADC_Out[2]                                                                                                                            ; 2       ;
; ADC:ADC0|temp_ADC_Out[1]                                                                                                                            ; 2       ;
; ADC:ADC0|temp_ADC_Out[0]                                                                                                                            ; 2       ;
; ADC:ADC0|Equal0~1                                                                                                                                   ; 2       ;
; ADC:ADC0|Add0~0                                                                                                                                     ; 2       ;
; ADC:ADC0|temp[4]                                                                                                                                    ; 2       ;
; ADC:ADC0|Equal0~0                                                                                                                                   ; 2       ;
; ADC:ADC0|Add1~0                                                                                                                                     ; 2       ;
; ADC:ADC0|\process_2:temp[4]                                                                                                                         ; 2       ;
; ADC:ADC0|Equal1~0                                                                                                                                   ; 2       ;
; rawTo4Digit:Converter0|DigitHundredth[3]                                                                                                            ; 2       ;
; rawTo4Digit:Converter0|DigitHundredth[2]                                                                                                            ; 2       ;
; rawTo4Digit:Converter0|DigitHundredth[1]                                                                                                            ; 2       ;
; rawTo4Digit:Converter0|DigitHundredth[0]                                                                                                            ; 2       ;
; rawTo4Digit:Converter0|DigitTenth[3]                                                                                                                ; 2       ;
; rawTo4Digit:Converter0|DigitTenth[2]                                                                                                                ; 2       ;
; rawTo4Digit:Converter0|DigitTenth[1]                                                                                                                ; 2       ;
; rawTo4Digit:Converter0|DigitTenth[0]                                                                                                                ; 2       ;
; rawTo4Digit:Converter0|DigitUnit[3]                                                                                                                 ; 2       ;
; rawTo4Digit:Converter0|DigitUnit[2]                                                                                                                 ; 2       ;
; rawTo4Digit:Converter0|DigitUnit[1]                                                                                                                 ; 2       ;
; rawTo4Digit:Converter0|DigitUnit[0]                                                                                                                 ; 2       ;
; rawTo4Digit:Converter0|DigitDecade[3]                                                                                                               ; 2       ;
; rawTo4Digit:Converter0|DigitDecade[2]                                                                                                               ; 2       ;
; rawTo4Digit:Converter0|DigitDecade[1]                                                                                                               ; 2       ;
; rawTo4Digit:Converter0|DigitDecade[0]                                                                                                               ; 2       ;
; ADC:ADC0|sig_ADC_SCLK                                                                                                                               ; 2       ;
; rawTo4Digit:Converter0|Add0~62                                                                                                                      ; 2       ;
; rawTo4Digit:Converter0|Add0~60                                                                                                                      ; 2       ;
; rawTo4Digit:Converter0|Add0~58                                                                                                                      ; 2       ;
; rawTo4Digit:Converter0|Add0~56                                                                                                                      ; 2       ;
; rawTo4Digit:Converter0|Add0~54                                                                                                                      ; 2       ;
; rawTo4Digit:Converter0|Add0~52                                                                                                                      ; 2       ;
; rawTo4Digit:Converter0|Add0~50                                                                                                                      ; 2       ;
; rawTo4Digit:Converter0|Add0~48                                                                                                                      ; 2       ;
; rawTo4Digit:Converter0|Add0~46                                                                                                                      ; 2       ;
; rawTo4Digit:Converter0|Add0~44                                                                                                                      ; 2       ;
; rawTo4Digit:Converter0|Add0~42                                                                                                                      ; 2       ;
; rawTo4Digit:Converter0|Add0~40                                                                                                                      ; 2       ;
; rawTo4Digit:Converter0|Add0~38                                                                                                                      ; 2       ;
; rawTo4Digit:Converter0|Add0~36                                                                                                                      ; 2       ;
; rawTo4Digit:Converter0|Add0~34                                                                                                                      ; 2       ;
; rawTo4Digit:Converter0|Add0~32                                                                                                                      ; 2       ;
; rawTo4Digit:Converter0|Add0~30                                                                                                                      ; 2       ;
; rawTo4Digit:Converter0|Add0~28                                                                                                                      ; 2       ;
; rawTo4Digit:Converter0|Add0~26                                                                                                                      ; 2       ;
; rawTo4Digit:Converter0|Add0~24                                                                                                                      ; 2       ;
; rawTo4Digit:Converter0|Add0~22                                                                                                                      ; 2       ;
; rawTo4Digit:Converter0|Add0~20                                                                                                                      ; 2       ;
; rawTo4Digit:Converter0|Add0~18                                                                                                                      ; 2       ;
; rawTo4Digit:Converter0|Add0~16                                                                                                                      ; 2       ;
; rawTo4Digit:Converter0|Add0~14                                                                                                                      ; 2       ;
; rawTo4Digit:Converter0|Add0~12                                                                                                                      ; 2       ;
; rawTo4Digit:Converter0|Add0~10                                                                                                                      ; 2       ;
; rawTo4Digit:Converter0|Add0~8                                                                                                                       ; 2       ;
; rawTo4Digit:Converter0|Add0~6                                                                                                                       ; 2       ;
; rawTo4Digit:Converter0|Add0~4                                                                                                                       ; 2       ;
; rawTo4Digit:Converter0|Add0~2                                                                                                                       ; 2       ;
; rawTo4Digit:Converter0|Add0~0                                                                                                                       ; 2       ;
; multiplex7seg4digit:multiplex0|Add0~14                                                                                                              ; 2       ;
; multiplex7seg4digit:multiplex0|Add0~12                                                                                                              ; 2       ;
; multiplex7seg4digit:multiplex0|Add0~10                                                                                                              ; 2       ;
; multiplex7seg4digit:multiplex0|Add0~8                                                                                                               ; 2       ;
; multiplex7seg4digit:multiplex0|Add0~6                                                                                                               ; 2       ;
; multiplex7seg4digit:multiplex0|Add0~4                                                                                                               ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_18_result_int[2]~4   ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_18_result_int[1]~2   ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_17_result_int[17]~32 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_17_result_int[16]~30 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_17_result_int[15]~28 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_17_result_int[14]~26 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_17_result_int[13]~24 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_17_result_int[12]~22 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_17_result_int[11]~20 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_17_result_int[10]~18 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_17_result_int[9]~16  ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_17_result_int[8]~14  ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_17_result_int[7]~12  ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_17_result_int[6]~10  ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_17_result_int[5]~8   ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_17_result_int[4]~6   ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_17_result_int[3]~4   ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_17_result_int[2]~2   ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_17_result_int[1]~0   ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_16_result_int[16]~30 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_16_result_int[15]~28 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_16_result_int[14]~26 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_16_result_int[13]~24 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_16_result_int[12]~22 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_16_result_int[11]~20 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_16_result_int[10]~18 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_16_result_int[9]~16  ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_16_result_int[8]~14  ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_16_result_int[7]~12  ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_16_result_int[6]~10  ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_16_result_int[5]~8   ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_16_result_int[4]~6   ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_16_result_int[3]~4   ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_16_result_int[2]~2   ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_16_result_int[1]~0   ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_15_result_int[15]~28 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_15_result_int[14]~26 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_15_result_int[13]~24 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_15_result_int[12]~22 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_15_result_int[11]~20 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_15_result_int[10]~18 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_15_result_int[9]~16  ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_15_result_int[8]~14  ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_15_result_int[7]~12  ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_15_result_int[6]~10  ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_15_result_int[5]~8   ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_15_result_int[4]~6   ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_15_result_int[3]~4   ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_15_result_int[2]~2   ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_15_result_int[1]~0   ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_14_result_int[14]~26 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_14_result_int[13]~24 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_14_result_int[12]~22 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_14_result_int[11]~20 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_14_result_int[10]~18 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_14_result_int[9]~16  ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_14_result_int[8]~14  ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_14_result_int[7]~12  ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_14_result_int[6]~10  ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_14_result_int[5]~8   ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_14_result_int[4]~6   ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_14_result_int[3]~4   ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_14_result_int[2]~2   ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_14_result_int[1]~0   ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_13_result_int[13]~24 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_13_result_int[12]~22 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_13_result_int[11]~20 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_13_result_int[10]~18 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_13_result_int[9]~16  ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_13_result_int[8]~14  ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_13_result_int[7]~12  ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_13_result_int[6]~10  ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_13_result_int[5]~8   ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_13_result_int[4]~6   ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_13_result_int[3]~4   ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_13_result_int[2]~2   ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_13_result_int[1]~0   ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_12_result_int[12]~22 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_12_result_int[11]~20 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_12_result_int[10]~18 ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_12_result_int[9]~16  ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_12_result_int[8]~14  ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_12_result_int[7]~12  ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_12_result_int[6]~10  ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_12_result_int[5]~8   ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_12_result_int[4]~6   ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_12_result_int[3]~4   ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_12_result_int[2]~2   ; 2       ;
; rawTo4Digit:Converter0|lpm_divide:Mod0|lpm_divide_ecm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_r9f:divider|add_sub_12_result_int[1]~0   ; 2       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 4,222 / 71,559 ( 6 % ) ;
; C16 interconnects           ; 31 / 2,597 ( 1 % )     ;
; C4 interconnects            ; 2,035 / 46,848 ( 4 % ) ;
; Direct links                ; 1,041 / 71,559 ( 1 % ) ;
; Global clocks               ; 4 / 20 ( 20 % )        ;
; Local interconnects         ; 1,178 / 24,624 ( 5 % ) ;
; R24 interconnects           ; 28 / 2,496 ( 1 % )     ;
; R4 interconnects            ; 1,853 / 62,424 ( 3 % ) ;
+-----------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.64) ; Number of LABs  (Total = 237) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 17                            ;
; 2                                           ; 7                             ;
; 3                                           ; 6                             ;
; 4                                           ; 6                             ;
; 5                                           ; 3                             ;
; 6                                           ; 5                             ;
; 7                                           ; 4                             ;
; 8                                           ; 5                             ;
; 9                                           ; 2                             ;
; 10                                          ; 3                             ;
; 11                                          ; 6                             ;
; 12                                          ; 6                             ;
; 13                                          ; 7                             ;
; 14                                          ; 7                             ;
; 15                                          ; 13                            ;
; 16                                          ; 140                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.11) ; Number of LABs  (Total = 237) ;
+------------------------------------+-------------------------------+
; 1 Clock                            ; 22                            ;
; 1 Clock enable                     ; 4                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 12.52) ; Number of LABs  (Total = 237) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 17                            ;
; 2                                            ; 7                             ;
; 3                                            ; 5                             ;
; 4                                            ; 6                             ;
; 5                                            ; 4                             ;
; 6                                            ; 5                             ;
; 7                                            ; 4                             ;
; 8                                            ; 3                             ;
; 9                                            ; 6                             ;
; 10                                           ; 5                             ;
; 11                                           ; 10                            ;
; 12                                           ; 8                             ;
; 13                                           ; 14                            ;
; 14                                           ; 16                            ;
; 15                                           ; 25                            ;
; 16                                           ; 93                            ;
; 17                                           ; 1                             ;
; 18                                           ; 0                             ;
; 19                                           ; 1                             ;
; 20                                           ; 0                             ;
; 21                                           ; 0                             ;
; 22                                           ; 1                             ;
; 23                                           ; 1                             ;
; 24                                           ; 1                             ;
; 25                                           ; 0                             ;
; 26                                           ; 0                             ;
; 27                                           ; 1                             ;
; 28                                           ; 2                             ;
; 29                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.01) ; Number of LABs  (Total = 237) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 0                             ;
; 1                                                ; 19                            ;
; 2                                                ; 8                             ;
; 3                                                ; 15                            ;
; 4                                                ; 7                             ;
; 5                                                ; 5                             ;
; 6                                                ; 4                             ;
; 7                                                ; 20                            ;
; 8                                                ; 14                            ;
; 9                                                ; 11                            ;
; 10                                               ; 12                            ;
; 11                                               ; 10                            ;
; 12                                               ; 20                            ;
; 13                                               ; 11                            ;
; 14                                               ; 19                            ;
; 15                                               ; 15                            ;
; 16                                               ; 46                            ;
; 17                                               ; 0                             ;
; 18                                               ; 0                             ;
; 19                                               ; 0                             ;
; 20                                               ; 0                             ;
; 21                                               ; 0                             ;
; 22                                               ; 0                             ;
; 23                                               ; 0                             ;
; 24                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.57) ; Number of LABs  (Total = 237) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 13                            ;
; 3                                            ; 7                             ;
; 4                                            ; 8                             ;
; 5                                            ; 5                             ;
; 6                                            ; 4                             ;
; 7                                            ; 4                             ;
; 8                                            ; 7                             ;
; 9                                            ; 2                             ;
; 10                                           ; 9                             ;
; 11                                           ; 8                             ;
; 12                                           ; 8                             ;
; 13                                           ; 12                            ;
; 14                                           ; 7                             ;
; 15                                           ; 7                             ;
; 16                                           ; 8                             ;
; 17                                           ; 4                             ;
; 18                                           ; 10                            ;
; 19                                           ; 12                            ;
; 20                                           ; 15                            ;
; 21                                           ; 15                            ;
; 22                                           ; 12                            ;
; 23                                           ; 6                             ;
; 24                                           ; 6                             ;
; 25                                           ; 7                             ;
; 26                                           ; 6                             ;
; 27                                           ; 10                            ;
; 28                                           ; 9                             ;
; 29                                           ; 6                             ;
; 30                                           ; 7                             ;
; 31                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules              ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass             ; 16           ; 0            ; 16           ; 0            ; 0            ; 45        ; 16           ; 0            ; 45        ; 45        ; 0            ; 42           ; 0            ; 0            ; 3            ; 0            ; 42           ; 3            ; 0            ; 0            ; 0            ; 42           ; 0            ; 0            ; 0            ; 0            ; 0            ; 45        ; 0            ; 0            ;
; Total Unchecked        ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable     ; 29           ; 45           ; 29           ; 45           ; 45           ; 0         ; 29           ; 45           ; 0         ; 0         ; 45           ; 3            ; 45           ; 45           ; 42           ; 45           ; 3            ; 42           ; 45           ; 45           ; 45           ; 3            ; 45           ; 45           ; 45           ; 45           ; 45           ; 0         ; 45           ; 45           ;
; Total Fail             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; CLOCK_25M              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ext_ADC_CS             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ext_ADC_SCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SelectionDigit[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SelectionDigit[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SelectionDigit[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SelectionDigit[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; digitOUT[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; digitOUT[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; digitOUT[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; digitOUT[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; digitOUT[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; digitOUT[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; digitOUT[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; digitOUT[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; temp_ADC_OUT[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; temp_ADC_OUT[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; temp_ADC_OUT[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; temp_ADC_OUT[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; temp_ADC_OUT[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; temp_ADC_OUT[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; temp_ADC_OUT[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; temp_ADC_OUT[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; temp_ADC_OUT[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; temp_ADC_OUT[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; temp_ADC_OUT[10]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; temp_ADC_OUT[11]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; temp_DigitDecade[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; temp_DigitDecade[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; temp_DigitDecade[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; temp_DigitDecade[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; temp_DigitUnit[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; temp_DigitUnit[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; temp_DigitUnit[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; temp_DigitUnit[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; temp_DigitTenth[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; temp_DigitTenth[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; temp_DigitTenth[2]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; temp_DigitTenth[3]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; temp_DigitHundredth[0] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; temp_DigitHundredth[1] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; temp_DigitHundredth[2] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; temp_DigitHundredth[3] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50M              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ext_ADC_IN             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; CLOCK_50M       ; CLOCK_50M            ; 5.2               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                         ;
+-------------------------------------------------+-------------------------------------------------+-------------------+
; Source Register                                 ; Destination Register                            ; Delay Added in ns ;
+-------------------------------------------------+-------------------------------------------------+-------------------+
; rawTo4Digit:Converter0|sig_refreshDigits        ; rawTo4Digit:Converter0|sig_refreshDigits        ; 1.743             ;
; multiplex7seg4digit:multiplex0|clock_RefreshMux ; multiplex7seg4digit:multiplex0|clock_RefreshMux ; 1.740             ;
; ADC:ADC0|sig_ADC_SCLK                           ; ADC:ADC0|sig_ADC_SCLK                           ; 1.740             ;
; multiplex7seg4digit:multiplex0|temp[12]         ; multiplex7seg4digit:multiplex0|clock_RefreshMux ; 0.870             ;
; multiplex7seg4digit:multiplex0|temp[11]         ; multiplex7seg4digit:multiplex0|clock_RefreshMux ; 0.870             ;
; multiplex7seg4digit:multiplex0|temp[10]         ; multiplex7seg4digit:multiplex0|clock_RefreshMux ; 0.870             ;
; multiplex7seg4digit:multiplex0|temp[9]          ; multiplex7seg4digit:multiplex0|clock_RefreshMux ; 0.870             ;
; multiplex7seg4digit:multiplex0|temp[8]          ; multiplex7seg4digit:multiplex0|clock_RefreshMux ; 0.870             ;
; multiplex7seg4digit:multiplex0|temp[7]          ; multiplex7seg4digit:multiplex0|clock_RefreshMux ; 0.870             ;
; multiplex7seg4digit:multiplex0|temp[6]          ; multiplex7seg4digit:multiplex0|clock_RefreshMux ; 0.870             ;
; multiplex7seg4digit:multiplex0|temp[5]          ; multiplex7seg4digit:multiplex0|clock_RefreshMux ; 0.870             ;
; multiplex7seg4digit:multiplex0|temp[4]          ; multiplex7seg4digit:multiplex0|clock_RefreshMux ; 0.870             ;
; multiplex7seg4digit:multiplex0|temp[3]          ; multiplex7seg4digit:multiplex0|clock_RefreshMux ; 0.870             ;
; multiplex7seg4digit:multiplex0|temp[2]          ; multiplex7seg4digit:multiplex0|clock_RefreshMux ; 0.870             ;
; ADC:ADC0|temp[4]                                ; ADC:ADC0|sig_ADC_SCLK                           ; 0.870             ;
; ADC:ADC0|temp[3]                                ; ADC:ADC0|sig_ADC_SCLK                           ; 0.870             ;
; ADC:ADC0|temp[2]                                ; ADC:ADC0|sig_ADC_SCLK                           ; 0.870             ;
; ADC:ADC0|temp[0]                                ; multiplex7seg4digit:multiplex0|clock_RefreshMux ; 0.870             ;
; ADC:ADC0|temp[1]                                ; multiplex7seg4digit:multiplex0|clock_RefreshMux ; 0.870             ;
+-------------------------------------------------+-------------------------------------------------+-------------------+
Note: This table only shows the top 19 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP4CE22F17C6 for design "DistanceMeasure"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 29 pins of 45 total pins
    Info (169086): Pin CLOCK_25M not assigned to an exact location on the device
    Info (169086): Pin temp_ADC_OUT[0] not assigned to an exact location on the device
    Info (169086): Pin temp_ADC_OUT[1] not assigned to an exact location on the device
    Info (169086): Pin temp_ADC_OUT[2] not assigned to an exact location on the device
    Info (169086): Pin temp_ADC_OUT[3] not assigned to an exact location on the device
    Info (169086): Pin temp_ADC_OUT[4] not assigned to an exact location on the device
    Info (169086): Pin temp_ADC_OUT[5] not assigned to an exact location on the device
    Info (169086): Pin temp_ADC_OUT[6] not assigned to an exact location on the device
    Info (169086): Pin temp_ADC_OUT[7] not assigned to an exact location on the device
    Info (169086): Pin temp_ADC_OUT[8] not assigned to an exact location on the device
    Info (169086): Pin temp_ADC_OUT[9] not assigned to an exact location on the device
    Info (169086): Pin temp_ADC_OUT[10] not assigned to an exact location on the device
    Info (169086): Pin temp_ADC_OUT[11] not assigned to an exact location on the device
    Info (169086): Pin temp_DigitDecade[0] not assigned to an exact location on the device
    Info (169086): Pin temp_DigitDecade[1] not assigned to an exact location on the device
    Info (169086): Pin temp_DigitDecade[2] not assigned to an exact location on the device
    Info (169086): Pin temp_DigitDecade[3] not assigned to an exact location on the device
    Info (169086): Pin temp_DigitUnit[0] not assigned to an exact location on the device
    Info (169086): Pin temp_DigitUnit[1] not assigned to an exact location on the device
    Info (169086): Pin temp_DigitUnit[2] not assigned to an exact location on the device
    Info (169086): Pin temp_DigitUnit[3] not assigned to an exact location on the device
    Info (169086): Pin temp_DigitTenth[0] not assigned to an exact location on the device
    Info (169086): Pin temp_DigitTenth[1] not assigned to an exact location on the device
    Info (169086): Pin temp_DigitTenth[2] not assigned to an exact location on the device
    Info (169086): Pin temp_DigitTenth[3] not assigned to an exact location on the device
    Info (169086): Pin temp_DigitHundredth[0] not assigned to an exact location on the device
    Info (169086): Pin temp_DigitHundredth[1] not assigned to an exact location on the device
    Info (169086): Pin temp_DigitHundredth[2] not assigned to an exact location on the device
    Info (169086): Pin temp_DigitHundredth[3] not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DistanceMeasure.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node CLOCK_50M~input (placed in PIN R8 (CLK15, DIFFCLK_6p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node ADC:ADC0|sig_ADC_SCLK 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ADC:ADC0|sig_ADC_SCLK~0
        Info (176357): Destination node ext_ADC_SCLK~output
Info (176353): Automatically promoted node multiplex7seg4digit:multiplex0|clock_RefreshMux 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node multiplex7seg4digit:multiplex0|clock_RefreshMux~0
Info (176353): Automatically promoted node rawTo4Digit:Converter0|sig_refreshDigits 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node rawTo4Digit:Converter0|sig_refreshDigits~0
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 29 (unused VREF, 2.5V VCCIO, 1 input, 28 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  3 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:08
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 2.47 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Info (144001): Generated suppressed messages file D:/geoff/OneDrive - Haute Ecole Bruxelles Brabant (HE2B)/Ecole 2020 - 2021/UE_SystemesEmbarques/CircuitsLogiqueProgrammable/Cours/ProjetCLP/projet_DistanceMeasure/output_files/DistanceMeasure.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4880 megabytes
    Info: Processing ended: Tue Sep 29 21:35:31 2020
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:00:35


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/geoff/OneDrive - Haute Ecole Bruxelles Brabant (HE2B)/Ecole 2020 - 2021/UE_SystemesEmbarques/CircuitsLogiqueProgrammable/Cours/ProjetCLP/projet_DistanceMeasure/output_files/DistanceMeasure.fit.smsg.


