// Seed: 3535848886
module module_0;
  supply0 id_1;
  wire id_2;
  wire id_3;
  tri0 id_4 = 1;
  wire id_5;
  tri1 id_6 = 1'b0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output logic id_0,
    output wor id_1,
    input wor id_2,
    output supply0 id_3,
    input logic id_4,
    input wor id_5
);
  always
    if (1) id_0 <= id_4;
    else $display;
  wire id_7;
  wire id_8;
  wire id_9 = id_9;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri  id_0,
    input  wor  id_1,
    input  tri0 id_2,
    input  wand id_3,
    output tri1 id_4,
    input  wor  id_5
    , id_8,
    input  wand id_6
);
  wire id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
