
---------- Begin Simulation Statistics ----------
host_inst_rate                                 357281                       # Simulator instruction rate (inst/s)
host_mem_usage                                 406232                       # Number of bytes of host memory used
host_seconds                                    55.98                       # Real time elapsed on the host
host_tick_rate                              318617412                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.017836                       # Number of seconds simulated
sim_ticks                                 17835771000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4256205                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 26033.183449                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 21698.414986                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4233076                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency      602121500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.005434                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                23129                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              9249                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    301174000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13880                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 60589.440024                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 67450.467870                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799856                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    3135745879                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018149                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51754                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25486                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   1771788890                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26268                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 17466.602709                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 40861.560191                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.264936                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              4060                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            8390                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     70914407                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    342828490                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7107815                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 49916.100837                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 51633.030039                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7032932                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      3737867379                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.010535                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 74883                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              34735                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   2072962890                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005648                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40148                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.965847                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            989.027364                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7107815                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 49916.100837                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 51633.030039                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7032932                       # number of overall hits
system.cpu.dcache.overall_miss_latency     3737867379                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.010535                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                74883                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             34735                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   2072962890                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005648                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40148                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28100                       # number of replacements
system.cpu.dcache.sampled_refs                  29124                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                989.027364                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7055724                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505699899000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25300                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11147088                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14273.104763                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11390.815737                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11072071                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1070725500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006730                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                75017                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              2271                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    828613500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006526                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72744                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 40833.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 152.201784                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       122500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11147088                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14273.104763                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11390.815737                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11072071                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1070725500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006730                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 75017                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               2271                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    828613500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006526                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72744                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809580                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.505150                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11147088                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14273.104763                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11390.815737                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11072071                       # number of overall hits
system.cpu.icache.overall_miss_latency     1070725500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006730                       # miss rate for overall accesses
system.cpu.icache.overall_misses                75017                       # number of overall misses
system.cpu.icache.overall_mshr_hits              2271                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    828613500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006526                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72744                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72305                       # number of replacements
system.cpu.icache.sampled_refs                  72746                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.505150                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11072071                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 89827.065923                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      1320368042                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 14699                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     130865.560513                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 118829.458924                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         7601                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1000205479                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.501378                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       7643                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     583                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       838935980                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.463133                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  7060                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86626                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       89103.253182                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  75505.537975                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          85212                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              125992000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.016323                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         1414                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       148                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency          95439000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.014591                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    1264                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11024                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    57231.413643                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 41306.660377                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           630919104                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11024                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      455364624                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11024                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25300                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25300                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.281765                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101870                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        124345.531523                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   112250.718405                       # average overall mshr miss latency
system.l2.demand_hits                           92813                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1126197479                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.088907                       # miss rate for demand accesses
system.l2.demand_misses                          9057                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        731                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          934374980                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.081712                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                     8324                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.061776                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.241225                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   1012.135967                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3952.228031                       # Average occupied blocks per context
system.l2.overall_accesses                     101870                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       124345.531523                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  97934.370933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          92813                       # number of overall hits
system.l2.overall_miss_latency             1126197479                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.088907                       # miss rate for overall accesses
system.l2.overall_misses                         9057                       # number of overall misses
system.l2.overall_mshr_hits                       731                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        2254743022                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.226004                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   23023                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.401048                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          5895                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        10347                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        32454                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            18930                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         3177                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           9030                       # number of replacements
system.l2.sampled_refs                          17039                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       4964.363998                       # Cycle average of tags in use
system.l2.total_refs                            89996                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8490                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 29344195                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         253031                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       407722                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40040                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       468721                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         484204                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5824                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       371478                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      5945438                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.709804                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.413829                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      2990573     50.30%     50.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       908109     15.27%     65.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       416613      7.01%     72.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       403306      6.78%     79.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       405221      6.82%     86.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       192750      3.24%     89.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       143895      2.42%     91.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       113493      1.91%     93.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       371478      6.25%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      5945438                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40011                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts       986747                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.632734                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.632734                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       997441                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           31                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         9629                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     12465898                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3158043                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1777822                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       190097                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12131                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3909142                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3907773                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1369                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2366583                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2366343                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              240                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1542559                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1541430                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1129                       # DTB write misses
system.switch_cpus_1.fetch.Branches            484204                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1146991                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             2961750                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        38461                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             12635083                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        123487                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.076526                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1146991                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       258855                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.996901                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      6135535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.059329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.351469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4320796     70.42%     70.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          33008      0.54%     70.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          76051      1.24%     72.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          50571      0.82%     73.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         162875      2.65%     75.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          50215      0.82%     76.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          50150      0.82%     77.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          40167      0.65%     77.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1351702     22.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      6135535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                191811                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         377817                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              179044                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.679559                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4124875                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1590369                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7545915                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10417786                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.752817                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5680692                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.646470                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10422932                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        42222                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         67714                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2607610                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       295044                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1729801                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     11154515                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2534506                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       113861                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10627153                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1563                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          250                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       190097                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4602                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       197208                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        38592                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3580                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       294557                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       259905                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3580                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3454                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        38768                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.580443                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.580443                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3972658     36.99%     36.99% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       389324      3.62%     40.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331626     12.40%     53.01% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     53.01% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18203      0.17%     53.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851221      7.92%     61.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6164      0.06%     61.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2564202     23.87%     85.03% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1607617     14.97%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     10741015                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       369324                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.034384                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51253     13.88%     13.88% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52970     14.34%     28.22% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     28.22% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16558      4.48%     32.70% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     32.70% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     32.70% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        98780     26.75%     59.45% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       107181     29.02%     88.47% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        42582     11.53%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      6135535                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.750624                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.011492                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2557532     41.68%     41.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1       989291     16.12%     57.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       650644     10.60%     68.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       593533      9.67%     78.09% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       614304     10.01%     88.10% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       347892      5.67%     93.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       241100      3.93%     97.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       103351      1.68%     99.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        37888      0.62%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      6135535                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.697555                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         10975471                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        10741015                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined       975253                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        36775                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       658761                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1147013                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1146991                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       652450                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       481512                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2607610                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1729801                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6327346                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       501483                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        58164                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3262074                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       433572                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          808                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18438560                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     12167465                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9374464                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1682036                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       190097                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       499844                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1361927                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       958143                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28898                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
