Time resolution is 1 ps
$finish called at time : 300 ns : File "C:/FPGA_lab/lab/mod9_behavioural/mod9_behavioural.srcs/sim_1/new/tesetbench.v" Line 32
