
*** Running vivado
    with args -log thru_wire.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source thru_wire.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source thru_wire.tcl -notrace
Command: synth_design -top thru_wire -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 231648
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2459.215 ; gain = 0.000 ; free physical = 834 ; free virtual = 4240
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'thru_wire' [/home/mo/Desktop/Github/ce-road-to-mastery/02-tutorials/01-zcpu/verilog_tutorial/verilog_tutorial.srcs/sources_1/new/thru_wire.v:23]
INFO: [Synth 8-6155] done synthesizing module 'thru_wire' (1#1) [/home/mo/Desktop/Github/ce-road-to-mastery/02-tutorials/01-zcpu/verilog_tutorial/verilog_tutorial.srcs/sources_1/new/thru_wire.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2459.215 ; gain = 0.000 ; free physical = 274 ; free virtual = 3412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2459.215 ; gain = 0.000 ; free physical = 271 ; free virtual = 3407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2459.215 ; gain = 0.000 ; free physical = 271 ; free virtual = 3407
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2459.215 ; gain = 0.000 ; free physical = 264 ; free virtual = 3401
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mo/Desktop/Github/ce-road-to-mastery/02-tutorials/01-zcpu/verilog_tutorial/verilog_tutorial.srcs/constrs_1/new/switch_to_led.xdc]
CRITICAL WARNING: [Common 17-161] Invalid option value ' PACKAGE_PIN V17 IOSTANDARD LVCMOS33 ' specified for 'objects'. [/home/mo/Desktop/Github/ce-road-to-mastery/02-tutorials/01-zcpu/verilog_tutorial/verilog_tutorial.srcs/constrs_1/new/switch_to_led.xdc:1]
CRITICAL WARNING: [Common 17-161] Invalid option value ' PACKAGE_PIN U16 IOSTANDARD LVCMOS33 ' specified for 'objects'. [/home/mo/Desktop/Github/ce-road-to-mastery/02-tutorials/01-zcpu/verilog_tutorial/verilog_tutorial.srcs/constrs_1/new/switch_to_led.xdc:2]
Finished Parsing XDC File [/home/mo/Desktop/Github/ce-road-to-mastery/02-tutorials/01-zcpu/verilog_tutorial/verilog_tutorial.srcs/constrs_1/new/switch_to_led.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.086 ; gain = 0.000 ; free physical = 1030 ; free virtual = 4167
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.086 ; gain = 0.000 ; free physical = 1030 ; free virtual = 4167
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2523.086 ; gain = 63.871 ; free physical = 1093 ; free virtual = 4235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2523.086 ; gain = 63.871 ; free physical = 1093 ; free virtual = 4236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2523.086 ; gain = 63.871 ; free physical = 1093 ; free virtual = 4236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2523.086 ; gain = 63.871 ; free physical = 1090 ; free virtual = 4233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2523.086 ; gain = 63.871 ; free physical = 1086 ; free virtual = 4231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2523.086 ; gain = 63.871 ; free physical = 971 ; free virtual = 4119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2523.086 ; gain = 63.871 ; free physical = 972 ; free virtual = 4119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2523.086 ; gain = 63.871 ; free physical = 970 ; free virtual = 4117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2523.086 ; gain = 63.871 ; free physical = 1003 ; free virtual = 4134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2523.086 ; gain = 63.871 ; free physical = 1003 ; free virtual = 4134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2523.086 ; gain = 63.871 ; free physical = 1003 ; free virtual = 4134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2523.086 ; gain = 63.871 ; free physical = 1003 ; free virtual = 4134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2523.086 ; gain = 63.871 ; free physical = 1003 ; free virtual = 4134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2523.086 ; gain = 63.871 ; free physical = 1003 ; free virtual = 4134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |IBUF |     1|
|2     |OBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2523.086 ; gain = 63.871 ; free physical = 1003 ; free virtual = 4134
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2523.086 ; gain = 0.000 ; free physical = 1057 ; free virtual = 4188
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2523.086 ; gain = 63.871 ; free physical = 1057 ; free virtual = 4188
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.086 ; gain = 0.000 ; free physical = 1050 ; free virtual = 4181
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.086 ; gain = 0.000 ; free physical = 1080 ; free virtual = 4213
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 89cbd61d
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2523.086 ; gain = 64.031 ; free physical = 1223 ; free virtual = 4357
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/mo/Desktop/Github/ce-road-to-mastery/02-tutorials/01-zcpu/verilog_tutorial/verilog_tutorial.runs/synth_1/thru_wire.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file thru_wire_utilization_synth.rpt -pb thru_wire_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 17 09:05:23 2021...
