/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 368 256)
	(text "sdram_controller" (rect 5 0 72 12)(font "Arial" ))
	(text "inst" (rect 8 224 20 236)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "haddr[HADDR_WIDTH-1..0]" (rect 0 0 120 12)(font "Arial" ))
		(text "haddr[HADDR_WIDTH-1..0]" (rect 21 27 141 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "data_input[15..0]" (rect 0 0 63 12)(font "Arial" ))
		(text "data_input[15..0]" (rect 21 43 84 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "rd_enable" (rect 0 0 38 12)(font "Arial" ))
		(text "rd_enable" (rect 21 59 59 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "wr_enable" (rect 0 0 40 12)(font "Arial" ))
		(text "wr_enable" (rect 21 75 61 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "rst_n" (rect 0 0 21 12)(font "Arial" ))
		(text "rst_n" (rect 21 91 42 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 107 31 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 1))
	)
	(port
		(pt 352 32)
		(output)
		(text "data_output[15..0]" (rect 0 0 69 12)(font "Arial" ))
		(text "data_output[15..0]" (rect 262 27 331 39)(font "Arial" ))
		(line (pt 352 32)(pt 336 32)(line_width 3))
	)
	(port
		(pt 352 48)
		(output)
		(text "busy" (rect 0 0 20 12)(font "Arial" ))
		(text "busy" (rect 311 43 331 55)(font "Arial" ))
		(line (pt 352 48)(pt 336 48)(line_width 1))
	)
	(port
		(pt 352 64)
		(output)
		(text "addr[SDRADDR_WIDTH-1..0]" (rect 0 0 129 12)(font "Arial" ))
		(text "addr[SDRADDR_WIDTH-1..0]" (rect 202 59 331 71)(font "Arial" ))
		(line (pt 352 64)(pt 336 64)(line_width 3))
	)
	(port
		(pt 352 80)
		(output)
		(text "bank_addr[BANK_WIDTH-1..0]" (rect 0 0 130 12)(font "Arial" ))
		(text "bank_addr[BANK_WIDTH-1..0]" (rect 201 75 331 87)(font "Arial" ))
		(line (pt 352 80)(pt 336 80)(line_width 3))
	)
	(port
		(pt 352 112)
		(output)
		(text "clock_enable" (rect 0 0 50 12)(font "Arial" ))
		(text "clock_enable" (rect 281 107 331 119)(font "Arial" ))
		(line (pt 352 112)(pt 336 112)(line_width 1))
	)
	(port
		(pt 352 128)
		(output)
		(text "cs_n" (rect 0 0 20 12)(font "Arial" ))
		(text "cs_n" (rect 311 123 331 135)(font "Arial" ))
		(line (pt 352 128)(pt 336 128)(line_width 1))
	)
	(port
		(pt 352 144)
		(output)
		(text "ras_n" (rect 0 0 23 12)(font "Arial" ))
		(text "ras_n" (rect 308 139 331 151)(font "Arial" ))
		(line (pt 352 144)(pt 336 144)(line_width 1))
	)
	(port
		(pt 352 160)
		(output)
		(text "cas_n" (rect 0 0 24 12)(font "Arial" ))
		(text "cas_n" (rect 307 155 331 167)(font "Arial" ))
		(line (pt 352 160)(pt 336 160)(line_width 1))
	)
	(port
		(pt 352 176)
		(output)
		(text "we_n" (rect 0 0 21 12)(font "Arial" ))
		(text "we_n" (rect 310 171 331 183)(font "Arial" ))
		(line (pt 352 176)(pt 336 176)(line_width 1))
	)
	(port
		(pt 352 192)
		(output)
		(text "data_mask_low" (rect 0 0 62 12)(font "Arial" ))
		(text "data_mask_low" (rect 269 187 331 199)(font "Arial" ))
		(line (pt 352 192)(pt 336 192)(line_width 1))
	)
	(port
		(pt 352 208)
		(output)
		(text "data_mask_high" (rect 0 0 66 12)(font "Arial" ))
		(text "data_mask_high" (rect 265 203 331 215)(font "Arial" ))
		(line (pt 352 208)(pt 336 208)(line_width 1))
	)
	(port
		(pt 352 96)
		(bidir)
		(text "data[15..0]" (rect 0 0 40 12)(font "Arial" ))
		(text "data[15..0]" (rect 291 91 331 103)(font "Arial" ))
		(line (pt 352 96)(pt 336 96)(line_width 3))
	)
	(parameter
		"ROW_WIDTH"
		"13"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"COL_WIDTH"
		"9"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"BANK_WIDTH"
		"2"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"SDRADDR_WIDTH"
		""
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"HADDR_WIDTH"
		""
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"CLK_FREQUENCY"
		"133"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"REFRESH_TIME"
		"32"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"REFRESH_COUNT"
		"8192"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 336 224)(line_width 1))
	)
	(annotation_block (parameter)(rect 368 -64 468 16))
)
