// Seed: 2750485622
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output logic id_1
);
  logic id_2;
  type_8 id_3, id_4;
  type_9 id_5 (
      .id_0(id_1),
      .id_1(1'b0),
      .id_2(id_2),
      .id_3(1),
      .id_4(id_0),
      .id_5(id_3)
  );
  assign id_5 = id_3;
endmodule
