

Implementation tool: Xilinx Vivado v.2023.2
Project:             AES_AntonioMateo
Solution:            solution1
Device target:       xczu3eg-sbva484-1-i
Report date:         Sun Feb 23 16:17:04 CET 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           2134
FF:            1639
DSP:              0
BRAM:            12
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      2.648
Timing met
