Release 13.4 - xst O.87xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : xc3s100e-VQ100-4
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : mult_32

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../mult_32.v" in library work
Compiling verilog file "../rsr.v" in library work
Module <mult_32> compiled
Compiling verilog file "../lsr.v" in library work
Module <rsr> compiled
Compiling verilog file "../acc.v" in library work
Module <lsr> compiled
Compiling verilog file "../control_mult.v" in library work
Module <acc> compiled
Compiling verilog file "../comp.v" in library work
Module <control_mult> compiled
Module <comp> compiled
No errors in compilation
Analysis of file <"project.src"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <mult_32> in library <work>.

Analyzing hierarchy for module <rsr> in library <work>.

Analyzing hierarchy for module <lsr> in library <work>.

Analyzing hierarchy for module <comp> in library <work>.

Analyzing hierarchy for module <acc> in library <work>.

Analyzing hierarchy for module <control_mult> in library <work> with parameters.
	ADD = "011"
	CHECK = "001"
	END = "100"
	SHIFT = "010"
	START = "000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mult_32>.
Module <mult_32> is correct for synthesis.
 
Analyzing module <rsr> in library <work>.
Module <rsr> is correct for synthesis.
 
Analyzing module <lsr> in library <work>.
Module <lsr> is correct for synthesis.
 
Analyzing module <comp> in library <work>.
Module <comp> is correct for synthesis.
 
Analyzing module <acc> in library <work>.
Module <acc> is correct for synthesis.
 
Analyzing module <control_mult> in library <work>.
	ADD = 3'b011
	CHECK = 3'b001
	END = 3'b100
	SHIFT = 3'b010
	START = 3'b000
Module <control_mult> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <rsr>.
    Related source file is "../rsr.v".
    Found 16-bit register for signal <s_B>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <rsr> synthesized.


Synthesizing Unit <lsr>.
    Related source file is "../lsr.v".
    Found 31-bit register for signal <s_A>.
    Summary:
	inferred  31 D-type flip-flop(s).
Unit <lsr> synthesized.


Synthesizing Unit <comp>.
    Related source file is "../comp.v".
Unit <comp> synthesized.


Synthesizing Unit <acc>.
    Related source file is "../acc.v".
    Found 32-bit up accumulator for signal <pp>.
    Summary:
	inferred   1 Accumulator(s).
Unit <acc> synthesized.


Synthesizing Unit <control_mult>.
    Related source file is "../control_mult.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <cont5>.
    Found 4-bit adder for signal <old_cont5_2$add0000> created at line 63.
    Found 4-bit comparator greater for signal <state$cmp_gt0000> created at line 64.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <control_mult> synthesized.


Synthesizing Unit <mult_32>.
    Related source file is "../mult_32.v".
Unit <mult_32> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Accumulators                                         : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 3
 16-bit register                                       : 1
 31-bit register                                       : 1
 4-bit register                                        : 1
# Comparators                                          : 1
 4-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <control0/state/FSM> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Accumulators                                         : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 51
 Flip-Flops                                            : 51
# Comparators                                          : 1
 4-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mult_32> ...

Optimizing unit <rsr> ...

Optimizing unit <lsr> ...

Optimizing unit <control_mult> ...

Mapping all equations...
Building and optimizing final netlist ...
FlipFlop control0/state_FSM_FFd1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_31 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_30 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_29 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_28 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_27 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_26 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_25 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_24 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_23 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_22 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_21 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_20 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_19 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_18 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_17 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_16 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_15 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_14 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_13 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_12 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_11 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop acc0/pp_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 119
 Flip-Flops                                            : 119

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : project.ngr
Top Level Output File Name         : project.ngc
Output Format                      : NGC
Optimization Goal                  : Area
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 68

Cell Usage :
# BELS                             : 168
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 1
#      LUT2                        : 34
#      LUT3                        : 37
#      LUT4                        : 27
#      MUXCY                       : 31
#      MUXF5                       : 3
#      XORCY                       : 32
# FlipFlops/Latches                : 119
#      FDE                         : 4
#      FDE_1                       : 47
#      FDR                         : 4
#      FDRE                        : 64
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 67
#      IBUF                        : 34
#      OBUF                        : 33
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100evq100-4 

 Number of Slices:                       54  out of    960     5%  
 Number of Slice Flip Flops:             86  out of   1920     4%  
 Number of 4 input LUTs:                101  out of   1920     5%  
 Number of IOs:                          68
 Number of bonded IOBs:                  68  out of     66   103% (*) 
    IOB Flip Flops:                      33
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 119   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.119ns (Maximum Frequency: 98.826MHz)
   Minimum input arrival time before clock: 3.697ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.119ns (frequency: 98.826MHz)
  Total number of paths / destination ports: 3843 / 294
-------------------------------------------------------------------------
Delay:               5.059ns (Levels of Logic = 2)
  Source:            control0/state_FSM_FFd3 (FF)
  Destination:       rsr0/s_B_14 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: control0/state_FSM_FFd3 to rsr0/s_B_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             26   0.591   1.435  control0/state_FSM_FFd3 (control0/state_FSM_FFd3)
     LUT3:I0->O           95   0.704   1.317  control0/state_FSM_Out01 (w_reset)
     LUT3:I2->O            1   0.704   0.000  rsr0/s_B_mux0000<9>1 (rsr0/s_B_mux0000<9>)
     FDE_1:D                   0.308          rsr0/s_B_9
    ----------------------------------------
    Total                      5.059ns (2.307ns logic, 2.752ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 41 / 41
-------------------------------------------------------------------------
Offset:              3.697ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       control0/cont5_3 (FF)
  Destination Clock: clk rising

  Data Path: rst to control0/cont5_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.633  rst_IBUF (rst_IBUF)
     INV:I->O              4   0.704   0.587  control0/rst_inv1_INV_0 (control0/rst_inv)
     FDE:CE                    0.555          control0/cont5_0
    ----------------------------------------
    Total                      3.697ns (2.477ns logic, 1.220ns route)
                                       (67.0% logic, 33.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            control0/state_FSM_FFd1_1 (FF)
  Destination:       done (PAD)
  Source Clock:      clk rising

  Data Path: control0/state_FSM_FFd1_1 to done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.420  control0/state_FSM_FFd1_1 (control0/state_FSM_FFd1_1)
     OBUF:I->O                 3.272          done_OBUF (done)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.42 secs
 
--> 


Total memory usage is 157004 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

