

---------------------------------------------------------------------------------


Simulation executed: Thu Oct 16 10:37:48 2014
Elapsed time - overall simulation: 0:00 minutes
Total simulated master system cycles: 21239 (42478 ns)
CPU cycles simulated per second: inf
Elapsed time - processor 0 critical section: 0:00 minutes
Elapsed time - processor 1 critical section: 0:00 minutes


---------------------------------------------------------------------------------


-----------------------
Interconnect statistics
-----------------------
Overall exec time             = 0 master system cycles (0.00 ns)
1-CPU average exec time       = 0 master system cycles (0 ns)
Concurrent exec time          = 0 master system cycles (0.00 ns)
Bus busy                      = 0 master system cycles (0.00% of 0)
Bus transferring data         = 0 master system cycles (0.00% of 0, 0.00% of 0)
Bus Accesses                  = 0 (0 SR, 0 SW, 0 BR, 0 BW: 0 R, 0 W)


---------------------------------------------------------------------------------


-----------------
XBAR 0
-----------------


---------------------------------------------------------------------------------




---------------------------------------------------------------------------------




---------------------------------------------------------------------------------




---------------------------------------------------------------------------------


