<!doctype html>
<html lang=en>
  <head>
    <meta charset=utf-8>
    <meta http-equiv=Content-Security-Policy content="default-src 'none';img-src 'self';form-action 'self';base-uri 'self';style-src 'self';font-src 'self';">
    <meta name=copyright content=Zagura>
    <meta name=language content=en>
    <meta name=author content=Zagura>
    <meta name=web-author content=Zagura>
    <meta name=description content="Untitled CPU">
    <meta name=no-email-collection>
    <meta name=referrer content=no-referrer>
    <meta name=theme-color content=#1d110f>
    <meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no">
    <link rel=icon type=image/svg+xml href=/assets/me/favicon.svg>
    <link rel=icon type=image/png href=/assets/me/favicon.png>
    <link rel=stylesheet href=../../shared.css>
    <link rel=stylesheet href=../../style.css>
    <link rel=stylesheet href=../style.css>
    <title>Untitled CPU</title>
  </head>
  <body>
    <header>
      <h1>Untitled CPU</h1>
      <a class=back rel=me href=..>Zagura's Wiki</a>
      <div class=comment>
        Last Updated: <time>Jan 7, 2024</time>
      </div>
    </header>
    <nav>
      <ul>
        <li><a href=#goals>Goals</a></li>
        <li><a href=#registers>Registers</a></li>
        <li><a href=#instructions>Instructions</a></li>
        <li><a href=#interrupts>Interrupts</a></li>
      </ul>
    </nav>
    <section class=flat>
      <p>
        A 32-bit RISC processor, programmed in <a href=assembly>Untitled Assembly</a>
      </p>
    </section>
    <section id=goals>
      <h2>Goals</h2>
      <p>
        The main goal of this processor is to be capable of running a usable os,
        but still be as simple &amp; energy-efficient as possible
      </p>
    </section>
    <section id=registers>
      <h2>Registers</h2>
      <p>
        There are 32 registers in total
      </p>
      <table>
        <tr><th>Name(s)</th><th>Purpose</th></tr>
        <tr><td>0</td><td>immutable, always zero</td></tr>
        <tr><td>ra</td><td>return address</td></tr>
        <tr><td>sp</td><td>stack pointer</td></tr>
        <tr><td>fp</td><td>frame pointer</td></tr>
        <tr><td>r0-11</td><td>work registers, calee must preserve</td></tr>
        <tr><td>a0-11</td><td>used for arguments, calee doesn't have to preserve</td></tr>
        <tr><td>v0-3</td><td>used for returned values, also v0 for operations
          (mul: high 32 bits | sum: carry | sub: borrow)
        </td></tr>
      </table>
      <p>
        The program counter can't be accessed as a register
      </p>
    </section>
    <section id=instructions>
      <h2>Instructions</h2>
      <table>
        <tr><th>F</th><th>31-28</th><th>27-23</th><th>22-18</th><th>17</th><th>16</th><th>15-13</th><th>12-8</th><th>7-6</th><th>5-0</th><th>Comment</th></tr>
        <tr><td>J</td><td rowspan=5>op</td><td colspan=8>label28</td><td></td></tr>
        <tr><td>R</td><td rowspan=4>reg-dest</td><td rowspan=4>reg-a</td><td colspan=3>reg-b</td><td>reg-c</td><td>flags</td><td>fn</td><td>there were 10 free bits, so used them for 2 registers for now</td></td></tr>
        <tr><td>I</td><td colspan=6>imm</td><td></td></tr>
        <tr><td>L</td><td rowspan=2>bytes</td><td>sign</td><td colspan=4>imm</td><td>special thing to specify whether to load 2 or 1 byte &amp; how to extend it</td></tr>
        <tr><td>S</td><td colspan=5>imm</td><td>special thing to specify whether to store 2 or 1 byte</td></tr>
      </table>
      <p>Instructions are picked to avoid redundancies, here are all the real ones (syntax sugar from the assembler not included):</p>
      <table>
        <tr><th>Opcode</th><th>Meaning</th><th>F</th><th>OP</th><th>FN</th></tr>
        <tr><td>add</td><td>adds ints, puts carry into v0</td><td><code>R</code></td><td><code>0000</code></td><td><code>000001</code></td></tr>
        <tr><td>sub</td><td>subtracts ints, puts borrow into v0</td><td><code>R</code></td><td><code>0000</code></td><td><code>000010</code></td></tr>
        <tr><td>mul</td><td>gives low 32 bits of multiplication, stores 32 high bits in v0</td><td><code>R</code></td><td><code>0000</code></td><td><code>000011</code></td></tr>
        <tr><td>div</td><td>gives quotient of signed division</td><td><code>R</code></td><td><code>0000</code></td><td><code>000100</code></td></tr>
        <tr><td>duv</td><td>gives quotient of unsigned division</td><td><code>R</code></td><td><code>0000</code></td><td><code>000101</code></td></tr>
        <tr><td>rem</td><td>gives remainder of signed division</td><td><code>R</code></td><td><code>0000</code></td><td><code>000110</code></td></tr>
        <tr><td>rum</td><td>gives remainder of unsigned division</td><td><code>R</code></td><td><code>0000</code></td><td><code>000111</code></td></tr>
        <tr><td>slz</td><td>shift left, puts overflow into v0</td><td><code>R</code></td><td><code>0000</code></td><td><code>001000</code></td></tr>
        <tr><td>srz</td><td>shift right unsigned/logical (zero extend)</td><td><code>R</code></td><td><code>0000</code></td><td><code>001001</code></td></tr>
        <tr><td>srs</td><td>shift right arithmetic (sign extend)</td><td><code>R</code></td><td><code>0000</code></td><td><code>001010</code></td></tr>
        <tr><td>and</td><td>bitwise ANDs numbers</td><td><code>R</code></td><td><code>0000</code></td><td><code>001011</code></td></tr>
        <tr><td>or</td><td>bitwise ORs numbers</td><td><code>R</code></td><td><code>0000</code></td><td><code>001100</code></td></tr>
        <tr><td>xor</td><td>bitwise XORs numbers</td><td><code>R</code></td><td><code>0000</code></td><td><code>001101</code></td></tr>
        <tr><td>lts</td><td>gives 1 if left is less than right, otherwise 0 (signed)</td><td><code>R</code></td><td><code>0000</code></td><td><code>001110</code></td></tr>
        <tr><td>ltu</td><td>gives 1 if left is less than right, otherwise 0 (unsigned)</td><td><code>R</code></td><td><code>0000</code></td><td><code>001111</code></td></tr>
        <tr><td>add</td><td>same as non-immediate counterpart (sign-extends imm)</td><td><code>I</code></td><td><code>0001</code></td><td>--</td></tr>
        <tr><td>slz</td><td>same as non-immediate counterpart (zero-extends imm)</td><td><code>I</code></td><td><code>0010</code></td><td>--</td></tr>
        <tr><td>srz</td><td>same as non-immediate counterpart (zero-extends imm)</td><td><code>I</code></td><td><code>0011</code></td><td>--</td></tr>
        <tr><td>and</td><td>same as non-immediate counterpart (sign-extends imm)</td><td><code>I</code></td><td><code>0100</code></td><td>--</td></tr>
        <tr><td>or</td><td>same as non-immediate counterpart (sign-extends imm)</td><td><code>I</code></td><td><code>0101</code></td><td>--</td></tr>
        <tr><td>jmp</td><td>goes to the instruction at label</td><td><code>J</code></td><td><code>0110</code></td><td>--</td></tr>
        <tr><td>jlk</td><td>store (PC + &lt;instruction width&gt;) in register ra, jump to label</td><td><code>J</code></td><td><code>0111</code></td><td>--</td></tr>
        <tr><td>jre</td><td>goes to the instruction at address in the register passed (might make it virtual if jlr is single-cycle)</td><td><code>R</code></td><td><code>0000</code></td><td><code>010000</code></td></tr>
        <tr><td>jlr</td><td>store (PC + &lt;instruction width&gt;) in register a, jump to address in register b</td><td><code>R</code></td><td><code>0000</code></td><td><code>010001</code></td></tr>
        <tr><td>beq</td><td>if a is equal to b, jump to label (represented as offset in memory)</td><td><code>I</code></td><td><code>1000</code></td><td>--</td></tr>
        <tr><td>bne</td><td>if a is not equal to b, jump to label (represented as offset in memory)</td><td><code>I</code></td><td><code>1001</code></td><td>--</td></tr>
        <tr><td>lod</td><td>load 4B at imm + .ptr as a 32-bit value into .a</td><td><code>I</code></td><td><code>1010</code></td><td>--</td></tr>
        <tr><td>sto</td><td>store value of .a starting at imm + .ptr</td><td><code>I</code></td><td><code>1011</code></td><td>--</td></tr>
        <tr><td>lod</td><td>load {b} bytes at address in .ptr as a 32-bit value into .a (if s = z zero-extends if s = s, sign-extends)</td><td><code>I</code></td><td><code>1100</code></td><td>--</td></tr>
        <tr><td>sto</td><td>store low {b} bytes of .a starting at address in .ptr</td><td><code>I</code></td><td><code>1101</code></td><td>--</td></tr>
        <tr><td>sys</td><td>runs the system call of the number in the register</td><td><code>I</code></td><td><code>1110</code></td><td>--</td></tr>
      </table>
      <p>
        I'm not sure what to do with the spare bits inside instructions that only
        use 1 register, or which of the 2/3 registers to use
      </p>
      <p>
        Branch &amp; load instructions have delay slots, to not break pipelining
      </p>
    </section>
    <section id=interrupts>
      <h2>Interrupts</h2>
      <p>
        Not sure how I'll wanna do the interrupts, probably something like
      </p>
      <ul>
        <li>about to shut down</li>
        <li>unauthorized operation</li>
        <li>syscall</li>
        <li>hardware button???</li>
      </ul>
    </section>
    <footer>
      <nav>
        <span>
          <a href="/">
            <svg class=icon height=1.5em viewBox="0 0 360 360">
              <path fill=currentColor d="m251.25 40.311-189.69 50.828 5.1406 19.18 189.69-50.828zm14.656 54.699-189.69 50.828 138.86 138.86 25.412-94.846zm35.52 9.5176-50.826 189.69 19.18 5.1387 50.826-189.69zm-63.6 18.564-16.514 61.625-16.512 61.625-90.227-90.227 61.627-16.512zm-187.61 48.748-14.039 14.041 138.86 138.86 14.039-14.041z"/>
            </svg>
          </a>
        </span>
          <a href=/art>Art Gallery</a>
          <a href=/website-templates>Website Templates</a>
          <a href=/bookmarks>Bookmarks</a>
        <span>
        <a class=icon title=Copyright href=licenses/copyright>Â©</a>
        </span>
      </nav>
    </footer>
  </body>
</html>
