--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Suma_Display.twx Suma_Display.ncd -o Suma_Display.twr
Suma_Display.pcf

Design file:              Suma_Display.ncd
Physical constraint file: Suma_Display.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A<0>           |Co             |    9.144|
A<0>           |D<0>           |    9.211|
A<0>           |D<1>           |    9.725|
A<0>           |D<2>           |    9.675|
A<0>           |D<3>           |    9.499|
A<1>           |Co             |    9.091|
A<1>           |D<0>           |    9.158|
A<1>           |D<1>           |    9.672|
A<1>           |D<2>           |    9.622|
A<1>           |D<3>           |    9.446|
A<2>           |Co             |    8.199|
A<2>           |D<0>           |    8.011|
A<2>           |D<1>           |    8.535|
A<2>           |D<2>           |    8.420|
A<2>           |D<3>           |    8.364|
A<3>           |Co             |    7.014|
A<3>           |D<0>           |    6.990|
A<3>           |D<1>           |    7.514|
A<3>           |D<2>           |    7.399|
A<3>           |D<3>           |    7.343|
B<0>           |Co             |    9.461|
B<0>           |D<0>           |    9.528|
B<0>           |D<1>           |   10.042|
B<0>           |D<2>           |    9.992|
B<0>           |D<3>           |    9.816|
B<1>           |Co             |    9.301|
B<1>           |D<0>           |    9.368|
B<1>           |D<1>           |    9.882|
B<1>           |D<2>           |    9.832|
B<1>           |D<3>           |    9.656|
B<2>           |Co             |    8.490|
B<2>           |D<0>           |    8.302|
B<2>           |D<1>           |    8.826|
B<2>           |D<2>           |    8.711|
B<2>           |D<3>           |    8.655|
B<3>           |Co             |    7.186|
B<3>           |D<0>           |    7.205|
B<3>           |D<1>           |    7.729|
B<3>           |D<2>           |    7.614|
B<3>           |D<3>           |    7.558|
---------------+---------------+---------+


Analysis completed Tue Sep 24 09:30:53 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



