###############################################################
#  Generated by:      Cadence Innovus 21.35-s114_1
#  OS:                Linux x86_64(Host ID it002028.item.uni-bremen.de)
#  Generated on:      Fri Sep 13 15:03:17 2024
#  Design:            ibex_core
#  Command:           report_ccopt_skew_groups -file ./reports/design_ibex_core/cts/skew_groups.rpt
###############################################################

Skew Group Structure:
=====================

--------------------------------------------------------------------------
Skew Group             Sources    Constrained Sinks    Unconstrained Sinks
--------------------------------------------------------------------------
clk_i/Myconstraints       1              991                    3
--------------------------------------------------------------------------

Skew Group Summary:
===================

------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner         Skew Group             ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
default:both.early    clk_i/Myconstraints        -        0.705     0.975     0.825        0.047       ignored                  -         0.269              -
default:both.late     clk_i/Myconstraints    *0.900       0.857     1.127     0.977        0.048       explicit            *0.150         0.269    93% {0.857, 1.007}
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

-----------------------------------------------------------------------------------
Timing Corner         Skew Group             Min ID    PathID    Max ID    PathID
-----------------------------------------------------------------------------------
default:both.early    clk_i/Myconstraints    0.705       1       0.975       2
-    min if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_valid_req_q_reg/CP
-    max if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[49]/CP
default:both.late     clk_i/Myconstraints    0.857       3       1.127       4
-    min if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_valid_req_q_reg/CP
-    max if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[49]/CP
-----------------------------------------------------------------------------------

Timing for timing corner default:both.early, min clock_path:
============================================================

PathID    : 1
Path type : skew group clk_i/Myconstraints (path 1 of 1)
Start     : clk_i
End       : if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_valid_req_q_reg/CP
Delay     : 0.705

---------------------------------------------------------------------------------------------------------
Name  Lib cell            Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                                 (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk_i
-     -                   rise   -       0.000   0.025  0.006  (0.000,67.760)    -            1    
CTS_cdb_buf_00113/I
-     BUFFXD1BWP12T40M1P  rise   0.001   0.001   0.025  -      (15.190,100.100)   47.530   -       
CTS_cdb_buf_00113/Z
-     BUFFXD1BWP12T40M1P  rise   0.062   0.063   0.045  0.003  (15.610,99.540)     0.980      1    
CTS_cdb_buf_00111/I
-     BUFFXD0BWP12T40M1P  rise   0.000   0.063   0.045  -      (23.030,83.300)    23.660   -       
CTS_cdb_buf_00111/Z
-     BUFFXD0BWP12T40M1P  rise   0.106   0.169   0.086  0.003  (22.610,82.740)     0.980      1    
CTS_cdb_buf_00116/I
-     BUFFXD2BWP12T40M1P  rise   0.000   0.169   0.086  -      (16.310,64.540)    24.500   -       
CTS_cdb_buf_00116/Z
-     BUFFXD2BWP12T40M1P  rise   0.073   0.242   0.034  0.004  (16.730,65.100)     0.980      2    
CTS_ccl_a_buf_00063/I
-     BUFFXD0BWP12T40M1P  rise   0.000   0.242   0.034  -      (31.990,66.500)    16.660   -       
CTS_ccl_a_buf_00063/Z
-     BUFFXD0BWP12T40M1P  rise   0.099   0.340   0.081  0.003  (32.410,65.940)     0.980      2    
g131/A1
-     AN2XD1BWP12T40M1P   rise   0.000   0.340   0.081  -      (39.690,64.680)     8.540   -       
g131/Z
-     AN2XD1BWP12T40M1P   rise   0.135   0.475   0.098  0.007  (40.390,64.260)     1.120      2    
CTS_ccl_a_buf_00060/I
-     BUFFXD4BWP12T40M1P  rise   0.000   0.476   0.098  -      (40.950,59.780)     5.040   -       
CTS_ccl_a_buf_00060/Z
-     BUFFXD4BWP12T40M1P  rise   0.111   0.587   0.108  0.035  (39.970,59.920)     1.120     14    
if_stage_i/RC_CG_HIER_INST29/RC_CGIC_INST/CP
-     CKLNQD1BWP12T40M1P  rise   0.002   0.589   0.108  -      (44.310,22.680)    41.580   -       
if_stage_i/RC_CG_HIER_INST29/RC_CGIC_INST/Q
-     CKLNQD1BWP12T40M1P  rise   0.116   0.705   0.051  0.003  (43.470,23.100)     1.260      3    
if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_valid_req_q_reg/CP
-     DFCNQD1BWP12T40M1P  rise   0.000   0.705   0.051  -      (42.630,17.640)     6.300   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner default:both.early, max clock_path:
============================================================

PathID    : 2
Path type : skew group clk_i/Myconstraints (path 1 of 1)
Start     : clk_i
End       : if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[32]/CP
Delay     : 0.975

---------------------------------------------------------------------------------------------------------
Name  Lib cell            Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                                 (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk_i
-     -                   rise   -       0.000   0.025  0.006  (0.000,67.760)    -            1    
CTS_cdb_buf_00113/I
-     BUFFXD1BWP12T40M1P  rise   0.001   0.001   0.025  -      (15.190,100.100)   47.530   -       
CTS_cdb_buf_00113/Z
-     BUFFXD1BWP12T40M1P  rise   0.062   0.063   0.045  0.003  (15.610,99.540)     0.980      1    
CTS_cdb_buf_00111/I
-     BUFFXD0BWP12T40M1P  rise   0.000   0.063   0.045  -      (23.030,83.300)    23.660   -       
CTS_cdb_buf_00111/Z
-     BUFFXD0BWP12T40M1P  rise   0.106   0.169   0.086  0.003  (22.610,82.740)     0.980      1    
CTS_cdb_buf_00116/I
-     BUFFXD2BWP12T40M1P  rise   0.000   0.169   0.086  -      (16.310,64.540)    24.500   -       
CTS_cdb_buf_00116/Z
-     BUFFXD2BWP12T40M1P  rise   0.073   0.242   0.034  0.004  (16.730,65.100)     0.980      2    
CTS_ccl_a_buf_00063/I
-     BUFFXD0BWP12T40M1P  rise   0.000   0.242   0.034  -      (31.990,66.500)    16.660   -       
CTS_ccl_a_buf_00063/Z
-     BUFFXD0BWP12T40M1P  rise   0.099   0.340   0.081  0.003  (32.410,65.940)     0.980      2    
g131/A1
-     AN2XD1BWP12T40M1P   rise   0.000   0.340   0.081  -      (39.690,64.680)     8.540   -       
g131/Z
-     AN2XD1BWP12T40M1P   rise   0.135   0.475   0.098  0.007  (40.390,64.260)     1.120      2    
CTS_ccl_a_buf_00060/I
-     BUFFXD4BWP12T40M1P  rise   0.000   0.476   0.098  -      (40.950,59.780)     5.040   -       
CTS_ccl_a_buf_00060/Z
-     BUFFXD4BWP12T40M1P  rise   0.111   0.587   0.108  0.035  (39.970,59.920)     1.120     14    
CTS_cdb_buf_00134/I
-     BUFFXD0BWP12T40M1P  rise   0.002   0.589   0.108  -      (46.830,37.660)    29.120   -       
CTS_cdb_buf_00134/Z
-     BUFFXD0BWP12T40M1P  rise   0.158   0.747   0.137  0.006  (46.410,38.220)     0.980      3    
if_stage_i/RC_CG_HIER_INST24/RC_CGIC_INST/CP
-     CKLNQD1BWP12T40M1P  rise   0.000   0.747   0.137  -      (24.570,36.120)    23.940   -       
if_stage_i/RC_CG_HIER_INST24/RC_CGIC_INST/Q
-     CKLNQD1BWP12T40M1P  rise   0.121   0.868   0.045  0.002  (23.730,36.540)     1.260      2    
if_stage_i/CTS_ccl_a_buf_00016/I
-     BUFFXD2BWP12T40M1P  rise   0.000   0.868   0.045  -      (21.070,37.660)     3.780   -       
if_stage_i/CTS_ccl_a_buf_00016/Z
-     BUFFXD2BWP12T40M1P  rise   0.105   0.973   0.120  0.021  (21.490,38.220)     0.980     16    
if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[32]/CP
-     DFMQD1BWP12T40M1P   rise   0.001   0.975   0.120  -      (34.230,22.680)    28.280   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner default:both.late, min clock_path:
===========================================================

PathID    : 3
Path type : skew group clk_i/Myconstraints (path 1 of 1)
Start     : clk_i
End       : if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_valid_req_q_reg/CP
Delay     : 0.857

---------------------------------------------------------------------------------------------------------
Name  Lib cell            Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                                 (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk_i
-     -                   rise   -       0.150   0.025  0.006  (0.000,67.760)    -            1    
CTS_cdb_buf_00113/I
-     BUFFXD1BWP12T40M1P  rise   0.001   0.151   0.025  -      (15.190,100.100)   47.530   -       
CTS_cdb_buf_00113/Z
-     BUFFXD1BWP12T40M1P  rise   0.062   0.213   0.045  0.003  (15.610,99.540)     0.980      1    
CTS_cdb_buf_00111/I
-     BUFFXD0BWP12T40M1P  rise   0.000   0.214   0.045  -      (23.030,83.300)    23.660   -       
CTS_cdb_buf_00111/Z
-     BUFFXD0BWP12T40M1P  rise   0.106   0.319   0.086  0.003  (22.610,82.740)     0.980      1    
CTS_cdb_buf_00116/I
-     BUFFXD2BWP12T40M1P  rise   0.001   0.320   0.086  -      (16.310,64.540)    24.500   -       
CTS_cdb_buf_00116/Z
-     BUFFXD2BWP12T40M1P  rise   0.073   0.393   0.034  0.004  (16.730,65.100)     0.980      2    
CTS_ccl_a_buf_00063/I
-     BUFFXD0BWP12T40M1P  rise   0.001   0.393   0.034  -      (31.990,66.500)    16.660   -       
CTS_ccl_a_buf_00063/Z
-     BUFFXD0BWP12T40M1P  rise   0.099   0.492   0.081  0.003  (32.410,65.940)     0.980      2    
g131/A1
-     AN2XD1BWP12T40M1P   rise   0.000   0.492   0.081  -      (39.690,64.680)     8.540   -       
g131/Z
-     AN2XD1BWP12T40M1P   rise   0.135   0.627   0.098  0.007  (40.390,64.260)     1.120      2    
CTS_ccl_a_buf_00060/I
-     BUFFXD4BWP12T40M1P  rise   0.000   0.627   0.098  -      (40.950,59.780)     5.040   -       
CTS_ccl_a_buf_00060/Z
-     BUFFXD4BWP12T40M1P  rise   0.111   0.739   0.108  0.035  (39.970,59.920)     1.120     14    
if_stage_i/RC_CG_HIER_INST29/RC_CGIC_INST/CP
-     CKLNQD1BWP12T40M1P  rise   0.002   0.741   0.108  -      (44.310,22.680)    41.580   -       
if_stage_i/RC_CG_HIER_INST29/RC_CGIC_INST/Q
-     CKLNQD1BWP12T40M1P  rise   0.116   0.857   0.051  0.003  (43.470,23.100)     1.260      3    
if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_valid_req_q_reg/CP
-     DFCNQD1BWP12T40M1P  rise   0.000   0.857   0.051  -      (42.630,17.640)     6.300   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner default:both.late, max clock_path:
===========================================================

PathID    : 4
Path type : skew group clk_i/Myconstraints (path 1 of 1)
Start     : clk_i
End       : if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[32]/CP
Delay     : 1.127

---------------------------------------------------------------------------------------------------------
Name  Lib cell            Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                                 (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk_i
-     -                   rise   -       0.150   0.025  0.006  (0.000,67.760)    -            1    
CTS_cdb_buf_00113/I
-     BUFFXD1BWP12T40M1P  rise   0.001   0.151   0.025  -      (15.190,100.100)   47.530   -       
CTS_cdb_buf_00113/Z
-     BUFFXD1BWP12T40M1P  rise   0.062   0.213   0.045  0.003  (15.610,99.540)     0.980      1    
CTS_cdb_buf_00111/I
-     BUFFXD0BWP12T40M1P  rise   0.000   0.214   0.045  -      (23.030,83.300)    23.660   -       
CTS_cdb_buf_00111/Z
-     BUFFXD0BWP12T40M1P  rise   0.106   0.319   0.086  0.003  (22.610,82.740)     0.980      1    
CTS_cdb_buf_00116/I
-     BUFFXD2BWP12T40M1P  rise   0.001   0.320   0.086  -      (16.310,64.540)    24.500   -       
CTS_cdb_buf_00116/Z
-     BUFFXD2BWP12T40M1P  rise   0.073   0.393   0.034  0.004  (16.730,65.100)     0.980      2    
CTS_ccl_a_buf_00063/I
-     BUFFXD0BWP12T40M1P  rise   0.001   0.393   0.034  -      (31.990,66.500)    16.660   -       
CTS_ccl_a_buf_00063/Z
-     BUFFXD0BWP12T40M1P  rise   0.099   0.492   0.081  0.003  (32.410,65.940)     0.980      2    
g131/A1
-     AN2XD1BWP12T40M1P   rise   0.000   0.492   0.081  -      (39.690,64.680)     8.540   -       
g131/Z
-     AN2XD1BWP12T40M1P   rise   0.135   0.627   0.098  0.007  (40.390,64.260)     1.120      2    
CTS_ccl_a_buf_00060/I
-     BUFFXD4BWP12T40M1P  rise   0.000   0.627   0.098  -      (40.950,59.780)     5.040   -       
CTS_ccl_a_buf_00060/Z
-     BUFFXD4BWP12T40M1P  rise   0.111   0.739   0.108  0.035  (39.970,59.920)     1.120     14    
CTS_cdb_buf_00134/I
-     BUFFXD0BWP12T40M1P  rise   0.002   0.741   0.108  -      (46.830,37.660)    29.120   -       
CTS_cdb_buf_00134/Z
-     BUFFXD0BWP12T40M1P  rise   0.158   0.899   0.137  0.006  (46.410,38.220)     0.980      3    
if_stage_i/RC_CG_HIER_INST24/RC_CGIC_INST/CP
-     CKLNQD1BWP12T40M1P  rise   0.000   0.899   0.137  -      (24.570,36.120)    23.940   -       
if_stage_i/RC_CG_HIER_INST24/RC_CGIC_INST/Q
-     CKLNQD1BWP12T40M1P  rise   0.121   1.020   0.045  0.002  (23.730,36.540)     1.260      2    
if_stage_i/CTS_ccl_a_buf_00016/I
-     BUFFXD2BWP12T40M1P  rise   0.000   1.020   0.045  -      (21.070,37.660)     3.780   -       
if_stage_i/CTS_ccl_a_buf_00016/Z
-     BUFFXD2BWP12T40M1P  rise   0.105   1.125   0.120  0.021  (21.490,38.220)     0.980     16    
if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[32]/CP
-     DFMQD1BWP12T40M1P   rise   0.001   1.127   0.120  -      (34.230,22.680)    28.280   -       
---------------------------------------------------------------------------------------------------------

