# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 589.5 3.2e-05 512 0.031 1030 557056 52.8141 16.6127 346.27 517.038 933.009 933.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 589.5 3.2e-05 512 0.031 1030 571392 51.6858 16.6613 420.557 519.756 1008.94 1009.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 589.5 3.2e-05 512 0.031 1030 573440 51.8955 16.7998 439.296 522.507 1030.77 1030.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 589.5 3.2e-05 512 0.031 1030 540672 53.3314 16.9265 385.712 511.586 967.838 968.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 589.5 3.2e-05 512 0.031 1030 563200 51.7706 16.595 405.953 516.149 991.63 991.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 589.5 3.2e-05 512 0.031 1030 573440 51.3525 16.6383 425.961 519.731 1013.96 1014.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 589.5 3.2e-05 512 0.031 1030 552960 52.9906 22.2842 413.059 515.669 1004.28 1004.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 589.5 3.2e-05 512 0.031 1030 524288 53.7853 16.2294 378.532 505.695 954.52 954.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 589.5 3.2e-05 512 0.031 1030 491520 54.9028 16.0508 357.424 495.007 923.653 923.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 589.5 3.2e-05 512 0.031 1030 563200 51.7361 16.5896 442.324 515.706 1026.63 1026.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 589.5 3.2e-05 512 0.031 1030 458752 56.1044 15.5791 420.512 484.196 976.677 976.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 589.5 3.2e-05 512 0.031 1035 573440 51.9384 16.6481 359.929 521.912 950.705 950.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 589.5 3.2e-05 512 0.031 1035 573440 52.0451 16.6868 365.337 522.421 956.77 956.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 589.5 3.2e-05 512 0.031 1035 565248 52.3861 16.6341 357.642 519.683 946.635 946.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 589.5 3.2e-05 512 0.031 1035 559104 53.2286 16.6502 362.671 519.732 952.554 952.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 589.5 3.2e-05 512 0.031 1035 557056 52.8083 23.3496 358.048 516.573 951.076 951.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 589.5 3.2e-05 512 0.031 1035 552960 53.8472 16.653 416.125 519.397 1006.3 1006.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 589.5 3.2e-05 512 0.031 1035 573440 51.8689 16.6703 420.752 521.979 1011.55 1011.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 589.5 3.2e-05 512 0.031 1035 540672 53.294 17.4615 425.516 511.471 1008.02 1008.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 589.5 3.2e-05 512 0.031 1035 563200 51.7172 16.5935 440.322 515.658 1024.56 1024.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 589.5 3.2e-05 512 0.031 1035 544768 54.6732 16.6339 427.924 520.067 1019.57 1019.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 589.5 3.2e-05 512 0.031 1035 552960 52.9542 16.5806 425.928 515.309 1011.06 1011.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 589.5 3.2e-05 512 0.031 1035 524288 53.7558 16.2283 386.425 505.617 962.304 962.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 589.5 3.2e-05 512 0.031 1035 491520 54.9088 16.0502 425.558 494.675 991.468 991.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 589.5 3.2e-05 512 0.031 1035 563200 51.7357 16.5844 493.129 515.764 1077.49 1077.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 589.5 3.2e-05 512 0.031 1035 458752 56.1232 15.5818 361.31 483.805 917.104 917.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 589.5 3.2e-05 512 0.031 1040 573440 51.9202 16.6461 343.188 522.042 934.079 934.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 589.5 3.2e-05 512 0.031 1040 573440 52.0024 16.6893 386.649 522.125 977.747 977.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 589.5 3.2e-05 512 0.031 1040 565248 52.3374 16.6339 355.075 519.169 943.495 943.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 589.5 3.2e-05 512 0.031 1040 559104 53.2072 16.6525 359.034 519.322 948.497 948.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 589.5 3.2e-05 512 0.031 1040 557056 52.7683 16.6094 348.005 516.549 934.211 934.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 589.5 3.2e-05 512 0.031 1040 552960 53.834 16.6584 442.293 519.813 1032.87 1033.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 589.5 3.2e-05 512 0.031 1040 552960 53.7815 16.639 309.598 519.747 900.045 900.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 589.5 3.2e-05 512 0.031 1040 573440 51.823 16.6747 439.72 522.563 1031.06 1031.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 589.5 3.2e-05 512 0.031 1040 573440 51.7737 16.6502 310.424 522.575 901.698 901.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 589.5 3.2e-05 512 0.031 1040 540672 53.2982 16.4227 387.725 511.573 969.307 969.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 589.5 3.2e-05 512 0.031 1040 491520 54.9244 16.0547 254.216 494.634 820.104 820.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 589.5 3.2e-05 512 0.031 1040 563200 51.7086 16.605 423.009 515.185 1006.78 1006.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 589.5 3.2e-05 512 0.031 1040 563200 51.7269 18.6497 300.418 515.29 886.362 886.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 589.5 3.2e-05 512 0.031 1040 544768 54.6748 16.6317 524.291 519.73 1115.61 1115.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 589.5 3.2e-05 512 0.031 1040 516096 53.453 16.1157 327.094 500.281 897.218 897.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 589.5 3.2e-05 512 0.031 1040 552960 52.9783 17.5247 511.711 515.225 1097.71 1097.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 589.5 3.2e-05 512 0.031 1040 491520 54.9332 16.0627 307.109 495.077 873.458 873.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 589.5 3.2e-05 512 0.031 1040 524288 53.7596 16.2263 469.984 505.981 1046.22 1046.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 589.5 3.2e-05 512 0.031 1040 458752 56.1167 15.5731 276.307 484.083 832.354 832.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 589.5 3.2e-05 512 0.031 1040 491520 54.9225 16.0561 381.075 494.684 947.012 947.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 589.5 3.2e-05 512 0.031 1040 393216 58.7299 14.8247 215.866 462.296 751.99 752.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 589.5 3.2e-05 512 0.031 1040 563200 51.7564 16.5832 458.959 515.713 1043.29 1043.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 589.5 3.2e-05 512 0.031 1040 512000 49.759 16.0334 300.807 481.076 847.954 848.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 589.5 3.2e-05 512 0.031 1032 573440 51.8925 16.6444 337.764 522.123 928.705 928.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 589.5 3.2e-05 512 0.031 1032 573440 52.0093 16.6885 357.75 522.435 949.154 949.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 589.5 3.2e-05 512 0.031 1032 565248 52.3109 16.6434 350.489 519.787 939.508 939.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 589.5 3.2e-05 512 0.031 1032 540672 53.3397 16.4188 217.079 511.52 798.628 798.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 589.5 3.2e-05 512 0.031 1032 559104 53.1321 16.6459 401.034 519.795 990.883 991.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 589.5 3.2e-05 512 0.031 1032 544768 54.6928 16.6338 248.289 519.345 839.231 839.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 589.5 3.2e-05 512 0.031 1032 557056 52.6617 16.6142 370.469 516.456 956.484 956.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 589.5 3.2e-05 512 0.031 1032 524288 53.7844 16.2196 229.61 505.947 805.837 806.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 589.5 3.2e-05 512 0.031 1032 571392 51.6207 16.6539 434.324 519.298 1022.17 1022.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 589.5 3.2e-05 512 0.031 1032 552960 53.7622 16.6438 296.193 519.234 886.113 886.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 589.5 3.2e-05 512 0.031 1032 573440 51.8514 16.6669 412.814 522.559 1004.18 1004.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 589.5 3.2e-05 512 0.031 1032 573440 51.8055 16.649 298.05 522.566 889.34 889.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 589.5 3.2e-05 512 0.031 1032 540672 53.2731 18.57 500.959 511.575 1084.65 1084.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 589.5 3.2e-05 512 0.031 1032 491520 54.9098 16.0522 296.416 494.734 862.392 862.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 589.5 3.2e-05 512 0.031 1032 563200 51.7083 16.6012 516.265 515.295 1100.15 1100.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 589.5 3.2e-05 512 0.031 1032 563200 51.7394 16.5897 348.581 515.376 932.56 932.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 589.5 3.2e-05 512 0.031 1032 544768 54.6819 16.6374 486.972 519.831 1078.39 1078.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 589.5 3.2e-05 512 0.031 1032 516096 53.4568 16.0947 306.044 500.61 876.485 876.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 589.5 3.2e-05 512 0.031 1032 552960 52.9393 21.8853 481.982 515.225 1072.31 1072.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 589.5 3.2e-05 512 0.031 1032 491520 54.9368 16.0666 278.667 495.189 845.138 845.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 589.5 3.2e-05 512 0.031 1032 524288 53.7889 16.2284 438.091 506.076 1014.47 1014.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 589.5 3.2e-05 512 0.031 1032 458752 56.1395 15.5766 258.283 483.736 814.018 814.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 589.5 3.2e-05 512 0.031 1050 573440 51.8565 16.6496 387.96 522.484 979.229 979.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 589.5 3.2e-05 512 0.031 1050 573440 52.0113 16.6853 347.874 522.039 938.884 939.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 589.5 3.2e-05 512 0.031 1050 573440 51.8839 16.6564 226.641 522.086 817.553 817.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 589.5 3.2e-05 512 0.031 1050 565248 52.3209 16.6383 366.891 519.798 955.935 956.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 589.5 3.2e-05 512 0.031 1050 540672 53.3068 16.4244 227.145 511.161 808.316 808.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 589.5 3.2e-05 512 0.031 1050 573440 51.4072 16.6543 399.661 519.744 987.748 987.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 589.5 3.2e-05 512 0.031 1050 573440 51.3588 16.6298 254.311 519.83 842.401 842.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 589.5 3.2e-05 512 0.031 1050 557056 52.6501 17.1505 392.122 517.055 979.245 979.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 589.5 3.2e-05 512 0.031 1050 524288 53.7805 16.2265 241.066 506.105 817.456 817.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 589.5 3.2e-05 512 0.031 1050 571392 51.6092 16.6439 439.181 519.807 1027.52 1027.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 589.5 3.2e-05 512 0.031 1050 552960 53.7766 16.6337 307.466 519.799 897.95 898.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 589.5 3.2e-05 512 0.031 1050 573440 51.8692 16.6695 427.711 522.451 1018.98 1019.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 589.5 3.2e-05 512 0.031 1050 573440 51.7959 16.6526 302.921 522.046 893.706 893.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 589.5 3.2e-05 512 0.031 1050 540672 53.293 16.4291 496.052 511.527 1077.58 1077.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 589.5 3.2e-05 512 0.031 1050 491520 54.89 16.0604 301.746 494.69 867.652 867.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 589.5 3.2e-05 512 0.031 1050 563200 51.6906 21.0125 516.467 515.224 1104.67 1104.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 589.5 3.2e-05 512 0.031 1050 563200 51.721 16.5868 345.748 515.161 929.494 929.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 589.5 3.2e-05 512 0.031 1050 573440 51.324 16.6324 506.356 519.434 1094.02 1094.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 589.5 3.2e-05 512 0.031 1050 516096 53.4449 16.1009 302.473 500.62 872.916 873.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 589.5 3.2e-05 512 0.031 1050 552960 52.9628 16.5898 478.613 515.713 1064.15 1064.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 589.5 3.2e-05 512 0.031 1050 491520 54.9368 16.0788 282.204 494.99 848.49 848.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 589.5 3.2e-05 512 0.031 1050 524288 53.7497 19.1257 432.932 506.053 1012.14 1012.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 589.5 3.2e-05 512 0.031 1050 458752 56.1185 15.5701 266.693 484.335 822.998 823.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 589.5 3.2e-05 512 0.031 1056 557056 53.887 16.6488 333.17 522.109 926.1 926.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 589.5 3.2e-05 512 0.031 1056 540672 54.5533 16.6113 209.391 517.054 797.889 798.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 589.5 3.2e-05 512 0.031 1056 563200 53.2852 16.6831 346.749 522.474 939.473 939.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 589.5 3.2e-05 512 0.031 1056 552960 54.3856 16.6672 220.323 522.511 814.161 814.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 589.5 3.2e-05 512 0.031 1056 552960 53.7852 16.6515 370.079 519.735 960.524 960.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 589.5 3.2e-05 512 0.031 1056 540672 53.3015 16.4352 233.71 511.522 815.242 815.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 589.5 3.2e-05 512 0.031 1056 559104 53.18 16.6562 366.099 519.766 955.977 956.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 589.5 3.2e-05 512 0.031 1056 544768 54.7232 16.6366 229.607 519.83 821.077 821.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 589.5 3.2e-05 512 0.031 1056 559104 53.1691 16.6482 194.803 519.394 784.286 784.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 589.5 3.2e-05 512 0.031 1056 540672 54.5487 16.6054 350.103 516.503 938.038 938.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 589.5 3.2e-05 512 0.031 1056 524288 53.7821 16.2262 222.205 506.092 798.583 798.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 589.5 3.2e-05 512 0.031 1056 491520 54.9196 16.0522 174.612 494.76 740.619 740.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 589.5 3.2e-05 512 0.031 1056 552960 53.856 16.6523 524.151 519.695 1114.63 1114.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 589.5 3.2e-05 512 0.031 1056 552960 53.7846 22.131 341.054 519.767 937.013 937.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 589.5 3.2e-05 512 0.031 1056 552960 53.845 16.6465 281.986 519.813 872.564 872.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 589.5 3.2e-05 512 0.031 1056 552960 54.3253 16.6649 493.824 522.073 1087.17 1087.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 589.5 3.2e-05 512 0.031 1056 532480 56.5038 16.653 317.657 522.512 913.599 913.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 589.5 3.2e-05 512 0.031 1056 491520 54.9644 16.0604 247.173 494.675 813.148 813.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 589.5 3.2e-05 512 0.031 1056 540672 53.2558 16.4352 454.693 511.525 1036.18 1036.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 589.5 3.2e-05 512 0.031 1056 491520 54.9217 16.0638 271.737 495.151 838.158 838.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 589.5 3.2e-05 512 0.031 1056 516096 52.2805 16.0461 247.408 495.215 811.224 811.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 589.5 3.2e-05 512 0.031 1056 537600 54.6878 19.2636 448.652 515.694 1038.58 1038.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 589.5 3.2e-05 512 0.031 1056 512000 57.5621 19.2392 298.201 515.284 890.565 890.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 589.5 3.2e-05 512 0.031 1056 537600 54.7982 16.6769 260.692 515.84 848.278 848.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 589.5 3.2e-05 512 0.031 1056 544768 54.6484 16.6358 439.736 519.826 1031.13 1031.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 589.5 3.2e-05 512 0.031 1056 516096 53.4557 16.107 290.76 500.835 861.43 861.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 589.5 3.2e-05 512 0.031 1056 516096 57.8554 16.6314 241.614 524.575 840.953 841.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 589.5 3.2e-05 512 0.031 1056 552960 52.9462 16.583 432.989 515.252 1018.05 1018.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 589.5 3.2e-05 512 0.031 1056 491520 54.9333 16.0613 278.511 494.794 844.582 844.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 589.5 3.2e-05 512 0.031 1056 460800 58.7068 16.0768 217.258 495.213 787.531 787.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 589.5 3.2e-05 512 0.031 1056 524288 54.2128 16.2226 416.018 505.629 992.36 992.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 589.5 3.2e-05 512 0.031 1056 458752 56.127 15.5727 249.483 483.746 805.209 805.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 589.5 3.2e-05 512 0.031 1056 393216 58.7551 14.8296 190.806 461.863 726.523 726.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 589.5 3.2e-05 512 0.031 1040 557056 53.879 16.6439 335.712 522.418 928.932 929.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 589.5 3.2e-05 512 0.031 1040 540672 54.5723 16.6169 210.012 516.585 798.065 798.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 589.5 3.2e-05 512 0.031 1040 552960 54.3589 16.6912 374.214 522.533 968.075 968.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 589.5 3.2e-05 512 0.031 1040 552960 54.3392 16.6808 244.255 522.153 837.712 837.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 589.5 3.2e-05 512 0.031 1040 522240 56.3748 16.5724 189.994 515.306 778.523 778.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 589.5 3.2e-05 512 0.031 1040 552960 53.8046 16.6461 349.553 519.288 939.577 939.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 589.5 3.2e-05 512 0.031 1040 540672 53.2914 16.4311 224.255 511.526 805.782 805.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 589.5 3.2e-05 512 0.031 1040 552960 53.7929 16.6441 191.194 519.855 781.766 781.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 589.5 3.2e-05 512 0.031 1040 544768 54.752 16.6564 489.787 519.799 1081.27 1081.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 589.5 3.2e-05 512 0.031 1040 544768 54.6981 16.6426 316.086 519.27 906.979 907.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 589.5 3.2e-05 512 0.031 1040 516096 57.8698 16.6482 244.622 519.871 839.292 839.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 589.5 3.2e-05 512 0.031 1040 540672 54.4979 17.7497 450.716 516.566 1039.81 1040.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 589.5 3.2e-05 512 0.031 1040 524288 53.7695 16.2288 280.302 505.697 856.271 856.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 589.5 3.2e-05 512 0.031 1040 491520 54.9096 16.0604 211.617 494.682 777.549 777.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 589.5 3.2e-05 512 0.031 1040 552960 53.8523 16.6516 475.437 519.399 1065.62 1065.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 589.5 3.2e-05 512 0.031 1040 552960 53.7917 16.6359 314.902 519.357 904.958 905.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 589.5 3.2e-05 512 0.031 1040 552960 53.8449 16.6392 275.615 519.791 866.165 866.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 589.5 3.2e-05 512 0.031 1040 516096 52.2843 16.0501 231.107 495.211 794.925 795.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 589.5 3.2e-05 512 0.031 1040 552960 54.3424 16.6735 452.626 522.578 1046.49 1046.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 589.5 3.2e-05 512 0.031 1040 532480 56.5127 16.6525 298.762 522.512 894.728 894.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 589.5 3.2e-05 512 0.031 1040 491520 54.9314 16.0727 231.183 494.732 797.184 797.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 589.5 3.2e-05 512 0.031 1040 491520 54.9375 16.0565 221.858 495.24 788.371 788.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 589.5 3.2e-05 512 0.031 1040 540672 53.2652 16.4373 413.694 511.182 994.861 995.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 589.5 3.2e-05 512 0.031 1040 491520 54.9329 16.0534 268.2 495.047 834.503 834.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 589.5 3.2e-05 512 0.031 1040 516096 52.2716 16.0484 235.154 494.757 798.503 798.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 589.5 3.2e-05 512 0.031 1040 393216 58.7477 14.8302 168.308 461.795 703.956 704.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 589.5 3.2e-05 512 0.031 1040 537600 54.6636 16.5934 426.813 515.258 1013.61 1013.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 589.5 3.2e-05 512 0.031 1040 512000 57.5949 16.8427 279.812 515.647 870.179 870.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 589.5 3.2e-05 512 0.031 1040 537600 54.8003 16.6108 254.616 515.289 841.593 841.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 589.5 3.2e-05 512 0.031 1040 409600 61.054 15.6959 178.158 481.446 736.624 736.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 589.5 3.2e-05 512 0.031 1056 557056 53.7997 16.6428 370.822 522.047 963.585 963.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 589.5 3.2e-05 512 0.031 1056 540672 54.5358 16.6102 233.035 517.057 821.514 821.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 589.5 3.2e-05 512 0.031 1056 540672 53.2761 16.4331 192.554 511.588 774.135 774.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 589.5 3.2e-05 512 0.031 1056 563200 53.2471 16.6839 362.964 522.544 955.718 955.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 589.5 3.2e-05 512 0.031 1056 552960 54.3711 16.6714 233.959 522.511 827.796 828.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 589.5 3.2e-05 512 0.031 1056 552960 52.9968 16.5878 194.586 515.228 779.679 779.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 589.5 3.2e-05 512 0.031 1056 552960 53.7692 16.6402 491.651 519.803 1082.14 1082.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 589.5 3.2e-05 512 0.031 1056 540672 53.3102 16.4311 311.565 511.523 893.111 893.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 589.5 3.2e-05 512 0.031 1056 552960 53.7921 16.6339 259.952 519.795 850.45 850.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 589.5 3.2e-05 512 0.031 1056 491520 54.9245 16.0522 194.787 494.668 760.704 760.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 589.5 3.2e-05 512 0.031 1056 559104 53.151 16.6435 464.018 519.746 1053.84 1054.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 589.5 3.2e-05 512 0.031 1056 544768 54.6841 16.638 297.259 519.777 888.629 888.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 589.5 3.2e-05 512 0.031 1056 559104 53.1434 16.6407 247.735 519.376 837.168 837.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 589.5 3.2e-05 512 0.031 1056 516096 53.4643 16.0992 206.147 500.618 776.602 776.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 589.5 3.2e-05 512 0.031 1056 540672 54.533 16.6089 438.024 516.63 1026.07 1026.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 589.5 3.2e-05 512 0.031 1056 524288 53.7783 16.2202 274.758 505.578 850.61 850.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 589.5 3.2e-05 512 0.031 1056 491520 54.9325 16.0522 209.139 495.109 775.514 775.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 589.5 3.2e-05 512 0.031 1056 458752 56.1562 15.5675 171.418 484.152 727.58 727.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 589.5 3.2e-05 512 0.031 1056 552960 53.8292 16.6548 440.493 519.688 1030.94 1031.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 589.5 3.2e-05 512 0.031 1056 552960 53.7831 16.64 307.737 519.363 897.807 898.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 589.5 3.2e-05 512 0.031 1056 552960 53.8769 16.6523 261.365 519.913 852.082 852.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 589.5 3.2e-05 512 0.031 1056 516096 52.266 16.0515 241.075 494.619 804.288 804.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 589.5 3.2e-05 512 0.031 1056 552960 54.3315 16.666 432.489 522.06 1025.83 1026.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 589.5 3.2e-05 512 0.031 1056 532480 56.5051 16.6584 299.153 522.126 894.729 894.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 589.5 3.2e-05 512 0.031 1056 491520 54.9721 16.0677 230.732 495.135 797.186 797.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 589.5 3.2e-05 512 0.031 1056 491520 54.952 16.0512 215.045 495.122 781.448 781.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 589.5 3.2e-05 512 0.031 1050 573440 51.8041 16.6461 388.074 522.022 978.827 979.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 589.5 3.2e-05 512 0.031 1050 557056 52.688 16.6108 245.719 516.566 831.859 832.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 589.5 3.2e-05 512 0.031 1050 540672 53.301 16.425 196.807 511.45 778.255 778.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 589.5 3.2e-05 512 0.031 1050 573440 51.944 16.6848 366.648 522.048 957.61 957.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 589.5 3.2e-05 512 0.031 1050 573440 51.8731 16.6658 236.81 521.982 827.613 827.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 589.5 3.2e-05 512 0.031 1050 552960 53.0124 16.5865 192.245 515.305 777.418 777.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 589.5 3.2e-05 512 0.031 1050 573440 51.823 16.6507 171.243 522.142 762.141 762.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 589.5 3.2e-05 512 0.031 1050 565248 52.2243 16.6487 487.018 519.805 1075.97 1076.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 589.5 3.2e-05 512 0.031 1050 540672 53.2983 16.4295 297.761 511.44 879.201 879.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 589.5 3.2e-05 512 0.031 1050 552960 53.7952 16.6399 249.635 519.574 839.92 840.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 589.5 3.2e-05 512 0.031 1050 491520 54.936 16.0586 189.49 495.28 756.039 756.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 589.5 3.2e-05 512 0.031 1050 559104 53.1414 16.6535 443.01 519.391 1032.46 1032.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 589.5 3.2e-05 512 0.031 1050 544768 54.6798 16.6437 287.689 519.844 879.133 879.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 589.5 3.2e-05 512 0.031 1050 559104 53.1402 16.8623 239.103 519.825 829.199 829.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 589.5 3.2e-05 512 0.031 1050 516096 53.47 16.1081 198.223 500.671 768.752 768.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 589.5 3.2e-05 512 0.031 1050 557056 52.689 16.682 444.065 516.442 1030.16 1030.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 589.5 3.2e-05 512 0.031 1050 524288 53.7877 16.2283 269.05 506.005 845.349 845.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 589.5 3.2e-05 512 0.031 1050 491520 54.9457 16.0554 212.841 494.682 778.801 779.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 589.5 3.2e-05 512 0.031 1050 458752 56.1319 15.5754 172.45 483.741 728.182 728.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 589.5 3.2e-05 512 0.031 1050 571392 51.6258 16.6562 466.932 519.179 1054.68 1054.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 589.5 3.2e-05 512 0.031 1050 552960 53.7882 16.6436 321.517 519.254 911.482 911.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 589.5 3.2e-05 512 0.031 1050 552960 53.8578 16.6442 267.669 519.891 858.344 858.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 589.5 3.2e-05 512 0.031 1050 516096 52.2577 16.0428 236.168 495.088 799.841 800.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 589.5 3.2e-05 512 0.031 1050 460800 58.6601 16.0786 193.879 495.207 764.104 764.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 589.5 3.2e-05 512 0.031 1050 573440 51.8517 16.6625 451.576 522.455 1042.82 1043.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 589.5 3.2e-05 512 0.031 1050 573440 51.8161 16.6469 314.169 522.612 905.515 905.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 589.5 3.2e-05 512 0.031 1050 491520 54.9602 16.0644 228.678 495.183 795.159 795.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 589.5 3.2e-05 512 0.031 1050 491520 54.9355 16.0522 211.052 494.844 777.159 777.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 589.5 3.2e-05 512 0.031 1050 512000 49.761 15.7068 210.211 481.547 757.507 757.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 589.5 3.2e-05 512 0.031 1080 565248 52.9015 16.6441 366.2 522.466 958.489 958.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 589.5 3.2e-05 512 0.031 1080 557056 52.7179 16.6141 237.859 516.558 824.029 824.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 589.5 3.2e-05 512 0.031 1080 540672 53.3019 16.4226 190.778 511.174 771.955 772.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 589.5 3.2e-05 512 0.031 1080 524288 53.7822 16.225 159.602 506.101 735.989 736.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 589.5 3.2e-05 512 0.031 1080 563200 53.1894 16.681 496.545 521.92 1088.61 1088.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 589.5 3.2e-05 512 0.031 1080 552960 54.3331 16.6625 313.943 522.157 907.371 907.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 589.5 3.2e-05 512 0.031 1080 552960 52.977 16.5859 257.832 515.716 843.375 843.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 589.5 3.2e-05 512 0.031 1080 532480 56.5462 16.6501 211.073 522.617 807.162 807.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 589.5 3.2e-05 512 0.031 1080 552960 53.7603 16.6463 446.381 519.371 1036.44 1036.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 589.5 3.2e-05 512 0.031 1080 540672 53.2892 16.4291 290.819 511.01 871.829 872.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 589.5 3.2e-05 512 0.031 1080 552960 53.7933 16.6416 240.926 519.374 831.011 831.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 589.5 3.2e-05 512 0.031 1080 491520 54.9083 16.0525 191.112 494.679 757.02 757.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 589.5 3.2e-05 512 0.031 1080 491520 54.9503 16.0631 167.528 495.185 734.001 734.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 589.5 3.2e-05 512 0.031 1080 559104 53.1316 16.6563 445.73 519.581 1035.38 1035.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 589.5 3.2e-05 512 0.031 1080 544768 54.701 16.638 278.161 519.736 869.51 869.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 589.5 3.2e-05 512 0.031 1080 559104 53.1561 16.6474 241.092 519.983 831.157 831.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 589.5 3.2e-05 512 0.031 1080 516096 53.4885 16.104 194.091 500.297 764.257 764.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 589.5 3.2e-05 512 0.031 1080 501760 50.8844 15.7185 167.8 481.477 716.164 716.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 589.5 3.2e-05 512 0.031 1080 557056 52.6675 17.0841 418.052 516.642 1004.72 1004.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 589.5 3.2e-05 512 0.031 1080 524288 53.7697 16.2205 260.832 505.62 836.717 836.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 589.5 3.2e-05 512 0.031 1080 491520 54.9348 16.0461 202.581 495.156 768.994 769.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 589.5 3.2e-05 512 0.031 1080 458752 56.1373 15.5807 171.5 483.684 727.178 727.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 589.5 3.2e-05 512 0.031 1080 491520 54.9215 16.0473 169.139 495.189 735.573 735.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 589.5 3.2e-05 512 0.031 1088 557056 53.8114 16.6486 363.975 522.542 957.252 957.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 589.5 3.2e-05 512 0.031 1088 540672 54.5518 16.6082 228.184 516.633 816.252 816.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 589.5 3.2e-05 512 0.031 1088 540672 53.3218 16.4334 190.614 511.061 771.705 771.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 589.5 3.2e-05 512 0.031 1088 524288 53.8069 16.2326 158.949 506.097 735.367 735.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 589.5 3.2e-05 512 0.031 1088 552960 54.3755 16.6828 478.204 522.117 1071.67 1071.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 589.5 3.2e-05 512 0.031 1088 552960 54.304 16.666 306.628 522.559 900.435 900.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 589.5 3.2e-05 512 0.031 1088 522240 56.3843 16.5949 235.862 515.657 824.785 825.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 589.5 3.2e-05 512 0.031 1088 532480 56.5476 16.6482 209.001 522.392 804.861 805.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 589.5 3.2e-05 512 0.031 1088 512000 57.599 17.6981 182.292 515.277 773.146 773.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 589.5 3.2e-05 512 0.031 1088 552960 53.7566 16.6359 440.253 519.307 1030.23 1030.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 589.5 3.2e-05 512 0.031 1088 540672 53.2932 16.7585 287.448 511.573 869.349 869.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 589.5 3.2e-05 512 0.031 1088 552960 53.8 16.6352 236.83 519.868 827.419 827.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 589.5 3.2e-05 512 0.031 1088 491520 54.9275 16.055 185.095 494.689 751.053 751.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 589.5 3.2e-05 512 0.031 1088 491520 54.9474 16.0577 164.458 495.12 730.863 731.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 589.5 3.2e-05 512 0.031 1088 544768 54.7379 16.6468 421.097 519.196 1011.95 1012.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 589.5 3.2e-05 512 0.031 1088 544768 54.7026 16.638 270.792 519.227 861.632 861.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 589.5 3.2e-05 512 0.031 1088 516096 57.8897 16.6521 216.912 519.711 811.448 811.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 589.5 3.2e-05 512 0.031 1088 516096 53.4783 16.1034 190.417 500.574 760.844 761.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 589.5 3.2e-05 512 0.031 1088 430080 58.9846 15.7206 140.344 481.466 696.786 696.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 589.5 3.2e-05 512 0.031 1088 540672 54.5117 22.2864 410.052 516.652 1003.78 1003.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 589.5 3.2e-05 512 0.031 1088 524288 53.7708 16.2263 261.307 505.625 837.212 837.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 589.5 3.2e-05 512 0.031 1088 491520 55.3207 16.0522 200.835 495.095 767.574 767.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 589.5 3.2e-05 512 0.031 1088 458752 56.1306 15.5754 170.539 484.186 726.712 726.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 589.5 3.2e-05 512 0.031 1088 491520 54.9276 16.0522 167.415 494.813 733.487 733.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 589.5 3.2e-05 512 0.031 1088 393216 58.7184 14.8275 124.777 462.196 660.787 660.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 589.5 3.2e-05 512 0.031 1152 503808 59.9218 16.6756 348.721 527.034 952.626 952.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 589.5 3.2e-05 512 0.031 1152 499712 60.3504 16.653 379.285 522.412 978.978 979.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 589.5 3.2e-05 512 0.031 1152 491520 60.1914 16.6189 254.834 516.548 848.473 848.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 589.5 3.2e-05 512 0.031 1152 466944 61.6051 16.4309 197.805 511.051 787.177 787.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 589.5 3.2e-05 512 0.031 1152 458752 61.2951 16.219 173.202 506.101 757.095 757.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 589.5 3.2e-05 512 0.031 1152 491520 61.3093 16.6501 170.769 522.561 771.573 771.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 589.5 3.2e-05 512 0.031 1152 442368 60.6203 16.0577 141.265 494.688 712.907 713.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 589.5 3.2e-05 512 0.031 1152 458752 59.9594 16.1068 138.276 500.196 714.813 715.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 589.5 3.2e-05 512 0.031 1152 393216 63.3026 15.5729 112.746 484.152 676.047 676.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 589.5 3.2e-05 512 0.031 1080 516096 53.4865 16.1056 129.947 500.669 700.479 700.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 589.5 3.2e-05 512 0.031 1088 516096 53.4693 16.1028 130.159 500.205 700.207 700.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 589.5 3.2e-05 512 0.031 1050 501760 50.8604 15.7225 124.167 481.01 672.035 672.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 589.5 3.2e-05 512 0.031 1056 501760 50.8613 15.7209 125.129 481.086 673.07 673.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 589.5 3.2e-05 512 0.031 1056 524288 53.8052 16.2282 146.527 505.697 722.543 722.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 589.5 3.2e-05 512 0.031 1056 491520 54.9149 16.0567 210.86 495.339 777.455 777.675
