Timing Analyzer report for uc1
Sat Jun 18 01:37:18 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'MIR:MIR2|ALUC_OUT[0]'
 13. Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 15. Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 16. Slow 1200mV 85C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 17. Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Setup: 'nRST'
 20. Slow 1200mV 85C Model Hold: 'nRST'
 21. Slow 1200mV 85C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 22. Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Hold: 'MIR:MIR2|ALUC_OUT[0]'
 24. Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[2]'
 25. Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 26. Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 28. Slow 1200mV 85C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 29. Slow 1200mV 85C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 30. Slow 1200mV 85C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 85C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 33. Slow 1200mV 85C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 34. Slow 1200mV 85C Model Metastability Summary
 35. Slow 1200mV 0C Model Fmax Summary
 36. Slow 1200mV 0C Model Setup Summary
 37. Slow 1200mV 0C Model Hold Summary
 38. Slow 1200mV 0C Model Recovery Summary
 39. Slow 1200mV 0C Model Removal Summary
 40. Slow 1200mV 0C Model Minimum Pulse Width Summary
 41. Slow 1200mV 0C Model Setup: 'MIR:MIR2|ALUC_OUT[0]'
 42. Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 44. Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 45. Slow 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 46. Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[1]'
 47. Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[2]'
 48. Slow 1200mV 0C Model Setup: 'nRST'
 49. Slow 1200mV 0C Model Hold: 'nRST'
 50. Slow 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 51. Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Hold: 'MIR:MIR2|ALUC_OUT[0]'
 53. Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[2]'
 54. Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 55. Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[1]'
 56. Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 57. Slow 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 58. Slow 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 59. Slow 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 61. Slow 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 62. Slow 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 63. Slow 1200mV 0C Model Metastability Summary
 64. Fast 1200mV 0C Model Setup Summary
 65. Fast 1200mV 0C Model Hold Summary
 66. Fast 1200mV 0C Model Recovery Summary
 67. Fast 1200mV 0C Model Removal Summary
 68. Fast 1200mV 0C Model Minimum Pulse Width Summary
 69. Fast 1200mV 0C Model Setup: 'MIR:MIR2|ALUC_OUT[0]'
 70. Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 71. Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 72. Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 73. Fast 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 74. Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[1]'
 75. Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[2]'
 76. Fast 1200mV 0C Model Setup: 'nRST'
 77. Fast 1200mV 0C Model Hold: 'nRST'
 78. Fast 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 79. Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 80. Fast 1200mV 0C Model Hold: 'MIR:MIR2|ALUC_OUT[0]'
 81. Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[2]'
 82. Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 83. Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[1]'
 84. Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 85. Fast 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 86. Fast 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 87. Fast 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 89. Fast 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 90. Fast 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 91. Fast 1200mV 0C Model Metastability Summary
 92. Multicorner Timing Analysis Summary
 93. Board Trace Model Assignments
 94. Input Transition Times
 95. Signal Integrity Metrics (Slow 1200mv 0c Model)
 96. Signal Integrity Metrics (Slow 1200mv 85c Model)
 97. Signal Integrity Metrics (Fast 1200mv 0c Model)
 98. Setup Transfers
 99. Hold Transfers
100. Recovery Transfers
101. Removal Transfers
102. Report TCCS
103. Report RSKM
104. Unconstrained Paths Summary
105. Clock Status Summary
106. Unconstrained Input Ports
107. Unconstrained Output Ports
108. Unconstrained Input Ports
109. Unconstrained Output Ports
110. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; uc1                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.1%      ;
;     Processors 3-4         ;   2.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                               ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                              ; Targets                                                                                                      ;
+----------------------------------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; de0_clk                                                                                                  ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { de0_clk }                                                                                                  ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; Generated ; 40.000 ; 25.0 MHz   ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; de0_clk ; inst9|altpll_component|auto_generated|pll1|inclk[0] ; { inst9|altpll_component|auto_generated|pll1|clk[0] }                                                        ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; Generated ; 40.000 ; 25.0 MHz   ; 7.916  ; 27.916 ; 50.00      ; 2         ; 1           ; 71.3  ;        ;           ;            ; false    ; de0_clk ; inst9|altpll_component|auto_generated|pll1|inclk[0] ; { inst9|altpll_component|auto_generated|pll1|clk[1] }                                                        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; Generated ; 40.000 ; 25.0 MHz   ; 16.041 ; 36.041 ; 50.00      ; 2         ; 1           ; 144.4 ;        ;           ;            ; false    ; de0_clk ; inst9|altpll_component|auto_generated|pll1|inclk[0] ; { inst9|altpll_component|auto_generated|pll1|clk[2] }                                                        ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; Generated ; 5.000  ; 200.0 MHz  ; 2.916  ; 5.416  ; 50.00      ; 1         ; 4           ; 210.0 ;        ;           ;            ; false    ; de0_clk ; inst9|altpll_component|auto_generated|pll1|inclk[0] ; { inst9|altpll_component|auto_generated|pll1|clk[3] }                                                        ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; Generated ; 5.000  ; 200.0 MHz  ; 3.958  ; 6.458  ; 50.00      ; 1         ; 4           ; 285.0 ;        ;           ;            ; false    ; de0_clk ; inst9|altpll_component|auto_generated|pll1|inclk[0] ; { inst9|altpll_component|auto_generated|pll1|clk[4] }                                                        ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { MIR:MIR2|ALUC_OUT[0] }                                                                                     ;
; nRST                                                                                                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { nRST }                                                                                                     ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 } ;
+----------------------------------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                        ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                               ; Note                                           ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 115.55 MHz  ; 115.55 MHz      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ;                                                ;
; 137.87 MHz  ; 137.87 MHz      ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ;                                                ;
; 153.47 MHz  ; 153.47 MHz      ; MIR:MIR2|ALUC_OUT[0]                                                                                     ;                                                ;
; 317.86 MHz  ; 317.86 MHz      ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ;                                                ;
; 1420.45 MHz ; 500.0 MHz       ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                               ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; -9.199 ; -136.633      ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -8.962 ; -721.383      ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; -7.751 ; -180.393      ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; -4.239 ; -1632.218     ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -3.827 ; -47.338       ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; -2.375 ; -2.375        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; -1.144 ; -1.144        ;
; nRST                                                                                                     ; 1.520  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; nRST                                                                                                     ; -2.025 ; -2.025        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.461 ; -0.600        ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -0.138 ; -1.050        ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 0.230  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 0.358  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 1.243  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 1.306  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 2.306  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[4] ; -2.238 ; -908.501      ;
; inst9|altpll_component|auto_generated|pll1|clk[3] ; -1.952 ; -30.808       ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; -1.845 ; -20.099       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.305 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.323 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.382 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                 ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; nRST                                                                                                     ; -3.000 ; -3.000        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.872 ; -79.883       ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 0.314  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 2.248  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 2.248  ; 0.000         ;
; de0_clk                                                                                                  ; 9.834  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 19.739 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 19.751 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 19.753 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'MIR:MIR2|ALUC_OUT[0]'                                                                                                                               ;
+--------+-----------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node          ; Launch Clock                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; -9.199 ; MIR:MIR1|SelA_OUT[0]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.084        ; 2.813      ; 9.952      ;
; -9.180 ; MIR:MIR1|SelA_OUT[0]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.584        ; 0.388      ; 8.907      ;
; -9.166 ; super_register_bank:inst2|r14[2]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.455      ; 9.519      ;
; -9.150 ; MIR:MIR1|SelA_OUT[2]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.084        ; 2.813      ; 9.903      ;
; -9.145 ; MIR:MIR1|SelA_OUT[3]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.084        ; 2.813      ; 9.898      ;
; -9.127 ; super_register_bank:inst2|r11[1]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.814      ; 9.839      ;
; -9.110 ; super_register_bank:inst2|r18[2]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.439      ; 9.447      ;
; -9.095 ; super_register_bank:inst2|r14[2]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.030      ; 8.422      ;
; -9.086 ; super_register_bank:inst2|r2[1]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.805      ; 9.789      ;
; -9.079 ; MIR:MIR1|SelA_OUT[2]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.584        ; 0.388      ; 8.806      ;
; -9.074 ; MIR:MIR1|SelA_OUT[3]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.584        ; 0.388      ; 8.801      ;
; -9.062 ; super_register_bank:inst2|r0[14]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.044      ; 8.403      ;
; -9.056 ; super_register_bank:inst2|r11[1]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.389      ; 8.742      ;
; -9.039 ; super_register_bank:inst2|r18[2]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.014      ; 8.350      ;
; -9.036 ; MIR:MIR1|SelA_OUT[1]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.084        ; 2.813      ; 9.789      ;
; -9.015 ; super_register_bank:inst2|r2[1]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.380      ; 8.692      ;
; -9.012 ; super_register_bank:inst2|r22[1]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.830      ; 9.740      ;
; -8.991 ; super_register_bank:inst2|r5[4]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.044      ; 8.332      ;
; -8.968 ; super_register_bank:inst2|r26[14] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.052      ; 8.317      ;
; -8.965 ; MIR:MIR1|SelA_OUT[1]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.584        ; 0.388      ; 8.692      ;
; -8.965 ; super_register_bank:inst2|r21[4]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.022      ; 8.284      ;
; -8.962 ; super_register_bank:inst2|r21[6]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.022      ; 8.281      ;
; -8.951 ; super_register_bank:inst2|r0[2]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.805      ; 9.654      ;
; -8.941 ; super_register_bank:inst2|r22[1]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.405      ; 8.643      ;
; -8.921 ; super_register_bank:inst2|r2[3]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.380      ; 8.598      ;
; -8.919 ; super_register_bank:inst2|r18[4]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.014      ; 8.230      ;
; -8.917 ; super_register_bank:inst2|r10[0]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.471      ; 9.286      ;
; -8.905 ; super_register_bank:inst2|r26[8]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.008      ; 8.210      ;
; -8.903 ; super_register_bank:inst2|r15[2]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.450      ; 9.251      ;
; -8.893 ; super_register_bank:inst2|r5[7]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.037      ; 8.227      ;
; -8.884 ; super_register_bank:inst2|r0[12]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.044      ; 8.225      ;
; -8.880 ; super_register_bank:inst2|r0[2]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.380      ; 8.557      ;
; -8.874 ; super_register_bank:inst2|r6[4]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.033      ; 8.204      ;
; -8.871 ; super_register_bank:inst2|r21[0]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.447      ; 9.216      ;
; -8.862 ; super_register_bank:inst2|r10[2]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.473      ; 9.233      ;
; -8.859 ; super_register_bank:inst2|r26[0]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.433      ; 9.190      ;
; -8.858 ; super_register_bank:inst2|r26[4]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.008      ; 8.163      ;
; -8.856 ; super_register_bank:inst2|r11[9]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.012      ; 8.165      ;
; -8.853 ; super_register_bank:inst2|r21[8]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.022      ; 8.172      ;
; -8.848 ; super_register_bank:inst2|r5[0]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.469      ; 9.215      ;
; -8.846 ; super_register_bank:inst2|r21[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.002     ; 8.141      ;
; -8.842 ; super_register_bank:inst2|r10[0]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.046      ; 8.185      ;
; -8.838 ; super_register_bank:inst2|r26[2]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.433      ; 9.169      ;
; -8.832 ; super_register_bank:inst2|r21[2]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.447      ; 9.177      ;
; -8.832 ; super_register_bank:inst2|r5[13]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.005      ; 8.134      ;
; -8.832 ; super_register_bank:inst2|r15[2]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.025      ; 8.154      ;
; -8.823 ; super_register_bank:inst2|r22[13] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.405      ; 8.525      ;
; -8.821 ; super_register_bank:inst2|r9[1]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.811      ; 9.530      ;
; -8.808 ; super_register_bank:inst2|r9[2]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.811      ; 9.517      ;
; -8.796 ; super_register_bank:inst2|r21[0]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.022      ; 8.115      ;
; -8.793 ; super_register_bank:inst2|r25[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.021      ; 8.111      ;
; -8.792 ; super_register_bank:inst2|r7[3]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.386      ; 8.475      ;
; -8.791 ; super_register_bank:inst2|r10[2]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.048      ; 8.136      ;
; -8.785 ; super_register_bank:inst2|r5[11]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.390      ; 8.472      ;
; -8.784 ; super_register_bank:inst2|r26[0]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.008      ; 8.089      ;
; -8.780 ; super_register_bank:inst2|r11[5]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.005      ; 8.082      ;
; -8.778 ; super_register_bank:inst2|r0[1]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.815      ; 9.491      ;
; -8.777 ; super_register_bank:inst2|r2[14]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.380      ; 8.454      ;
; -8.776 ; super_register_bank:inst2|r0[10]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.044      ; 8.117      ;
; -8.773 ; super_register_bank:inst2|r5[0]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.044      ; 8.114      ;
; -8.767 ; super_register_bank:inst2|r26[2]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.008      ; 8.072      ;
; -8.764 ; super_register_bank:inst2|r0[8]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.044      ; 8.105      ;
; -8.761 ; super_register_bank:inst2|r21[2]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.022      ; 8.080      ;
; -8.760 ; super_register_bank:inst2|r17[3]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.023      ; 8.080      ;
; -8.758 ; super_register_bank:inst2|r18[14] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.054      ; 8.109      ;
; -8.756 ; MIR:MIR1|SelB_OUT[1]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.584        ; -0.005     ; 8.090      ;
; -8.750 ; super_register_bank:inst2|r3[1]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.473      ; 9.121      ;
; -8.750 ; super_register_bank:inst2|r9[1]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.386      ; 8.433      ;
; -8.748 ; super_register_bank:inst2|r13[0]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.433      ; 9.079      ;
; -8.743 ; super_register_bank:inst2|r15[12] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.009      ; 8.049      ;
; -8.737 ; super_register_bank:inst2|r9[2]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.386      ; 8.420      ;
; -8.724 ; super_register_bank:inst2|r2[4]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.380      ; 8.401      ;
; -8.723 ; super_register_bank:inst2|r18[0]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.439      ; 9.060      ;
; -8.719 ; super_register_bank:inst2|r21[5]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.022      ; 8.038      ;
; -8.719 ; super_register_bank:inst2|r22[3]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.388      ; 8.404      ;
; -8.707 ; super_register_bank:inst2|r18[12] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.022      ; 8.026      ;
; -8.707 ; super_register_bank:inst2|r0[1]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.390      ; 8.394      ;
; -8.706 ; super_register_bank:inst2|r25[13] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.380      ; 8.383      ;
; -8.700 ; MIR:MIR1|SelA_OUT[0]              ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.084        ; 2.810      ; 10.146     ;
; -8.697 ; super_register_bank:inst2|r5[1]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.462      ; 9.057      ;
; -8.692 ; super_register_bank:inst2|r21[1]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.422      ; 9.012      ;
; -8.691 ; super_register_bank:inst2|r5[6]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.037      ; 8.025      ;
; -8.679 ; super_register_bank:inst2|r3[1]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.048      ; 8.024      ;
; -8.674 ; super_register_bank:inst2|r4[1]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.451      ; 9.023      ;
; -8.673 ; super_register_bank:inst2|r13[0]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.008      ; 7.978      ;
; -8.672 ; super_register_bank:inst2|r18[6]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.014      ; 7.983      ;
; -8.668 ; super_register_bank:inst2|r20[1]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.473      ; 9.039      ;
; -8.662 ; super_register_bank:inst2|r0[3]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.380      ; 8.339      ;
; -8.659 ; super_register_bank:inst2|r10[4]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.048      ; 8.004      ;
; -8.657 ; super_register_bank:inst2|r6[2]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.458      ; 9.013      ;
; -8.656 ; super_register_bank:inst2|r2[2]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.805      ; 9.359      ;
; -8.650 ; super_register_bank:inst2|r17[1]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.448      ; 8.996      ;
; -8.649 ; super_register_bank:inst2|r15[1]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.434      ; 8.981      ;
; -8.648 ; super_register_bank:inst2|r18[0]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.014      ; 7.959      ;
; -8.647 ; super_register_bank:inst2|r20[3]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.048      ; 7.992      ;
; -8.644 ; super_register_bank:inst2|r19[12] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.021      ; 7.962      ;
; -8.635 ; super_register_bank:inst2|r22[9]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.405      ; 8.337      ;
; -8.633 ; super_register_bank:inst2|r26[6]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.008      ; 7.938      ;
; -8.633 ; super_register_bank:inst2|r21[12] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.022      ; 7.952      ;
; -8.626 ; super_register_bank:inst2|r5[1]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.037      ; 7.960      ;
+--------+-----------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                     ;
+--------+----------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -8.962 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[31]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.786     ; 3.621      ;
; -8.898 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~0          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 3.206      ;
; -8.898 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~1          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 3.206      ;
; -8.898 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~4          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 3.206      ;
; -8.898 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~5          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 3.206      ;
; -8.898 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~6          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 3.206      ;
; -8.898 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~7          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 3.206      ;
; -8.898 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~8          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 3.206      ;
; -8.898 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~9          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 3.206      ;
; -8.846 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[29]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.786     ; 3.505      ;
; -8.843 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[30]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.786     ; 3.502      ;
; -8.730 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[27]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.786     ; 3.389      ;
; -8.727 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[28]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.786     ; 3.386      ;
; -8.614 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[25]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.786     ; 3.273      ;
; -8.611 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[26]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.786     ; 3.270      ;
; -8.607 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~35         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.136     ; 2.916      ;
; -8.607 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~36         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.136     ; 2.916      ;
; -8.607 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~37         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.136     ; 2.916      ;
; -8.607 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~39         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.136     ; 2.916      ;
; -8.607 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~42         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.136     ; 2.916      ;
; -8.546 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~0          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 2.854      ;
; -8.546 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~1          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 2.854      ;
; -8.546 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~4          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 2.854      ;
; -8.546 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~5          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 2.854      ;
; -8.546 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~6          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 2.854      ;
; -8.546 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~7          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 2.854      ;
; -8.546 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~8          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 2.854      ;
; -8.546 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~9          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 2.854      ;
; -8.498 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[23]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.786     ; 3.157      ;
; -8.495 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[24]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.786     ; 3.154      ;
; -8.494 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~2          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.139     ; 2.800      ;
; -8.494 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~3          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.139     ; 2.800      ;
; -8.494 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~10         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.139     ; 2.800      ;
; -8.483 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~12         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.138     ; 2.790      ;
; -8.462 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~33         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.135     ; 2.772      ;
; -8.454 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~11         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.135     ; 2.764      ;
; -8.451 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~13         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 2.759      ;
; -8.451 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~15         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 2.759      ;
; -8.451 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~16         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 2.759      ;
; -8.451 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~17         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 2.759      ;
; -8.451 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~18         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 2.759      ;
; -8.451 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~19         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 2.759      ;
; -8.451 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~20         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 2.759      ;
; -8.451 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~21         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 2.759      ;
; -8.423 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~23         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.138     ; 2.730      ;
; -8.423 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~29         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.138     ; 2.730      ;
; -8.423 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~30         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.138     ; 2.730      ;
; -8.382 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[21]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.786     ; 3.041      ;
; -8.379 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[22]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.786     ; 3.038      ;
; -8.351 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~43         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.778     ; 3.018      ;
; -8.296 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.761     ; 2.980      ;
; -8.296 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.761     ; 2.980      ;
; -8.294 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.761     ; 2.978      ;
; -8.293 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.761     ; 2.977      ;
; -8.293 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.761     ; 2.977      ;
; -8.293 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.761     ; 2.977      ;
; -8.290 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.761     ; 2.974      ;
; -8.266 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[19]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.786     ; 2.925      ;
; -8.265 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~34         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.136     ; 2.574      ;
; -8.265 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~38         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.136     ; 2.574      ;
; -8.265 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~40         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.136     ; 2.574      ;
; -8.265 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~41         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.136     ; 2.574      ;
; -8.263 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[20]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.786     ; 2.922      ;
; -8.255 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~35         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.136     ; 2.564      ;
; -8.255 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~36         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.136     ; 2.564      ;
; -8.255 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~37         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.136     ; 2.564      ;
; -8.255 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~39         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.136     ; 2.564      ;
; -8.255 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~42         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.136     ; 2.564      ;
; -8.247 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.785     ; 2.907      ;
; -8.200 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~32         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.806     ; 2.839      ;
; -8.193 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.785     ; 2.853      ;
; -8.150 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[17]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.786     ; 2.809      ;
; -8.149 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.785     ; 2.809      ;
; -8.147 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[18]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.786     ; 2.806      ;
; -8.142 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~2          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.139     ; 2.448      ;
; -8.142 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~3          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.139     ; 2.448      ;
; -8.142 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~10         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.139     ; 2.448      ;
; -8.134 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.785     ; 2.794      ;
; -8.131 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~12         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.138     ; 2.438      ;
; -8.110 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~33         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.135     ; 2.420      ;
; -8.102 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~11         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.135     ; 2.412      ;
; -8.099 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~13         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 2.407      ;
; -8.099 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~15         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 2.407      ;
; -8.099 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~16         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 2.407      ;
; -8.099 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~17         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 2.407      ;
; -8.099 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~18         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 2.407      ;
; -8.099 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~19         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 2.407      ;
; -8.099 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~20         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 2.407      ;
; -8.099 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~21         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.137     ; 2.407      ;
; -8.098 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~22         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.136     ; 2.407      ;
; -8.098 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~24         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.136     ; 2.407      ;
; -8.098 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~25         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.136     ; 2.407      ;
; -8.098 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~26         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.136     ; 2.407      ;
; -8.098 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~28         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.136     ; 2.407      ;
; -8.097 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~14         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.800     ; 2.742      ;
; -8.071 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~23         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.138     ; 2.378      ;
; -8.071 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~29         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.138     ; 2.378      ;
; -8.071 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~30         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.138     ; 2.378      ;
; -8.045 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~27         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.773     ; 2.717      ;
; -8.045 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~31         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.773     ; 2.717      ;
+--------+----------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -7.751 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -7.532     ; 0.580      ;
; -7.739 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -7.532     ; 0.568      ;
; -7.636 ; decoder:inst1|Sel_C[5]                                                                                   ; MIR:MIR1|SelC_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -7.906     ; 0.091      ;
; -7.603 ; decoder:inst1|ALUC[1]                                                                                    ; MIR:MIR1|ALUC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -7.554     ; 0.410      ;
; -7.295 ; decoder:inst1|KMux                                                                                       ; MIR:MIR1|KMux_OUT            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -7.565     ; 0.091      ;
; -7.295 ; decoder:inst1|ALUC[2]                                                                                    ; MIR:MIR1|ALUC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -7.565     ; 0.091      ;
; -7.280 ; decoder:inst1|ALUC[3]                                                                                    ; MIR:MIR1|ALUC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -7.550     ; 0.091      ;
; -7.280 ; decoder:inst1|Sel_C[1]                                                                                   ; MIR:MIR1|SelC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -7.550     ; 0.091      ;
; -7.279 ; decoder:inst1|Sel_C[3]                                                                                   ; MIR:MIR1|SelC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -7.549     ; 0.091      ;
; -7.279 ; decoder:inst1|Sel_C[4]                                                                                   ; MIR:MIR1|SelC_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -7.549     ; 0.091      ;
; -7.277 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -7.558     ; 0.580      ;
; -7.271 ; decoder:inst1|Sel_C[2]                                                                                   ; MIR:MIR1|SelC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -7.541     ; 0.091      ;
; -7.269 ; decoder:inst1|ALUC[0]                                                                                    ; MIR:MIR1|ALUC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -7.539     ; 0.091      ;
; -7.268 ; decoder:inst1|Type[6]                                                                                    ; MIR:MIR1|Type_OUT[6]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -7.538     ; 0.091      ;
; -7.265 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -7.558     ; 0.568      ;
; -7.261 ; decoder:inst1|Sel_C[0]                                                                                   ; MIR:MIR1|SelC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -7.531     ; 0.091      ;
; -7.162 ; decoder:inst1|Sel_C[5]                                                                                   ; MIR:MIR1|SelC_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -7.932     ; 0.091      ;
; -7.129 ; decoder:inst1|ALUC[1]                                                                                    ; MIR:MIR1|ALUC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -7.580     ; 0.410      ;
; -6.821 ; decoder:inst1|KMux                                                                                       ; MIR:MIR1|KMux_OUT            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -7.591     ; 0.091      ;
; -6.821 ; decoder:inst1|ALUC[2]                                                                                    ; MIR:MIR1|ALUC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -7.591     ; 0.091      ;
; -6.806 ; decoder:inst1|ALUC[3]                                                                                    ; MIR:MIR1|ALUC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -7.576     ; 0.091      ;
; -6.806 ; decoder:inst1|Sel_C[1]                                                                                   ; MIR:MIR1|SelC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -7.576     ; 0.091      ;
; -6.805 ; decoder:inst1|Sel_C[3]                                                                                   ; MIR:MIR1|SelC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -7.575     ; 0.091      ;
; -6.805 ; decoder:inst1|Sel_C[4]                                                                                   ; MIR:MIR1|SelC_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -7.575     ; 0.091      ;
; -6.797 ; decoder:inst1|Sel_C[2]                                                                                   ; MIR:MIR1|SelC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -7.567     ; 0.091      ;
; -6.795 ; decoder:inst1|ALUC[0]                                                                                    ; MIR:MIR1|ALUC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -7.565     ; 0.091      ;
; -6.794 ; decoder:inst1|Type[6]                                                                                    ; MIR:MIR1|Type_OUT[6]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -7.564     ; 0.091      ;
; -6.787 ; decoder:inst1|Sel_C[0]                                                                                   ; MIR:MIR1|SelC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -7.557     ; 0.091      ;
; -4.065 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -0.059     ; 4.593      ;
; -3.936 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -0.059     ; 4.464      ;
; -3.816 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -0.059     ; 4.344      ;
; -3.761 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.288      ; 4.636      ;
; -3.761 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.288      ; 4.636      ;
; -3.761 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.288      ; 4.636      ;
; -3.761 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.262      ; 4.610      ;
; -3.761 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.262      ; 4.610      ;
; -3.761 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.288      ; 4.636      ;
; -3.712 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.318      ; 4.617      ;
; -3.710 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.294      ; 4.591      ;
; -3.710 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.294      ; 4.591      ;
; -3.665 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.292      ; 4.544      ;
; -3.651 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.285      ; 4.523      ;
; -3.651 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.285      ; 4.523      ;
; -3.651 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.285      ; 4.523      ;
; -3.605 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.285      ; 4.477      ;
; -3.565 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -0.059     ; 4.593      ;
; -3.554 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -0.059     ; 4.082      ;
; -3.436 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -0.059     ; 4.464      ;
; -3.316 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -0.059     ; 4.344      ;
; -3.313 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.282      ; 4.182      ;
; -3.261 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.288      ; 4.636      ;
; -3.261 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.288      ; 4.636      ;
; -3.261 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.288      ; 4.636      ;
; -3.261 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.262      ; 4.610      ;
; -3.261 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.262      ; 4.610      ;
; -3.261 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.288      ; 4.636      ;
; -3.223 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -0.069     ; 3.741      ;
; -3.212 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.318      ; 4.617      ;
; -3.210 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.294      ; 4.591      ;
; -3.210 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.294      ; 4.591      ;
; -3.165 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.292      ; 4.544      ;
; -3.151 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.285      ; 4.523      ;
; -3.151 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.285      ; 4.523      ;
; -3.151 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.285      ; 4.523      ;
; -3.105 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.285      ; 4.477      ;
; -3.059 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.306      ; 3.952      ;
; -3.054 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -0.059     ; 4.082      ;
; -2.806 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.282      ; 4.175      ;
; -2.723 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -0.069     ; 3.741      ;
; -2.559 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.306      ; 3.952      ;
; 0.927  ; MIR:MIR1|SelC_OUT[1]                                                                                     ; UC_1:UC1|SelC_out[1]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.463     ; 1.105      ;
; 1.114  ; MIR:MIR1|SelC_OUT[0]                                                                                     ; UC_1:UC1|SelC_out[0]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.104     ; 1.277      ;
; 1.280  ; MIR:MIR1|SelC_OUT[4]                                                                                     ; UC_1:UC1|SelC_out[4]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.103     ; 1.112      ;
; 1.332  ; MIR:MIR1|Type_OUT[6]                                                                                     ; UC_1:UC1|Type_out[6]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.104     ; 1.059      ;
; 1.439  ; MIR:MIR1|SelC_OUT[2]                                                                                     ; UC_1:UC1|SelC_out[2]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.104     ; 0.952      ;
; 1.462  ; UC_1:UC1|SelC_out[1]                                                                                     ; MIR:MIR2|SelC_OUT[1]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.061     ; 0.972      ;
; 1.568  ; UC_1:UC1|SelC_out[5]                                                                                     ; MIR:MIR2|SelC_OUT[5]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; 0.289      ; 1.216      ;
; 1.569  ; MIR:MIR1|SelC_OUT[3]                                                                                     ; UC_1:UC1|SelC_out[3]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.103     ; 0.823      ;
; 1.594  ; MIR:MIR1|SelC_OUT[5]                                                                                     ; UC_1:UC1|SelC_out[5]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.065     ; 0.836      ;
; 1.609  ; UC_1:UC1|SelC_out[0]                                                                                     ; MIR:MIR2|SelC_OUT[0]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.053     ; 0.833      ;
; 1.614  ; UC_1:UC1|SelC_out[2]                                                                                     ; MIR:MIR2|SelC_OUT[2]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.053     ; 0.828      ;
; 1.615  ; UC_1:UC1|SelC_out[3]                                                                                     ; MIR:MIR2|SelC_OUT[3]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.053     ; 0.827      ;
; 1.753  ; UC_1:UC1|SelC_out[4]                                                                                     ; MIR:MIR2|SelC_OUT[4]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.053     ; 0.689      ;
; 1.755  ; UC_1:UC1|Type_out[6]                                                                                     ; MIR:MIR2|Type_OUT[6]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.053     ; 0.687      ;
; 2.212  ; MIR:MIR2|SelC_OUT[0]                                                                                     ; MIR:MIR3|SelC_OUT[0]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.471     ; 2.312      ;
; 2.218  ; MIR:MIR2|SelC_OUT[5]                                                                                     ; MIR:MIR3|SelC_OUT[5]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.432     ; 2.345      ;
; 2.268  ; MIR:MIR2|SelC_OUT[2]                                                                                     ; MIR:MIR3|SelC_OUT[2]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.468     ; 2.259      ;
; 2.467  ; MIR:MIR1|ALUC_OUT[3]                                                                                     ; MIR:MIR2|ALUC_OUT[3]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.460     ; 2.068      ;
; 2.500  ; MIR:MIR2|SelC_OUT[4]                                                                                     ; MIR:MIR3|SelC_OUT[4]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.466     ; 2.029      ;
; 2.514  ; MIR:MIR2|SelC_OUT[3]                                                                                     ; MIR:MIR3|SelC_OUT[3]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.466     ; 2.015      ;
; 2.995  ; MIR:MIR1|ALUC_OUT[0]                                                                                     ; MIR:MIR2|ALUC_OUT[0]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.462     ; 1.538      ;
; 3.005  ; MIR:MIR2|SelC_OUT[1]                                                                                     ; MIR:MIR3|SelC_OUT[1]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.068     ; 1.922      ;
; 3.041  ; MIR:MIR1|ALUC_OUT[1]                                                                                     ; MIR:MIR2|ALUC_OUT[1]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.423     ; 1.531      ;
; 3.183  ; MIR:MIR2|Type_OUT[6]                                                                                     ; MIR:MIR3|Type_OUT[6]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.462     ; 1.350      ;
; 3.367  ; MIR:MIR1|ALUC_OUT[2]                                                                                     ; MIR:MIR2|ALUC_OUT[2]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.429     ; 1.199      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                                              ;
+--------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                                        ; Launch Clock         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; -4.239 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r20[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.235     ; 1.907      ;
; -4.214 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r13[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.344     ; 1.773      ;
; -4.191 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r0[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.564     ; 1.530      ;
; -4.085 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r22[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.578     ; 1.410      ;
; -4.040 ; ALU:inst5|z[13] ; super_register_bank:inst2|r11[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.346     ; 1.597      ;
; -4.033 ; ALU:inst5|z[14] ; super_register_bank:inst2|Working_register[14] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.348     ; 1.588      ;
; -4.023 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r1[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.981     ; 1.945      ;
; -4.019 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r7[7]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.344     ; 1.578      ;
; -4.004 ; ALU:inst5|z[11] ; super_register_bank:inst2|r7[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.334     ; 1.573      ;
; -3.992 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r14[4]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.982     ; 1.913      ;
; -3.992 ; ALU:inst5|z[15] ; super_register_bank:inst2|r0[15]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.347     ; 1.548      ;
; -3.987 ; ALU:inst5|z[14] ; super_register_bank:inst2|r2[14]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.341     ; 1.549      ;
; -3.984 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r9[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.343     ; 1.544      ;
; -3.975 ; ALU:inst5|z[15] ; super_register_bank:inst2|r25[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.337     ; 1.541      ;
; -3.966 ; ALU:inst5|z[10] ; super_register_bank:inst2|Working_register[10] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.345     ; 1.524      ;
; -3.962 ; ALU:inst5|z[13] ; super_register_bank:inst2|Working_register[13] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.345     ; 1.520      ;
; -3.957 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r0[9]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.336     ; 1.524      ;
; -3.953 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r11[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.563     ; 1.293      ;
; -3.950 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r25[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.337     ; 1.516      ;
; -3.950 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r22[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.385     ; 1.468      ;
; -3.943 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r25[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.338     ; 1.508      ;
; -3.936 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r22[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.372     ; 1.467      ;
; -3.931 ; ALU:inst5|z[12] ; super_register_bank:inst2|r22[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.338     ; 1.496      ;
; -3.929 ; ALU:inst5|z[11] ; super_register_bank:inst2|r15[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.337     ; 1.495      ;
; -3.928 ; ALU:inst5|z[10] ; super_register_bank:inst2|r2[10]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.338     ; 1.493      ;
; -3.927 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r22[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.470     ; 1.360      ;
; -3.926 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r25[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.361     ; 1.468      ;
; -3.925 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r2[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.462     ; 1.366      ;
; -3.919 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r22[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.345     ; 1.477      ;
; -3.918 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r13[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.560     ; 1.261      ;
; -3.915 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r7[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.560     ; 1.258      ;
; -3.903 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r22[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.346     ; 1.460      ;
; -3.892 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r22[4]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.346     ; 1.449      ;
; -3.890 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r20[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.019     ; 1.774      ;
; -3.888 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r13[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.468     ; 1.323      ;
; -3.886 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r2[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.365     ; 1.424      ;
; -3.879 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r2[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.554     ; 1.228      ;
; -3.878 ; ALU:inst5|z[13] ; super_register_bank:inst2|r2[13]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.337     ; 1.444      ;
; -3.878 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r0[2]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.426     ; 1.355      ;
; -3.872 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r2[2]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.426     ; 1.349      ;
; -3.871 ; ALU:inst5|z[13] ; super_register_bank:inst2|r25[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.337     ; 1.437      ;
; -3.869 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r9[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.468     ; 1.304      ;
; -3.866 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r9[2]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.432     ; 1.337      ;
; -3.866 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r15[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.199     ; 1.570      ;
; -3.863 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r0[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.472     ; 1.294      ;
; -3.856 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r13[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.343     ; 1.416      ;
; -3.856 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r7[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.343     ; 1.416      ;
; -3.853 ; ALU:inst5|z[10] ; super_register_bank:inst2|r9[10]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.343     ; 1.413      ;
; -3.847 ; ALU:inst5|z[2]  ; super_register_bank:inst2|Working_register[2]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.434     ; 1.316      ;
; -3.847 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r25[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.554     ; 1.196      ;
; -3.845 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r16[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.236     ; 1.512      ;
; -3.843 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r3[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.019     ; 1.727      ;
; -3.842 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r7[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.370     ; 1.375      ;
; -3.839 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r22[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.362     ; 1.380      ;
; -3.839 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r4[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.215     ; 1.527      ;
; -3.834 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r2[7]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.339     ; 1.398      ;
; -3.830 ; ALU:inst5|z[11] ; super_register_bank:inst2|r22[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.352     ; 1.381      ;
; -3.828 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r7[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.468     ; 1.263      ;
; -3.826 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r9[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.560     ; 1.169      ;
; -3.823 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r27[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.951     ; 1.775      ;
; -3.810 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r17[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.212     ; 1.501      ;
; -3.807 ; ALU:inst5|z[13] ; super_register_bank:inst2|r22[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.361     ; 1.349      ;
; -3.803 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r3[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.043     ; 1.663      ;
; -3.789 ; ALU:inst5|z[15] ; super_register_bank:inst2|r22[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.361     ; 1.331      ;
; -3.784 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r2[6]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.339     ; 1.348      ;
; -3.770 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r6[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.146     ; 1.527      ;
; -3.767 ; ALU:inst5|z[11] ; super_register_bank:inst2|Working_register[11] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.336     ; 1.334      ;
; -3.764 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r2[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.338     ; 1.329      ;
; -3.763 ; ALU:inst5|z[11] ; super_register_bank:inst2|r0[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.328     ; 1.338      ;
; -3.759 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r13[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.344     ; 1.318      ;
; -3.756 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r7[6]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.344     ; 1.315      ;
; -3.756 ; ALU:inst5|z[15] ; super_register_bank:inst2|r11[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.346     ; 1.313      ;
; -3.755 ; ALU:inst5|z[11] ; super_register_bank:inst2|r2[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.328     ; 1.330      ;
; -3.750 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r4[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.984     ; 1.669      ;
; -3.744 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r16[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.144     ; 1.503      ;
; -3.744 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r10[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.118     ; 1.529      ;
; -3.739 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r0[7]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.348     ; 1.294      ;
; -3.734 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r1[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.106     ; 1.531      ;
; -3.726 ; ALU:inst5|z[10] ; super_register_bank:inst2|r13[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.343     ; 1.286      ;
; -3.726 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r19[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.139     ; 1.490      ;
; -3.726 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r0[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.338     ; 1.291      ;
; -3.725 ; ALU:inst5|z[11] ; super_register_bank:inst2|r9[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.334     ; 1.294      ;
; -3.723 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r0[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.365     ; 1.261      ;
; -3.722 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r27[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.086     ; 1.539      ;
; -3.721 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r25[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.336     ; 1.288      ;
; -3.721 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r5[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.133     ; 1.491      ;
; -3.720 ; ALU:inst5|z[13] ; super_register_bank:inst2|r3[13]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.019     ; 1.604      ;
; -3.718 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r11[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.347     ; 1.274      ;
; -3.718 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r18[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.111     ; 1.510      ;
; -3.718 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r2[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.338     ; 1.283      ;
; -3.717 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r22[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.450     ; 1.170      ;
; -3.714 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r22[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.360     ; 1.257      ;
; -3.713 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r7[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.367     ; 1.249      ;
; -3.711 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r17[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.120     ; 1.494      ;
; -3.709 ; ALU:inst5|z[14] ; super_register_bank:inst2|r7[14]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.346     ; 1.266      ;
; -3.709 ; ALU:inst5|z[1]  ; super_register_bank:inst2|Working_register[1]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.210     ; 1.402      ;
; -3.707 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r5[7]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.009     ; 1.601      ;
; -3.705 ; ALU:inst5|z[12] ; super_register_bank:inst2|Working_register[12] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.338     ; 1.270      ;
; -3.703 ; ALU:inst5|z[9]  ; super_register_bank:inst2|Working_register[9]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.344     ; 1.262      ;
; -3.699 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r26[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.024     ; 1.578      ;
+--------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.827 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.452      ; 10.090     ;
; -3.518 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.754      ; 10.083     ;
; -3.468 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.451      ; 10.048     ;
; -3.429 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.457      ; 9.523      ;
; -3.320 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.452      ; 10.083     ;
; -3.305 ; super_register_bank:inst2|Working_register[2]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 5.161      ; 8.288      ;
; -3.284 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.456      ; 9.868      ;
; -3.268 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.451      ; 9.690      ;
; -3.258 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.464      ; 9.693      ;
; -3.240 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.440      ; 9.646      ;
; -3.238 ; super_register_bank:inst2|Working_register[5]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 4.795      ; 7.855      ;
; -3.234 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.464      ; 9.827      ;
; -3.221 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.455      ; 9.642      ;
; -3.213 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.450      ; 9.791      ;
; -3.174 ; super_register_bank:inst2|Working_register[3]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 4.795      ; 7.791      ;
; -3.166 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.753      ; 10.048     ;
; -3.127 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.759      ; 9.523      ;
; -3.125 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.435      ; 9.514      ;
; -3.120 ; super_register_bank:inst2|Working_register[7]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 4.795      ; 7.737      ;
; -3.025 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.754      ; 10.090     ;
; -2.982 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.758      ; 9.868      ;
; -2.968 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.451      ; 10.048     ;
; -2.966 ; super_register_bank:inst2|Working_register[8]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 4.795      ; 7.583      ;
; -2.966 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.753      ; 9.690      ;
; -2.956 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.766      ; 9.693      ;
; -2.938 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.742      ; 9.646      ;
; -2.932 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.766      ; 9.827      ;
; -2.929 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.457      ; 9.523      ;
; -2.919 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.757      ; 9.642      ;
; -2.911 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.752      ; 9.791      ;
; -2.873 ; super_register_bank:inst2|Working_register[12]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 5.161      ; 7.856      ;
; -2.871 ; super_register_bank:inst2|Working_register[10]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 5.161      ; 7.854      ;
; -2.850 ; super_register_bank:inst2|Working_register[6]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 4.795      ; 7.467      ;
; -2.823 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.737      ; 9.514      ;
; -2.818 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.465      ; 9.248      ;
; -2.784 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.456      ; 9.868      ;
; -2.771 ; super_register_bank:inst2|Working_register[4]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 4.795      ; 7.388      ;
; -2.768 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.451      ; 9.690      ;
; -2.759 ; super_register_bank:inst2|Working_register[1]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 4.795      ; 7.376      ;
; -2.758 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.464      ; 9.693      ;
; -2.740 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.440      ; 9.646      ;
; -2.734 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.464      ; 9.827      ;
; -2.721 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.455      ; 9.642      ;
; -2.713 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.450      ; 9.791      ;
; -2.683 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.465      ; 9.117      ;
; -2.666 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.753      ; 10.048     ;
; -2.627 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.759      ; 9.523      ;
; -2.625 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.435      ; 9.514      ;
; -2.611 ; super_register_bank:inst2|Working_register[9]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 5.161      ; 7.594      ;
; -2.598 ; super_register_bank:inst2|Working_register[11]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 5.161      ; 7.581      ;
; -2.538 ; super_register_bank:inst2|Working_register[13]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 5.161      ; 7.521      ;
; -2.532 ; super_register_bank:inst2|Working_register[0]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 4.795      ; 7.149      ;
; -2.525 ; super_register_bank:inst2|Working_register[14]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 5.161      ; 7.508      ;
; -2.509 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.767      ; 9.241      ;
; -2.483 ; super_register_bank:inst2|Working_register[15]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 5.161      ; 7.466      ;
; -2.482 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.758      ; 9.868      ;
; -2.466 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.753      ; 9.690      ;
; -2.462 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.505      ; 8.053      ;
; -2.456 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.766      ; 9.693      ;
; -2.438 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.742      ; 9.646      ;
; -2.432 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.766      ; 9.827      ;
; -2.419 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.757      ; 9.642      ;
; -2.411 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.752      ; 9.791      ;
; -2.410 ; carry_block:inst8|cy                                                                                     ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.459        ; 5.171      ; 7.320      ;
; -2.374 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.767      ; 9.110      ;
; -2.323 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.737      ; 9.514      ;
; -2.311 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.465      ; 9.241      ;
; -2.176 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.465      ; 9.110      ;
; -2.016 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.767      ; 9.248      ;
; -1.965 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.504      ; 7.566      ;
; -1.962 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.505      ; 8.053      ;
; -1.881 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.767      ; 9.117      ;
; -1.465 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.504      ; 7.566      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.375 ; fetch:inst4|PC[10]~1                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.916        ; -1.874     ; 1.385      ;
; -1.809 ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.416        ; 0.245      ; 2.438      ;
; -1.169 ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.916        ; 0.245      ; 2.298      ;
; 5.239  ; fetch:inst4|PC[1]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 7.916        ; -0.229     ; 2.476      ;
; 5.260  ; fetch:inst4|PC[5]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 7.916        ; -0.229     ; 2.455      ;
; 5.745  ; fetch:inst4|PC[4]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 7.916        ; -0.229     ; 1.970      ;
; 5.773  ; fetch:inst4|PC[0]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 7.916        ; -0.229     ; 1.942      ;
; 5.773  ; fetch:inst4|PC[6]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 7.916        ; -0.205     ; 1.966      ;
; 5.845  ; fetch:inst4|PC[7]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 7.916        ; -0.205     ; 1.894      ;
; 6.392  ; fetch:inst4|PC[2]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 7.916        ; -0.229     ; 1.323      ;
; 6.428  ; fetch:inst4|PC[3]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 7.916        ; -0.229     ; 1.287      ;
; 7.120  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 7.916        ; 3.585      ; 4.409      ;
; 27.143 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 27.916       ; 3.585      ; 4.386      ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                      ;
+--------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.144 ; MIR:MIR2|ALUC_OUT[0] ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                              ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.041        ; -0.069     ; 1.260      ;
; -0.769 ; ALU:inst5|cy_out     ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                              ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.541        ; -0.833     ; 0.422      ;
; -0.714 ; MIR:MIR2|ALUC_OUT[0] ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                              ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.541        ; -0.069     ; 1.330      ;
; 1.364  ; MIR:MIR2|ALUC_OUT[1] ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[3] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 3.125        ; -0.155     ; 1.601      ;
; 1.405  ; MIR:MIR2|ALUC_OUT[3] ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[3] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 3.125        ; -0.155     ; 1.560      ;
; 1.509  ; MIR:MIR2|ALUC_OUT[2] ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[3] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 3.125        ; -0.155     ; 1.456      ;
; 39.296 ; carry_block:inst8|cy ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 0.637      ;
+--------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'nRST'                                                                                                                                                         ;
+-------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node              ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.520 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 1.000        ; 5.147      ; 3.723      ;
; 1.543 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 1.000        ; 5.147      ; 3.700      ;
+-------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'nRST'                                                                                                                                                           ;
+--------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node              ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -2.025 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 0.000        ; 5.459      ; 3.514      ;
; -1.998 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 0.000        ; 5.459      ; 3.541      ;
+--------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.461 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.874      ; 7.639      ;
; -0.435 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.848      ; 7.639      ;
; -0.081 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.880      ; 8.025      ;
; -0.055 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.854      ; 8.025      ;
; -0.052 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.876      ; 8.050      ;
; -0.026 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.850      ; 8.050      ;
; -0.004 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.890      ; 8.112      ;
; -0.002 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.882      ; 8.106      ;
; 0.003  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.874      ; 8.103      ;
; 0.019  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.874      ; 7.639      ;
; 0.024  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.856      ; 8.106      ;
; 0.026  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.889      ; 8.141      ;
; 0.028  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.864      ; 8.118      ;
; 0.029  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.848      ; 8.103      ;
; 0.045  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.848      ; 7.639      ;
; 0.049  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.889      ; 8.164      ;
; 0.052  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.890      ; 8.168      ;
; 0.052  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.863      ; 8.141      ;
; 0.078  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.864      ; 8.168      ;
; 0.081  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.863      ; 8.170      ;
; 0.119  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.863      ; 8.208      ;
; 0.144  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.875      ; 8.245      ;
; 0.145  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.837      ; 8.208      ;
; 0.170  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.849      ; 8.245      ;
; 0.209  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.879      ; 8.314      ;
; 0.209  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.858      ; 8.293      ;
; 0.235  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.853      ; 8.314      ;
; 0.241  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.832      ; 8.299      ;
; 0.399  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.880      ; 8.025      ;
; 0.425  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.854      ; 8.025      ;
; 0.428  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.876      ; 8.050      ;
; 0.454  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.850      ; 8.050      ;
; 0.478  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.882      ; 8.106      ;
; 0.480  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.065      ; 6.771      ;
; 0.482  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.890      ; 8.118      ;
; 0.483  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.874      ; 8.103      ;
; 0.502  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.864      ; 8.112      ;
; 0.504  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.856      ; 8.106      ;
; 0.506  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.889      ; 8.141      ;
; 0.509  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.848      ; 8.103      ;
; 0.532  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.890      ; 8.168      ;
; 0.532  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.863      ; 8.141      ;
; 0.535  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.889      ; 8.170      ;
; 0.555  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.863      ; 8.164      ;
; 0.558  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.864      ; 8.168      ;
; 0.599  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.863      ; 8.208      ;
; 0.624  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.875      ; 8.245      ;
; 0.625  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.837      ; 8.208      ;
; 0.650  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.849      ; 8.245      ;
; 0.689  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.879      ; 8.314      ;
; 0.695  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.858      ; 8.299      ;
; 0.715  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.853      ; 8.314      ;
; 0.715  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.832      ; 8.293      ;
; 0.850  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.065      ; 7.141      ;
; 0.960  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.065      ; 6.771      ;
; 1.070  ; super_register_bank:inst2|Working_register[15]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 6.124      ; 6.806      ;
; 1.128  ; carry_block:inst8|cy                                                                                     ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.541       ; 6.134      ; 6.791      ;
; 1.217  ; super_register_bank:inst2|Working_register[13]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 6.124      ; 6.953      ;
; 1.221  ; super_register_bank:inst2|Working_register[0]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 5.772      ; 6.605      ;
; 1.312  ; super_register_bank:inst2|Working_register[14]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 6.124      ; 7.048      ;
; 1.330  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.065      ; 7.141      ;
; 1.399  ; super_register_bank:inst2|Working_register[9]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 6.124      ; 7.135      ;
; 1.430  ; super_register_bank:inst2|Working_register[4]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 5.772      ; 6.814      ;
; 1.493  ; super_register_bank:inst2|Working_register[11]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 6.124      ; 7.229      ;
; 1.525  ; super_register_bank:inst2|Working_register[1]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 5.772      ; 6.909      ;
; 1.599  ; super_register_bank:inst2|Working_register[6]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 5.772      ; 6.983      ;
; 1.742  ; super_register_bank:inst2|Working_register[10]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 6.124      ; 7.478      ;
; 1.751  ; super_register_bank:inst2|Working_register[12]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 6.124      ; 7.487      ;
; 1.812  ; super_register_bank:inst2|Working_register[8]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 5.772      ; 7.196      ;
; 1.910  ; super_register_bank:inst2|Working_register[3]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 5.772      ; 7.294      ;
; 1.963  ; super_register_bank:inst2|Working_register[7]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 5.772      ; 7.347      ;
; 2.036  ; super_register_bank:inst2|Working_register[2]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 6.124      ; 7.772      ;
; 2.059  ; super_register_bank:inst2|Working_register[5]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 5.772      ; 7.443      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+--------+---------------------------------------------------+------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                      ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.138 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~4          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.423      ; 3.442      ;
; -0.136 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~5          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.423      ; 3.444      ;
; -0.135 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~0          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.423      ; 3.445      ;
; -0.133 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~8          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.423      ; 3.447      ;
; -0.133 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~9          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.423      ; 3.447      ;
; -0.131 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~7          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.423      ; 3.449      ;
; -0.131 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~1          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.423      ; 3.449      ;
; -0.060 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~3          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.420      ; 3.517      ;
; -0.053 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~6          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.423      ; 3.527      ;
; 0.314  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~10         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.420      ; 3.891      ;
; 0.347  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~20         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.423      ; 3.927      ;
; 0.435  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~2          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.420      ; 4.012      ;
; 0.465  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~32         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.767      ; 4.389      ;
; 0.472  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~19         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.423      ; 4.052      ;
; 0.541  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[6]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.790      ; 4.488      ;
; 0.546  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~14         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.774      ; 4.477      ;
; 0.554  ; fetch:inst4|tos[19]                               ; fetch:inst4|tos[19]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.788      ;
; 0.554  ; fetch:inst4|tos[15]                               ; fetch:inst4|tos[15]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.787      ;
; 0.554  ; fetch:inst4|tos[13]                               ; fetch:inst4|tos[13]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.787      ;
; 0.555  ; fetch:inst4|tos[1]                                ; fetch:inst4|tos[1]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.788      ;
; 0.555  ; fetch:inst4|tos[21]                               ; fetch:inst4|tos[21]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.789      ;
; 0.555  ; fetch:inst4|tos[31]                               ; fetch:inst4|tos[31]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.789      ;
; 0.555  ; fetch:inst4|tos[17]                               ; fetch:inst4|tos[17]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.789      ;
; 0.555  ; fetch:inst4|tos[11]                               ; fetch:inst4|tos[11]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.788      ;
; 0.556  ; fetch:inst4|tos[22]                               ; fetch:inst4|tos[22]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.790      ;
; 0.557  ; fetch:inst4|tos[25]                               ; fetch:inst4|tos[25]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.791      ;
; 0.557  ; fetch:inst4|tos[23]                               ; fetch:inst4|tos[23]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.791      ;
; 0.557  ; fetch:inst4|tos[7]                                ; fetch:inst4|tos[7]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.790      ;
; 0.558  ; fetch:inst4|tos[30]                               ; fetch:inst4|tos[30]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.792      ;
; 0.558  ; fetch:inst4|tos[2]                                ; fetch:inst4|tos[2]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.791      ;
; 0.559  ; fetch:inst4|tos[28]                               ; fetch:inst4|tos[28]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.793      ;
; 0.559  ; fetch:inst4|tos[26]                               ; fetch:inst4|tos[26]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.793      ;
; 0.559  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[8]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.792      ;
; 0.559  ; fetch:inst4|tos[4]                                ; fetch:inst4|tos[4]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.792      ;
; 0.560  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[8]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.790      ; 4.507      ;
; 0.574  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~43         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.796      ; 4.527      ;
; 0.577  ; fetch:inst4|tos[0]                                ; fetch:inst4|tos[0]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.810      ;
; 0.587  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~17         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.423      ; 4.167      ;
; 0.636  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.790      ; 4.583      ;
; 0.638  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[7]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.790      ; 4.585      ;
; 0.659  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~40         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.424      ; 4.240      ;
; 0.674  ; fetch:inst4|tos[18]                               ; fetch:inst4|tos[18]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.908      ;
; 0.676  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[9]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.909      ;
; 0.678  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~26         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.424      ; 4.259      ;
; 0.680  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[6]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.913      ;
; 0.681  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~42         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.424      ; 4.262      ;
; 0.682  ; fetch:inst4|tos[5]                                ; fetch:inst4|tos[5]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.915      ;
; 0.683  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~37         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.424      ; 4.264      ;
; 0.690  ; fetch:inst4|tos[27]                               ; fetch:inst4|tos[27]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.924      ;
; 0.691  ; fetch:inst4|tos[20]                               ; fetch:inst4|tos[20]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.925      ;
; 0.691  ; fetch:inst4|tos[29]                               ; fetch:inst4|tos[29]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.925      ;
; 0.693  ; fetch:inst4|tos[12]                               ; fetch:inst4|tos[12]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.926      ;
; 0.694  ; fetch:inst4|tos[24]                               ; fetch:inst4|tos[24]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.928      ;
; 0.695  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[10]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.928      ;
; 0.696  ; fetch:inst4|tos[14]                               ; fetch:inst4|tos[14]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.929      ;
; 0.698  ; fetch:inst4|tos[3]                                ; fetch:inst4|tos[3]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.931      ;
; 0.710  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~21         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.423      ; 4.290      ;
; 0.727  ; fetch:inst4|tos[16]                               ; fetch:inst4|tos[16]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.961      ;
; 0.748  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~28         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.424      ; 4.329      ;
; 0.752  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~39         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.424      ; 4.333      ;
; 0.775  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~12         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.422      ; 4.354      ;
; 0.777  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~23         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.422      ; 4.356      ;
; 0.800  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~27         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.801      ; 4.758      ;
; 0.804  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~36         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.424      ; 4.385      ;
; 0.829  ; fetch:inst4|tos[1]                                ; fetch:inst4|tos[2]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.062      ;
; 0.829  ; fetch:inst4|tos[17]                               ; fetch:inst4|tos[18]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.063      ;
; 0.829  ; fetch:inst4|tos[19]                               ; fetch:inst4|tos[20]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.063      ;
; 0.829  ; fetch:inst4|tos[13]                               ; fetch:inst4|tos[14]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.062      ;
; 0.830  ; fetch:inst4|tos[21]                               ; fetch:inst4|tos[22]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.064      ;
; 0.830  ; fetch:inst4|tos[11]                               ; fetch:inst4|tos[12]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.063      ;
; 0.831  ; fetch:inst4|tos[25]                               ; fetch:inst4|tos[26]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.065      ;
; 0.831  ; fetch:inst4|tos[7]                                ; fetch:inst4|tos[8]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.064      ;
; 0.831  ; fetch:inst4|tos[23]                               ; fetch:inst4|tos[24]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.065      ;
; 0.832  ; fetch:inst4|tos[15]                               ; fetch:inst4|tos[16]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.062      ;
; 0.833  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~25         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.424      ; 4.414      ;
; 0.844  ; fetch:inst4|tos[0]                                ; fetch:inst4|tos[1]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.077      ;
; 0.844  ; fetch:inst4|tos[22]                               ; fetch:inst4|tos[23]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.078      ;
; 0.845  ; fetch:inst4|tos[30]                               ; fetch:inst4|tos[31]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.079      ;
; 0.845  ; fetch:inst4|tos[2]                                ; fetch:inst4|tos[3]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.078      ;
; 0.846  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[9]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.079      ;
; 0.846  ; fetch:inst4|tos[4]                                ; fetch:inst4|tos[5]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.079      ;
; 0.846  ; fetch:inst4|tos[26]                               ; fetch:inst4|tos[27]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.080      ;
; 0.846  ; fetch:inst4|tos[28]                               ; fetch:inst4|tos[29]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.080      ;
; 0.846  ; fetch:inst4|tos[0]                                ; fetch:inst4|tos[2]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.079      ;
; 0.846  ; fetch:inst4|tos[22]                               ; fetch:inst4|tos[24]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.080      ;
; 0.847  ; fetch:inst4|tos[2]                                ; fetch:inst4|tos[4]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.080      ;
; 0.848  ; fetch:inst4|tos[28]                               ; fetch:inst4|tos[30]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.082      ;
; 0.848  ; fetch:inst4|tos[26]                               ; fetch:inst4|tos[28]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.082      ;
; 0.848  ; fetch:inst4|tos[4]                                ; fetch:inst4|tos[6]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.081      ;
; 0.848  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[10]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.081      ;
; 0.851  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[9]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.814      ; 4.822      ;
; 0.853  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[5]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.814      ; 4.824      ;
; 0.856  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[4]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.814      ; 4.827      ;
; 0.868  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[0]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.814      ; 4.839      ;
; 0.908  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[1]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.814      ; 4.879      ;
; 0.939  ; fetch:inst4|tos[17]                               ; fetch:inst4|tos[19]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.173      ;
; 0.939  ; fetch:inst4|tos[13]                               ; fetch:inst4|tos[15]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.172      ;
; 0.939  ; fetch:inst4|tos[19]                               ; fetch:inst4|tos[21]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.173      ;
; 0.939  ; fetch:inst4|tos[1]                                ; fetch:inst4|tos[3]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.172      ;
; 0.940  ; fetch:inst4|tos[11]                               ; fetch:inst4|tos[13]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.173      ;
+--------+---------------------------------------------------+------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'MIR:MIR2|ALUC_OUT[0]'                                                                                                                                            ;
+-------+------------------------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node          ; Launch Clock                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; 0.230 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[1]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.503      ; 3.932      ;
; 0.346 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.355      ; 2.855      ;
; 0.373 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|cy_out ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 0.764      ; 1.336      ;
; 0.430 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[10]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.286      ; 3.915      ;
; 0.442 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[2]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.375      ; 4.016      ;
; 0.468 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.444      ; 3.066      ;
; 0.502 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.348      ; 3.004      ;
; 0.518 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.348      ; 3.020      ;
; 0.529 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[4]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.287      ; 4.015      ;
; 0.533 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[9]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.285      ; 4.017      ;
; 0.585 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[11]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.277      ; 4.061      ;
; 0.597 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[12]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.279      ; 4.075      ;
; 0.601 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.379      ; 3.134      ;
; 0.610 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[8]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.286      ; 4.095      ;
; 0.611 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[14]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.289      ; 4.099      ;
; 0.616 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.379      ; 3.149      ;
; 0.641 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[5]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.411      ; 4.251      ;
; 0.664 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[7]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.287      ; 4.150      ;
; 0.678 ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.354      ; 3.186      ;
; 0.681 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.572      ; 3.407      ;
; 0.686 ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[5]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.480      ; 3.320      ;
; 0.700 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[3]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.313      ; 4.212      ;
; 0.701 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.444      ; 3.299      ;
; 0.716 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[0]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.310      ; 4.225      ;
; 0.717 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[1]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.503      ; 3.939      ;
; 0.735 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.346      ; 3.235      ;
; 0.736 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[13]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.286      ; 4.221      ;
; 0.738 ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.379      ; 3.271      ;
; 0.740 ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.355      ; 3.249      ;
; 0.746 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|cy_out ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 0.764      ; 1.229      ;
; 0.757 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.346      ; 3.257      ;
; 0.767 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.355      ; 3.276      ;
; 0.783 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.572      ; 3.509      ;
; 0.793 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[6]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.287      ; 4.279      ;
; 0.811 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.355      ; 3.320      ;
; 0.833 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.356      ; 3.343      ;
; 0.847 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.356      ; 3.357      ;
; 0.876 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[15]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.286      ; 4.361      ;
; 0.892 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[5]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.480      ; 3.526      ;
; 0.934 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[10]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.286      ; 3.939      ;
; 0.962 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.358      ; 3.474      ;
; 0.989 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[2]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.375      ; 4.083      ;
; 0.996 ; constant_reg:inst6|k_out[1]                    ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.215      ; 3.365      ;
; 0.999 ; constant_reg:inst6|k_out[2]                    ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.087      ; 3.240      ;
; 1.033 ; constant_reg:inst6|k_out[6]                    ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.999      ; 3.186      ;
; 1.038 ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.572      ; 3.764      ;
; 1.040 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.358      ; 3.552      ;
; 1.045 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[4]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.287      ; 4.051      ;
; 1.047 ; carry_block:inst8|cy                           ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; -0.041       ; 3.572      ; 4.648      ;
; 1.050 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.356      ; 3.560      ;
; 1.050 ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.355      ; 3.559      ;
; 1.071 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[9]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.285      ; 4.075      ;
; 1.090 ; constant_reg:inst6|k_out[15]                   ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.001      ; 3.245      ;
; 1.099 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.355      ; 3.608      ;
; 1.108 ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[6]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.356      ; 3.618      ;
; 1.108 ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.348      ; 3.610      ;
; 1.108 ; MIR:MIR1|KMux_OUT                              ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.220      ; 3.482      ;
; 1.114 ; carry_block:inst8|cy                           ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; -0.041       ; 3.355      ; 4.498      ;
; 1.125 ; constant_reg:inst6|k_out[6]                    ; ALU:inst5|z[6]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.999      ; 3.278      ;
; 1.133 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.355      ; 3.642      ;
; 1.135 ; constant_reg:inst6|k_out[3]                    ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.025      ; 3.314      ;
; 1.136 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[11]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.277      ; 4.132      ;
; 1.139 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.355      ; 3.648      ;
; 1.148 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.382      ; 3.684      ;
; 1.151 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[6]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.356      ; 3.661      ;
; 1.160 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[5]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.480      ; 3.794      ;
; 1.164 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[14]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.289      ; 4.172      ;
; 1.169 ; constant_reg:inst6|k_out[7]                    ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.995      ; 3.318      ;
; 1.175 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[8]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.286      ; 4.180      ;
; 1.181 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.354      ; 3.689      ;
; 1.181 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[12]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.279      ; 4.179      ;
; 1.185 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[6]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.356      ; 3.695      ;
; 1.191 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[7]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.287      ; 4.197      ;
; 1.201 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.355      ; 3.710      ;
; 1.203 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[5]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.411      ; 4.333      ;
; 1.210 ; constant_reg:inst6|k_out[5]                    ; ALU:inst5|z[5]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.149      ; 3.513      ;
; 1.220 ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.356      ; 3.730      ;
; 1.220 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.356      ; 3.730      ;
; 1.221 ; super_register_bank:inst2|Working_register[14] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; -0.958       ; 3.348      ; 3.681      ;
; 1.222 ; constant_reg:inst6|k_out[5]                    ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.025      ; 3.401      ;
; 1.225 ; constant_reg:inst6|k_out[3]                    ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.999      ; 3.378      ;
; 1.235 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.355      ; 3.744      ;
; 1.241 ; constant_reg:inst6|k_out[4]                    ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.025      ; 3.420      ;
; 1.250 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.382      ; 3.786      ;
; 1.251 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[3]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.313      ; 4.283      ;
; 1.252 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[13]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.286      ; 4.257      ;
; 1.253 ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.355      ; 3.762      ;
; 1.260 ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.356      ; 3.770      ;
; 1.267 ; carry_block:inst8|cy                           ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; -0.041       ; 3.444      ; 4.740      ;
; 1.267 ; constant_reg:inst6|k_out[2]                    ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.999      ; 3.420      ;
; 1.275 ; constant_reg:inst6|k_out[1]                    ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.087      ; 3.516      ;
; 1.279 ; constant_reg:inst6|k_out[8]                    ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.001      ; 3.434      ;
; 1.279 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[0]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.310      ; 4.308      ;
; 1.283 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.354      ; 3.791      ;
; 1.303 ; super_register_bank:inst2|Working_register[2]  ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; -0.958       ; 3.434      ; 3.849      ;
; 1.322 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[6]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.287      ; 4.328      ;
; 1.330 ; carry_block:inst8|cy                           ; ALU:inst5|z[5]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; -0.041       ; 3.480      ; 4.839      ;
; 1.345 ; constant_reg:inst6|k_out[1]                    ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.999      ; 3.498      ;
; 1.347 ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.358      ; 3.859      ;
; 1.348 ; carry_block:inst8|cy                           ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; -0.041       ; 3.346      ; 4.723      ;
+-------+------------------------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                      ;
+-------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.358 ; carry_block:inst8|cy ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.848 ; MIR:MIR2|ALUC_OUT[0] ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                              ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.459       ; 0.334      ; 1.179      ;
; 0.972 ; ALU:inst5|cy_out     ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                              ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.459       ; -0.398     ; 0.372      ;
; 1.273 ; MIR:MIR2|ALUC_OUT[0] ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                              ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.959       ; 0.334      ; 1.104      ;
; 2.746 ; MIR:MIR2|ALUC_OUT[2] ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[3] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -1.875       ; 0.155      ; 1.203      ;
; 2.818 ; MIR:MIR2|ALUC_OUT[3] ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[3] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -1.875       ; 0.155      ; 1.275      ;
; 2.826 ; MIR:MIR2|ALUC_OUT[1] ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[3] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -1.875       ; 0.155      ; 1.283      ;
+-------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.243 ; MIR:MIR1|ALUC_OUT[2]                                                                                     ; MIR:MIR2|ALUC_OUT[2]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.290     ; 1.110      ;
; 1.407 ; MIR:MIR2|Type_OUT[6]                                                                                     ; MIR:MIR3|Type_OUT[6]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.322     ; 1.242      ;
; 1.517 ; MIR:MIR2|SelC_OUT[1]                                                                                     ; MIR:MIR3|SelC_OUT[1]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 1.762      ;
; 1.556 ; MIR:MIR1|ALUC_OUT[1]                                                                                     ; MIR:MIR2|ALUC_OUT[1]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.285     ; 1.428      ;
; 1.589 ; MIR:MIR1|ALUC_OUT[0]                                                                                     ; MIR:MIR2|ALUC_OUT[0]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.322     ; 1.424      ;
; 2.000 ; MIR:MIR2|SelC_OUT[3]                                                                                     ; MIR:MIR3|SelC_OUT[3]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.295     ; 1.862      ;
; 2.034 ; MIR:MIR2|SelC_OUT[4]                                                                                     ; MIR:MIR3|SelC_OUT[4]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.295     ; 1.896      ;
; 2.097 ; MIR:MIR1|ALUC_OUT[3]                                                                                     ; MIR:MIR2|ALUC_OUT[3]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.321     ; 1.933      ;
; 2.264 ; MIR:MIR2|SelC_OUT[5]                                                                                     ; MIR:MIR3|SelC_OUT[5]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.262     ; 2.159      ;
; 2.289 ; MIR:MIR2|SelC_OUT[2]                                                                                     ; MIR:MIR3|SelC_OUT[2]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.296     ; 2.150      ;
; 2.297 ; MIR:MIR2|SelC_OUT[0]                                                                                     ; MIR:MIR3|SelC_OUT[0]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.299     ; 2.155      ;
; 2.459 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.699      ; 3.557      ;
; 2.532 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.724      ; 3.655      ;
; 2.690 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.703      ; 3.792      ;
; 2.765 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.710      ; 3.874      ;
; 2.812 ; UC_1:UC1|Type_out[6]                                                                                     ; MIR:MIR2|Type_OUT[6]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.104      ; 0.593      ;
; 2.814 ; UC_1:UC1|SelC_out[4]                                                                                     ; MIR:MIR2|SelC_OUT[4]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.103      ; 0.594      ;
; 2.818 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.737      ; 3.954      ;
; 2.834 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.334      ; 3.567      ;
; 2.836 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.711      ; 3.946      ;
; 2.850 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.705      ; 3.954      ;
; 2.856 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.705      ; 3.960      ;
; 2.863 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.702      ; 3.964      ;
; 2.866 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.679      ; 3.944      ;
; 2.891 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.702      ; 3.992      ;
; 2.914 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.711      ; 4.024      ;
; 2.918 ; UC_1:UC1|SelC_out[3]                                                                                     ; MIR:MIR2|SelC_OUT[3]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.103      ; 0.698      ;
; 2.918 ; UC_1:UC1|SelC_out[2]                                                                                     ; MIR:MIR2|SelC_OUT[2]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.104      ; 0.699      ;
; 2.945 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.679      ; 4.023      ;
; 2.955 ; UC_1:UC1|SelC_out[0]                                                                                     ; MIR:MIR2|SelC_OUT[0]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.104      ; 0.736      ;
; 2.964 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.699      ; 3.562      ;
; 2.990 ; UC_1:UC1|SelC_out[5]                                                                                     ; MIR:MIR2|SelC_OUT[5]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.429      ; 1.096      ;
; 2.999 ; MIR:MIR1|SelC_OUT[3]                                                                                     ; UC_1:UC1|SelC_out[3]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.053      ; 0.729      ;
; 3.002 ; MIR:MIR1|SelC_OUT[5]                                                                                     ; UC_1:UC1|SelC_out[5]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.061      ; 0.740      ;
; 3.011 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.705      ; 4.115      ;
; 3.032 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.724      ; 3.655      ;
; 3.065 ; MIR:MIR1|SelC_OUT[2]                                                                                     ; UC_1:UC1|SelC_out[2]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.053      ; 0.795      ;
; 3.104 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.705      ; 4.208      ;
; 3.130 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.344      ; 3.873      ;
; 3.131 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.702      ; 4.232      ;
; 3.136 ; UC_1:UC1|SelC_out[1]                                                                                     ; MIR:MIR2|SelC_OUT[1]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.065      ; 0.878      ;
; 3.177 ; MIR:MIR1|Type_OUT[6]                                                                                     ; UC_1:UC1|Type_out[6]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.053      ; 0.907      ;
; 3.188 ; MIR:MIR1|SelC_OUT[4]                                                                                     ; UC_1:UC1|SelC_out[4]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.053      ; 0.918      ;
; 3.190 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.703      ; 3.792      ;
; 3.265 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.710      ; 3.874      ;
; 3.318 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.737      ; 3.954      ;
; 3.336 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.711      ; 3.946      ;
; 3.339 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.334      ; 3.572      ;
; 3.350 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.705      ; 3.954      ;
; 3.356 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.705      ; 3.960      ;
; 3.363 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.702      ; 3.964      ;
; 3.366 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.679      ; 3.944      ;
; 3.374 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.344      ; 4.117      ;
; 3.391 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.702      ; 3.992      ;
; 3.394 ; MIR:MIR1|SelC_OUT[0]                                                                                     ; UC_1:UC1|SelC_out[0]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.053      ; 1.124      ;
; 3.414 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.711      ; 4.024      ;
; 3.445 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.679      ; 4.023      ;
; 3.499 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.344      ; 4.242      ;
; 3.511 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.705      ; 4.115      ;
; 3.604 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.705      ; 4.208      ;
; 3.630 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.344      ; 3.873      ;
; 3.631 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.702      ; 4.232      ;
; 3.639 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.344      ; 4.382      ;
; 3.647 ; MIR:MIR1|SelC_OUT[1]                                                                                     ; UC_1:UC1|SelC_out[1]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; -0.322     ; 1.002      ;
; 3.874 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.344      ; 4.117      ;
; 3.999 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.344      ; 4.242      ;
; 4.139 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.344      ; 4.382      ;
; 5.600 ; decoder:inst1|Sel_C[0]                                                                                   ; MIR:MIR1|SelC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -5.714     ; 0.059      ;
; 5.607 ; decoder:inst1|Type[6]                                                                                    ; MIR:MIR1|Type_OUT[6]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -5.721     ; 0.059      ;
; 5.608 ; decoder:inst1|ALUC[0]                                                                                    ; MIR:MIR1|ALUC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -5.722     ; 0.059      ;
; 5.609 ; decoder:inst1|Sel_C[2]                                                                                   ; MIR:MIR1|SelC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -5.723     ; 0.059      ;
; 5.618 ; decoder:inst1|Sel_C[3]                                                                                   ; MIR:MIR1|SelC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -5.732     ; 0.059      ;
; 5.618 ; decoder:inst1|Sel_C[4]                                                                                   ; MIR:MIR1|SelC_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -5.732     ; 0.059      ;
; 5.619 ; decoder:inst1|ALUC[3]                                                                                    ; MIR:MIR1|ALUC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -5.733     ; 0.059      ;
; 5.619 ; decoder:inst1|Sel_C[1]                                                                                   ; MIR:MIR1|SelC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -5.733     ; 0.059      ;
; 5.635 ; decoder:inst1|ALUC[2]                                                                                    ; MIR:MIR1|ALUC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -5.749     ; 0.059      ;
; 5.636 ; decoder:inst1|KMux                                                                                       ; MIR:MIR1|KMux_OUT            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -5.750     ; 0.059      ;
; 5.925 ; decoder:inst1|ALUC[1]                                                                                    ; MIR:MIR1|ALUC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -5.740     ; 0.358      ;
; 5.992 ; decoder:inst1|Sel_C[5]                                                                                   ; MIR:MIR1|SelC_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -6.106     ; 0.059      ;
; 6.024 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -5.715     ; 0.482      ;
; 6.066 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -5.715     ; 0.524      ;
; 6.402 ; decoder:inst1|Sel_C[0]                                                                                   ; MIR:MIR1|SelC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -6.016     ; 0.059      ;
; 6.409 ; decoder:inst1|Type[6]                                                                                    ; MIR:MIR1|Type_OUT[6]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -6.023     ; 0.059      ;
; 6.410 ; decoder:inst1|ALUC[0]                                                                                    ; MIR:MIR1|ALUC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -6.024     ; 0.059      ;
; 6.411 ; decoder:inst1|Sel_C[2]                                                                                   ; MIR:MIR1|SelC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -6.025     ; 0.059      ;
; 6.420 ; decoder:inst1|Sel_C[3]                                                                                   ; MIR:MIR1|SelC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -6.034     ; 0.059      ;
; 6.420 ; decoder:inst1|Sel_C[4]                                                                                   ; MIR:MIR1|SelC_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -6.034     ; 0.059      ;
; 6.421 ; decoder:inst1|ALUC[3]                                                                                    ; MIR:MIR1|ALUC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -6.035     ; 0.059      ;
; 6.421 ; decoder:inst1|Sel_C[1]                                                                                   ; MIR:MIR1|SelC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -6.035     ; 0.059      ;
; 6.437 ; decoder:inst1|ALUC[2]                                                                                    ; MIR:MIR1|ALUC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -6.051     ; 0.059      ;
; 6.438 ; decoder:inst1|KMux                                                                                       ; MIR:MIR1|KMux_OUT            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -6.052     ; 0.059      ;
; 6.727 ; decoder:inst1|ALUC[1]                                                                                    ; MIR:MIR1|ALUC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -6.042     ; 0.358      ;
; 6.794 ; decoder:inst1|Sel_C[5]                                                                                   ; MIR:MIR1|SelC_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -6.408     ; 0.059      ;
; 6.826 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -6.017     ; 0.482      ;
; 6.868 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -6.017     ; 0.524      ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.306  ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -0.084       ; 0.647      ; 2.166      ;
; 1.924  ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -0.584       ; 0.647      ; 2.284      ;
; 2.248  ; fetch:inst4|PC[10]~1                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -0.084       ; -1.408     ; 1.053      ;
; 11.988 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -12.084      ; 3.739      ; 3.850      ;
; 31.994 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.084      ; 3.739      ; 3.856      ;
; 32.912 ; fetch:inst4|PC[3]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.084      ; 0.095      ; 1.130      ;
; 32.948 ; fetch:inst4|PC[2]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.084      ; 0.095      ; 1.166      ;
; 33.499 ; fetch:inst4|PC[7]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.084      ; 0.119      ; 1.741      ;
; 33.552 ; fetch:inst4|PC[6]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.084      ; 0.119      ; 1.794      ;
; 33.567 ; fetch:inst4|PC[0]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.084      ; 0.095      ; 1.785      ;
; 33.600 ; fetch:inst4|PC[4]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.084      ; 0.095      ; 1.818      ;
; 34.072 ; fetch:inst4|PC[5]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.084      ; 0.095      ; 2.290      ;
; 34.080 ; fetch:inst4|PC[1]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.084      ; 0.095      ; 2.298      ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                                             ;
+-------+-----------------+-----------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                       ; Launch Clock         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; 2.306 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r15[4]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.462     ; 0.059      ;
; 2.668 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r15[3]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.485     ; 0.398      ;
; 2.718 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r15[2]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.535     ; 0.398      ;
; 2.733 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r11[5]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.549     ; 0.399      ;
; 2.748 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r15[8]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.433     ; 0.530      ;
; 2.765 ; ALU:inst5|z[10] ; super_register_bank:inst2|r14[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.432     ; 0.548      ;
; 2.775 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r5[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.461     ; 0.529      ;
; 2.790 ; ALU:inst5|z[10] ; super_register_bank:inst2|r15[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.460     ; 0.545      ;
; 2.805 ; ALU:inst5|z[13] ; super_register_bank:inst2|r24[13]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.476     ; 0.544      ;
; 2.834 ; ALU:inst5|z[11] ; super_register_bank:inst2|r19[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.475     ; 0.574      ;
; 2.907 ; ALU:inst5|z[10] ; super_register_bank:inst2|r8[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.432     ; 0.690      ;
; 2.964 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r11[3]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.454     ; 0.725      ;
; 2.966 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r5[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.454     ; 0.727      ;
; 2.974 ; ALU:inst5|z[10] ; super_register_bank:inst2|r12[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.460     ; 0.729      ;
; 2.999 ; ALU:inst5|z[14] ; super_register_bank:inst2|r15[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.816     ; 0.398      ;
; 3.002 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r8[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.411     ; 0.806      ;
; 3.043 ; ALU:inst5|z[14] ; super_register_bank:inst2|r11[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.439     ; 0.819      ;
; 3.076 ; ALU:inst5|z[14] ; super_register_bank:inst2|r5[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.448     ; 0.843      ;
; 3.103 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r1[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.430     ; 0.888      ;
; 3.108 ; ALU:inst5|z[10] ; super_register_bank:inst2|r6[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.456     ; 0.867      ;
; 3.112 ; ALU:inst5|z[11] ; super_register_bank:inst2|r27[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.454     ; 0.873      ;
; 3.113 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r25[2]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.532     ; 0.796      ;
; 3.114 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r9[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.438     ; 0.891      ;
; 3.118 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r23[1]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.655     ; 0.678      ;
; 3.146 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r5[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.491     ; 0.870      ;
; 3.153 ; ALU:inst5|z[15] ; super_register_bank:inst2|r5[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.444     ; 0.924      ;
; 3.159 ; ALU:inst5|z[12] ; super_register_bank:inst2|r1[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.425     ; 0.949      ;
; 3.167 ; ALU:inst5|z[15] ; super_register_bank:inst2|r1[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.431     ; 0.951      ;
; 3.184 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r12[4]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.462     ; 0.937      ;
; 3.191 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r10[4]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.473     ; 0.933      ;
; 3.194 ; ALU:inst5|z[10] ; super_register_bank:inst2|r17[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.435     ; 0.974      ;
; 3.197 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r15[6]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.434     ; 0.978      ;
; 3.203 ; ALU:inst5|z[13] ; super_register_bank:inst2|r15[13]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.459     ; 0.959      ;
; 3.216 ; ALU:inst5|z[12] ; super_register_bank:inst2|r27[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.442     ; 0.989      ;
; 3.219 ; ALU:inst5|z[15] ; super_register_bank:inst2|r7[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.470     ; 0.964      ;
; 3.222 ; ALU:inst5|z[10] ; super_register_bank:inst2|r16[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.464     ; 0.973      ;
; 3.224 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r8[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.436     ; 1.003      ;
; 3.225 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r5[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.462     ; 0.978      ;
; 3.225 ; ALU:inst5|z[15] ; super_register_bank:inst2|r4[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.449     ; 0.991      ;
; 3.230 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r11[4]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.437     ; 1.008      ;
; 3.235 ; ALU:inst5|z[10] ; super_register_bank:inst2|r23[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.488     ; 0.962      ;
; 3.238 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r10[8]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.446     ; 1.007      ;
; 3.238 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r18[3]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.463     ; 0.990      ;
; 3.248 ; ALU:inst5|z[12] ; super_register_bank:inst2|r23[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.471     ; 0.992      ;
; 3.249 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r1[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.463     ; 1.001      ;
; 3.253 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r12[3]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.465     ; 1.003      ;
; 3.253 ; ALU:inst5|z[15] ; super_register_bank:inst2|r6[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.445     ; 1.023      ;
; 3.255 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r8[4]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.464     ; 1.006      ;
; 3.265 ; ALU:inst5|z[12] ; super_register_bank:inst2|r18[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.439     ; 1.041      ;
; 3.270 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r5[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.443     ; 1.042      ;
; 3.279 ; ALU:inst5|z[15] ; super_register_bank:inst2|r14[15]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.474     ; 1.020      ;
; 3.298 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r5[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.666     ; 0.847      ;
; 3.305 ; ALU:inst5|z[7]  ; super_register_bank:inst2|Working_register[7] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.446     ; 1.074      ;
; 3.307 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r10[6]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.447     ; 1.075      ;
; 3.308 ; ALU:inst5|z[11] ; super_register_bank:inst2|r14[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.446     ; 1.077      ;
; 3.311 ; ALU:inst5|z[15] ; super_register_bank:inst2|r26[15]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.475     ; 1.051      ;
; 3.313 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r8[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.531     ; 0.997      ;
; 3.314 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r24[2]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.559     ; 0.970      ;
; 3.315 ; ALU:inst5|z[15] ; super_register_bank:inst2|r2[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.436     ; 1.094      ;
; 3.320 ; ALU:inst5|z[11] ; super_register_bank:inst2|r11[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.427     ; 1.108      ;
; 3.321 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r19[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.472     ; 1.064      ;
; 3.326 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r27[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.424     ; 1.117      ;
; 3.329 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r11[9]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.434     ; 1.110      ;
; 3.332 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r27[3]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.426     ; 1.121      ;
; 3.332 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r4[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.475     ; 1.072      ;
; 3.333 ; ALU:inst5|z[14] ; super_register_bank:inst2|r25[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.449     ; 1.099      ;
; 3.337 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r14[7]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.476     ; 1.076      ;
; 3.338 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r14[2]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.540     ; 1.013      ;
; 3.339 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r20[2]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.524     ; 1.030      ;
; 3.346 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r9[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.808     ; 0.753      ;
; 3.347 ; ALU:inst5|z[14] ; super_register_bank:inst2|r24[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.444     ; 1.118      ;
; 3.347 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r15[9]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.431     ; 1.131      ;
; 3.352 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r4[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.408     ; 1.159      ;
; 3.353 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r12[9]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.459     ; 1.109      ;
; 3.357 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r27[1]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.654     ; 0.918      ;
; 3.361 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r19[3]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.474     ; 1.102      ;
; 3.362 ; ALU:inst5|z[13] ; super_register_bank:inst2|r8[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.463     ; 1.114      ;
; 3.362 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r17[8]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.436     ; 1.141      ;
; 3.362 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r5[4]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.469     ; 1.108      ;
; 3.365 ; ALU:inst5|z[12] ; super_register_bank:inst2|r8[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.426     ; 1.154      ;
; 3.365 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r9[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.460     ; 1.120      ;
; 3.367 ; ALU:inst5|z[15] ; super_register_bank:inst2|r9[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.809     ; 0.773      ;
; 3.369 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r23[2]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.553     ; 1.031      ;
; 3.373 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r18[9]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.444     ; 1.144      ;
; 3.375 ; ALU:inst5|z[12] ; super_register_bank:inst2|r25[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.438     ; 1.152      ;
; 3.375 ; ALU:inst5|z[12] ; super_register_bank:inst2|r19[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.438     ; 1.152      ;
; 3.376 ; ALU:inst5|z[14] ; super_register_bank:inst2|r13[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.435     ; 1.156      ;
; 3.376 ; ALU:inst5|z[14] ; super_register_bank:inst2|r27[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.452     ; 1.139      ;
; 3.376 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r3[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.468     ; 1.123      ;
; 3.376 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r20[4]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.473     ; 1.118      ;
; 3.377 ; ALU:inst5|z[15] ; super_register_bank:inst2|r15[15]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.438     ; 1.154      ;
; 3.381 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r12[5]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.560     ; 1.036      ;
; 3.386 ; ALU:inst5|z[10] ; super_register_bank:inst2|r27[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.400     ; 1.201      ;
; 3.387 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r25[7]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.445     ; 1.157      ;
; 3.389 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r6[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.457     ; 1.147      ;
; 3.390 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r16[8]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.465     ; 1.140      ;
; 3.393 ; ALU:inst5|z[14] ; super_register_bank:inst2|r10[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.449     ; 1.159      ;
; 3.393 ; ALU:inst5|z[12] ; super_register_bank:inst2|r0[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.461     ; 1.147      ;
; 3.393 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r19[9]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.447     ; 1.161      ;
; 3.395 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r13[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.455     ; 1.155      ;
+-------+-----------------+-----------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                             ;
+--------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.238 ; nRST      ; super_register_bank:inst2|r22[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.075     ; 2.556      ;
; -2.238 ; nRST      ; super_register_bank:inst2|r22[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.075     ; 2.556      ;
; -2.238 ; nRST      ; super_register_bank:inst2|r22[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.075     ; 2.556      ;
; -2.238 ; nRST      ; super_register_bank:inst2|r22[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.075     ; 2.556      ;
; -2.238 ; nRST      ; super_register_bank:inst2|r22[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.075     ; 2.556      ;
; -2.238 ; nRST      ; super_register_bank:inst2|r22[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.075     ; 2.556      ;
; -2.238 ; nRST      ; super_register_bank:inst2|r22[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.075     ; 2.556      ;
; -2.238 ; nRST      ; super_register_bank:inst2|r22[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.075     ; 2.556      ;
; -2.238 ; nRST      ; super_register_bank:inst2|r22[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.075     ; 2.556      ;
; -2.238 ; nRST      ; super_register_bank:inst2|r22[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.075     ; 2.556      ;
; -2.231 ; nRST      ; super_register_bank:inst2|r0[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.061     ; 2.563      ;
; -2.231 ; nRST      ; super_register_bank:inst2|r11[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.060     ; 2.564      ;
; -2.231 ; nRST      ; super_register_bank:inst2|Working_register[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.059     ; 2.565      ;
; -2.231 ; nRST      ; super_register_bank:inst2|r0[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.061     ; 2.563      ;
; -2.231 ; nRST      ; super_register_bank:inst2|r15[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.060     ; 2.564      ;
; -2.231 ; nRST      ; super_register_bank:inst2|r0[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.061     ; 2.563      ;
; -2.231 ; nRST      ; super_register_bank:inst2|r11[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.060     ; 2.564      ;
; -2.231 ; nRST      ; super_register_bank:inst2|r0[7]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.061     ; 2.563      ;
; -2.231 ; nRST      ; super_register_bank:inst2|Working_register[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.059     ; 2.565      ;
; -2.231 ; nRST      ; super_register_bank:inst2|r11[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.060     ; 2.564      ;
; -2.231 ; nRST      ; super_register_bank:inst2|Working_register[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.059     ; 2.565      ;
; -2.231 ; nRST      ; super_register_bank:inst2|r15[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.060     ; 2.564      ;
; -2.231 ; nRST      ; super_register_bank:inst2|Working_register[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.059     ; 2.565      ;
; -2.231 ; nRST      ; super_register_bank:inst2|Working_register[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.059     ; 2.565      ;
; -2.231 ; nRST      ; super_register_bank:inst2|r11[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.060     ; 2.564      ;
; -2.231 ; nRST      ; super_register_bank:inst2|Working_register[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.059     ; 2.565      ;
; -2.231 ; nRST      ; super_register_bank:inst2|r0[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.061     ; 2.563      ;
; -2.231 ; nRST      ; super_register_bank:inst2|r11[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.060     ; 2.564      ;
; -2.231 ; nRST      ; super_register_bank:inst2|r15[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.060     ; 2.564      ;
; -2.231 ; nRST      ; super_register_bank:inst2|Working_register[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.059     ; 2.565      ;
; -2.231 ; nRST      ; super_register_bank:inst2|r0[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.061     ; 2.563      ;
; -2.231 ; nRST      ; super_register_bank:inst2|r11[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.060     ; 2.564      ;
; -2.231 ; nRST      ; super_register_bank:inst2|Working_register[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.059     ; 2.565      ;
; -2.229 ; nRST      ; super_register_bank:inst2|r7[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.565      ;
; -2.229 ; nRST      ; super_register_bank:inst2|r13[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.565      ;
; -2.229 ; nRST      ; super_register_bank:inst2|r7[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.565      ;
; -2.229 ; nRST      ; super_register_bank:inst2|r7[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.565      ;
; -2.229 ; nRST      ; super_register_bank:inst2|r13[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.565      ;
; -2.229 ; nRST      ; super_register_bank:inst2|r7[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.565      ;
; -2.229 ; nRST      ; super_register_bank:inst2|r13[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.565      ;
; -2.229 ; nRST      ; super_register_bank:inst2|r7[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.565      ;
; -2.229 ; nRST      ; super_register_bank:inst2|r7[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.565      ;
; -2.229 ; nRST      ; super_register_bank:inst2|r13[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.565      ;
; -2.229 ; nRST      ; super_register_bank:inst2|r13[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.565      ;
; -2.229 ; nRST      ; super_register_bank:inst2|r7[7]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.565      ;
; -2.229 ; nRST      ; super_register_bank:inst2|r13[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.565      ;
; -2.229 ; nRST      ; super_register_bank:inst2|r7[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.565      ;
; -2.229 ; nRST      ; super_register_bank:inst2|r7[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.565      ;
; -2.229 ; nRST      ; super_register_bank:inst2|r7[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.565      ;
; -2.229 ; nRST      ; super_register_bank:inst2|r13[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.565      ;
; -2.229 ; nRST      ; super_register_bank:inst2|r13[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.565      ;
; -2.229 ; nRST      ; super_register_bank:inst2|r7[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.565      ;
; -2.229 ; nRST      ; super_register_bank:inst2|r13[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.565      ;
; -2.229 ; nRST      ; super_register_bank:inst2|r7[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.565      ;
; -2.229 ; nRST      ; super_register_bank:inst2|r7[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.565      ;
; -2.228 ; nRST      ; super_register_bank:inst2|r9[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.564      ;
; -2.228 ; nRST      ; super_register_bank:inst2|r9[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.564      ;
; -2.228 ; nRST      ; super_register_bank:inst2|r9[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.564      ;
; -2.228 ; nRST      ; super_register_bank:inst2|r9[7]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.564      ;
; -2.228 ; nRST      ; super_register_bank:inst2|r9[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.564      ;
; -2.228 ; nRST      ; super_register_bank:inst2|r9[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.564      ;
; -2.228 ; nRST      ; super_register_bank:inst2|r9[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.564      ;
; -2.228 ; nRST      ; super_register_bank:inst2|r9[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.564      ;
; -2.228 ; nRST      ; super_register_bank:inst2|r5[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.061     ; 2.560      ;
; -2.228 ; nRST      ; super_register_bank:inst2|r9[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.564      ;
; -2.228 ; nRST      ; super_register_bank:inst2|r9[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.564      ;
; -2.228 ; nRST      ; super_register_bank:inst2|r9[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.564      ;
; -2.228 ; nRST      ; super_register_bank:inst2|r9[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.057     ; 2.564      ;
; -2.223 ; nRST      ; super_register_bank:inst2|r2[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.052     ; 2.564      ;
; -2.223 ; nRST      ; super_register_bank:inst2|r2[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.052     ; 2.564      ;
; -2.223 ; nRST      ; super_register_bank:inst2|r2[7]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.052     ; 2.564      ;
; -2.223 ; nRST      ; super_register_bank:inst2|r2[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.052     ; 2.564      ;
; -2.223 ; nRST      ; super_register_bank:inst2|r2[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.052     ; 2.564      ;
; -2.223 ; nRST      ; super_register_bank:inst2|r2[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.052     ; 2.564      ;
; -2.223 ; nRST      ; super_register_bank:inst2|r2[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.052     ; 2.564      ;
; -2.222 ; nRST      ; super_register_bank:inst2|r2[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.051     ; 2.564      ;
; -2.222 ; nRST      ; super_register_bank:inst2|r25[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.051     ; 2.564      ;
; -2.222 ; nRST      ; super_register_bank:inst2|r2[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.051     ; 2.564      ;
; -2.222 ; nRST      ; super_register_bank:inst2|r25[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.051     ; 2.564      ;
; -2.222 ; nRST      ; super_register_bank:inst2|r2[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.051     ; 2.564      ;
; -2.222 ; nRST      ; super_register_bank:inst2|r0[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.051     ; 2.564      ;
; -2.222 ; nRST      ; super_register_bank:inst2|r22[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.059     ; 2.556      ;
; -2.222 ; nRST      ; super_register_bank:inst2|r0[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.052     ; 2.563      ;
; -2.222 ; nRST      ; super_register_bank:inst2|r2[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.051     ; 2.564      ;
; -2.222 ; nRST      ; super_register_bank:inst2|r22[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.059     ; 2.556      ;
; -2.222 ; nRST      ; super_register_bank:inst2|r0[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.051     ; 2.564      ;
; -2.222 ; nRST      ; super_register_bank:inst2|r22[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.059     ; 2.556      ;
; -2.222 ; nRST      ; super_register_bank:inst2|r2[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.051     ; 2.564      ;
; -2.222 ; nRST      ; super_register_bank:inst2|r22[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.059     ; 2.556      ;
; -2.222 ; nRST      ; super_register_bank:inst2|r25[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.051     ; 2.564      ;
; -2.222 ; nRST      ; super_register_bank:inst2|r22[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.059     ; 2.556      ;
; -2.222 ; nRST      ; super_register_bank:inst2|r25[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.051     ; 2.564      ;
; -2.222 ; nRST      ; super_register_bank:inst2|r25[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.051     ; 2.564      ;
; -2.222 ; nRST      ; super_register_bank:inst2|r2[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.051     ; 2.564      ;
; -2.222 ; nRST      ; super_register_bank:inst2|r0[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.051     ; 2.564      ;
; -2.222 ; nRST      ; super_register_bank:inst2|r25[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.051     ; 2.564      ;
; -2.222 ; nRST      ; super_register_bank:inst2|r0[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.051     ; 2.564      ;
; -2.222 ; nRST      ; super_register_bank:inst2|r2[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.051     ; 2.564      ;
; -2.222 ; nRST      ; super_register_bank:inst2|r22[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.059     ; 2.556      ;
; -2.222 ; nRST      ; super_register_bank:inst2|r2[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.051     ; 2.564      ;
+--------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                           ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.952 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.262      ; 2.565      ;
; -1.952 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.262      ; 2.565      ;
; -1.928 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.285      ; 2.564      ;
; -1.928 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.285      ; 2.564      ;
; -1.928 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.282      ; 2.561      ;
; -1.928 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.285      ; 2.564      ;
; -1.927 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.285      ; 2.563      ;
; -1.926 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.288      ; 2.565      ;
; -1.926 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.288      ; 2.565      ;
; -1.926 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.288      ; 2.565      ;
; -1.926 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.288      ; 2.565      ;
; -1.922 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.292      ; 2.565      ;
; -1.920 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.294      ; 2.565      ;
; -1.920 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.294      ; 2.565      ;
; -1.903 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.306      ; 2.560      ;
; -1.896 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.318      ; 2.565      ;
; -1.312 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.262      ; 2.425      ;
; -1.312 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.262      ; 2.425      ;
; -1.289 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.282      ; 2.422      ;
; -1.288 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.285      ; 2.424      ;
; -1.288 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.285      ; 2.424      ;
; -1.288 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.285      ; 2.424      ;
; -1.287 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.285      ; 2.423      ;
; -1.285 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.288      ; 2.424      ;
; -1.285 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.288      ; 2.424      ;
; -1.285 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.288      ; 2.424      ;
; -1.285 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.288      ; 2.424      ;
; -1.281 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.292      ; 2.424      ;
; -1.280 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.294      ; 2.425      ;
; -1.280 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.294      ; 2.425      ;
; -1.263 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.306      ; 2.420      ;
; -1.255 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.318      ; 2.424      ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                           ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.845 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.280      ; 2.560      ;
; -1.845 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.280      ; 2.560      ;
; -1.845 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.280      ; 2.560      ;
; -1.845 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.280      ; 2.560      ;
; -1.817 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.304      ; 2.556      ;
; -1.817 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.304      ; 2.556      ;
; -1.817 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.304      ; 2.556      ;
; -1.817 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.304      ; 2.556      ;
; -1.817 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.304      ; 2.556      ;
; -1.817 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.304      ; 2.556      ;
; -1.817 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.304      ; 2.556      ;
; -1.204 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.280      ; 2.419      ;
; -1.204 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.280      ; 2.419      ;
; -1.204 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.280      ; 2.419      ;
; -1.204 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.280      ; 2.419      ;
; -1.177 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.304      ; 2.416      ;
; -1.177 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.304      ; 2.416      ;
; -1.177 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.304      ; 2.416      ;
; -1.177 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.304      ; 2.416      ;
; -1.177 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.304      ; 2.416      ;
; -1.177 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.304      ; 2.416      ;
; -1.177 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.304      ; 2.416      ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                           ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.305 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.722      ; 2.294      ;
; 1.305 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.722      ; 2.294      ;
; 1.305 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.722      ; 2.294      ;
; 1.305 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.722      ; 2.294      ;
; 1.305 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.722      ; 2.294      ;
; 1.305 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.722      ; 2.294      ;
; 1.305 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.722      ; 2.294      ;
; 1.332 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.698      ; 2.297      ;
; 1.332 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.698      ; 2.297      ;
; 1.332 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.698      ; 2.297      ;
; 1.332 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.698      ; 2.297      ;
; 1.950 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.722      ; 2.439      ;
; 1.950 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.722      ; 2.439      ;
; 1.950 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.722      ; 2.439      ;
; 1.950 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.722      ; 2.439      ;
; 1.950 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.722      ; 2.439      ;
; 1.950 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.722      ; 2.439      ;
; 1.950 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.722      ; 2.439      ;
; 1.978 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.698      ; 2.443      ;
; 1.978 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.698      ; 2.443      ;
; 1.978 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.698      ; 2.443      ;
; 1.978 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.698      ; 2.443      ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                ;
+-------+-----------+-----------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                           ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.323 ; nRST      ; super_register_bank:inst2|r27[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.755      ; 2.303      ;
; 1.323 ; nRST      ; super_register_bank:inst2|r27[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.755      ; 2.303      ;
; 1.323 ; nRST      ; super_register_bank:inst2|r27[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.755      ; 2.303      ;
; 1.323 ; nRST      ; super_register_bank:inst2|r27[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.755      ; 2.303      ;
; 1.323 ; nRST      ; super_register_bank:inst2|r27[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.755      ; 2.303      ;
; 1.331 ; nRST      ; super_register_bank:inst2|r4[0]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.746      ; 2.302      ;
; 1.331 ; nRST      ; super_register_bank:inst2|r4[4]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.746      ; 2.302      ;
; 1.331 ; nRST      ; super_register_bank:inst2|r4[8]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.746      ; 2.302      ;
; 1.331 ; nRST      ; super_register_bank:inst2|r4[9]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.746      ; 2.302      ;
; 1.331 ; nRST      ; super_register_bank:inst2|r4[10]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.746      ; 2.302      ;
; 1.331 ; nRST      ; super_register_bank:inst2|r4[11]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.746      ; 2.302      ;
; 1.331 ; nRST      ; super_register_bank:inst2|r4[12]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.746      ; 2.302      ;
; 1.331 ; nRST      ; super_register_bank:inst2|r4[13]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.746      ; 2.302      ;
; 1.331 ; nRST      ; super_register_bank:inst2|r4[14]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.746      ; 2.302      ;
; 1.332 ; nRST      ; super_register_bank:inst2|r8[1]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.745      ; 2.302      ;
; 1.332 ; nRST      ; super_register_bank:inst2|r8[3]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.745      ; 2.302      ;
; 1.332 ; nRST      ; super_register_bank:inst2|r8[5]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.745      ; 2.302      ;
; 1.332 ; nRST      ; super_register_bank:inst2|r8[6]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.745      ; 2.302      ;
; 1.332 ; nRST      ; super_register_bank:inst2|r8[7]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.745      ; 2.302      ;
; 1.332 ; nRST      ; super_register_bank:inst2|r8[8]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.745      ; 2.302      ;
; 1.332 ; nRST      ; super_register_bank:inst2|r8[15]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.745      ; 2.302      ;
; 1.333 ; nRST      ; super_register_bank:inst2|r21[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.735      ; 2.293      ;
; 1.334 ; nRST      ; super_register_bank:inst2|r21[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.734      ; 2.293      ;
; 1.343 ; nRST      ; super_register_bank:inst2|r26[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.724      ; 2.292      ;
; 1.343 ; nRST      ; super_register_bank:inst2|r26[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.724      ; 2.292      ;
; 1.343 ; nRST      ; super_register_bank:inst2|r26[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.724      ; 2.292      ;
; 1.343 ; nRST      ; super_register_bank:inst2|r26[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.724      ; 2.292      ;
; 1.343 ; nRST      ; super_register_bank:inst2|r26[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.724      ; 2.292      ;
; 1.343 ; nRST      ; super_register_bank:inst2|r26[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.724      ; 2.292      ;
; 1.343 ; nRST      ; super_register_bank:inst2|r26[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.724      ; 2.292      ;
; 1.349 ; nRST      ; super_register_bank:inst2|r11[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.727      ; 2.301      ;
; 1.349 ; nRST      ; super_register_bank:inst2|r11[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.727      ; 2.301      ;
; 1.350 ; nRST      ; super_register_bank:inst2|r7[2]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.724      ; 2.299      ;
; 1.350 ; nRST      ; super_register_bank:inst2|r5[3]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.727      ; 2.302      ;
; 1.350 ; nRST      ; super_register_bank:inst2|r5[13]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.727      ; 2.302      ;
; 1.350 ; nRST      ; super_register_bank:inst2|r7[13]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.724      ; 2.299      ;
; 1.351 ; nRST      ; super_register_bank:inst2|r18[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.718      ; 2.294      ;
; 1.351 ; nRST      ; super_register_bank:inst2|r18[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.718      ; 2.294      ;
; 1.351 ; nRST      ; super_register_bank:inst2|r18[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.718      ; 2.294      ;
; 1.351 ; nRST      ; super_register_bank:inst2|r20[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.718      ; 2.294      ;
; 1.351 ; nRST      ; super_register_bank:inst2|r18[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.718      ; 2.294      ;
; 1.351 ; nRST      ; super_register_bank:inst2|r18[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.718      ; 2.294      ;
; 1.351 ; nRST      ; super_register_bank:inst2|r18[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.718      ; 2.294      ;
; 1.351 ; nRST      ; super_register_bank:inst2|r18[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.718      ; 2.294      ;
; 1.351 ; nRST      ; super_register_bank:inst2|r18[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.718      ; 2.294      ;
; 1.351 ; nRST      ; super_register_bank:inst2|r20[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.718      ; 2.294      ;
; 1.351 ; nRST      ; super_register_bank:inst2|r18[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.718      ; 2.294      ;
; 1.351 ; nRST      ; super_register_bank:inst2|r20[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.718      ; 2.294      ;
; 1.352 ; nRST      ; super_register_bank:inst2|r26[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.726      ; 2.303      ;
; 1.353 ; nRST      ; super_register_bank:inst2|r13[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.724      ; 2.302      ;
; 1.353 ; nRST      ; super_register_bank:inst2|r1[1]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.724      ; 2.302      ;
; 1.353 ; nRST      ; super_register_bank:inst2|r1[2]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.724      ; 2.302      ;
; 1.353 ; nRST      ; super_register_bank:inst2|r13[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.724      ; 2.302      ;
; 1.353 ; nRST      ; super_register_bank:inst2|r13[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.724      ; 2.302      ;
; 1.353 ; nRST      ; super_register_bank:inst2|r1[5]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.724      ; 2.302      ;
; 1.353 ; nRST      ; super_register_bank:inst2|r1[6]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.724      ; 2.302      ;
; 1.353 ; nRST      ; super_register_bank:inst2|r1[7]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.724      ; 2.302      ;
; 1.353 ; nRST      ; super_register_bank:inst2|r1[8]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.724      ; 2.302      ;
; 1.353 ; nRST      ; super_register_bank:inst2|r1[9]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.724      ; 2.302      ;
; 1.353 ; nRST      ; super_register_bank:inst2|r13[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.724      ; 2.302      ;
; 1.353 ; nRST      ; super_register_bank:inst2|r1[12]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.724      ; 2.302      ;
; 1.353 ; nRST      ; super_register_bank:inst2|r1[13]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.724      ; 2.302      ;
; 1.353 ; nRST      ; super_register_bank:inst2|r13[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.724      ; 2.302      ;
; 1.353 ; nRST      ; super_register_bank:inst2|r13[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.724      ; 2.302      ;
; 1.353 ; nRST      ; super_register_bank:inst2|r1[14]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.724      ; 2.302      ;
; 1.353 ; nRST      ; super_register_bank:inst2|r1[15]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.724      ; 2.302      ;
; 1.353 ; nRST      ; super_register_bank:inst2|r13[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.724      ; 2.302      ;
; 1.354 ; nRST      ; super_register_bank:inst2|r8[0]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.723      ; 2.302      ;
; 1.354 ; nRST      ; super_register_bank:inst2|r15[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.723      ; 2.302      ;
; 1.354 ; nRST      ; super_register_bank:inst2|r14[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.723      ; 2.302      ;
; 1.354 ; nRST      ; super_register_bank:inst2|r15[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.723      ; 2.302      ;
; 1.354 ; nRST      ; super_register_bank:inst2|r15[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.723      ; 2.302      ;
; 1.354 ; nRST      ; super_register_bank:inst2|r15[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.723      ; 2.302      ;
; 1.354 ; nRST      ; super_register_bank:inst2|r8[9]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.723      ; 2.302      ;
; 1.354 ; nRST      ; super_register_bank:inst2|r15[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.723      ; 2.302      ;
; 1.354 ; nRST      ; super_register_bank:inst2|r14[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.723      ; 2.302      ;
; 1.354 ; nRST      ; super_register_bank:inst2|r8[10]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.723      ; 2.302      ;
; 1.354 ; nRST      ; super_register_bank:inst2|r8[11]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.723      ; 2.302      ;
; 1.354 ; nRST      ; super_register_bank:inst2|r8[12]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.723      ; 2.302      ;
; 1.354 ; nRST      ; super_register_bank:inst2|r15[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.723      ; 2.302      ;
; 1.356 ; nRST      ; super_register_bank:inst2|r26[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.719      ; 2.300      ;
; 1.357 ; nRST      ; super_register_bank:inst2|r11[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.720      ; 2.302      ;
; 1.357 ; nRST      ; super_register_bank:inst2|r25[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.711      ; 2.293      ;
; 1.357 ; nRST      ; super_register_bank:inst2|r11[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.720      ; 2.302      ;
; 1.357 ; nRST      ; super_register_bank:inst2|r19[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.711      ; 2.293      ;
; 1.357 ; nRST      ; super_register_bank:inst2|r25[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.711      ; 2.293      ;
; 1.357 ; nRST      ; super_register_bank:inst2|r11[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.720      ; 2.302      ;
; 1.357 ; nRST      ; super_register_bank:inst2|r25[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.711      ; 2.293      ;
; 1.357 ; nRST      ; super_register_bank:inst2|r11[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.720      ; 2.302      ;
; 1.357 ; nRST      ; super_register_bank:inst2|r17[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.720      ; 2.302      ;
; 1.357 ; nRST      ; super_register_bank:inst2|r11[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.720      ; 2.302      ;
; 1.357 ; nRST      ; super_register_bank:inst2|r25[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.711      ; 2.293      ;
; 1.357 ; nRST      ; super_register_bank:inst2|r17[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.720      ; 2.302      ;
; 1.357 ; nRST      ; super_register_bank:inst2|r11[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.720      ; 2.302      ;
; 1.357 ; nRST      ; super_register_bank:inst2|r25[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.711      ; 2.293      ;
; 1.357 ; nRST      ; super_register_bank:inst2|r19[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.711      ; 2.293      ;
; 1.357 ; nRST      ; super_register_bank:inst2|r19[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.711      ; 2.293      ;
; 1.357 ; nRST      ; super_register_bank:inst2|r11[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.720      ; 2.302      ;
; 1.357 ; nRST      ; super_register_bank:inst2|r19[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.711      ; 2.293      ;
; 1.357 ; nRST      ; super_register_bank:inst2|r2[15]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.719      ; 2.301      ;
+-------+-----------+-----------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                           ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.382 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.737      ; 2.302      ;
; 1.391 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.724      ; 2.298      ;
; 1.408 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.711      ; 2.302      ;
; 1.408 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.711      ; 2.302      ;
; 1.409 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.710      ; 2.302      ;
; 1.414 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.705      ; 2.302      ;
; 1.414 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.705      ; 2.302      ;
; 1.414 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.705      ; 2.302      ;
; 1.414 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.705      ; 2.302      ;
; 1.415 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.703      ; 2.301      ;
; 1.417 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.702      ; 2.302      ;
; 1.417 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.702      ; 2.302      ;
; 1.417 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.702      ; 2.302      ;
; 1.418 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.699      ; 2.300      ;
; 1.440 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.679      ; 2.302      ;
; 1.440 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.679      ; 2.302      ;
; 2.027 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.737      ; 2.447      ;
; 2.036 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.724      ; 2.443      ;
; 2.053 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.711      ; 2.447      ;
; 2.053 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.711      ; 2.447      ;
; 2.054 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.710      ; 2.447      ;
; 2.059 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.705      ; 2.447      ;
; 2.059 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.705      ; 2.447      ;
; 2.059 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.705      ; 2.447      ;
; 2.059 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.705      ; 2.447      ;
; 2.060 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.703      ; 2.446      ;
; 2.062 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.702      ; 2.447      ;
; 2.062 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.702      ; 2.447      ;
; 2.062 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.699      ; 2.444      ;
; 2.062 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.702      ; 2.447      ;
; 2.085 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.679      ; 2.447      ;
; 2.085 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.679      ; 2.447      ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                         ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                               ; Note                                           ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 127.23 MHz  ; 127.23 MHz      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ;                                                ;
; 153.14 MHz  ; 153.14 MHz      ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ;                                                ;
; 173.25 MHz  ; 173.25 MHz      ; MIR:MIR2|ALUC_OUT[0]                                                                                     ;                                                ;
; 353.11 MHz  ; 353.11 MHz      ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ;                                                ;
; 1610.31 MHz ; 500.0 MHz       ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; -8.375 ; -123.295      ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -7.827 ; -632.888      ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; -6.794 ; -157.766      ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; -3.700 ; -1397.737     ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -3.430 ; -42.640       ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; -2.012 ; -2.012        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; -0.955 ; -0.955        ;
; nRST                                                                                                     ; 1.431  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; nRST                                                                                                     ; -1.775 ; -1.775        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.376 ; -0.376        ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -0.140 ; -1.079        ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 0.236  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 0.313  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 1.137  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 1.154  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 2.010  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[4] ; -1.901 ; -764.424      ;
; inst9|altpll_component|auto_generated|pll1|clk[3] ; -1.646 ; -25.954       ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; -1.540 ; -16.786       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.107 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.123 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.182 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                  ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; nRST                                                                                                     ; -3.000 ; -3.000        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.786 ; -65.155       ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 0.405  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 2.240  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 2.241  ; 0.000         ;
; de0_clk                                                                                                  ; 9.817  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 19.743 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 19.746 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 19.747 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'MIR:MIR2|ALUC_OUT[0]'                                                                                                                                ;
+--------+-----------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node          ; Launch Clock                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; -8.375 ; super_register_bank:inst2|r14[2]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.151      ; 8.636      ;
; -8.338 ; MIR:MIR1|SelA_OUT[0]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.084        ; 2.472      ; 8.962      ;
; -8.302 ; super_register_bank:inst2|r18[2]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.138      ; 8.550      ;
; -8.298 ; MIR:MIR1|SelA_OUT[2]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.084        ; 2.472      ; 8.922      ;
; -8.275 ; MIR:MIR1|SelA_OUT[1]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.084        ; 2.472      ; 8.899      ;
; -8.273 ; MIR:MIR1|SelA_OUT[3]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.084        ; 2.472      ; 8.897      ;
; -8.233 ; super_register_bank:inst2|r2[1]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.464      ; 8.807      ;
; -8.221 ; super_register_bank:inst2|r11[1]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.473      ; 8.804      ;
; -8.196 ; super_register_bank:inst2|r0[2]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.464      ; 8.770      ;
; -8.191 ; super_register_bank:inst2|r22[1]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.490      ; 8.791      ;
; -8.180 ; super_register_bank:inst2|r14[2]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.042     ; 7.534      ;
; -8.175 ; MIR:MIR1|SelA_OUT[0]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.584        ; 0.279      ; 7.892      ;
; -8.162 ; super_register_bank:inst2|r0[14]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.028     ; 7.530      ;
; -8.149 ; super_register_bank:inst2|r15[2]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.148      ; 8.407      ;
; -8.143 ; MIR:MIR1|SelA_OUT[3]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.584        ; 0.279      ; 7.860      ;
; -8.114 ; super_register_bank:inst2|r10[0]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.167      ; 8.391      ;
; -8.107 ; super_register_bank:inst2|r18[2]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.055     ; 7.448      ;
; -8.103 ; MIR:MIR1|SelA_OUT[2]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.584        ; 0.279      ; 7.820      ;
; -8.084 ; super_register_bank:inst2|r26[14] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.020     ; 7.460      ;
; -8.081 ; super_register_bank:inst2|r5[4]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.027     ; 7.450      ;
; -8.080 ; MIR:MIR1|SelA_OUT[1]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.584        ; 0.279      ; 7.797      ;
; -8.073 ; super_register_bank:inst2|r26[0]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.132      ; 8.315      ;
; -8.072 ; super_register_bank:inst2|r10[2]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.169      ; 8.351      ;
; -8.072 ; super_register_bank:inst2|r21[4]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.049     ; 7.419      ;
; -8.071 ; super_register_bank:inst2|r21[2]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.144      ; 8.325      ;
; -8.068 ; super_register_bank:inst2|r26[2]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.132      ; 8.310      ;
; -8.068 ; super_register_bank:inst2|r21[0]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.144      ; 8.322      ;
; -8.064 ; super_register_bank:inst2|r5[0]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.166      ; 8.340      ;
; -8.038 ; super_register_bank:inst2|r2[1]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.271      ; 7.705      ;
; -8.038 ; super_register_bank:inst2|r21[6]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.049     ; 7.385      ;
; -8.033 ; super_register_bank:inst2|r9[2]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.472      ; 8.615      ;
; -8.026 ; super_register_bank:inst2|r11[1]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.280      ; 7.702      ;
; -8.016 ; super_register_bank:inst2|r18[4]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.055     ; 7.357      ;
; -8.009 ; super_register_bank:inst2|r13[0]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.133      ; 8.252      ;
; -8.006 ; super_register_bank:inst2|r26[8]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.061     ; 7.341      ;
; -8.001 ; super_register_bank:inst2|r0[2]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.271      ; 7.668      ;
; -7.996 ; super_register_bank:inst2|r22[1]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.297      ; 7.689      ;
; -7.988 ; super_register_bank:inst2|r9[1]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.472      ; 8.570      ;
; -7.984 ; super_register_bank:inst2|r0[12]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.028     ; 7.352      ;
; -7.969 ; super_register_bank:inst2|r18[0]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.138      ; 8.217      ;
; -7.969 ; super_register_bank:inst2|r21[8]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.049     ; 7.316      ;
; -7.968 ; super_register_bank:inst2|r21[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.071     ; 7.293      ;
; -7.963 ; super_register_bank:inst2|r26[4]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.061     ; 7.298      ;
; -7.960 ; super_register_bank:inst2|r0[1]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.474      ; 8.544      ;
; -7.960 ; super_register_bank:inst2|r2[3]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.272      ; 7.628      ;
; -7.958 ; super_register_bank:inst2|r25[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.047     ; 7.307      ;
; -7.954 ; super_register_bank:inst2|r15[2]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.045     ; 7.305      ;
; -7.935 ; super_register_bank:inst2|r5[7]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.033     ; 7.298      ;
; -7.934 ; super_register_bank:inst2|r6[4]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.039     ; 7.291      ;
; -7.931 ; super_register_bank:inst2|r11[9]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.058     ; 7.269      ;
; -7.918 ; super_register_bank:inst2|r2[14]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.272      ; 7.586      ;
; -7.915 ; MIR:MIR1|SelB_OUT[1]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.584        ; -0.075     ; 7.278      ;
; -7.915 ; super_register_bank:inst2|r10[0]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.026     ; 7.285      ;
; -7.907 ; super_register_bank:inst2|r22[13] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.297      ; 7.600      ;
; -7.903 ; super_register_bank:inst2|r20[1]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.168      ; 8.181      ;
; -7.896 ; super_register_bank:inst2|r2[2]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.464      ; 8.470      ;
; -7.891 ; super_register_bank:inst2|r3[1]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.169      ; 8.170      ;
; -7.885 ; super_register_bank:inst2|r6[2]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.154      ; 8.149      ;
; -7.883 ; super_register_bank:inst2|r5[13]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.065     ; 7.214      ;
; -7.881 ; super_register_bank:inst2|r15[12] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.059     ; 7.218      ;
; -7.879 ; super_register_bank:inst2|r4[1]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.148      ; 8.137      ;
; -7.877 ; super_register_bank:inst2|r10[2]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.024     ; 7.249      ;
; -7.876 ; super_register_bank:inst2|r21[1]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.121      ; 8.107      ;
; -7.876 ; super_register_bank:inst2|r21[2]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.049     ; 7.223      ;
; -7.874 ; super_register_bank:inst2|r26[0]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.061     ; 7.209      ;
; -7.873 ; super_register_bank:inst2|r26[2]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.061     ; 7.208      ;
; -7.873 ; super_register_bank:inst2|r18[14] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.017     ; 7.252      ;
; -7.869 ; MIR:MIR1|SelA_OUT[0]              ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.084        ; 2.470      ; 9.125      ;
; -7.869 ; super_register_bank:inst2|r0[10]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.028     ; 7.237      ;
; -7.869 ; super_register_bank:inst2|r21[0]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.049     ; 7.216      ;
; -7.865 ; super_register_bank:inst2|r17[1]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.146      ; 8.121      ;
; -7.865 ; super_register_bank:inst2|r5[0]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.027     ; 7.234      ;
; -7.853 ; super_register_bank:inst2|r5[1]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.160      ; 8.123      ;
; -7.851 ; super_register_bank:inst2|r18[12] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.048     ; 7.199      ;
; -7.850 ; super_register_bank:inst2|r5[11]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.282      ; 7.528      ;
; -7.844 ; super_register_bank:inst2|r0[8]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.028     ; 7.212      ;
; -7.838 ; super_register_bank:inst2|r9[2]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.279      ; 7.513      ;
; -7.838 ; super_register_bank:inst2|r17[3]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.047     ; 7.187      ;
; -7.836 ; super_register_bank:inst2|r7[3]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.278      ; 7.510      ;
; -7.833 ; super_register_bank:inst2|r5[6]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.033     ; 7.196      ;
; -7.832 ; super_register_bank:inst2|r2[3]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.465      ; 8.407      ;
; -7.832 ; super_register_bank:inst2|r2[4]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.271      ; 7.499      ;
; -7.832 ; super_register_bank:inst2|r11[5]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.065     ; 7.163      ;
; -7.820 ; super_register_bank:inst2|r21[12] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.049     ; 7.167      ;
; -7.810 ; super_register_bank:inst2|r13[0]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.060     ; 7.146      ;
; -7.809 ; super_register_bank:inst2|r15[1]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.134      ; 8.053      ;
; -7.806 ; super_register_bank:inst2|r1[0]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.137      ; 8.053      ;
; -7.805 ; MIR:MIR1|SelB_OUT[1]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.084        ; 2.118      ; 8.075      ;
; -7.802 ; super_register_bank:inst2|r18[6]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.055     ; 7.143      ;
; -7.801 ; super_register_bank:inst2|r1[2]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.133      ; 8.044      ;
; -7.801 ; MIR:MIR1|SelB_OUT[5]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.584        ; -0.075     ; 7.164      ;
; -7.800 ; MIR:MIR1|SelA_OUT[2]              ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.084        ; 2.470      ; 9.056      ;
; -7.799 ; super_register_bank:inst2|r25[13] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.271      ; 7.466      ;
; -7.793 ; super_register_bank:inst2|r9[1]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.279      ; 7.468      ;
; -7.792 ; MIR:MIR1|SelB_OUT[5]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.084        ; 2.118      ; 8.062      ;
; -7.784 ; super_register_bank:inst2|r10[4]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.024     ; 7.156      ;
; -7.784 ; super_register_bank:inst2|r19[12] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.049     ; 7.131      ;
; -7.780 ; super_register_bank:inst2|r21[5]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; -0.049     ; 7.127      ;
; -7.778 ; super_register_bank:inst2|r8[1]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 2.112      ; 8.000      ;
; -7.775 ; MIR:MIR1|SelA_OUT[3]              ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.084        ; 2.470      ; 9.031      ;
+--------+-----------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                      ;
+--------+----------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -7.827 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~0          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.403     ; 2.869      ;
; -7.827 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~1          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.403     ; 2.869      ;
; -7.827 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~4          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.403     ; 2.869      ;
; -7.827 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~5          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.403     ; 2.869      ;
; -7.827 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~6          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.403     ; 2.869      ;
; -7.827 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~7          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.403     ; 2.869      ;
; -7.827 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~8          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.403     ; 2.869      ;
; -7.827 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~9          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.403     ; 2.869      ;
; -7.811 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[31]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.090     ; 3.166      ;
; -7.711 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[29]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.090     ; 3.066      ;
; -7.711 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[30]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.090     ; 3.066      ;
; -7.611 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[27]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.090     ; 2.966      ;
; -7.611 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[28]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.090     ; 2.966      ;
; -7.573 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~35         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.403     ; 2.615      ;
; -7.573 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~36         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.403     ; 2.615      ;
; -7.573 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~37         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.403     ; 2.615      ;
; -7.573 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~39         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.403     ; 2.615      ;
; -7.573 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~42         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.403     ; 2.615      ;
; -7.571 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~0          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.402     ; 2.614      ;
; -7.571 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~1          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.402     ; 2.614      ;
; -7.571 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~4          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.402     ; 2.614      ;
; -7.571 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~5          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.402     ; 2.614      ;
; -7.571 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~6          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.402     ; 2.614      ;
; -7.571 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~7          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.402     ; 2.614      ;
; -7.571 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~8          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.402     ; 2.614      ;
; -7.571 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~9          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.402     ; 2.614      ;
; -7.511 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[26]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.090     ; 2.866      ;
; -7.511 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[25]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.090     ; 2.866      ;
; -7.469 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~12         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.406     ; 2.508      ;
; -7.464 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~2          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.406     ; 2.503      ;
; -7.464 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~3          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.406     ; 2.503      ;
; -7.464 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~10         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.406     ; 2.503      ;
; -7.444 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~33         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.402     ; 2.487      ;
; -7.443 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~11         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.402     ; 2.486      ;
; -7.431 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~13         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.403     ; 2.473      ;
; -7.431 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~15         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.403     ; 2.473      ;
; -7.431 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~16         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.403     ; 2.473      ;
; -7.431 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~17         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.403     ; 2.473      ;
; -7.431 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~18         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.403     ; 2.473      ;
; -7.431 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~19         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.403     ; 2.473      ;
; -7.431 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~20         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.403     ; 2.473      ;
; -7.431 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~21         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.403     ; 2.473      ;
; -7.411 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[24]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.090     ; 2.766      ;
; -7.411 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[23]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.090     ; 2.766      ;
; -7.406 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~23         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.406     ; 2.445      ;
; -7.406 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~29         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.406     ; 2.445      ;
; -7.406 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~30         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.406     ; 2.445      ;
; -7.346 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~43         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.084     ; 2.707      ;
; -7.345 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.067     ; 2.723      ;
; -7.313 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~35         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.402     ; 2.356      ;
; -7.313 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~36         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.402     ; 2.356      ;
; -7.313 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~37         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.402     ; 2.356      ;
; -7.313 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~39         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.402     ; 2.356      ;
; -7.313 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~42         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.402     ; 2.356      ;
; -7.311 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[21]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.090     ; 2.666      ;
; -7.311 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[22]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.090     ; 2.666      ;
; -7.271 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~34         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.403     ; 2.313      ;
; -7.271 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~38         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.403     ; 2.313      ;
; -7.271 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~40         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.403     ; 2.313      ;
; -7.271 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~41         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.403     ; 2.313      ;
; -7.263 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.086     ; 2.622      ;
; -7.255 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.067     ; 2.633      ;
; -7.253 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.067     ; 2.631      ;
; -7.252 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.067     ; 2.630      ;
; -7.252 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.067     ; 2.630      ;
; -7.252 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.067     ; 2.630      ;
; -7.250 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.067     ; 2.628      ;
; -7.230 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.086     ; 2.589      ;
; -7.211 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[20]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.090     ; 2.566      ;
; -7.211 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[19]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.090     ; 2.566      ;
; -7.211 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~32         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.111     ; 2.545      ;
; -7.187 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.086     ; 2.546      ;
; -7.184 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~12         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.405     ; 2.224      ;
; -7.177 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~2          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.405     ; 2.217      ;
; -7.177 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~3          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.405     ; 2.217      ;
; -7.177 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~10         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.405     ; 2.217      ;
; -7.162 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~11         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.401     ; 2.206      ;
; -7.157 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~33         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.401     ; 2.201      ;
; -7.151 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~13         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.402     ; 2.194      ;
; -7.151 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~15         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.402     ; 2.194      ;
; -7.151 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~16         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.402     ; 2.194      ;
; -7.151 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~17         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.402     ; 2.194      ;
; -7.151 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~18         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.402     ; 2.194      ;
; -7.151 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~19         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.402     ; 2.194      ;
; -7.151 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~20         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.402     ; 2.194      ;
; -7.151 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~21         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.402     ; 2.194      ;
; -7.136 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~23         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.405     ; 2.176      ;
; -7.136 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~29         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.405     ; 2.176      ;
; -7.136 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~30         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.405     ; 2.176      ;
; -7.128 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.086     ; 2.487      ;
; -7.123 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~14         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.103     ; 2.465      ;
; -7.123 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~22         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.403     ; 2.165      ;
; -7.123 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~24         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.403     ; 2.165      ;
; -7.123 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~25         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.403     ; 2.165      ;
; -7.123 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~26         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.403     ; 2.165      ;
; -7.123 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~28         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.403     ; 2.165      ;
; -7.111 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[18]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.090     ; 2.466      ;
; -7.111 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[17]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.090     ; 2.466      ;
; -7.086 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~43         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.083     ; 2.448      ;
; -7.068 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~27         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.078     ; 2.435      ;
+--------+----------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -6.794 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -6.633     ; 0.522      ;
; -6.779 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -6.633     ; 0.507      ;
; -6.687 ; decoder:inst1|Sel_C[5]                                                                                   ; MIR:MIR1|SelC_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -6.970     ; 0.078      ;
; -6.655 ; decoder:inst1|ALUC[1]                                                                                    ; MIR:MIR1|ALUC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -6.654     ; 0.362      ;
; -6.381 ; decoder:inst1|KMux                                                                                       ; MIR:MIR1|KMux_OUT            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -6.664     ; 0.078      ;
; -6.380 ; decoder:inst1|ALUC[2]                                                                                    ; MIR:MIR1|ALUC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -6.663     ; 0.078      ;
; -6.365 ; decoder:inst1|ALUC[3]                                                                                    ; MIR:MIR1|ALUC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -6.648     ; 0.078      ;
; -6.365 ; decoder:inst1|Sel_C[1]                                                                                   ; MIR:MIR1|SelC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -6.648     ; 0.078      ;
; -6.364 ; decoder:inst1|Sel_C[3]                                                                                   ; MIR:MIR1|SelC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -6.647     ; 0.078      ;
; -6.364 ; decoder:inst1|Sel_C[4]                                                                                   ; MIR:MIR1|SelC_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -6.647     ; 0.078      ;
; -6.358 ; decoder:inst1|Sel_C[2]                                                                                   ; MIR:MIR1|SelC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -6.641     ; 0.078      ;
; -6.357 ; decoder:inst1|ALUC[0]                                                                                    ; MIR:MIR1|ALUC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -6.640     ; 0.078      ;
; -6.356 ; decoder:inst1|Type[6]                                                                                    ; MIR:MIR1|Type_OUT[6]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -6.639     ; 0.078      ;
; -6.350 ; decoder:inst1|Sel_C[0]                                                                                   ; MIR:MIR1|SelC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -6.633     ; 0.078      ;
; -6.346 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -6.685     ; 0.522      ;
; -6.331 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -6.685     ; 0.507      ;
; -6.239 ; decoder:inst1|Sel_C[5]                                                                                   ; MIR:MIR1|SelC_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -7.022     ; 0.078      ;
; -6.207 ; decoder:inst1|ALUC[1]                                                                                    ; MIR:MIR1|ALUC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -6.706     ; 0.362      ;
; -5.933 ; decoder:inst1|KMux                                                                                       ; MIR:MIR1|KMux_OUT            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -6.716     ; 0.078      ;
; -5.932 ; decoder:inst1|ALUC[2]                                                                                    ; MIR:MIR1|ALUC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -6.715     ; 0.078      ;
; -5.917 ; decoder:inst1|ALUC[3]                                                                                    ; MIR:MIR1|ALUC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -6.700     ; 0.078      ;
; -5.917 ; decoder:inst1|Sel_C[1]                                                                                   ; MIR:MIR1|SelC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -6.700     ; 0.078      ;
; -5.916 ; decoder:inst1|Sel_C[3]                                                                                   ; MIR:MIR1|SelC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -6.699     ; 0.078      ;
; -5.916 ; decoder:inst1|Sel_C[4]                                                                                   ; MIR:MIR1|SelC_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -6.699     ; 0.078      ;
; -5.910 ; decoder:inst1|Sel_C[2]                                                                                   ; MIR:MIR1|SelC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -6.693     ; 0.078      ;
; -5.909 ; decoder:inst1|ALUC[0]                                                                                    ; MIR:MIR1|ALUC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -6.692     ; 0.078      ;
; -5.908 ; decoder:inst1|Type[6]                                                                                    ; MIR:MIR1|Type_OUT[6]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -6.691     ; 0.078      ;
; -5.902 ; decoder:inst1|Sel_C[0]                                                                                   ; MIR:MIR1|SelC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -6.685     ; 0.078      ;
; -3.571 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.020      ; 4.155      ;
; -3.437 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.020      ; 4.021      ;
; -3.333 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.020      ; 3.917      ;
; -3.288 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.307      ; 4.159      ;
; -3.288 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.307      ; 4.159      ;
; -3.279 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.330      ; 4.173      ;
; -3.279 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.330      ; 4.173      ;
; -3.279 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.330      ; 4.173      ;
; -3.279 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.330      ; 4.173      ;
; -3.245 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.337      ; 4.146      ;
; -3.245 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.337      ; 4.146      ;
; -3.236 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.359      ; 4.159      ;
; -3.206 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.336      ; 4.106      ;
; -3.204 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.327      ; 4.095      ;
; -3.204 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.327      ; 4.095      ;
; -3.204 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.327      ; 4.095      ;
; -3.172 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.328      ; 4.064      ;
; -3.095 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.020      ; 3.679      ;
; -3.065 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.020      ; 4.149      ;
; -2.931 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.020      ; 4.015      ;
; -2.908 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.326      ; 3.798      ;
; -2.827 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.020      ; 3.911      ;
; -2.811 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.012      ; 3.387      ;
; -2.788 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.307      ; 4.159      ;
; -2.788 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.307      ; 4.159      ;
; -2.779 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.330      ; 4.173      ;
; -2.779 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.330      ; 4.173      ;
; -2.779 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.330      ; 4.173      ;
; -2.779 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.330      ; 4.173      ;
; -2.744 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.337      ; 4.145      ;
; -2.744 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.337      ; 4.145      ;
; -2.736 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.359      ; 4.159      ;
; -2.706 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.336      ; 4.106      ;
; -2.698 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.327      ; 4.089      ;
; -2.698 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.327      ; 4.089      ;
; -2.698 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.327      ; 4.089      ;
; -2.666 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.328      ; 4.058      ;
; -2.648 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.347      ; 3.559      ;
; -2.589 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.020      ; 3.673      ;
; -2.402 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.326      ; 3.792      ;
; -2.305 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.012      ; 3.381      ;
; -2.143 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.347      ; 3.554      ;
; 1.084  ; MIR:MIR1|SelC_OUT[1]                                                                                     ; UC_1:UC1|SelC_out[1]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.428     ; 0.983      ;
; 1.255  ; MIR:MIR1|SelC_OUT[0]                                                                                     ; UC_1:UC1|SelC_out[0]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.111     ; 1.129      ;
; 1.402  ; MIR:MIR1|SelC_OUT[4]                                                                                     ; UC_1:UC1|SelC_out[4]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.111     ; 0.982      ;
; 1.450  ; MIR:MIR1|Type_OUT[6]                                                                                     ; UC_1:UC1|Type_out[6]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.111     ; 0.934      ;
; 1.541  ; MIR:MIR1|SelC_OUT[2]                                                                                     ; UC_1:UC1|SelC_out[2]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.111     ; 0.843      ;
; 1.589  ; UC_1:UC1|SelC_out[1]                                                                                     ; MIR:MIR2|SelC_OUT[1]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.040     ; 0.866      ;
; 1.657  ; MIR:MIR1|SelC_OUT[3]                                                                                     ; UC_1:UC1|SelC_out[3]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.111     ; 0.727      ;
; 1.684  ; UC_1:UC1|SelC_out[5]                                                                                     ; MIR:MIR2|SelC_OUT[5]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; 0.273      ; 1.084      ;
; 1.687  ; MIR:MIR1|SelC_OUT[5]                                                                                     ; UC_1:UC1|SelC_out[5]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.069     ; 0.739      ;
; 1.721  ; UC_1:UC1|SelC_out[0]                                                                                     ; MIR:MIR2|SelC_OUT[0]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.026     ; 0.748      ;
; 1.730  ; UC_1:UC1|SelC_out[3]                                                                                     ; MIR:MIR2|SelC_OUT[3]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.026     ; 0.739      ;
; 1.730  ; UC_1:UC1|SelC_out[2]                                                                                     ; MIR:MIR2|SelC_OUT[2]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.026     ; 0.739      ;
; 1.858  ; UC_1:UC1|SelC_out[4]                                                                                     ; MIR:MIR2|SelC_OUT[4]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.026     ; 0.611      ;
; 1.860  ; UC_1:UC1|Type_out[6]                                                                                     ; MIR:MIR2|Type_OUT[6]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.026     ; 0.609      ;
; 2.501  ; MIR:MIR2|SelC_OUT[0]                                                                                     ; MIR:MIR3|SelC_OUT[0]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.422     ; 2.072      ;
; 2.520  ; MIR:MIR2|SelC_OUT[2]                                                                                     ; MIR:MIR3|SelC_OUT[2]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.419     ; 2.056      ;
; 2.525  ; MIR:MIR2|SelC_OUT[5]                                                                                     ; MIR:MIR3|SelC_OUT[5]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.386     ; 2.084      ;
; 2.723  ; MIR:MIR1|ALUC_OUT[3]                                                                                     ; MIR:MIR2|ALUC_OUT[3]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.413     ; 1.859      ;
; 2.738  ; MIR:MIR2|SelC_OUT[4]                                                                                     ; MIR:MIR3|SelC_OUT[4]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.418     ; 1.839      ;
; 2.780  ; MIR:MIR2|SelC_OUT[3]                                                                                     ; MIR:MIR3|SelC_OUT[3]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.418     ; 1.797      ;
; 3.187  ; MIR:MIR2|SelC_OUT[1]                                                                                     ; MIR:MIR3|SelC_OUT[1]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.059     ; 1.749      ;
; 3.205  ; MIR:MIR1|ALUC_OUT[0]                                                                                     ; MIR:MIR2|ALUC_OUT[0]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.414     ; 1.376      ;
; 3.246  ; MIR:MIR1|ALUC_OUT[1]                                                                                     ; MIR:MIR2|ALUC_OUT[1]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.378     ; 1.371      ;
; 3.379  ; MIR:MIR2|Type_OUT[6]                                                                                     ; MIR:MIR3|Type_OUT[6]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.414     ; 1.202      ;
; 3.543  ; MIR:MIR1|ALUC_OUT[2]                                                                                     ; MIR:MIR2|ALUC_OUT[2]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.383     ; 1.069      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                                               ;
+--------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                                        ; Launch Clock         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; -3.700 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r20[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.847     ; 1.756      ;
; -3.638 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r13[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.945     ; 1.596      ;
; -3.616 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r0[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.141     ; 1.378      ;
; -3.494 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r22[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.156     ; 1.241      ;
; -3.492 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r1[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.620     ; 1.775      ;
; -3.473 ; ALU:inst5|z[15] ; super_register_bank:inst2|r0[15]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.948     ; 1.428      ;
; -3.458 ; ALU:inst5|z[13] ; super_register_bank:inst2|r11[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.947     ; 1.414      ;
; -3.458 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r7[7]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.945     ; 1.416      ;
; -3.455 ; ALU:inst5|z[14] ; super_register_bank:inst2|Working_register[14] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.948     ; 1.410      ;
; -3.451 ; ALU:inst5|z[11] ; super_register_bank:inst2|r7[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.933     ; 1.421      ;
; -3.442 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r9[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.946     ; 1.399      ;
; -3.439 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r14[4]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.622     ; 1.720      ;
; -3.420 ; ALU:inst5|z[13] ; super_register_bank:inst2|Working_register[13] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.947     ; 1.376      ;
; -3.414 ; ALU:inst5|z[10] ; super_register_bank:inst2|Working_register[10] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.947     ; 1.370      ;
; -3.414 ; ALU:inst5|z[15] ; super_register_bank:inst2|r25[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.938     ; 1.379      ;
; -3.412 ; ALU:inst5|z[14] ; super_register_bank:inst2|r2[14]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.940     ; 1.375      ;
; -3.409 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r22[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.984     ; 1.328      ;
; -3.407 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r25[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.938     ; 1.372      ;
; -3.395 ; ALU:inst5|z[11] ; super_register_bank:inst2|r15[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.935     ; 1.363      ;
; -3.395 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r0[9]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.938     ; 1.360      ;
; -3.391 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r2[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.049     ; 1.245      ;
; -3.391 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r22[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.969     ; 1.325      ;
; -3.389 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r25[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.959     ; 1.333      ;
; -3.388 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r11[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.140     ; 1.151      ;
; -3.385 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r25[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.939     ; 1.349      ;
; -3.384 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r22[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.056     ; 1.231      ;
; -3.380 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r22[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.946     ; 1.337      ;
; -3.375 ; ALU:inst5|z[12] ; super_register_bank:inst2|r22[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.937     ; 1.341      ;
; -3.371 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r20[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.655     ; 1.619      ;
; -3.361 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r13[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.138     ; 1.126      ;
; -3.360 ; ALU:inst5|z[10] ; super_register_bank:inst2|r2[10]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.939     ; 1.324      ;
; -3.358 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r7[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.138     ; 1.123      ;
; -3.351 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r22[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.947     ; 1.307      ;
; -3.347 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r2[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.962     ; 1.288      ;
; -3.345 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r22[4]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.947     ; 1.301      ;
; -3.338 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r13[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.055     ; 1.186      ;
; -3.335 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r13[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.945     ; 1.293      ;
; -3.334 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r7[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.945     ; 1.292      ;
; -3.333 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r0[2]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.015     ; 1.221      ;
; -3.332 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r2[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.132     ; 1.103      ;
; -3.324 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r2[2]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.015     ; 1.212      ;
; -3.323 ; ALU:inst5|z[13] ; super_register_bank:inst2|r2[13]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.939     ; 1.287      ;
; -3.320 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r9[2]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.022     ; 1.201      ;
; -3.317 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r0[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.058     ; 1.162      ;
; -3.316 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r7[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.968     ; 1.251      ;
; -3.314 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r15[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.814     ; 1.403      ;
; -3.310 ; ALU:inst5|z[13] ; super_register_bank:inst2|r25[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.938     ; 1.275      ;
; -3.309 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r9[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.056     ; 1.156      ;
; -3.309 ; ALU:inst5|z[2]  ; super_register_bank:inst2|Working_register[2]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.023     ; 1.189      ;
; -3.306 ; ALU:inst5|z[10] ; super_register_bank:inst2|r9[10]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.946     ; 1.263      ;
; -3.305 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r3[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.655     ; 1.553      ;
; -3.305 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r3[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.676     ; 1.532      ;
; -3.303 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r4[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.828     ; 1.378      ;
; -3.300 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r27[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.591     ; 1.612      ;
; -3.300 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r7[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.055     ; 1.148      ;
; -3.299 ; ALU:inst5|z[11] ; super_register_bank:inst2|r22[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.951     ; 1.251      ;
; -3.299 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r25[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.131     ; 1.071      ;
; -3.296 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r16[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.849     ; 1.350      ;
; -3.294 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r22[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.963     ; 1.234      ;
; -3.284 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r2[7]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.939     ; 1.248      ;
; -3.279 ; ALU:inst5|z[13] ; super_register_bank:inst2|r22[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.963     ; 1.219      ;
; -3.276 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r9[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.139     ; 1.040      ;
; -3.266 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r2[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.939     ; 1.230      ;
; -3.265 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r2[6]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.940     ; 1.228      ;
; -3.260 ; ALU:inst5|z[15] ; super_register_bank:inst2|r22[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.963     ; 1.200      ;
; -3.259 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r17[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.826     ; 1.336      ;
; -3.250 ; ALU:inst5|z[11] ; super_register_bank:inst2|r0[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.927     ; 1.226      ;
; -3.238 ; ALU:inst5|z[11] ; super_register_bank:inst2|r2[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.927     ; 1.214      ;
; -3.237 ; ALU:inst5|z[11] ; super_register_bank:inst2|Working_register[11] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.935     ; 1.205      ;
; -3.227 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r4[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.620     ; 1.510      ;
; -3.222 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r6[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.768     ; 1.357      ;
; -3.218 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r13[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.946     ; 1.175      ;
; -3.216 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r16[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.766     ; 1.353      ;
; -3.216 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r1[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.730     ; 1.389      ;
; -3.215 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r7[6]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.946     ; 1.172      ;
; -3.214 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r0[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.940     ; 1.177      ;
; -3.205 ; ALU:inst5|z[15] ; super_register_bank:inst2|r11[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.947     ; 1.161      ;
; -3.204 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r19[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.763     ; 1.344      ;
; -3.202 ; ALU:inst5|z[12] ; super_register_bank:inst2|Working_register[12] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.938     ; 1.167      ;
; -3.202 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r5[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.756     ; 1.349      ;
; -3.202 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r2[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.940     ; 1.165      ;
; -3.200 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r22[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -3.039     ; 1.064      ;
; -3.198 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r0[7]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.948     ; 1.153      ;
; -3.197 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r27[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.711     ; 1.389      ;
; -3.197 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r7[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.966     ; 1.134      ;
; -3.196 ; ALU:inst5|z[10] ; super_register_bank:inst2|r13[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.945     ; 1.154      ;
; -3.195 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r10[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.741     ; 1.357      ;
; -3.188 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r1[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.648     ; 1.443      ;
; -3.188 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r10[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.674     ; 1.417      ;
; -3.183 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r22[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.962     ; 1.124      ;
; -3.183 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r9[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.645     ; 1.441      ;
; -3.180 ; ALU:inst5|z[13] ; super_register_bank:inst2|r3[13]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.655     ; 1.428      ;
; -3.180 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r25[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.937     ; 1.146      ;
; -3.180 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r18[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.736     ; 1.347      ;
; -3.179 ; ALU:inst5|z[11] ; super_register_bank:inst2|r9[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.934     ; 1.148      ;
; -3.177 ; ALU:inst5|z[11] ; super_register_bank:inst2|r13[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.933     ; 1.147      ;
; -3.177 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r11[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.947     ; 1.133      ;
; -3.176 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r23[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.772     ; 1.307      ;
; -3.176 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r0[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.962     ; 1.117      ;
; -3.173 ; ALU:inst5|z[1]  ; super_register_bank:inst2|Working_register[1]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.824     ; 1.252      ;
+--------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.430 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.775      ; 9.091      ;
; -3.189 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.016      ; 9.091      ;
; -3.107 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.773      ; 9.039      ;
; -3.093 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.780      ; 8.598      ;
; -3.019 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.778      ; 8.954      ;
; -3.018 ; super_register_bank:inst2|Working_register[5]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 4.204      ; 7.100      ;
; -2.979 ; super_register_bank:inst2|Working_register[2]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 4.533      ; 7.390      ;
; -2.947 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.777      ; 8.747      ;
; -2.940 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.774      ; 8.741      ;
; -2.934 ; super_register_bank:inst2|Working_register[7]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 4.204      ; 7.016      ;
; -2.930 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.775      ; 9.091      ;
; -2.905 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.773      ; 8.835      ;
; -2.890 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.784      ; 8.701      ;
; -2.884 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.784      ; 8.827      ;
; -2.879 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.764      ; 8.666      ;
; -2.867 ; super_register_bank:inst2|Working_register[3]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 4.204      ; 6.949      ;
; -2.860 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.014      ; 9.033      ;
; -2.846 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.021      ; 8.592      ;
; -2.793 ; super_register_bank:inst2|Working_register[8]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 4.204      ; 6.875      ;
; -2.772 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.019      ; 8.948      ;
; -2.733 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.759      ; 8.504      ;
; -2.732 ; super_register_bank:inst2|Working_register[12]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 4.533      ; 7.143      ;
; -2.724 ; super_register_bank:inst2|Working_register[10]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 4.533      ; 7.135      ;
; -2.701 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.018      ; 8.742      ;
; -2.693 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.015      ; 8.735      ;
; -2.689 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.016      ; 9.091      ;
; -2.664 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.014      ; 8.835      ;
; -2.649 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.025      ; 8.701      ;
; -2.643 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.025      ; 8.827      ;
; -2.638 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.005      ; 8.666      ;
; -2.610 ; super_register_bank:inst2|Working_register[6]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 4.204      ; 6.692      ;
; -2.601 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.773      ; 9.033      ;
; -2.587 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.780      ; 8.592      ;
; -2.581 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.785      ; 8.387      ;
; -2.518 ; super_register_bank:inst2|Working_register[1]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 4.204      ; 6.600      ;
; -2.513 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.778      ; 8.948      ;
; -2.496 ; super_register_bank:inst2|Working_register[11]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 4.533      ; 6.907      ;
; -2.490 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.000      ; 8.502      ;
; -2.463 ; super_register_bank:inst2|Working_register[4]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 4.204      ; 6.545      ;
; -2.442 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.777      ; 8.742      ;
; -2.434 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.774      ; 8.735      ;
; -2.429 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.785      ; 8.239      ;
; -2.421 ; super_register_bank:inst2|Working_register[9]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 4.533      ; 6.832      ;
; -2.405 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.773      ; 8.835      ;
; -2.393 ; super_register_bank:inst2|Working_register[0]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 4.204      ; 6.475      ;
; -2.390 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.784      ; 8.701      ;
; -2.384 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.784      ; 8.827      ;
; -2.379 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.764      ; 8.666      ;
; -2.366 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.014      ; 9.039      ;
; -2.352 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.021      ; 8.598      ;
; -2.334 ; super_register_bank:inst2|Working_register[14]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 4.533      ; 6.745      ;
; -2.334 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.026      ; 8.381      ;
; -2.286 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.908      ; 7.313      ;
; -2.278 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.019      ; 8.954      ;
; -2.262 ; super_register_bank:inst2|Working_register[13]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 4.533      ; 6.673      ;
; -2.231 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.759      ; 8.502      ;
; -2.231 ; super_register_bank:inst2|Working_register[15]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 4.533      ; 6.642      ;
; -2.206 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.018      ; 8.747      ;
; -2.199 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.015      ; 8.741      ;
; -2.197 ; carry_block:inst8|cy                                                                                     ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.459        ; 4.541      ; 6.533      ;
; -2.188 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.026      ; 8.239      ;
; -2.164 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.014      ; 8.835      ;
; -2.149 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.025      ; 8.701      ;
; -2.143 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.025      ; 8.827      ;
; -2.138 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.005      ; 8.666      ;
; -2.075 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.785      ; 8.381      ;
; -1.992 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.000      ; 8.504      ;
; -1.929 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.785      ; 8.239      ;
; -1.840 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.026      ; 8.387      ;
; -1.792 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.908      ; 7.319      ;
; -1.785 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.907      ; 6.822      ;
; -1.688 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.026      ; 8.239      ;
; -1.291 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.907      ; 6.828      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.012 ; fetch:inst4|PC[10]~1                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.916        ; -1.627     ; 1.261      ;
; -1.596 ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.416        ; 0.285      ; 2.257      ;
; -0.950 ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.916        ; 0.285      ; 2.111      ;
; 5.472  ; fetch:inst4|PC[1]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 7.916        ; -0.209     ; 2.255      ;
; 5.483  ; fetch:inst4|PC[5]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 7.916        ; -0.209     ; 2.244      ;
; 5.943  ; fetch:inst4|PC[4]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 7.916        ; -0.209     ; 1.784      ;
; 5.966  ; fetch:inst4|PC[0]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 7.916        ; -0.209     ; 1.761      ;
; 5.992  ; fetch:inst4|PC[6]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 7.916        ; -0.189     ; 1.755      ;
; 6.038  ; fetch:inst4|PC[7]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 7.916        ; -0.189     ; 1.709      ;
; 6.544  ; fetch:inst4|PC[2]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 7.916        ; -0.209     ; 1.183      ;
; 6.575  ; fetch:inst4|PC[3]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 7.916        ; -0.209     ; 1.152      ;
; 7.193  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 7.916        ; 3.183      ; 3.926      ;
; 27.214 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 27.916       ; 3.183      ; 3.905      ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                       ;
+--------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.955 ; MIR:MIR2|ALUC_OUT[0] ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                              ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.041        ; 0.012      ; 1.133      ;
; -0.556 ; ALU:inst5|cy_out     ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                              ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.541        ; -0.669     ; 0.373      ;
; -0.516 ; MIR:MIR2|ALUC_OUT[0] ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                              ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.541        ; 0.012      ; 1.194      ;
; 1.552  ; MIR:MIR2|ALUC_OUT[1] ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[3] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 3.125        ; -0.136     ; 1.432      ;
; 1.593  ; MIR:MIR2|ALUC_OUT[3] ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[3] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 3.125        ; -0.136     ; 1.391      ;
; 1.680  ; MIR:MIR2|ALUC_OUT[2] ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[3] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 3.125        ; -0.136     ; 1.304      ;
; 39.379 ; carry_block:inst8|cy ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.054     ; 0.562      ;
+--------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'nRST'                                                                                                                                                          ;
+-------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node              ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.431 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 1.000        ; 4.534      ; 3.282      ;
; 1.440 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 1.000        ; 4.534      ; 3.273      ;
+-------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'nRST'                                                                                                                                                            ;
+--------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node              ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -1.775 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 0.000        ; 4.810      ; 3.115      ;
; -1.767 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 0.000        ; 4.810      ; 3.123      ;
+--------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.376 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.043      ; 6.870      ;
; -0.317 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.991      ; 6.877      ;
; 0.020  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.045      ; 7.268      ;
; 0.028  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.049      ; 7.280      ;
; 0.072  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.993      ; 7.268      ;
; 0.080  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.997      ; 7.280      ;
; 0.105  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.056      ; 7.364      ;
; 0.111  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.043      ; 6.877      ;
; 0.120  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.044      ; 7.367      ;
; 0.134  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.050      ; 7.387      ;
; 0.138  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.056      ; 7.397      ;
; 0.146  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.055      ; 7.404      ;
; 0.156  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.055      ; 7.414      ;
; 0.156  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.991      ; 6.870      ;
; 0.164  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.004      ; 7.371      ;
; 0.172  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.992      ; 7.367      ;
; 0.186  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.998      ; 7.387      ;
; 0.196  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.004      ; 7.403      ;
; 0.201  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.045      ; 7.449      ;
; 0.205  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.003      ; 7.411      ;
; 0.215  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.003      ; 7.421      ;
; 0.230  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.034      ; 7.467      ;
; 0.253  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.993      ; 7.449      ;
; 0.279  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.029      ; 7.511      ;
; 0.282  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.982      ; 7.467      ;
; 0.305  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.048      ; 7.556      ;
; 0.338  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.977      ; 7.518      ;
; 0.357  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.996      ; 7.556      ;
; 0.496  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.412      ; 6.111      ;
; 0.500  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.045      ; 7.268      ;
; 0.508  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.049      ; 7.280      ;
; 0.552  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.993      ; 7.268      ;
; 0.560  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.997      ; 7.280      ;
; 0.592  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.056      ; 7.371      ;
; 0.600  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.044      ; 7.367      ;
; 0.614  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.050      ; 7.387      ;
; 0.624  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.056      ; 7.403      ;
; 0.633  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.055      ; 7.411      ;
; 0.637  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.004      ; 7.364      ;
; 0.643  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.055      ; 7.421      ;
; 0.652  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.992      ; 7.367      ;
; 0.666  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.998      ; 7.387      ;
; 0.670  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.004      ; 7.397      ;
; 0.678  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.003      ; 7.404      ;
; 0.681  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.045      ; 7.449      ;
; 0.688  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.003      ; 7.414      ;
; 0.710  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.034      ; 7.467      ;
; 0.733  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.993      ; 7.449      ;
; 0.762  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.982      ; 7.467      ;
; 0.766  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.029      ; 7.518      ;
; 0.785  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.048      ; 7.556      ;
; 0.811  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.977      ; 7.511      ;
; 0.837  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.996      ; 7.556      ;
; 0.848  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.411      ; 6.462      ;
; 0.976  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.412      ; 6.111      ;
; 1.096  ; super_register_bank:inst2|Working_register[15]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 5.393      ; 6.101      ;
; 1.285  ; carry_block:inst8|cy                                                                                     ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.541       ; 5.400      ; 6.214      ;
; 1.287  ; super_register_bank:inst2|Working_register[0]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 5.077      ; 5.976      ;
; 1.321  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.411      ; 6.455      ;
; 1.368  ; super_register_bank:inst2|Working_register[13]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 5.393      ; 6.373      ;
; 1.381  ; super_register_bank:inst2|Working_register[14]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 5.393      ; 6.386      ;
; 1.403  ; super_register_bank:inst2|Working_register[9]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 5.393      ; 6.408      ;
; 1.415  ; super_register_bank:inst2|Working_register[11]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 5.393      ; 6.420      ;
; 1.554  ; super_register_bank:inst2|Working_register[4]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 5.077      ; 6.243      ;
; 1.572  ; super_register_bank:inst2|Working_register[1]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 5.077      ; 6.261      ;
; 1.651  ; super_register_bank:inst2|Working_register[10]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 5.393      ; 6.656      ;
; 1.652  ; super_register_bank:inst2|Working_register[12]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 5.393      ; 6.657      ;
; 1.686  ; super_register_bank:inst2|Working_register[6]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 5.077      ; 6.375      ;
; 1.822  ; super_register_bank:inst2|Working_register[8]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 5.077      ; 6.511      ;
; 1.937  ; super_register_bank:inst2|Working_register[3]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 5.077      ; 6.626      ;
; 1.943  ; super_register_bank:inst2|Working_register[7]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 5.077      ; 6.632      ;
; 2.047  ; super_register_bank:inst2|Working_register[5]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 5.077      ; 6.736      ;
; 2.070  ; super_register_bank:inst2|Working_register[2]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 5.393      ; 7.075      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+--------+---------------------------------------------------+------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                      ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.140 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~4          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.043      ; 3.047      ;
; -0.139 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~5          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.043      ; 3.048      ;
; -0.138 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~0          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.043      ; 3.049      ;
; -0.136 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~8          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.043      ; 3.051      ;
; -0.136 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~9          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.043      ; 3.051      ;
; -0.135 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~7          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.043      ; 3.052      ;
; -0.135 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~1          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.043      ; 3.052      ;
; -0.065 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~3          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.040      ; 3.119      ;
; -0.055 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~6          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.043      ; 3.132      ;
; 0.275  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~10         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.040      ; 3.459      ;
; 0.299  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~20         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.043      ; 3.486      ;
; 0.384  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~2          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.040      ; 3.568      ;
; 0.407  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~32         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.348      ; 3.899      ;
; 0.408  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~19         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.043      ; 3.595      ;
; 0.457  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~14         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.356      ; 3.957      ;
; 0.468  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[6]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.372      ; 3.984      ;
; 0.481  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[8]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.372      ; 3.997      ;
; 0.497  ; fetch:inst4|tos[15]                               ; fetch:inst4|tos[15]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.709      ;
; 0.497  ; fetch:inst4|tos[13]                               ; fetch:inst4|tos[13]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.709      ;
; 0.498  ; fetch:inst4|tos[19]                               ; fetch:inst4|tos[19]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.710      ;
; 0.498  ; fetch:inst4|tos[11]                               ; fetch:inst4|tos[11]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.710      ;
; 0.499  ; fetch:inst4|tos[1]                                ; fetch:inst4|tos[1]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.711      ;
; 0.499  ; fetch:inst4|tos[21]                               ; fetch:inst4|tos[21]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.711      ;
; 0.499  ; fetch:inst4|tos[31]                               ; fetch:inst4|tos[31]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.711      ;
; 0.499  ; fetch:inst4|tos[17]                               ; fetch:inst4|tos[17]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.711      ;
; 0.500  ; fetch:inst4|tos[22]                               ; fetch:inst4|tos[22]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.712      ;
; 0.501  ; fetch:inst4|tos[7]                                ; fetch:inst4|tos[7]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.713      ;
; 0.501  ; fetch:inst4|tos[2]                                ; fetch:inst4|tos[2]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.713      ;
; 0.502  ; fetch:inst4|tos[25]                               ; fetch:inst4|tos[25]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.714      ;
; 0.502  ; fetch:inst4|tos[23]                               ; fetch:inst4|tos[23]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.714      ;
; 0.502  ; fetch:inst4|tos[4]                                ; fetch:inst4|tos[4]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.714      ;
; 0.503  ; fetch:inst4|tos[30]                               ; fetch:inst4|tos[30]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.715      ;
; 0.503  ; fetch:inst4|tos[28]                               ; fetch:inst4|tos[28]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.715      ;
; 0.503  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[8]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.715      ;
; 0.504  ; fetch:inst4|tos[26]                               ; fetch:inst4|tos[26]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.716      ;
; 0.508  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~43         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.376      ; 4.028      ;
; 0.516  ; fetch:inst4|tos[0]                                ; fetch:inst4|tos[0]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.728      ;
; 0.520  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~17         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.043      ; 3.707      ;
; 0.548  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[7]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.372      ; 4.064      ;
; 0.560  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.372      ; 4.076      ;
; 0.575  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~40         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.044      ; 3.763      ;
; 0.588  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~26         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.044      ; 3.776      ;
; 0.592  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~37         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.044      ; 3.780      ;
; 0.594  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~42         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.044      ; 3.782      ;
; 0.618  ; fetch:inst4|tos[18]                               ; fetch:inst4|tos[18]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.830      ;
; 0.620  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[9]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.832      ;
; 0.621  ; fetch:inst4|tos[5]                                ; fetch:inst4|tos[5]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.833      ;
; 0.623  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[6]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.835      ;
; 0.626  ; fetch:inst4|tos[27]                               ; fetch:inst4|tos[27]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.838      ;
; 0.627  ; fetch:inst4|tos[20]                               ; fetch:inst4|tos[20]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.839      ;
; 0.631  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~21         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.043      ; 3.818      ;
; 0.632  ; fetch:inst4|tos[12]                               ; fetch:inst4|tos[12]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.844      ;
; 0.634  ; fetch:inst4|tos[24]                               ; fetch:inst4|tos[24]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.846      ;
; 0.634  ; fetch:inst4|tos[14]                               ; fetch:inst4|tos[14]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.846      ;
; 0.634  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[10]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.846      ;
; 0.635  ; fetch:inst4|tos[29]                               ; fetch:inst4|tos[29]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.847      ;
; 0.637  ; fetch:inst4|tos[3]                                ; fetch:inst4|tos[3]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.849      ;
; 0.662  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~28         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.044      ; 3.850      ;
; 0.663  ; fetch:inst4|tos[16]                               ; fetch:inst4|tos[16]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.875      ;
; 0.665  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~39         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.044      ; 3.853      ;
; 0.677  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~12         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.040      ; 3.861      ;
; 0.678  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~23         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.040      ; 3.862      ;
; 0.687  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~27         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.382      ; 4.213      ;
; 0.696  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~36         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.044      ; 3.884      ;
; 0.725  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~25         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.044      ; 3.913      ;
; 0.726  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[5]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.392      ; 4.262      ;
; 0.727  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[4]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.392      ; 4.263      ;
; 0.729  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[9]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.392      ; 4.265      ;
; 0.739  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[0]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.392      ; 4.275      ;
; 0.741  ; fetch:inst4|tos[13]                               ; fetch:inst4|tos[14]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.953      ;
; 0.742  ; fetch:inst4|tos[19]                               ; fetch:inst4|tos[20]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.954      ;
; 0.742  ; fetch:inst4|tos[11]                               ; fetch:inst4|tos[12]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.954      ;
; 0.743  ; fetch:inst4|tos[21]                               ; fetch:inst4|tos[22]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.955      ;
; 0.744  ; fetch:inst4|tos[1]                                ; fetch:inst4|tos[2]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.956      ;
; 0.744  ; fetch:inst4|tos[17]                               ; fetch:inst4|tos[18]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.956      ;
; 0.745  ; fetch:inst4|tos[15]                               ; fetch:inst4|tos[16]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.953      ;
; 0.746  ; fetch:inst4|tos[7]                                ; fetch:inst4|tos[8]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.958      ;
; 0.747  ; fetch:inst4|tos[25]                               ; fetch:inst4|tos[26]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.959      ;
; 0.747  ; fetch:inst4|tos[23]                               ; fetch:inst4|tos[24]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.959      ;
; 0.749  ; fetch:inst4|tos[0]                                ; fetch:inst4|tos[1]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.961      ;
; 0.749  ; fetch:inst4|tos[22]                               ; fetch:inst4|tos[23]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.961      ;
; 0.750  ; fetch:inst4|tos[2]                                ; fetch:inst4|tos[3]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.962      ;
; 0.751  ; fetch:inst4|tos[4]                                ; fetch:inst4|tos[5]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.963      ;
; 0.752  ; fetch:inst4|tos[30]                               ; fetch:inst4|tos[31]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.964      ;
; 0.752  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[9]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.964      ;
; 0.752  ; fetch:inst4|tos[28]                               ; fetch:inst4|tos[29]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.964      ;
; 0.753  ; fetch:inst4|tos[26]                               ; fetch:inst4|tos[27]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.965      ;
; 0.756  ; fetch:inst4|tos[0]                                ; fetch:inst4|tos[2]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.968      ;
; 0.756  ; fetch:inst4|tos[22]                               ; fetch:inst4|tos[24]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.968      ;
; 0.757  ; fetch:inst4|tos[2]                                ; fetch:inst4|tos[4]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.969      ;
; 0.758  ; fetch:inst4|tos[4]                                ; fetch:inst4|tos[6]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.970      ;
; 0.759  ; fetch:inst4|tos[28]                               ; fetch:inst4|tos[30]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.971      ;
; 0.759  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[10]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.971      ;
; 0.760  ; fetch:inst4|tos[26]                               ; fetch:inst4|tos[28]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.972      ;
; 0.774  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[1]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.392      ; 4.310      ;
; 0.830  ; fetch:inst4|tos[13]                               ; fetch:inst4|tos[15]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.042      ;
; 0.831  ; fetch:inst4|tos[11]                               ; fetch:inst4|tos[13]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.043      ;
; 0.831  ; fetch:inst4|tos[19]                               ; fetch:inst4|tos[21]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.043      ;
; 0.831  ; nRST                                              ; fetch:inst4|stack~6          ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.449      ;
; 0.832  ; fetch:inst4|tos[21]                               ; fetch:inst4|tos[23]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.044      ;
+--------+---------------------------------------------------+------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'MIR:MIR2|ALUC_OUT[0]'                                                                                                                                             ;
+-------+------------------------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node          ; Launch Clock                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; 0.236 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[1]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.159      ; 3.575      ;
; 0.326 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|cy_out ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 0.681      ; 1.187      ;
; 0.395 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[10]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.966      ; 3.541      ;
; 0.455 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[2]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.042      ; 3.677      ;
; 0.471 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.954      ; 2.579      ;
; 0.474 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[4]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.967      ; 3.621      ;
; 0.486 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[9]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.965      ; 3.631      ;
; 0.560 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[8]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.966      ; 3.706      ;
; 0.564 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[11]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.954      ; 3.698      ;
; 0.568 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[12]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.957      ; 3.705      ;
; 0.568 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[5]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.076      ; 3.824      ;
; 0.580 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.030      ; 2.764      ;
; 0.584 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[14]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.967      ; 3.731      ;
; 0.623 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.945      ; 2.722      ;
; 0.637 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[0]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.987      ; 3.804      ;
; 0.651 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[3]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.989      ; 3.820      ;
; 0.653 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[7]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.966      ; 3.799      ;
; 0.657 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[13]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.966      ; 3.803      ;
; 0.664 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.945      ; 2.763      ;
; 0.694 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[1]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.159      ; 3.553      ;
; 0.705 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.975      ; 2.834      ;
; 0.721 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[6]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.967      ; 3.868      ;
; 0.728 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|cy_out ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 0.681      ; 1.109      ;
; 0.731 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.975      ; 2.860      ;
; 0.736 ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.953      ; 2.843      ;
; 0.740 ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[5]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.064      ; 2.958      ;
; 0.784 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[15]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.966      ; 3.930      ;
; 0.801 ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.954      ; 2.909      ;
; 0.812 ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.975      ; 2.941      ;
; 0.817 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.030      ; 3.001      ;
; 0.829 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.147      ; 3.130      ;
; 0.843 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.942      ; 2.939      ;
; 0.867 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.942      ; 2.963      ;
; 0.879 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.954      ; 2.987      ;
; 0.885 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.955      ; 2.994      ;
; 0.886 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[10]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 2.966      ; 3.552      ;
; 0.900 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.147      ; 3.201      ;
; 0.904 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.954      ; 3.012      ;
; 0.947 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[5]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.064      ; 3.165      ;
; 0.971 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.955      ; 3.080      ;
; 0.973 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[2]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.042      ; 3.715      ;
; 0.981 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[4]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 2.967      ; 3.648      ;
; 0.990 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[9]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 2.965      ; 3.655      ;
; 1.012 ; carry_block:inst8|cy                           ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; -0.041       ; 3.147      ; 4.188      ;
; 1.047 ; constant_reg:inst6|k_out[1]                    ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.829      ; 3.030      ;
; 1.056 ; constant_reg:inst6|k_out[2]                    ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.712      ; 2.922      ;
; 1.060 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[5]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.076      ; 3.836      ;
; 1.064 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[12]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 2.957      ; 3.721      ;
; 1.067 ; constant_reg:inst6|k_out[6]                    ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.636      ; 2.857      ;
; 1.090 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[8]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 2.966      ; 3.756      ;
; 1.092 ; carry_block:inst8|cy                           ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; -0.041       ; 2.954      ; 4.075      ;
; 1.092 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[11]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 2.954      ; 3.746      ;
; 1.095 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.954      ; 3.203      ;
; 1.100 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.955      ; 3.209      ;
; 1.102 ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.954      ; 3.210      ;
; 1.104 ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.147      ; 3.405      ;
; 1.106 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[14]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 2.967      ; 3.773      ;
; 1.129 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[7]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 2.966      ; 3.795      ;
; 1.148 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.955      ; 3.257      ;
; 1.150 ; constant_reg:inst6|k_out[6]                    ; ALU:inst5|z[6]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.637      ; 2.941      ;
; 1.152 ; constant_reg:inst6|k_out[15]                   ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.638      ; 2.944      ;
; 1.155 ; constant_reg:inst6|k_out[3]                    ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.659      ; 2.968      ;
; 1.156 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[3]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 2.989      ; 3.845      ;
; 1.158 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[0]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 2.987      ; 3.845      ;
; 1.161 ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[6]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.955      ; 3.270      ;
; 1.175 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[13]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 2.966      ; 3.841      ;
; 1.177 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.954      ; 3.285      ;
; 1.178 ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.945      ; 3.277      ;
; 1.188 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[6]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.955      ; 3.297      ;
; 1.196 ; MIR:MIR1|KMux_OUT                              ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.831      ; 3.181      ;
; 1.208 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[5]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 3.064      ; 3.426      ;
; 1.215 ; constant_reg:inst6|k_out[7]                    ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.630      ; 2.999      ;
; 1.218 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.954      ; 3.326      ;
; 1.220 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.954      ; 3.328      ;
; 1.228 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[6]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 2.967      ; 3.895      ;
; 1.232 ; carry_block:inst8|cy                           ; ALU:inst5|z[5]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; -0.041       ; 3.064      ; 4.325      ;
; 1.234 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.954      ; 3.342      ;
; 1.237 ; carry_block:inst8|cy                           ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; -0.041       ; 3.030      ; 4.296      ;
; 1.237 ; constant_reg:inst6|k_out[3]                    ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.636      ; 3.027      ;
; 1.239 ; constant_reg:inst6|k_out[5]                    ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.659      ; 3.052      ;
; 1.246 ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.955      ; 3.355      ;
; 1.248 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.954      ; 3.356      ;
; 1.251 ; constant_reg:inst6|k_out[5]                    ; ALU:inst5|z[5]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.769      ; 3.174      ;
; 1.253 ; constant_reg:inst6|k_out[4]                    ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.659      ; 3.066      ;
; 1.256 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.953      ; 3.363      ;
; 1.256 ; constant_reg:inst6|k_out[2]                    ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.636      ; 3.046      ;
; 1.260 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.977      ; 3.391      ;
; 1.268 ; carry_block:inst8|cy                           ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; -0.041       ; 2.955      ; 4.252      ;
; 1.270 ; carry_block:inst8|cy                           ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; -0.041       ; 2.942      ; 4.241      ;
; 1.275 ; super_register_bank:inst2|Working_register[14] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; -0.958       ; 2.948      ; 3.335      ;
; 1.276 ; carry_block:inst8|cy                           ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; -0.041       ; 2.954      ; 4.259      ;
; 1.278 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[6]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.955      ; 3.387      ;
; 1.286 ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.954      ; 3.394      ;
; 1.287 ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.954      ; 3.395      ;
; 1.289 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.954      ; 3.397      ;
; 1.290 ; super_register_bank:inst2|Working_register[2]  ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; -0.958       ; 3.023      ; 3.425      ;
; 1.301 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[15]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 2.966      ; 3.967      ;
; 1.304 ; constant_reg:inst6|k_out[1]                    ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.712      ; 3.170      ;
; 1.307 ; constant_reg:inst6|k_out[8]                    ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.639      ; 3.100      ;
; 1.314 ; carry_block:inst8|cy                           ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; -0.041       ; 2.945      ; 4.288      ;
+-------+------------------------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                       ;
+-------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.313 ; carry_block:inst8|cy ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.731 ; MIR:MIR2|ALUC_OUT[0] ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                              ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.459       ; 0.367      ; 1.063      ;
; 0.841 ; ALU:inst5|cy_out     ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                              ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.459       ; -0.288     ; 0.338      ;
; 1.169 ; MIR:MIR2|ALUC_OUT[0] ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                              ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.959       ; 0.367      ; 1.001      ;
; 2.662 ; MIR:MIR2|ALUC_OUT[2] ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[3] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -1.875       ; 0.136      ; 1.087      ;
; 2.726 ; MIR:MIR2|ALUC_OUT[3] ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[3] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -1.875       ; 0.136      ; 1.151      ;
; 2.732 ; MIR:MIR2|ALUC_OUT[1] ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[3] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -1.875       ; 0.136      ; 1.157      ;
+-------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.137 ; MIR:MIR1|ALUC_OUT[2]                                                                                     ; MIR:MIR2|ALUC_OUT[2]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.262     ; 1.019      ;
; 1.292 ; MIR:MIR2|Type_OUT[6]                                                                                     ; MIR:MIR3|Type_OUT[6]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.291     ; 1.145      ;
; 1.401 ; MIR:MIR2|SelC_OUT[1]                                                                                     ; MIR:MIR3|SelC_OUT[1]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.623      ;
; 1.432 ; MIR:MIR1|ALUC_OUT[1]                                                                                     ; MIR:MIR2|ALUC_OUT[1]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.257     ; 1.319      ;
; 1.451 ; MIR:MIR1|ALUC_OUT[0]                                                                                     ; MIR:MIR2|ALUC_OUT[0]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.291     ; 1.304      ;
; 1.836 ; MIR:MIR2|SelC_OUT[3]                                                                                     ; MIR:MIR3|SelC_OUT[3]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.266     ; 1.714      ;
; 1.876 ; MIR:MIR2|SelC_OUT[4]                                                                                     ; MIR:MIR3|SelC_OUT[4]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.266     ; 1.754      ;
; 1.924 ; MIR:MIR1|ALUC_OUT[3]                                                                                     ; MIR:MIR2|ALUC_OUT[3]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.290     ; 1.778      ;
; 2.081 ; MIR:MIR2|SelC_OUT[5]                                                                                     ; MIR:MIR3|SelC_OUT[5]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.235     ; 1.990      ;
; 2.088 ; MIR:MIR2|SelC_OUT[2]                                                                                     ; MIR:MIR3|SelC_OUT[2]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.267     ; 1.965      ;
; 2.115 ; MIR:MIR2|SelC_OUT[0]                                                                                     ; MIR:MIR3|SelC_OUT[0]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.270     ; 1.989      ;
; 2.121 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.695      ; 3.179      ;
; 2.230 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.717      ; 3.310      ;
; 2.377 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.696      ; 3.436      ;
; 2.446 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.705      ; 3.514      ;
; 2.458 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.367      ; 3.188      ;
; 2.497 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.729      ; 3.589      ;
; 2.509 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.706      ; 3.578      ;
; 2.526 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.699      ; 3.588      ;
; 2.530 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.699      ; 3.592      ;
; 2.537 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.696      ; 3.596      ;
; 2.538 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.696      ; 3.597      ;
; 2.539 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.675      ; 3.577      ;
; 2.586 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.706      ; 3.655      ;
; 2.615 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.675      ; 3.653      ;
; 2.628 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.695      ; 3.186      ;
; 2.679 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.699      ; 3.741      ;
; 2.737 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.717      ; 3.317      ;
; 2.753 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.699      ; 3.815      ;
; 2.758 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.376      ; 3.497      ;
; 2.763 ; UC_1:UC1|Type_out[6]                                                                                     ; MIR:MIR2|Type_OUT[6]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.111      ; 0.538      ;
; 2.764 ; UC_1:UC1|SelC_out[4]                                                                                     ; MIR:MIR2|SelC_OUT[4]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.111      ; 0.539      ;
; 2.781 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.696      ; 3.840      ;
; 2.856 ; UC_1:UC1|SelC_out[3]                                                                                     ; MIR:MIR2|SelC_OUT[3]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.111      ; 0.631      ;
; 2.857 ; UC_1:UC1|SelC_out[2]                                                                                     ; MIR:MIR2|SelC_OUT[2]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.111      ; 0.632      ;
; 2.877 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.696      ; 3.436      ;
; 2.890 ; UC_1:UC1|SelC_out[0]                                                                                     ; MIR:MIR2|SelC_OUT[0]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.111      ; 0.665      ;
; 2.944 ; UC_1:UC1|SelC_out[5]                                                                                     ; MIR:MIR2|SelC_OUT[5]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.396      ; 1.004      ;
; 2.949 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.705      ; 3.517      ;
; 2.965 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.367      ; 3.195      ;
; 2.970 ; MIR:MIR1|SelC_OUT[5]                                                                                     ; UC_1:UC1|SelC_out[5]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.040      ; 0.674      ;
; 2.974 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.376      ; 3.713      ;
; 2.975 ; MIR:MIR1|SelC_OUT[3]                                                                                     ; UC_1:UC1|SelC_out[3]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.026      ; 0.665      ;
; 2.997 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.729      ; 3.589      ;
; 3.013 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.706      ; 3.582      ;
; 3.026 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.699      ; 3.588      ;
; 3.027 ; MIR:MIR1|SelC_OUT[2]                                                                                     ; UC_1:UC1|SelC_out[2]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.026      ; 0.717      ;
; 3.030 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.699      ; 3.592      ;
; 3.039 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.696      ; 3.598      ;
; 3.042 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.675      ; 3.580      ;
; 3.044 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.696      ; 3.603      ;
; 3.069 ; UC_1:UC1|SelC_out[1]                                                                                     ; MIR:MIR2|SelC_OUT[1]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.069      ; 0.802      ;
; 3.087 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.706      ; 3.656      ;
; 3.096 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.376      ; 3.835      ;
; 3.117 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.675      ; 3.655      ;
; 3.131 ; MIR:MIR1|Type_OUT[6]                                                                                     ; UC_1:UC1|Type_out[6]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.026      ; 0.821      ;
; 3.145 ; MIR:MIR1|SelC_OUT[4]                                                                                     ; UC_1:UC1|SelC_out[4]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.026      ; 0.835      ;
; 3.179 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.699      ; 3.741      ;
; 3.223 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.376      ; 3.962      ;
; 3.256 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.699      ; 3.818      ;
; 3.265 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.376      ; 3.504      ;
; 3.288 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.696      ; 3.847      ;
; 3.343 ; MIR:MIR1|SelC_OUT[0]                                                                                     ; UC_1:UC1|SelC_out[0]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.026      ; 1.033      ;
; 3.481 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.376      ; 3.720      ;
; 3.564 ; MIR:MIR1|SelC_OUT[1]                                                                                     ; UC_1:UC1|SelC_out[1]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; -0.304     ; 0.924      ;
; 3.603 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.376      ; 3.842      ;
; 3.730 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.376      ; 3.969      ;
; 4.937 ; decoder:inst1|Sel_C[0]                                                                                   ; MIR:MIR1|SelC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -5.044     ; 0.053      ;
; 4.943 ; decoder:inst1|Type[6]                                                                                    ; MIR:MIR1|Type_OUT[6]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -5.050     ; 0.053      ;
; 4.944 ; decoder:inst1|ALUC[0]                                                                                    ; MIR:MIR1|ALUC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -5.051     ; 0.053      ;
; 4.946 ; decoder:inst1|Sel_C[2]                                                                                   ; MIR:MIR1|SelC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -5.053     ; 0.053      ;
; 4.951 ; decoder:inst1|Sel_C[3]                                                                                   ; MIR:MIR1|SelC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -5.058     ; 0.053      ;
; 4.951 ; decoder:inst1|Sel_C[4]                                                                                   ; MIR:MIR1|SelC_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -5.058     ; 0.053      ;
; 4.952 ; decoder:inst1|ALUC[3]                                                                                    ; MIR:MIR1|ALUC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -5.059     ; 0.053      ;
; 4.952 ; decoder:inst1|Sel_C[1]                                                                                   ; MIR:MIR1|SelC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -5.059     ; 0.053      ;
; 4.970 ; decoder:inst1|KMux                                                                                       ; MIR:MIR1|KMux_OUT            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -5.077     ; 0.053      ;
; 4.970 ; decoder:inst1|ALUC[2]                                                                                    ; MIR:MIR1|ALUC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -5.077     ; 0.053      ;
; 5.233 ; decoder:inst1|ALUC[1]                                                                                    ; MIR:MIR1|ALUC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -5.068     ; 0.325      ;
; 5.290 ; decoder:inst1|Sel_C[5]                                                                                   ; MIR:MIR1|SelC_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -5.397     ; 0.053      ;
; 5.319 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -5.045     ; 0.434      ;
; 5.357 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -5.045     ; 0.472      ;
; 5.678 ; decoder:inst1|Sel_C[0]                                                                                   ; MIR:MIR1|SelC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -5.285     ; 0.053      ;
; 5.684 ; decoder:inst1|Type[6]                                                                                    ; MIR:MIR1|Type_OUT[6]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -5.291     ; 0.053      ;
; 5.685 ; decoder:inst1|ALUC[0]                                                                                    ; MIR:MIR1|ALUC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -5.292     ; 0.053      ;
; 5.687 ; decoder:inst1|Sel_C[2]                                                                                   ; MIR:MIR1|SelC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -5.294     ; 0.053      ;
; 5.692 ; decoder:inst1|Sel_C[3]                                                                                   ; MIR:MIR1|SelC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -5.299     ; 0.053      ;
; 5.692 ; decoder:inst1|Sel_C[4]                                                                                   ; MIR:MIR1|SelC_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -5.299     ; 0.053      ;
; 5.693 ; decoder:inst1|ALUC[3]                                                                                    ; MIR:MIR1|ALUC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -5.300     ; 0.053      ;
; 5.693 ; decoder:inst1|Sel_C[1]                                                                                   ; MIR:MIR1|SelC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -5.300     ; 0.053      ;
; 5.711 ; decoder:inst1|KMux                                                                                       ; MIR:MIR1|KMux_OUT            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -5.318     ; 0.053      ;
; 5.711 ; decoder:inst1|ALUC[2]                                                                                    ; MIR:MIR1|ALUC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -5.318     ; 0.053      ;
; 5.974 ; decoder:inst1|ALUC[1]                                                                                    ; MIR:MIR1|ALUC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -5.309     ; 0.325      ;
; 6.031 ; decoder:inst1|Sel_C[5]                                                                                   ; MIR:MIR1|SelC_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -5.638     ; 0.053      ;
; 6.060 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -5.286     ; 0.434      ;
; 6.098 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -5.286     ; 0.472      ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.154  ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -0.084       ; 0.647      ; 1.996      ;
; 1.780  ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -0.584       ; 0.647      ; 2.122      ;
; 1.967  ; fetch:inst4|PC[10]~1                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -0.084       ; -1.208     ; 0.954      ;
; 11.989 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -12.084      ; 3.326      ; 3.420      ;
; 31.997 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.084      ; 3.326      ; 3.428      ;
; 32.833 ; fetch:inst4|PC[3]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.084      ; 0.084      ; 1.022      ;
; 32.864 ; fetch:inst4|PC[2]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.084      ; 0.084      ; 1.053      ;
; 33.395 ; fetch:inst4|PC[7]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.084      ; 0.103      ; 1.603      ;
; 33.423 ; fetch:inst4|PC[6]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.084      ; 0.103      ; 1.631      ;
; 33.457 ; fetch:inst4|PC[0]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.084      ; 0.084      ; 1.646      ;
; 33.485 ; fetch:inst4|PC[4]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.084      ; 0.084      ; 1.674      ;
; 33.924 ; fetch:inst4|PC[5]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.084      ; 0.084      ; 2.113      ;
; 33.928 ; fetch:inst4|PC[1]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.084      ; 0.084      ; 2.117      ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                                              ;
+-------+-----------------+-----------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                       ; Launch Clock         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; 2.010 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r15[4]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.159     ; 0.053      ;
; 2.338 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r15[3]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.179     ; 0.361      ;
; 2.380 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r15[2]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.220     ; 0.362      ;
; 2.393 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r11[5]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.232     ; 0.363      ;
; 2.409 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r15[8]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.133     ; 0.478      ;
; 2.424 ; ALU:inst5|z[10] ; super_register_bank:inst2|r14[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.131     ; 0.495      ;
; 2.434 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r5[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.159     ; 0.477      ;
; 2.447 ; ALU:inst5|z[10] ; super_register_bank:inst2|r15[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.157     ; 0.492      ;
; 2.463 ; ALU:inst5|z[13] ; super_register_bank:inst2|r24[13]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.173     ; 0.492      ;
; 2.491 ; ALU:inst5|z[11] ; super_register_bank:inst2|r19[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.173     ; 0.520      ;
; 2.561 ; ALU:inst5|z[10] ; super_register_bank:inst2|r8[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.131     ; 0.632      ;
; 2.607 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r11[3]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.149     ; 0.660      ;
; 2.613 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r5[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.149     ; 0.666      ;
; 2.623 ; ALU:inst5|z[10] ; super_register_bank:inst2|r12[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.157     ; 0.668      ;
; 2.631 ; ALU:inst5|z[14] ; super_register_bank:inst2|r15[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.473     ; 0.360      ;
; 2.646 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r8[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.111     ; 0.737      ;
; 2.667 ; ALU:inst5|z[14] ; super_register_bank:inst2|r11[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.135     ; 0.734      ;
; 2.717 ; ALU:inst5|z[14] ; super_register_bank:inst2|r5[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.144     ; 0.775      ;
; 2.725 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r25[2]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.217     ; 0.710      ;
; 2.743 ; ALU:inst5|z[10] ; super_register_bank:inst2|r6[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.152     ; 0.793      ;
; 2.744 ; ALU:inst5|z[11] ; super_register_bank:inst2|r27[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.150     ; 0.796      ;
; 2.746 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r1[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.131     ; 0.817      ;
; 2.751 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r23[1]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.332     ; 0.621      ;
; 2.757 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r9[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.134     ; 0.825      ;
; 2.776 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r5[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.185     ; 0.793      ;
; 2.783 ; ALU:inst5|z[12] ; super_register_bank:inst2|r1[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.123     ; 0.862      ;
; 2.784 ; ALU:inst5|z[15] ; super_register_bank:inst2|r5[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.143     ; 0.843      ;
; 2.804 ; ALU:inst5|z[15] ; super_register_bank:inst2|r1[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.132     ; 0.874      ;
; 2.810 ; ALU:inst5|z[10] ; super_register_bank:inst2|r17[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.134     ; 0.878      ;
; 2.812 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r12[4]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.159     ; 0.855      ;
; 2.820 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r15[6]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.134     ; 0.888      ;
; 2.821 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r10[4]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.169     ; 0.854      ;
; 2.831 ; ALU:inst5|z[13] ; super_register_bank:inst2|r15[13]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.156     ; 0.877      ;
; 2.835 ; ALU:inst5|z[10] ; super_register_bank:inst2|r16[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.162     ; 0.875      ;
; 2.840 ; ALU:inst5|z[12] ; super_register_bank:inst2|r27[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.138     ; 0.904      ;
; 2.841 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r8[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.133     ; 0.910      ;
; 2.844 ; ALU:inst5|z[15] ; super_register_bank:inst2|r7[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.167     ; 0.879      ;
; 2.847 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r5[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.160     ; 0.889      ;
; 2.847 ; ALU:inst5|z[15] ; super_register_bank:inst2|r4[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.147     ; 0.902      ;
; 2.850 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r11[4]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.135     ; 0.917      ;
; 2.857 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r18[3]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.159     ; 0.900      ;
; 2.857 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r1[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.156     ; 0.903      ;
; 2.860 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r10[8]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.143     ; 0.919      ;
; 2.862 ; ALU:inst5|z[10] ; super_register_bank:inst2|r23[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.185     ; 0.879      ;
; 2.863 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r5[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.142     ; 0.923      ;
; 2.870 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r12[3]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.161     ; 0.911      ;
; 2.871 ; ALU:inst5|z[12] ; super_register_bank:inst2|r23[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.166     ; 0.907      ;
; 2.875 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r8[4]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.161     ; 0.916      ;
; 2.875 ; ALU:inst5|z[15] ; super_register_bank:inst2|r6[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.143     ; 0.934      ;
; 2.882 ; ALU:inst5|z[12] ; super_register_bank:inst2|r18[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.135     ; 0.949      ;
; 2.901 ; ALU:inst5|z[15] ; super_register_bank:inst2|r14[15]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.172     ; 0.931      ;
; 2.916 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r5[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.345     ; 0.773      ;
; 2.917 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r19[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.166     ; 0.953      ;
; 2.918 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r4[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.169     ; 0.951      ;
; 2.921 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r8[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.216     ; 0.907      ;
; 2.923 ; ALU:inst5|z[11] ; super_register_bank:inst2|r14[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.140     ; 0.985      ;
; 2.924 ; ALU:inst5|z[7]  ; super_register_bank:inst2|Working_register[7] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.143     ; 0.983      ;
; 2.932 ; ALU:inst5|z[15] ; super_register_bank:inst2|r2[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.134     ; 1.000      ;
; 2.934 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r10[6]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.144     ; 0.992      ;
; 2.935 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r24[2]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.244     ; 0.893      ;
; 2.936 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r27[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.120     ; 1.018      ;
; 2.938 ; ALU:inst5|z[15] ; super_register_bank:inst2|r26[15]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.172     ; 0.968      ;
; 2.939 ; ALU:inst5|z[11] ; super_register_bank:inst2|r11[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.123     ; 1.018      ;
; 2.942 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r27[3]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.122     ; 1.022      ;
; 2.947 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r9[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.470     ; 0.679      ;
; 2.952 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r14[2]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.223     ; 0.931      ;
; 2.953 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r11[9]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.133     ; 1.022      ;
; 2.953 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r20[2]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.210     ; 0.945      ;
; 2.956 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r14[7]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.173     ; 0.985      ;
; 2.957 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r12[9]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.157     ; 1.002      ;
; 2.957 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r19[3]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.168     ; 0.991      ;
; 2.958 ; ALU:inst5|z[14] ; super_register_bank:inst2|r25[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.145     ; 1.015      ;
; 2.960 ; ALU:inst5|z[15] ; super_register_bank:inst2|r9[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.471     ; 0.691      ;
; 2.962 ; ALU:inst5|z[14] ; super_register_bank:inst2|r24[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.138     ; 1.026      ;
; 2.963 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r9[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.153     ; 1.012      ;
; 2.964 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r15[9]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.132     ; 1.034      ;
; 2.969 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r17[8]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.135     ; 1.036      ;
; 2.972 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r5[4]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.166     ; 1.008      ;
; 2.973 ; ALU:inst5|z[12] ; super_register_bank:inst2|r8[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.123     ; 1.052      ;
; 2.975 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r4[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.109     ; 1.068      ;
; 2.976 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r3[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.165     ; 1.013      ;
; 2.976 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r27[1]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.333     ; 0.845      ;
; 2.982 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r23[2]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.238     ; 0.946      ;
; 2.984 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r12[5]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.244     ; 0.942      ;
; 2.989 ; ALU:inst5|z[13] ; super_register_bank:inst2|r8[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.160     ; 1.031      ;
; 2.989 ; ALU:inst5|z[12] ; super_register_bank:inst2|r19[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.134     ; 1.057      ;
; 2.990 ; ALU:inst5|z[12] ; super_register_bank:inst2|r25[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.136     ; 1.056      ;
; 2.991 ; ALU:inst5|z[14] ; super_register_bank:inst2|r27[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.148     ; 1.045      ;
; 2.991 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r10[2]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.241     ; 0.952      ;
; 2.993 ; ALU:inst5|z[14] ; super_register_bank:inst2|r13[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.133     ; 1.062      ;
; 2.993 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r18[9]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.143     ; 1.052      ;
; 2.994 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r20[4]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.168     ; 1.028      ;
; 2.995 ; ALU:inst5|z[11] ; super_register_bank:inst2|r18[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.144     ; 1.053      ;
; 2.999 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r16[8]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.163     ; 1.038      ;
; 3.000 ; ALU:inst5|z[15] ; super_register_bank:inst2|r15[15]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.137     ; 1.065      ;
; 3.004 ; ALU:inst5|z[12] ; super_register_bank:inst2|r0[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.155     ; 1.051      ;
; 3.004 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r26[3]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.150     ; 1.056      ;
; 3.005 ; ALU:inst5|z[10] ; super_register_bank:inst2|r27[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.099     ; 1.108      ;
; 3.007 ; ALU:inst5|z[14] ; super_register_bank:inst2|r10[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.144     ; 1.065      ;
; 3.007 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r25[7]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -2.145     ; 1.064      ;
+-------+-----------------+-----------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                              ;
+--------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.901 ; nRST      ; super_register_bank:inst2|r22[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.003      ; 2.297      ;
; -1.901 ; nRST      ; super_register_bank:inst2|r22[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.003      ; 2.297      ;
; -1.901 ; nRST      ; super_register_bank:inst2|r22[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.003      ; 2.297      ;
; -1.901 ; nRST      ; super_register_bank:inst2|r22[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.003      ; 2.297      ;
; -1.901 ; nRST      ; super_register_bank:inst2|r22[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.003      ; 2.297      ;
; -1.901 ; nRST      ; super_register_bank:inst2|r22[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.003      ; 2.297      ;
; -1.901 ; nRST      ; super_register_bank:inst2|r22[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.003      ; 2.297      ;
; -1.901 ; nRST      ; super_register_bank:inst2|r22[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.003      ; 2.297      ;
; -1.901 ; nRST      ; super_register_bank:inst2|r22[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.003      ; 2.297      ;
; -1.901 ; nRST      ; super_register_bank:inst2|r22[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.003      ; 2.297      ;
; -1.892 ; nRST      ; super_register_bank:inst2|r9[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.020      ; 2.305      ;
; -1.892 ; nRST      ; super_register_bank:inst2|r9[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.020      ; 2.305      ;
; -1.892 ; nRST      ; super_register_bank:inst2|Working_register[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.019      ; 2.304      ;
; -1.892 ; nRST      ; super_register_bank:inst2|r9[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.020      ; 2.305      ;
; -1.892 ; nRST      ; super_register_bank:inst2|r9[7]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.020      ; 2.305      ;
; -1.892 ; nRST      ; super_register_bank:inst2|r9[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.020      ; 2.305      ;
; -1.892 ; nRST      ; super_register_bank:inst2|r9[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.020      ; 2.305      ;
; -1.892 ; nRST      ; super_register_bank:inst2|Working_register[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.019      ; 2.304      ;
; -1.892 ; nRST      ; super_register_bank:inst2|r9[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.020      ; 2.305      ;
; -1.892 ; nRST      ; super_register_bank:inst2|Working_register[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.019      ; 2.304      ;
; -1.892 ; nRST      ; super_register_bank:inst2|r9[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.020      ; 2.305      ;
; -1.892 ; nRST      ; super_register_bank:inst2|Working_register[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.019      ; 2.304      ;
; -1.892 ; nRST      ; super_register_bank:inst2|Working_register[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.019      ; 2.304      ;
; -1.892 ; nRST      ; super_register_bank:inst2|r9[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.020      ; 2.305      ;
; -1.892 ; nRST      ; super_register_bank:inst2|Working_register[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.019      ; 2.304      ;
; -1.892 ; nRST      ; super_register_bank:inst2|r9[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.020      ; 2.305      ;
; -1.892 ; nRST      ; super_register_bank:inst2|r9[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.020      ; 2.305      ;
; -1.892 ; nRST      ; super_register_bank:inst2|Working_register[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.019      ; 2.304      ;
; -1.892 ; nRST      ; super_register_bank:inst2|r9[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.020      ; 2.305      ;
; -1.892 ; nRST      ; super_register_bank:inst2|Working_register[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.019      ; 2.304      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r7[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.021      ; 2.305      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r0[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.018      ; 2.302      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r13[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.021      ; 2.305      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r11[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.019      ; 2.303      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r7[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.021      ; 2.305      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r7[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.021      ; 2.305      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r13[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.021      ; 2.305      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r7[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.021      ; 2.305      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r13[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.021      ; 2.305      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r0[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.018      ; 2.302      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r7[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.021      ; 2.305      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r15[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.019      ; 2.303      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r0[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.018      ; 2.302      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r7[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.021      ; 2.305      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r13[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.021      ; 2.305      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r13[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.021      ; 2.305      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r11[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.019      ; 2.303      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r7[7]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.021      ; 2.305      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r0[7]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.018      ; 2.302      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r13[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.021      ; 2.305      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r7[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.021      ; 2.305      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r7[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.021      ; 2.305      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r11[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.019      ; 2.303      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r7[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.021      ; 2.305      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r13[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.021      ; 2.305      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r13[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.021      ; 2.305      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r5[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.017      ; 2.301      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r7[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.021      ; 2.305      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r15[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.019      ; 2.303      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r13[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.021      ; 2.305      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r11[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.019      ; 2.303      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r7[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.021      ; 2.305      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r0[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.018      ; 2.302      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r11[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.019      ; 2.303      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r7[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.021      ; 2.305      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r15[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.019      ; 2.303      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r0[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.018      ; 2.302      ;
; -1.891 ; nRST      ; super_register_bank:inst2|r11[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.019      ; 2.303      ;
; -1.883 ; nRST      ; super_register_bank:inst2|r2[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.027      ; 2.303      ;
; -1.883 ; nRST      ; super_register_bank:inst2|r2[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.027      ; 2.303      ;
; -1.883 ; nRST      ; super_register_bank:inst2|r2[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.027      ; 2.303      ;
; -1.883 ; nRST      ; super_register_bank:inst2|r0[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.027      ; 2.303      ;
; -1.883 ; nRST      ; super_register_bank:inst2|r22[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.020      ; 2.296      ;
; -1.883 ; nRST      ; super_register_bank:inst2|r2[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.027      ; 2.303      ;
; -1.883 ; nRST      ; super_register_bank:inst2|r0[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.027      ; 2.303      ;
; -1.883 ; nRST      ; super_register_bank:inst2|r2[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.027      ; 2.303      ;
; -1.883 ; nRST      ; super_register_bank:inst2|r22[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.020      ; 2.296      ;
; -1.883 ; nRST      ; super_register_bank:inst2|r0[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.027      ; 2.303      ;
; -1.883 ; nRST      ; super_register_bank:inst2|r22[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.020      ; 2.296      ;
; -1.883 ; nRST      ; super_register_bank:inst2|r2[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.027      ; 2.303      ;
; -1.883 ; nRST      ; super_register_bank:inst2|r2[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.027      ; 2.303      ;
; -1.883 ; nRST      ; super_register_bank:inst2|r22[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.020      ; 2.296      ;
; -1.883 ; nRST      ; super_register_bank:inst2|r2[7]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.027      ; 2.303      ;
; -1.883 ; nRST      ; super_register_bank:inst2|r2[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.027      ; 2.303      ;
; -1.883 ; nRST      ; super_register_bank:inst2|r22[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.020      ; 2.296      ;
; -1.883 ; nRST      ; super_register_bank:inst2|r2[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.027      ; 2.303      ;
; -1.883 ; nRST      ; super_register_bank:inst2|r0[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.027      ; 2.303      ;
; -1.883 ; nRST      ; super_register_bank:inst2|r2[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.027      ; 2.303      ;
; -1.883 ; nRST      ; super_register_bank:inst2|r0[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.027      ; 2.303      ;
; -1.883 ; nRST      ; super_register_bank:inst2|r2[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.027      ; 2.303      ;
; -1.883 ; nRST      ; super_register_bank:inst2|r2[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.027      ; 2.303      ;
; -1.883 ; nRST      ; super_register_bank:inst2|r22[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.020      ; 2.296      ;
; -1.883 ; nRST      ; super_register_bank:inst2|r2[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.027      ; 2.303      ;
; -1.883 ; nRST      ; super_register_bank:inst2|r2[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.027      ; 2.303      ;
; -1.883 ; nRST      ; super_register_bank:inst2|r0[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.027      ; 2.303      ;
; -1.882 ; nRST      ; super_register_bank:inst2|r25[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.028      ; 2.303      ;
; -1.882 ; nRST      ; super_register_bank:inst2|r25[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.028      ; 2.303      ;
; -1.882 ; nRST      ; super_register_bank:inst2|r25[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.028      ; 2.303      ;
; -1.882 ; nRST      ; super_register_bank:inst2|r25[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.028      ; 2.303      ;
; -1.882 ; nRST      ; super_register_bank:inst2|r25[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; 0.028      ; 2.303      ;
+--------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                            ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.646 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.307      ; 2.304      ;
; -1.646 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.307      ; 2.304      ;
; -1.627 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.327      ; 2.305      ;
; -1.627 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.327      ; 2.305      ;
; -1.627 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.327      ; 2.305      ;
; -1.625 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.328      ; 2.304      ;
; -1.624 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.326      ; 2.301      ;
; -1.622 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.330      ; 2.303      ;
; -1.622 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.330      ; 2.303      ;
; -1.622 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.330      ; 2.303      ;
; -1.622 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.330      ; 2.303      ;
; -1.616 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.336      ; 2.303      ;
; -1.616 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.337      ; 2.304      ;
; -1.616 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.337      ; 2.304      ;
; -1.603 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.347      ; 2.301      ;
; -1.593 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.359      ; 2.303      ;
; -1.032 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.307      ; 2.190      ;
; -1.032 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.307      ; 2.190      ;
; -1.012 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.327      ; 2.190      ;
; -1.012 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.327      ; 2.190      ;
; -1.012 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.327      ; 2.190      ;
; -1.011 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.326      ; 2.188      ;
; -1.010 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.328      ; 2.189      ;
; -1.009 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.330      ; 2.190      ;
; -1.009 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.330      ; 2.190      ;
; -1.009 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.330      ; 2.190      ;
; -1.009 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.330      ; 2.190      ;
; -1.003 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.336      ; 2.190      ;
; -1.002 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.337      ; 2.190      ;
; -1.002 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.337      ; 2.190      ;
; -0.988 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.347      ; 2.186      ;
; -0.980 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.359      ; 2.190      ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                            ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.540 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.325      ; 2.300      ;
; -1.540 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.325      ; 2.300      ;
; -1.540 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.325      ; 2.300      ;
; -1.540 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.325      ; 2.300      ;
; -1.518 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.344      ; 2.297      ;
; -1.518 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.344      ; 2.297      ;
; -1.518 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.344      ; 2.297      ;
; -1.518 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.344      ; 2.297      ;
; -1.518 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.344      ; 2.297      ;
; -1.518 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.344      ; 2.297      ;
; -1.518 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.344      ; 2.297      ;
; -0.927 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.325      ; 2.187      ;
; -0.927 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.325      ; 2.187      ;
; -0.927 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.325      ; 2.187      ;
; -0.927 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.325      ; 2.187      ;
; -0.904 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.344      ; 2.183      ;
; -0.904 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.344      ; 2.183      ;
; -0.904 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.344      ; 2.183      ;
; -0.904 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.344      ; 2.183      ;
; -0.904 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.344      ; 2.183      ;
; -0.904 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.344      ; 2.183      ;
; -0.904 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.344      ; 2.183      ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                            ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.107 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.713      ; 2.074      ;
; 1.107 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.713      ; 2.074      ;
; 1.107 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.713      ; 2.074      ;
; 1.107 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.713      ; 2.074      ;
; 1.107 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.713      ; 2.074      ;
; 1.107 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.713      ; 2.074      ;
; 1.107 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.713      ; 2.074      ;
; 1.130 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.077      ;
; 1.130 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.077      ;
; 1.130 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.077      ;
; 1.130 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.077      ;
; 1.730 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.713      ; 2.197      ;
; 1.730 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.713      ; 2.197      ;
; 1.730 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.713      ; 2.197      ;
; 1.730 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.713      ; 2.197      ;
; 1.730 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.713      ; 2.197      ;
; 1.730 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.713      ; 2.197      ;
; 1.730 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.713      ; 2.197      ;
; 1.753 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.693      ; 2.200      ;
; 1.753 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.693      ; 2.200      ;
; 1.753 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.693      ; 2.200      ;
; 1.753 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.693      ; 2.200      ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                 ;
+-------+-----------+-----------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                           ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.123 ; nRST      ; super_register_bank:inst2|r27[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.747      ; 2.082      ;
; 1.123 ; nRST      ; super_register_bank:inst2|r27[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.747      ; 2.082      ;
; 1.123 ; nRST      ; super_register_bank:inst2|r27[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.747      ; 2.082      ;
; 1.123 ; nRST      ; super_register_bank:inst2|r27[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.747      ; 2.082      ;
; 1.123 ; nRST      ; super_register_bank:inst2|r27[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.747      ; 2.082      ;
; 1.132 ; nRST      ; super_register_bank:inst2|r4[0]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.737      ; 2.081      ;
; 1.132 ; nRST      ; super_register_bank:inst2|r8[1]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.736      ; 2.080      ;
; 1.132 ; nRST      ; super_register_bank:inst2|r8[3]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.736      ; 2.080      ;
; 1.132 ; nRST      ; super_register_bank:inst2|r4[4]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.737      ; 2.081      ;
; 1.132 ; nRST      ; super_register_bank:inst2|r8[5]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.736      ; 2.080      ;
; 1.132 ; nRST      ; super_register_bank:inst2|r8[6]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.736      ; 2.080      ;
; 1.132 ; nRST      ; super_register_bank:inst2|r8[7]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.736      ; 2.080      ;
; 1.132 ; nRST      ; super_register_bank:inst2|r4[8]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.737      ; 2.081      ;
; 1.132 ; nRST      ; super_register_bank:inst2|r8[8]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.736      ; 2.080      ;
; 1.132 ; nRST      ; super_register_bank:inst2|r4[9]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.737      ; 2.081      ;
; 1.132 ; nRST      ; super_register_bank:inst2|r4[10]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.737      ; 2.081      ;
; 1.132 ; nRST      ; super_register_bank:inst2|r4[11]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.737      ; 2.081      ;
; 1.132 ; nRST      ; super_register_bank:inst2|r4[12]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.737      ; 2.081      ;
; 1.132 ; nRST      ; super_register_bank:inst2|r4[13]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.737      ; 2.081      ;
; 1.132 ; nRST      ; super_register_bank:inst2|r4[14]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.737      ; 2.081      ;
; 1.132 ; nRST      ; super_register_bank:inst2|r8[15]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.736      ; 2.080      ;
; 1.133 ; nRST      ; super_register_bank:inst2|r21[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.727      ; 2.072      ;
; 1.134 ; nRST      ; super_register_bank:inst2|r21[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.726      ; 2.072      ;
; 1.144 ; nRST      ; super_register_bank:inst2|r26[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.716      ; 2.072      ;
; 1.144 ; nRST      ; super_register_bank:inst2|r26[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.716      ; 2.072      ;
; 1.144 ; nRST      ; super_register_bank:inst2|r26[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.716      ; 2.072      ;
; 1.144 ; nRST      ; super_register_bank:inst2|r26[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.716      ; 2.072      ;
; 1.144 ; nRST      ; super_register_bank:inst2|r26[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.716      ; 2.072      ;
; 1.144 ; nRST      ; super_register_bank:inst2|r26[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.716      ; 2.072      ;
; 1.144 ; nRST      ; super_register_bank:inst2|r26[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.716      ; 2.072      ;
; 1.148 ; nRST      ; super_register_bank:inst2|r7[2]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.717      ; 2.077      ;
; 1.148 ; nRST      ; super_register_bank:inst2|r11[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.720      ; 2.080      ;
; 1.148 ; nRST      ; super_register_bank:inst2|r11[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.720      ; 2.080      ;
; 1.148 ; nRST      ; super_register_bank:inst2|r7[13]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.717      ; 2.077      ;
; 1.149 ; nRST      ; super_register_bank:inst2|r5[3]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.720      ; 2.081      ;
; 1.149 ; nRST      ; super_register_bank:inst2|r5[13]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.720      ; 2.081      ;
; 1.151 ; nRST      ; super_register_bank:inst2|r18[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.710      ; 2.073      ;
; 1.151 ; nRST      ; super_register_bank:inst2|r18[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.710      ; 2.073      ;
; 1.151 ; nRST      ; super_register_bank:inst2|r18[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.710      ; 2.073      ;
; 1.151 ; nRST      ; super_register_bank:inst2|r20[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.710      ; 2.073      ;
; 1.151 ; nRST      ; super_register_bank:inst2|r18[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.710      ; 2.073      ;
; 1.151 ; nRST      ; super_register_bank:inst2|r26[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.719      ; 2.082      ;
; 1.151 ; nRST      ; super_register_bank:inst2|r18[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.710      ; 2.073      ;
; 1.151 ; nRST      ; super_register_bank:inst2|r18[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.710      ; 2.073      ;
; 1.151 ; nRST      ; super_register_bank:inst2|r18[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.710      ; 2.073      ;
; 1.151 ; nRST      ; super_register_bank:inst2|r18[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.710      ; 2.073      ;
; 1.151 ; nRST      ; super_register_bank:inst2|r20[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.710      ; 2.073      ;
; 1.151 ; nRST      ; super_register_bank:inst2|r18[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.710      ; 2.073      ;
; 1.151 ; nRST      ; super_register_bank:inst2|r20[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.710      ; 2.073      ;
; 1.154 ; nRST      ; super_register_bank:inst2|r8[0]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.715      ; 2.081      ;
; 1.154 ; nRST      ; super_register_bank:inst2|r14[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.715      ; 2.081      ;
; 1.154 ; nRST      ; super_register_bank:inst2|r8[9]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.715      ; 2.081      ;
; 1.154 ; nRST      ; super_register_bank:inst2|r14[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.715      ; 2.081      ;
; 1.154 ; nRST      ; super_register_bank:inst2|r8[10]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.715      ; 2.081      ;
; 1.154 ; nRST      ; super_register_bank:inst2|r8[11]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.715      ; 2.081      ;
; 1.154 ; nRST      ; super_register_bank:inst2|r8[12]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.715      ; 2.081      ;
; 1.154 ; nRST      ; super_register_bank:inst2|r2[15]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.713      ; 2.079      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r13[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.715      ; 2.082      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r9[0]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.714      ; 2.081      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r1[1]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.715      ; 2.082      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r15[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.714      ; 2.081      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r1[2]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.715      ; 2.082      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r11[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.713      ; 2.080      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r13[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.715      ; 2.082      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r9[3]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.714      ; 2.081      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r9[4]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.714      ; 2.081      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r11[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.713      ; 2.080      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r13[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.715      ; 2.082      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r1[5]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.715      ; 2.082      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r11[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.713      ; 2.080      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r15[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.714      ; 2.081      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r1[6]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.715      ; 2.082      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r9[6]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.714      ; 2.081      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r1[7]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.715      ; 2.082      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r15[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.714      ; 2.081      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r1[8]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.715      ; 2.082      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r11[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.713      ; 2.080      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r15[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.714      ; 2.081      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r1[9]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.715      ; 2.082      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r13[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.715      ; 2.082      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r15[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.714      ; 2.081      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r11[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.713      ; 2.080      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r11[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.713      ; 2.080      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r1[12]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.715      ; 2.082      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r15[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.714      ; 2.081      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r1[13]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.715      ; 2.082      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r13[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.715      ; 2.082      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r13[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.715      ; 2.082      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r1[14]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.715      ; 2.082      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r11[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.713      ; 2.080      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r1[15]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.715      ; 2.082      ;
; 1.155 ; nRST      ; super_register_bank:inst2|r13[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.715      ; 2.082      ;
; 1.156 ; nRST      ; super_register_bank:inst2|r21[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.704      ; 2.072      ;
; 1.156 ; nRST      ; super_register_bank:inst2|r21[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.704      ; 2.072      ;
; 1.156 ; nRST      ; super_register_bank:inst2|r21[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.704      ; 2.072      ;
; 1.156 ; nRST      ; super_register_bank:inst2|r21[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.704      ; 2.072      ;
; 1.156 ; nRST      ; super_register_bank:inst2|r17[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.704      ; 2.072      ;
; 1.156 ; nRST      ; super_register_bank:inst2|r21[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.704      ; 2.072      ;
; 1.156 ; nRST      ; super_register_bank:inst2|r21[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.704      ; 2.072      ;
; 1.156 ; nRST      ; super_register_bank:inst2|r21[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.704      ; 2.072      ;
+-------+-----------+-----------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                            ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.182 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.729      ; 2.081      ;
; 1.190 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.717      ; 2.077      ;
; 1.205 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.706      ; 2.081      ;
; 1.205 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.706      ; 2.081      ;
; 1.206 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.705      ; 2.081      ;
; 1.212 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.699      ; 2.081      ;
; 1.212 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.699      ; 2.081      ;
; 1.212 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.699      ; 2.081      ;
; 1.212 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.699      ; 2.081      ;
; 1.214 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.695      ; 2.079      ;
; 1.214 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.696      ; 2.080      ;
; 1.215 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.696      ; 2.081      ;
; 1.215 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.696      ; 2.081      ;
; 1.215 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.696      ; 2.081      ;
; 1.236 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.675      ; 2.081      ;
; 1.236 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.675      ; 2.081      ;
; 1.804 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.729      ; 2.203      ;
; 1.814 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.717      ; 2.201      ;
; 1.827 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.706      ; 2.203      ;
; 1.827 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.706      ; 2.203      ;
; 1.828 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.705      ; 2.203      ;
; 1.834 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.699      ; 2.203      ;
; 1.834 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.699      ; 2.203      ;
; 1.834 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.699      ; 2.203      ;
; 1.834 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.699      ; 2.203      ;
; 1.836 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.695      ; 2.201      ;
; 1.838 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.696      ; 2.204      ;
; 1.838 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.696      ; 2.204      ;
; 1.838 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.696      ; 2.204      ;
; 1.838 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.696      ; 2.204      ;
; 1.858 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.675      ; 2.203      ;
; 1.858 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.675      ; 2.203      ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; -5.314 ; -77.393       ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -4.864 ; -388.958      ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; -4.200 ; -94.252       ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; -2.151 ; -805.297      ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -2.054 ; -27.542       ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; -1.204 ; -1.204        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; -0.719 ; -0.719        ;
; nRST                                                                                                     ; 1.263  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; nRST                                                                                                     ; -1.252 ; -1.252        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.519 ; -1.039        ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -0.093 ; -0.729        ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 0.033  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 0.187  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 0.645  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 0.763  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 1.366  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[4] ; -1.468 ; -609.766      ;
; inst9|altpll_component|auto_generated|pll1|clk[3] ; -1.329 ; -21.054       ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; -1.235 ; -13.459       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.741 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.773 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.823 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                  ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; nRST                                                                                                     ; -3.000 ; -3.000        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.366 ; -25.031       ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 0.322  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 2.251  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 2.281  ; 0.000         ;
; de0_clk                                                                                                  ; 9.584  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 19.751 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 19.781 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 19.783 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'MIR:MIR2|ALUC_OUT[0]'                                                                                                                                ;
+--------+-----------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node          ; Launch Clock                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; -5.314 ; MIR:MIR1|SelA_OUT[2]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.084        ; 1.666      ; 5.722      ;
; -5.299 ; MIR:MIR1|SelA_OUT[3]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.084        ; 1.666      ; 5.707      ;
; -5.299 ; super_register_bank:inst2|r2[1]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.663      ; 5.662      ;
; -5.298 ; super_register_bank:inst2|r11[1]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.668      ; 5.666      ;
; -5.280 ; MIR:MIR1|SelA_OUT[0]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.084        ; 1.666      ; 5.688      ;
; -5.263 ; super_register_bank:inst2|r14[2]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.475      ; 5.438      ;
; -5.240 ; super_register_bank:inst2|r22[1]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.679      ; 5.619      ;
; -5.218 ; super_register_bank:inst2|r15[2]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.473      ; 5.391      ;
; -5.176 ; super_register_bank:inst2|r18[2]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.465      ; 5.341      ;
; -5.171 ; MIR:MIR1|SelA_OUT[1]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.084        ; 1.666      ; 5.579      ;
; -5.122 ; super_register_bank:inst2|r0[2]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.663      ; 5.485      ;
; -5.107 ; super_register_bank:inst2|r9[1]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.667      ; 5.474      ;
; -5.103 ; super_register_bank:inst2|r26[0]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.462      ; 5.265      ;
; -5.093 ; super_register_bank:inst2|r10[0]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.483      ; 5.276      ;
; -5.091 ; super_register_bank:inst2|r21[0]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.469      ; 5.260      ;
; -5.074 ; super_register_bank:inst2|r3[1]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.483      ; 5.257      ;
; -5.073 ; super_register_bank:inst2|r5[0]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.480      ; 5.253      ;
; -5.051 ; super_register_bank:inst2|r10[2]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.483      ; 5.234      ;
; -5.047 ; super_register_bank:inst2|r0[1]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.668      ; 5.415      ;
; -5.045 ; super_register_bank:inst2|r26[2]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.462      ; 5.207      ;
; -5.032 ; super_register_bank:inst2|r9[2]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.667      ; 5.399      ;
; -5.029 ; MIR:MIR1|SelA_OUT[0]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.584        ; 0.265      ; 5.129      ;
; -5.024 ; super_register_bank:inst2|r21[2]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.469      ; 5.193      ;
; -5.020 ; super_register_bank:inst2|r5[1]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.477      ; 5.197      ;
; -5.004 ; super_register_bank:inst2|r15[1]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.462      ; 5.166      ;
; -5.004 ; super_register_bank:inst2|r2[3]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.663      ; 5.367      ;
; -4.994 ; MIR:MIR1|SelA_OUT[2]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.584        ; 0.265      ; 5.094      ;
; -4.989 ; super_register_bank:inst2|r13[0]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.462      ; 5.151      ;
; -4.983 ; super_register_bank:inst2|r21[1]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.459      ; 5.142      ;
; -4.979 ; super_register_bank:inst2|r4[1]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.473      ; 5.152      ;
; -4.979 ; MIR:MIR1|SelA_OUT[3]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.584        ; 0.265      ; 5.079      ;
; -4.979 ; super_register_bank:inst2|r2[1]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.262      ; 5.034      ;
; -4.978 ; super_register_bank:inst2|r11[1]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.267      ; 5.038      ;
; -4.974 ; super_register_bank:inst2|r20[1]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.483      ; 5.157      ;
; -4.964 ; super_register_bank:inst2|r2[2]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.663      ; 5.327      ;
; -4.961 ; super_register_bank:inst2|r18[0]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.465      ; 5.126      ;
; -4.953 ; super_register_bank:inst2|r6[2]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.478      ; 5.131      ;
; -4.944 ; super_register_bank:inst2|r14[1]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.476      ; 5.120      ;
; -4.943 ; super_register_bank:inst2|r14[2]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.074      ; 4.810      ;
; -4.940 ; super_register_bank:inst2|r17[1]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.470      ; 5.110      ;
; -4.933 ; super_register_bank:inst2|r8[1]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.453      ; 5.086      ;
; -4.930 ; super_register_bank:inst2|r7[3]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.667      ; 5.297      ;
; -4.925 ; MIR:MIR1|SelA_OUT[0]              ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.084        ; 1.663      ; 5.790      ;
; -4.920 ; super_register_bank:inst2|r22[1]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.278      ; 4.991      ;
; -4.912 ; super_register_bank:inst2|r26[14] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.084      ; 4.789      ;
; -4.904 ; MIR:MIR1|SelB_OUT[1]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.084        ; 1.458      ; 5.104      ;
; -4.900 ; super_register_bank:inst2|r1[1]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.462      ; 5.062      ;
; -4.898 ; super_register_bank:inst2|r15[2]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.072      ; 4.763      ;
; -4.896 ; super_register_bank:inst2|r22[3]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.667      ; 5.263      ;
; -4.892 ; MIR:MIR1|SelA_OUT[2]              ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.084        ; 1.663      ; 5.757      ;
; -4.888 ; super_register_bank:inst2|r1[0]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.466      ; 5.054      ;
; -4.887 ; super_register_bank:inst2|r2[3]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.262      ; 4.942      ;
; -4.880 ; MIR:MIR1|SelB_OUT[1]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.584        ; 0.057      ; 4.772      ;
; -4.877 ; MIR:MIR1|SelA_OUT[3]              ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.084        ; 1.663      ; 5.742      ;
; -4.877 ; super_register_bank:inst2|r2[1]   ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.660      ; 5.697      ;
; -4.876 ; super_register_bank:inst2|r11[1]  ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.665      ; 5.701      ;
; -4.876 ; super_register_bank:inst2|r5[7]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.076      ; 4.745      ;
; -4.874 ; super_register_bank:inst2|r22[13] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.278      ; 4.945      ;
; -4.864 ; super_register_bank:inst2|r5[13]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.058      ; 4.715      ;
; -4.863 ; super_register_bank:inst2|r0[14]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.079      ; 4.735      ;
; -4.862 ; super_register_bank:inst2|r17[3]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.470      ; 5.032      ;
; -4.856 ; super_register_bank:inst2|r18[2]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.064      ; 4.713      ;
; -4.852 ; super_register_bank:inst2|r2[0]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.663      ; 5.215      ;
; -4.851 ; MIR:MIR1|SelA_OUT[1]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.584        ; 0.265      ; 4.951      ;
; -4.850 ; super_register_bank:inst2|r21[6]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.068      ; 4.711      ;
; -4.848 ; super_register_bank:inst2|r6[1]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.485      ; 5.033      ;
; -4.848 ; super_register_bank:inst2|r25[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.069      ; 4.710      ;
; -4.847 ; super_register_bank:inst2|r5[4]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.079      ; 4.719      ;
; -4.845 ; MIR:MIR1|SelB_OUT[5]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.084        ; 1.458      ; 5.045      ;
; -4.840 ; super_register_bank:inst2|r11[9]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.062      ; 4.695      ;
; -4.839 ; super_register_bank:inst2|r14[2]  ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.472      ; 5.471      ;
; -4.837 ; super_register_bank:inst2|r1[2]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.462      ; 4.999      ;
; -4.835 ; super_register_bank:inst2|r25[0]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.663      ; 5.198      ;
; -4.835 ; super_register_bank:inst2|r20[3]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.483      ; 5.018      ;
; -4.832 ; super_register_bank:inst2|r25[13] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.262      ; 4.887      ;
; -4.831 ; super_register_bank:inst2|r26[8]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.061      ; 4.685      ;
; -4.830 ; super_register_bank:inst2|r20[0]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.483      ; 5.013      ;
; -4.830 ; super_register_bank:inst2|r5[11]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.270      ; 4.893      ;
; -4.826 ; super_register_bank:inst2|r0[3]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.663      ; 5.189      ;
; -4.820 ; super_register_bank:inst2|r15[12] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.061      ; 4.674      ;
; -4.818 ; super_register_bank:inst2|r22[1]  ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.676      ; 5.654      ;
; -4.817 ; super_register_bank:inst2|r21[4]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.068      ; 4.678      ;
; -4.813 ; super_register_bank:inst2|r7[3]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.266      ; 4.872      ;
; -4.810 ; super_register_bank:inst2|r11[5]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.058      ; 4.661      ;
; -4.807 ; super_register_bank:inst2|r0[12]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.079      ; 4.679      ;
; -4.806 ; super_register_bank:inst2|r12[2]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.477      ; 4.983      ;
; -4.803 ; super_register_bank:inst2|r21[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.058      ; 4.654      ;
; -4.802 ; super_register_bank:inst2|r19[0]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.472      ; 4.974      ;
; -4.802 ; super_register_bank:inst2|r0[2]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.262      ; 4.857      ;
; -4.794 ; super_register_bank:inst2|r22[0]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.679      ; 5.173      ;
; -4.794 ; super_register_bank:inst2|r15[2]  ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.470      ; 5.424      ;
; -4.787 ; super_register_bank:inst2|r24[2]  ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.485      ; 4.972      ;
; -4.787 ; super_register_bank:inst2|r9[1]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.266      ; 4.846      ;
; -4.786 ; super_register_bank:inst2|r5[4]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.480      ; 4.966      ;
; -4.786 ; super_register_bank:inst2|r18[4]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.064      ; 4.643      ;
; -4.783 ; super_register_bank:inst2|r2[3]   ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.660      ; 5.603      ;
; -4.781 ; super_register_bank:inst2|r26[0]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.061      ; 4.635      ;
; -4.781 ; super_register_bank:inst2|r21[8]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.068      ; 4.642      ;
; -4.779 ; super_register_bank:inst2|r22[3]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.542        ; 0.266      ; 4.838      ;
; -4.777 ; super_register_bank:inst2|r4[3]   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.042        ; 1.473      ; 4.950      ;
+--------+-----------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                      ;
+--------+----------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -4.864 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[31]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.231     ; 2.070      ;
; -4.823 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~0          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.840      ;
; -4.823 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~1          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.840      ;
; -4.823 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~4          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.840      ;
; -4.823 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~5          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.840      ;
; -4.823 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~6          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.840      ;
; -4.823 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~7          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.840      ;
; -4.823 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~8          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.840      ;
; -4.823 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~9          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.840      ;
; -4.800 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[30]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.231     ; 2.006      ;
; -4.796 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[29]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.231     ; 2.002      ;
; -4.732 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[28]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.231     ; 1.938      ;
; -4.728 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[27]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.231     ; 1.934      ;
; -4.664 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[26]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.231     ; 1.870      ;
; -4.660 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[25]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.231     ; 1.866      ;
; -4.643 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~35         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.419     ; 1.661      ;
; -4.643 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~36         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.419     ; 1.661      ;
; -4.643 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~37         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.419     ; 1.661      ;
; -4.643 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~39         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.419     ; 1.661      ;
; -4.643 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~42         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.419     ; 1.661      ;
; -4.634 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~0          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.651      ;
; -4.634 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~1          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.651      ;
; -4.634 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~4          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.651      ;
; -4.634 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~5          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.651      ;
; -4.634 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~6          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.651      ;
; -4.634 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~7          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.651      ;
; -4.634 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~8          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.651      ;
; -4.634 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~9          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.651      ;
; -4.596 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[24]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.231     ; 1.802      ;
; -4.592 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[23]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.231     ; 1.798      ;
; -4.570 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~12         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.421     ; 1.586      ;
; -4.570 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~2          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.424     ; 1.583      ;
; -4.570 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~3          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.424     ; 1.583      ;
; -4.570 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~10         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.424     ; 1.583      ;
; -4.560 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.216     ; 1.781      ;
; -4.559 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.216     ; 1.780      ;
; -4.557 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.216     ; 1.778      ;
; -4.557 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.216     ; 1.778      ;
; -4.554 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.216     ; 1.775      ;
; -4.553 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.216     ; 1.774      ;
; -4.552 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~11         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.418     ; 1.571      ;
; -4.551 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.216     ; 1.772      ;
; -4.540 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~33         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.418     ; 1.559      ;
; -4.538 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~13         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.555      ;
; -4.538 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~15         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.555      ;
; -4.538 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~16         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.555      ;
; -4.538 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~17         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.555      ;
; -4.538 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~18         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.555      ;
; -4.538 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~19         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.555      ;
; -4.538 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~20         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.555      ;
; -4.538 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~21         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.555      ;
; -4.528 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[22]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.231     ; 1.734      ;
; -4.524 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[21]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.231     ; 1.730      ;
; -4.521 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~23         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.421     ; 1.537      ;
; -4.521 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~29         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.421     ; 1.537      ;
; -4.521 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~30         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.421     ; 1.537      ;
; -4.509 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~43         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.226     ; 1.720      ;
; -4.492 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.230     ; 1.699      ;
; -4.474 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.230     ; 1.681      ;
; -4.461 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.230     ; 1.668      ;
; -4.460 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[20]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.231     ; 1.666      ;
; -4.458 ; Block1:inst10|SR_OUT ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.230     ; 1.665      ;
; -4.456 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[19]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.231     ; 1.662      ;
; -4.454 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~35         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.419     ; 1.472      ;
; -4.454 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~36         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.419     ; 1.472      ;
; -4.454 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~37         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.419     ; 1.472      ;
; -4.454 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~39         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.419     ; 1.472      ;
; -4.454 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~42         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.419     ; 1.472      ;
; -4.423 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~34         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.440      ;
; -4.423 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~38         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.440      ;
; -4.423 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~40         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.440      ;
; -4.423 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~41         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.440      ;
; -4.408 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~32         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.241     ; 1.604      ;
; -4.392 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[18]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.231     ; 1.598      ;
; -4.388 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[17]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.231     ; 1.594      ;
; -4.381 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~12         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.421     ; 1.397      ;
; -4.381 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~2          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.424     ; 1.394      ;
; -4.381 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~3          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.424     ; 1.394      ;
; -4.381 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~10         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.424     ; 1.394      ;
; -4.363 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~11         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.418     ; 1.382      ;
; -4.351 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~33         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.418     ; 1.370      ;
; -4.349 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~13         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.366      ;
; -4.349 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~15         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.366      ;
; -4.349 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~16         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.366      ;
; -4.349 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~17         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.366      ;
; -4.349 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~18         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.366      ;
; -4.349 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~19         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.366      ;
; -4.349 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~20         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.366      ;
; -4.349 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~21         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.420     ; 1.366      ;
; -4.344 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~14         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.237     ; 1.544      ;
; -4.332 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~23         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.421     ; 1.348      ;
; -4.332 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~29         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.421     ; 1.348      ;
; -4.332 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~30         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.421     ; 1.348      ;
; -4.326 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~22         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.419     ; 1.344      ;
; -4.326 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~24         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.419     ; 1.344      ;
; -4.326 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~25         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.419     ; 1.344      ;
; -4.326 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~26         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.419     ; 1.344      ;
; -4.326 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~28         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.419     ; 1.344      ;
; -4.324 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[16]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.231     ; 1.530      ;
; -4.320 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~43         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.226     ; 1.531      ;
+--------+----------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -4.200 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -4.242     ; 0.311      ;
; -4.196 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -4.242     ; 0.307      ;
; -4.137 ; decoder:inst1|Sel_C[5]                                                                                   ; MIR:MIR1|SelC_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -4.440     ; 0.050      ;
; -4.125 ; decoder:inst1|ALUC[1]                                                                                    ; MIR:MIR1|ALUC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -4.251     ; 0.227      ;
; -3.954 ; decoder:inst1|KMux                                                                                       ; MIR:MIR1|KMux_OUT            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -4.257     ; 0.050      ;
; -3.953 ; decoder:inst1|ALUC[2]                                                                                    ; MIR:MIR1|ALUC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -4.256     ; 0.050      ;
; -3.949 ; decoder:inst1|ALUC[3]                                                                                    ; MIR:MIR1|ALUC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -4.252     ; 0.050      ;
; -3.949 ; decoder:inst1|Sel_C[1]                                                                                   ; MIR:MIR1|SelC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -4.252     ; 0.050      ;
; -3.948 ; decoder:inst1|Sel_C[3]                                                                                   ; MIR:MIR1|SelC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -4.251     ; 0.050      ;
; -3.948 ; decoder:inst1|Sel_C[4]                                                                                   ; MIR:MIR1|SelC_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -4.251     ; 0.050      ;
; -3.944 ; decoder:inst1|Sel_C[2]                                                                                   ; MIR:MIR1|SelC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -4.247     ; 0.050      ;
; -3.943 ; decoder:inst1|ALUC[0]                                                                                    ; MIR:MIR1|ALUC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -4.246     ; 0.050      ;
; -3.942 ; decoder:inst1|Type[6]                                                                                    ; MIR:MIR1|Type_OUT[6]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -4.245     ; 0.050      ;
; -3.938 ; decoder:inst1|Sel_C[0]                                                                                   ; MIR:MIR1|SelC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -4.241     ; 0.050      ;
; -3.630 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -4.172     ; 0.311      ;
; -3.626 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -4.172     ; 0.307      ;
; -3.567 ; decoder:inst1|Sel_C[5]                                                                                   ; MIR:MIR1|SelC_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -4.370     ; 0.050      ;
; -3.555 ; decoder:inst1|ALUC[1]                                                                                    ; MIR:MIR1|ALUC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -4.181     ; 0.227      ;
; -3.384 ; decoder:inst1|KMux                                                                                       ; MIR:MIR1|KMux_OUT            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -4.187     ; 0.050      ;
; -3.383 ; decoder:inst1|ALUC[2]                                                                                    ; MIR:MIR1|ALUC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -4.186     ; 0.050      ;
; -3.379 ; decoder:inst1|ALUC[3]                                                                                    ; MIR:MIR1|ALUC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -4.182     ; 0.050      ;
; -3.379 ; decoder:inst1|Sel_C[1]                                                                                   ; MIR:MIR1|SelC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -4.182     ; 0.050      ;
; -3.378 ; decoder:inst1|Sel_C[3]                                                                                   ; MIR:MIR1|SelC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -4.181     ; 0.050      ;
; -3.378 ; decoder:inst1|Sel_C[4]                                                                                   ; MIR:MIR1|SelC_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -4.181     ; 0.050      ;
; -3.374 ; decoder:inst1|Sel_C[2]                                                                                   ; MIR:MIR1|SelC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -4.177     ; 0.050      ;
; -3.373 ; decoder:inst1|ALUC[0]                                                                                    ; MIR:MIR1|ALUC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -4.176     ; 0.050      ;
; -3.372 ; decoder:inst1|Type[6]                                                                                    ; MIR:MIR1|Type_OUT[6]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -4.175     ; 0.050      ;
; -3.368 ; decoder:inst1|Sel_C[0]                                                                                   ; MIR:MIR1|SelC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -4.171     ; 0.050      ;
; -2.040 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -0.097     ; 2.424      ;
; -1.961 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -0.097     ; 2.345      ;
; -1.914 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -0.097     ; 2.298      ;
; -1.889 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.077      ; 2.447      ;
; -1.889 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.077      ; 2.447      ;
; -1.876 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.091      ; 2.448      ;
; -1.876 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.091      ; 2.448      ;
; -1.876 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.091      ; 2.448      ;
; -1.876 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.091      ; 2.448      ;
; -1.860 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.095      ; 2.436      ;
; -1.860 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.095      ; 2.436      ;
; -1.849 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.108      ; 2.438      ;
; -1.837 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.093      ; 2.411      ;
; -1.809 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.088      ; 2.378      ;
; -1.809 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.088      ; 2.378      ;
; -1.809 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.088      ; 2.378      ;
; -1.782 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.088      ; 2.351      ;
; -1.752 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -0.097     ; 2.136      ;
; -1.584 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.086      ; 2.151      ;
; -1.540 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -0.097     ; 2.424      ;
; -1.537 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; -0.104     ; 1.914      ;
; -1.461 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -0.097     ; 2.345      ;
; -1.441 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.094      ; 2.016      ;
; -1.414 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -0.097     ; 2.298      ;
; -1.389 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.077      ; 2.447      ;
; -1.389 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.077      ; 2.447      ;
; -1.376 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.091      ; 2.448      ;
; -1.376 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.091      ; 2.448      ;
; -1.376 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.091      ; 2.448      ;
; -1.376 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.091      ; 2.448      ;
; -1.360 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.095      ; 2.436      ;
; -1.360 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.095      ; 2.436      ;
; -1.349 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.108      ; 2.438      ;
; -1.337 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.093      ; 2.411      ;
; -1.309 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.088      ; 2.378      ;
; -1.309 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.088      ; 2.378      ;
; -1.309 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.088      ; 2.378      ;
; -1.282 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.088      ; 2.351      ;
; -1.252 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -0.097     ; 2.136      ;
; -1.084 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.086      ; 2.151      ;
; -1.037 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; -0.104     ; 1.914      ;
; -0.941 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.094      ; 2.016      ;
; 1.619  ; MIR:MIR1|SelC_OUT[1]                                                                                     ; UC_1:UC1|SelC_out[1]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.230     ; 0.638      ;
; 1.748  ; MIR:MIR1|SelC_OUT[0]                                                                                     ; UC_1:UC1|SelC_out[0]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.021     ; 0.718      ;
; 1.851  ; MIR:MIR1|SelC_OUT[4]                                                                                     ; UC_1:UC1|SelC_out[4]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.021     ; 0.615      ;
; 1.879  ; MIR:MIR1|Type_OUT[6]                                                                                     ; UC_1:UC1|Type_out[6]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.020     ; 0.588      ;
; 1.909  ; UC_1:UC1|SelC_out[1]                                                                                     ; MIR:MIR2|SelC_OUT[1]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.055     ; 0.523      ;
; 1.923  ; UC_1:UC1|SelC_out[5]                                                                                     ; MIR:MIR2|SelC_OUT[5]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; 0.133      ; 0.697      ;
; 1.942  ; MIR:MIR1|SelC_OUT[2]                                                                                     ; UC_1:UC1|SelC_out[2]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.020     ; 0.525      ;
; 1.966  ; UC_1:UC1|SelC_out[3]                                                                                     ; MIR:MIR2|SelC_OUT[3]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.072     ; 0.449      ;
; 1.968  ; UC_1:UC1|SelC_out[2]                                                                                     ; MIR:MIR2|SelC_OUT[2]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.071     ; 0.448      ;
; 1.976  ; UC_1:UC1|SelC_out[0]                                                                                     ; MIR:MIR2|SelC_OUT[0]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.071     ; 0.440      ;
; 2.004  ; MIR:MIR1|SelC_OUT[5]                                                                                     ; UC_1:UC1|SelC_out[5]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.019     ; 0.464      ;
; 2.011  ; MIR:MIR1|SelC_OUT[3]                                                                                     ; UC_1:UC1|SelC_out[3]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.021     ; 0.455      ;
; 2.041  ; UC_1:UC1|SelC_out[4]                                                                                     ; MIR:MIR2|SelC_OUT[4]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.072     ; 0.374      ;
; 2.043  ; UC_1:UC1|Type_out[6]                                                                                     ; MIR:MIR2|Type_OUT[6]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 2.500        ; -0.071     ; 0.373      ;
; 3.353  ; MIR:MIR2|SelC_OUT[0]                                                                                     ; MIR:MIR3|SelC_OUT[0]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.254     ; 1.380      ;
; 3.365  ; MIR:MIR2|SelC_OUT[5]                                                                                     ; MIR:MIR3|SelC_OUT[5]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.235     ; 1.387      ;
; 3.395  ; MIR:MIR2|SelC_OUT[2]                                                                                     ; MIR:MIR3|SelC_OUT[2]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.250     ; 1.342      ;
; 3.517  ; MIR:MIR1|ALUC_OUT[3]                                                                                     ; MIR:MIR2|ALUC_OUT[3]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.247     ; 1.223      ;
; 3.526  ; MIR:MIR2|SelC_OUT[4]                                                                                     ; MIR:MIR3|SelC_OUT[4]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.250     ; 1.211      ;
; 3.549  ; MIR:MIR2|SelC_OUT[3]                                                                                     ; MIR:MIR3|SelC_OUT[3]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.250     ; 1.188      ;
; 3.782  ; MIR:MIR2|SelC_OUT[1]                                                                                     ; MIR:MIR3|SelC_OUT[1]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.039     ; 1.166      ;
; 3.851  ; MIR:MIR1|ALUC_OUT[0]                                                                                     ; MIR:MIR2|ALUC_OUT[0]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.247     ; 0.889      ;
; 3.872  ; MIR:MIR1|ALUC_OUT[1]                                                                                     ; MIR:MIR2|ALUC_OUT[1]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.228     ; 0.887      ;
; 3.944  ; MIR:MIR2|Type_OUT[6]                                                                                     ; MIR:MIR3|Type_OUT[6]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.248     ; 0.795      ;
; 4.094  ; MIR:MIR1|ALUC_OUT[2]                                                                                     ; MIR:MIR2|ALUC_OUT[2]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.234     ; 0.659      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                                               ;
+--------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                                        ; Launch Clock         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; -2.151 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r20[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.920     ; 1.126      ;
; -2.139 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r13[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.983     ; 1.051      ;
; -2.098 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r0[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.099     ; 0.894      ;
; -2.062 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r22[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.109     ; 0.848      ;
; -2.048 ; ALU:inst5|z[13] ; super_register_bank:inst2|r11[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.984     ; 0.959      ;
; -2.044 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r14[4]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.788     ; 1.151      ;
; -2.032 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r1[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.786     ; 1.141      ;
; -2.028 ; ALU:inst5|z[14] ; super_register_bank:inst2|Working_register[14] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.984     ; 0.939      ;
; -2.024 ; ALU:inst5|z[15] ; super_register_bank:inst2|r0[15]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.985     ; 0.934      ;
; -2.023 ; ALU:inst5|z[11] ; super_register_bank:inst2|r7[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.977     ; 0.941      ;
; -2.022 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r7[7]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.983     ; 0.934      ;
; -2.016 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r9[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.984     ; 0.927      ;
; -2.011 ; ALU:inst5|z[14] ; super_register_bank:inst2|r2[14]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.980     ; 0.926      ;
; -2.005 ; ALU:inst5|z[15] ; super_register_bank:inst2|r25[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.979     ; 0.921      ;
; -2.003 ; ALU:inst5|z[11] ; super_register_bank:inst2|r15[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.977     ; 0.921      ;
; -2.001 ; ALU:inst5|z[12] ; super_register_bank:inst2|r22[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.978     ; 0.918      ;
; -1.999 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r25[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.979     ; 0.915      ;
; -1.997 ; ALU:inst5|z[10] ; super_register_bank:inst2|Working_register[10] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.983     ; 0.909      ;
; -1.997 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r0[9]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.978     ; 0.914      ;
; -1.989 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r22[4]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.984     ; 0.900      ;
; -1.988 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r22[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.007     ; 0.876      ;
; -1.987 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r2[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.046     ; 0.836      ;
; -1.985 ; ALU:inst5|z[10] ; super_register_bank:inst2|r2[10]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.979     ; 0.901      ;
; -1.984 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r22[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.983     ; 0.896      ;
; -1.978 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r25[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.979     ; 0.894      ;
; -1.978 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r22[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.050     ; 0.823      ;
; -1.978 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r9[2]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.029     ; 0.844      ;
; -1.975 ; ALU:inst5|z[13] ; super_register_bank:inst2|Working_register[13] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.983     ; 0.887      ;
; -1.974 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r22[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.997     ; 0.872      ;
; -1.974 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r25[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.991     ; 0.878      ;
; -1.973 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r22[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.983     ; 0.885      ;
; -1.973 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r2[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.993     ; 0.875      ;
; -1.969 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r20[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.806     ; 1.058      ;
; -1.965 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r11[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.098     ; 0.762      ;
; -1.961 ; ALU:inst5|z[13] ; super_register_bank:inst2|r2[13]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.979     ; 0.877      ;
; -1.957 ; ALU:inst5|z[13] ; super_register_bank:inst2|r25[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.979     ; 0.873      ;
; -1.945 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r27[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.771     ; 1.069      ;
; -1.934 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r2[2]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.024     ; 0.805      ;
; -1.933 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r9[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.051     ; 0.777      ;
; -1.933 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r13[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.051     ; 0.777      ;
; -1.931 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r22[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.994     ; 0.832      ;
; -1.931 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r7[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.998     ; 0.828      ;
; -1.929 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r13[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.098     ; 0.726      ;
; -1.927 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r3[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.807     ; 1.015      ;
; -1.927 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r2[7]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.978     ; 0.844      ;
; -1.927 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r0[2]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.024     ; 0.798      ;
; -1.927 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r7[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.098     ; 0.724      ;
; -1.924 ; ALU:inst5|z[10] ; super_register_bank:inst2|r9[10]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.984     ; 0.835      ;
; -1.921 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r2[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.093     ; 0.723      ;
; -1.918 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r3[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.819     ; 0.994      ;
; -1.917 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r15[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.901     ; 0.911      ;
; -1.911 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r13[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.984     ; 0.822      ;
; -1.911 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r7[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.984     ; 0.822      ;
; -1.911 ; ALU:inst5|z[2]  ; super_register_bank:inst2|Working_register[2]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.028     ; 0.778      ;
; -1.909 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r4[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.911     ; 0.893      ;
; -1.906 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r9[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.098     ; 0.703      ;
; -1.905 ; ALU:inst5|z[11] ; super_register_bank:inst2|r22[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.988     ; 0.812      ;
; -1.904 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r0[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.052     ; 0.747      ;
; -1.901 ; ALU:inst5|z[13] ; super_register_bank:inst2|r22[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.995     ; 0.801      ;
; -1.901 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r2[6]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.979     ; 0.817      ;
; -1.901 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r7[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.051     ; 0.745      ;
; -1.900 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r25[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.093     ; 0.702      ;
; -1.898 ; ALU:inst5|z[15] ; super_register_bank:inst2|r22[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.995     ; 0.798      ;
; -1.896 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r16[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.921     ; 0.870      ;
; -1.890 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r17[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.909     ; 0.876      ;
; -1.889 ; ALU:inst5|z[11] ; super_register_bank:inst2|r2[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.972     ; 0.812      ;
; -1.887 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r2[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.979     ; 0.803      ;
; -1.882 ; ALU:inst5|z[11] ; super_register_bank:inst2|r0[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.972     ; 0.805      ;
; -1.881 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r22[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.994     ; 0.782      ;
; -1.879 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r1[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.853     ; 0.921      ;
; -1.876 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r6[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.876     ; 0.895      ;
; -1.871 ; ALU:inst5|z[11] ; super_register_bank:inst2|Working_register[11] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.976     ; 0.790      ;
; -1.867 ; ALU:inst5|z[15] ; super_register_bank:inst2|r11[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.984     ; 0.778      ;
; -1.866 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r27[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.842     ; 0.919      ;
; -1.865 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r6[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.803     ; 0.957      ;
; -1.865 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r22[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -2.040     ; 0.720      ;
; -1.865 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r4[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.789     ; 0.971      ;
; -1.864 ; ALU:inst5|z[13] ; super_register_bank:inst2|r3[13]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.807     ; 0.952      ;
; -1.864 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r16[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.874     ; 0.885      ;
; -1.862 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r1[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.805     ; 0.952      ;
; -1.861 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r10[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.861     ; 0.895      ;
; -1.859 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r13[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.984     ; 0.770      ;
; -1.859 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r9[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.802     ; 0.952      ;
; -1.857 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r7[6]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.984     ; 0.768      ;
; -1.857 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r17[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.862     ; 0.890      ;
; -1.857 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r18[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.856     ; 0.896      ;
; -1.856 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r25[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.978     ; 0.773      ;
; -1.853 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r19[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.871     ; 0.877      ;
; -1.853 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r5[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.868     ; 0.880      ;
; -1.853 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r2[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.980     ; 0.768      ;
; -1.852 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r10[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.818     ; 0.929      ;
; -1.848 ; ALU:inst5|z[11] ; super_register_bank:inst2|r3[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.799     ; 0.944      ;
; -1.846 ; ALU:inst5|z[12] ; super_register_bank:inst2|Working_register[12] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.978     ; 0.763      ;
; -1.846 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r0[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.980     ; 0.761      ;
; -1.843 ; ALU:inst5|z[11] ; super_register_bank:inst2|r9[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.977     ; 0.761      ;
; -1.843 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r21[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.860     ; 0.878      ;
; -1.842 ; ALU:inst5|z[1]  ; super_register_bank:inst2|Working_register[1]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.909     ; 0.828      ;
; -1.841 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r5[7]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.800     ; 0.936      ;
; -1.840 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r26[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.808     ; 0.927      ;
; -1.840 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r0[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.958        ; -1.993     ; 0.742      ;
+--------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.054 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.459      ; 5.617      ;
; -2.052 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.461      ; 5.514      ;
; -2.013 ; super_register_bank:inst2|Working_register[2]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 2.823      ; 4.938      ;
; -2.008 ; super_register_bank:inst2|Working_register[5]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 2.626      ; 4.736      ;
; -1.993 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.457      ; 5.743      ;
; -1.952 ; super_register_bank:inst2|Working_register[7]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 2.626      ; 4.680      ;
; -1.950 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.464      ; 5.613      ;
; -1.945 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.459      ; 5.603      ;
; -1.938 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.464      ; 5.696      ;
; -1.926 ; super_register_bank:inst2|Working_register[3]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 2.626      ; 4.654      ;
; -1.924 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.451      ; 5.574      ;
; -1.901 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.458      ; 5.558      ;
; -1.888 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.460      ; 5.641      ;
; -1.866 ; super_register_bank:inst2|Working_register[8]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 2.626      ; 4.594      ;
; -1.840 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.457      ; 5.590      ;
; -1.817 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.447      ; 5.455      ;
; -1.811 ; super_register_bank:inst2|Working_register[6]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 2.626      ; 4.539      ;
; -1.809 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.704      ; 5.514      ;
; -1.805 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.702      ; 5.611      ;
; -1.750 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.700      ; 5.743      ;
; -1.738 ; super_register_bank:inst2|Working_register[12]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 2.823      ; 4.663      ;
; -1.736 ; super_register_bank:inst2|Working_register[10]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 2.823      ; 4.661      ;
; -1.722 ; super_register_bank:inst2|Working_register[4]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 2.626      ; 4.450      ;
; -1.713 ; super_register_bank:inst2|Working_register[1]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 2.626      ; 4.441      ;
; -1.707 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.707      ; 5.613      ;
; -1.702 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.702      ; 5.603      ;
; -1.695 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.707      ; 5.696      ;
; -1.681 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.694      ; 5.574      ;
; -1.658 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.701      ; 5.558      ;
; -1.645 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.703      ; 5.641      ;
; -1.636 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.464      ; 5.299      ;
; -1.632 ; super_register_bank:inst2|Working_register[15]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 2.823      ; 4.557      ;
; -1.607 ; carry_block:inst8|cy                                                                                     ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.459        ; 2.829      ; 4.455      ;
; -1.602 ; super_register_bank:inst2|Working_register[9]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 2.823      ; 4.527      ;
; -1.597 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.700      ; 5.590      ;
; -1.592 ; super_register_bank:inst2|Working_register[11]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 2.823      ; 4.517      ;
; -1.574 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.690      ; 5.455      ;
; -1.567 ; super_register_bank:inst2|Working_register[13]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 2.823      ; 4.492      ;
; -1.557 ; super_register_bank:inst2|Working_register[14]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 2.823      ; 4.482      ;
; -1.552 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.461      ; 5.514      ;
; -1.548 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.459      ; 5.611      ;
; -1.493 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.457      ; 5.743      ;
; -1.487 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.464      ; 5.149      ;
; -1.450 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.464      ; 5.613      ;
; -1.445 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.459      ; 5.603      ;
; -1.438 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.464      ; 5.696      ;
; -1.424 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.451      ; 5.574      ;
; -1.401 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.458      ; 5.558      ;
; -1.394 ; super_register_bank:inst2|Working_register[0]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.542        ; 2.626      ; 4.122      ;
; -1.393 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.707      ; 5.299      ;
; -1.388 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.460      ; 5.641      ;
; -1.340 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.457      ; 5.590      ;
; -1.318 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.969      ; 4.555      ;
; -1.317 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.447      ; 5.455      ;
; -1.311 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.702      ; 5.617      ;
; -1.309 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.704      ; 5.514      ;
; -1.250 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.700      ; 5.743      ;
; -1.244 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.707      ; 5.149      ;
; -1.207 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.707      ; 5.613      ;
; -1.202 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.702      ; 5.603      ;
; -1.195 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.707      ; 5.696      ;
; -1.181 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.694      ; 5.574      ;
; -1.158 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.701      ; 5.558      ;
; -1.145 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.703      ; 5.641      ;
; -1.136 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.464      ; 5.299      ;
; -1.104 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.969      ; 4.348      ;
; -1.097 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.700      ; 5.590      ;
; -1.074 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.690      ; 5.455      ;
; -0.987 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.464      ; 5.149      ;
; -0.893 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.707      ; 5.299      ;
; -0.818 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.969      ; 4.555      ;
; -0.744 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.707      ; 5.149      ;
; -0.604 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.969      ; 4.348      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.204 ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.416        ; 0.069      ; 1.638      ;
; -1.051 ; fetch:inst4|PC[10]~1                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.916        ; -1.119     ; 0.797      ;
; -0.402 ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.916        ; 0.069      ; 1.336      ;
; 6.309  ; fetch:inst4|PC[1]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 7.916        ; -0.130     ; 1.486      ;
; 6.319  ; fetch:inst4|PC[5]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 7.916        ; -0.130     ; 1.476      ;
; 6.652  ; fetch:inst4|PC[4]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 7.916        ; -0.130     ; 1.143      ;
; 6.665  ; fetch:inst4|PC[0]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 7.916        ; -0.130     ; 1.130      ;
; 6.667  ; fetch:inst4|PC[6]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 7.916        ; -0.115     ; 1.143      ;
; 6.725  ; fetch:inst4|PC[7]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 7.916        ; -0.115     ; 1.085      ;
; 7.051  ; fetch:inst4|PC[2]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 7.916        ; -0.130     ; 0.744      ;
; 7.071  ; fetch:inst4|PC[3]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 7.916        ; -0.130     ; 0.724      ;
; 7.439  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 7.916        ; 2.139      ; 2.625      ;
; 27.454 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 27.916       ; 2.139      ; 2.610      ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                       ;
+--------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.719 ; MIR:MIR2|ALUC_OUT[0] ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                              ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.041        ; -0.103     ; 0.699      ;
; -0.287 ; ALU:inst5|cy_out     ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                              ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.541        ; -0.530     ; 0.235      ;
; -0.258 ; MIR:MIR2|ALUC_OUT[0] ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                              ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.541        ; -0.103     ; 0.738      ;
; 2.138  ; MIR:MIR2|ALUC_OUT[1] ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[3] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 3.125        ; -0.092     ; 0.882      ;
; 2.153  ; MIR:MIR2|ALUC_OUT[3] ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[3] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 3.125        ; -0.092     ; 0.867      ;
; 2.216  ; MIR:MIR2|ALUC_OUT[2] ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[3] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 3.125        ; -0.092     ; 0.804      ;
; 39.601 ; carry_block:inst8|cy ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 0.350      ;
+--------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'nRST'                                                                                                                                                          ;
+-------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node              ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.263 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 1.000        ; 3.069      ; 2.250      ;
; 1.318 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 1.000        ; 3.069      ; 2.195      ;
+-------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'nRST'                                                                                                                                                            ;
+--------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node              ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -1.252 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 0.000        ; 3.258      ; 2.086      ;
; -1.197 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 0.000        ; 3.258      ; 2.141      ;
+--------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.519 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.343      ; 3.952      ;
; -0.449 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.273      ; 3.952      ;
; -0.149 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.345      ; 4.324      ;
; -0.139 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.346      ; 4.335      ;
; -0.079 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.275      ; 4.324      ;
; -0.069 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.276      ; 4.335      ;
; -0.067 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.351      ; 4.412      ;
; -0.059 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.344      ; 4.413      ;
; -0.055 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.351      ; 4.424      ;
; -0.039 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.343      ; 3.952      ;
; -0.024 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.344      ; 4.448      ;
; -0.014 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.347      ; 4.461      ;
; -0.010 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.350      ; 4.468      ;
; -0.003 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.281      ; 4.406      ;
; -0.003 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.333      ; 4.458      ;
; 0.011  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.274      ; 4.413      ;
; 0.012  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.345      ; 4.485      ;
; 0.015  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.281      ; 4.424      ;
; 0.019  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.350      ; 4.497      ;
; 0.023  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.336      ; 4.487      ;
; 0.031  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.273      ; 3.952      ;
; 0.046  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.274      ; 4.448      ;
; 0.056  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.277      ; 4.461      ;
; 0.060  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.280      ; 4.468      ;
; 0.067  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.263      ; 4.458      ;
; 0.082  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.275      ; 4.485      ;
; 0.089  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.280      ; 4.497      ;
; 0.093  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.266      ; 4.487      ;
; 0.144  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.314      ; 3.586      ;
; 0.331  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.345      ; 4.324      ;
; 0.336  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.314      ; 3.778      ;
; 0.341  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.346      ; 4.335      ;
; 0.401  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.275      ; 4.324      ;
; 0.407  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.351      ; 4.406      ;
; 0.411  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.276      ; 4.335      ;
; 0.421  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.344      ; 4.413      ;
; 0.425  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.351      ; 4.424      ;
; 0.456  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.344      ; 4.448      ;
; 0.466  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.347      ; 4.461      ;
; 0.470  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.350      ; 4.468      ;
; 0.477  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.333      ; 4.458      ;
; 0.483  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.281      ; 4.412      ;
; 0.491  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.274      ; 4.413      ;
; 0.492  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.345      ; 4.485      ;
; 0.495  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.281      ; 4.424      ;
; 0.499  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.350      ; 4.497      ;
; 0.503  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.336      ; 4.487      ;
; 0.526  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.274      ; 4.448      ;
; 0.536  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.277      ; 4.461      ;
; 0.540  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.280      ; 4.468      ;
; 0.547  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.263      ; 4.458      ;
; 0.562  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.275      ; 4.485      ;
; 0.569  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.280      ; 4.497      ;
; 0.573  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.266      ; 4.487      ;
; 0.618  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.314      ; 3.580      ;
; 0.777  ; super_register_bank:inst2|Working_register[13]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 3.411      ; 3.800      ;
; 0.816  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.314      ; 3.778      ;
; 0.826  ; super_register_bank:inst2|Working_register[14]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 3.411      ; 3.849      ;
; 0.829  ; super_register_bank:inst2|Working_register[15]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 3.411      ; 3.852      ;
; 0.834  ; carry_block:inst8|cy                                                                                     ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.541       ; 3.417      ; 3.780      ;
; 0.852  ; super_register_bank:inst2|Working_register[9]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 3.411      ; 3.875      ;
; 0.901  ; super_register_bank:inst2|Working_register[11]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 3.411      ; 3.924      ;
; 0.946  ; super_register_bank:inst2|Working_register[4]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 3.223      ; 3.781      ;
; 0.996  ; super_register_bank:inst2|Working_register[1]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 3.223      ; 3.831      ;
; 1.000  ; super_register_bank:inst2|Working_register[6]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 3.223      ; 3.835      ;
; 1.027  ; super_register_bank:inst2|Working_register[0]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 3.223      ; 3.862      ;
; 1.044  ; super_register_bank:inst2|Working_register[10]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 3.411      ; 4.067      ;
; 1.052  ; super_register_bank:inst2|Working_register[12]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 3.411      ; 4.075      ;
; 1.123  ; super_register_bank:inst2|Working_register[8]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 3.223      ; 3.958      ;
; 1.208  ; super_register_bank:inst2|Working_register[7]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 3.223      ; 4.043      ;
; 1.222  ; super_register_bank:inst2|Working_register[3]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 3.223      ; 4.057      ;
; 1.263  ; super_register_bank:inst2|Working_register[5]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 3.223      ; 4.098      ;
; 1.331  ; super_register_bank:inst2|Working_register[2]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.458       ; 3.411      ; 4.354      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+--------+---------------------------------------------------+------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                      ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.093 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~4          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.056      ; 2.047      ;
; -0.092 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~5          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.056      ; 2.048      ;
; -0.090 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~0          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.056      ; 2.050      ;
; -0.088 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~8          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.056      ; 2.052      ;
; -0.088 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~9          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.056      ; 2.052      ;
; -0.087 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~7          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.056      ; 2.053      ;
; -0.087 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~1          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.056      ; 2.053      ;
; -0.053 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~6          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.056      ; 2.087      ;
; -0.051 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~3          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.052      ; 2.085      ;
; 0.148  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~10         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.052      ; 2.284      ;
; 0.162  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~20         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.056      ; 2.302      ;
; 0.209  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~2          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.052      ; 2.345      ;
; 0.240  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~19         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.056      ; 2.380      ;
; 0.288  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[6]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.254      ; 2.626      ;
; 0.295  ; fetch:inst4|tos[15]                               ; fetch:inst4|tos[15]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.423      ;
; 0.296  ; fetch:inst4|tos[31]                               ; fetch:inst4|tos[31]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.424      ;
; 0.296  ; fetch:inst4|tos[13]                               ; fetch:inst4|tos[13]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.424      ;
; 0.297  ; fetch:inst4|tos[1]                                ; fetch:inst4|tos[1]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297  ; fetch:inst4|tos[21]                               ; fetch:inst4|tos[21]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297  ; fetch:inst4|tos[19]                               ; fetch:inst4|tos[19]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297  ; fetch:inst4|tos[17]                               ; fetch:inst4|tos[17]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297  ; fetch:inst4|tos[11]                               ; fetch:inst4|tos[11]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297  ; fetch:inst4|tos[7]                                ; fetch:inst4|tos[7]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.298  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~17         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.056      ; 2.438      ;
; 0.298  ; fetch:inst4|tos[25]                               ; fetch:inst4|tos[25]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298  ; fetch:inst4|tos[23]                               ; fetch:inst4|tos[23]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298  ; fetch:inst4|tos[22]                               ; fetch:inst4|tos[22]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[8]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298  ; fetch:inst4|tos[2]                                ; fetch:inst4|tos[2]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.299  ; fetch:inst4|tos[30]                               ; fetch:inst4|tos[30]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299  ; fetch:inst4|tos[4]                                ; fetch:inst4|tos[4]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.300  ; fetch:inst4|tos[28]                               ; fetch:inst4|tos[28]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.428      ;
; 0.300  ; fetch:inst4|tos[26]                               ; fetch:inst4|tos[26]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.428      ;
; 0.301  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~32         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.242      ; 2.627      ;
; 0.307  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[8]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.254      ; 2.645      ;
; 0.308  ; fetch:inst4|tos[0]                                ; fetch:inst4|tos[0]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.436      ;
; 0.315  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~14         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.247      ; 2.646      ;
; 0.348  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~43         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.258      ; 2.690      ;
; 0.355  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~40         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.056      ; 2.495      ;
; 0.355  ; fetch:inst4|tos[18]                               ; fetch:inst4|tos[18]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.483      ;
; 0.357  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[7]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.254      ; 2.695      ;
; 0.357  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[9]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.485      ;
; 0.359  ; fetch:inst4|tos[5]                                ; fetch:inst4|tos[5]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.487      ;
; 0.360  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~26         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.057      ; 2.501      ;
; 0.360  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[6]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.488      ;
; 0.365  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~37         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.057      ; 2.506      ;
; 0.365  ; fetch:inst4|tos[29]                               ; fetch:inst4|tos[29]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.493      ;
; 0.365  ; fetch:inst4|tos[12]                               ; fetch:inst4|tos[12]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.493      ;
; 0.366  ; fetch:inst4|tos[20]                               ; fetch:inst4|tos[20]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.494      ;
; 0.366  ; fetch:inst4|tos[27]                               ; fetch:inst4|tos[27]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.494      ;
; 0.367  ; fetch:inst4|tos[24]                               ; fetch:inst4|tos[24]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.495      ;
; 0.367  ; fetch:inst4|tos[14]                               ; fetch:inst4|tos[14]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.495      ;
; 0.367  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[10]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.495      ;
; 0.367  ; fetch:inst4|tos[3]                                ; fetch:inst4|tos[3]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.495      ;
; 0.368  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~42         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.057      ; 2.509      ;
; 0.369  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.254      ; 2.707      ;
; 0.381  ; fetch:inst4|tos[16]                               ; fetch:inst4|tos[16]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.509      ;
; 0.393  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~28         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.057      ; 2.534      ;
; 0.395  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~39         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.057      ; 2.536      ;
; 0.396  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~21         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.056      ; 2.536      ;
; 0.439  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~12         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.055      ; 2.578      ;
; 0.442  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~23         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.055      ; 2.581      ;
; 0.445  ; fetch:inst4|tos[13]                               ; fetch:inst4|tos[14]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.573      ;
; 0.446  ; fetch:inst4|tos[21]                               ; fetch:inst4|tos[22]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.574      ;
; 0.446  ; fetch:inst4|tos[7]                                ; fetch:inst4|tos[8]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.574      ;
; 0.446  ; fetch:inst4|tos[1]                                ; fetch:inst4|tos[2]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.574      ;
; 0.446  ; fetch:inst4|tos[17]                               ; fetch:inst4|tos[18]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.574      ;
; 0.446  ; fetch:inst4|tos[11]                               ; fetch:inst4|tos[12]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.574      ;
; 0.446  ; fetch:inst4|tos[19]                               ; fetch:inst4|tos[20]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.574      ;
; 0.447  ; fetch:inst4|tos[25]                               ; fetch:inst4|tos[26]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.575      ;
; 0.447  ; fetch:inst4|tos[23]                               ; fetch:inst4|tos[24]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.575      ;
; 0.447  ; fetch:inst4|tos[15]                               ; fetch:inst4|tos[16]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.572      ;
; 0.449  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~36         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.057      ; 2.590      ;
; 0.453  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~25         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.057      ; 2.594      ;
; 0.454  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[5]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.269      ; 2.807      ;
; 0.455  ; fetch:inst4|tos[0]                                ; fetch:inst4|tos[1]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.583      ;
; 0.456  ; fetch:inst4|tos[22]                               ; fetch:inst4|tos[23]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.584      ;
; 0.456  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[9]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.584      ;
; 0.456  ; fetch:inst4|tos[2]                                ; fetch:inst4|tos[3]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.584      ;
; 0.457  ; fetch:inst4|tos[30]                               ; fetch:inst4|tos[31]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.457  ; fetch:inst4|tos[4]                                ; fetch:inst4|tos[5]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.458  ; fetch:inst4|tos[28]                               ; fetch:inst4|tos[29]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.586      ;
; 0.458  ; fetch:inst4|tos[26]                               ; fetch:inst4|tos[27]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.586      ;
; 0.458  ; fetch:inst4|tos[0]                                ; fetch:inst4|tos[2]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.586      ;
; 0.459  ; fetch:inst4|tos[2]                                ; fetch:inst4|tos[4]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.587      ;
; 0.459  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[10]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.587      ;
; 0.459  ; fetch:inst4|tos[22]                               ; fetch:inst4|tos[24]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.587      ;
; 0.460  ; fetch:inst4|tos[4]                                ; fetch:inst4|tos[6]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.588      ;
; 0.461  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[4]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.269      ; 2.814      ;
; 0.461  ; fetch:inst4|tos[28]                               ; fetch:inst4|tos[30]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.589      ;
; 0.461  ; fetch:inst4|tos[26]                               ; fetch:inst4|tos[28]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.589      ;
; 0.462  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[9]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.269      ; 2.815      ;
; 0.470  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~27         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.262      ; 2.816      ;
; 0.487  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[1]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.269      ; 2.840      ;
; 0.488  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[0]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.269      ; 2.841      ;
; 0.506  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[10]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.634      ;
; 0.508  ; fetch:inst4|tos[13]                               ; fetch:inst4|tos[15]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.636      ;
; 0.508  ; fetch:inst4|tos[5]                                ; fetch:inst4|tos[6]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.636      ;
; 0.509  ; fetch:inst4|tos[11]                               ; fetch:inst4|tos[13]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.637      ;
; 0.509  ; fetch:inst4|tos[19]                               ; fetch:inst4|tos[21]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.637      ;
+--------+---------------------------------------------------+------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'MIR:MIR2|ALUC_OUT[0]'                                                                                                                                             ;
+-------+------------------------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node          ; Launch Clock                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; 0.033 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[1]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.000      ; 2.138      ;
; 0.083 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[10]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.886      ; 2.074      ;
; 0.126 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[4]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.887      ; 2.118      ;
; 0.137 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[9]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.885      ; 2.127      ;
; 0.139 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[2]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.931      ; 2.175      ;
; 0.193 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[5]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.953      ; 2.251      ;
; 0.202 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[14]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.887      ; 2.194      ;
; 0.205 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|cy_out ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 0.427      ; 0.737      ;
; 0.214 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[11]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.879      ; 2.198      ;
; 0.217 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[12]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.881      ; 2.203      ;
; 0.223 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[8]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.886      ; 2.214      ;
; 0.233 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[3]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.900      ; 2.238      ;
; 0.242 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[7]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.885      ; 2.232      ;
; 0.243 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[13]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.886      ; 2.234      ;
; 0.248 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[0]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.898      ; 2.251      ;
; 0.288 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[6]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.886      ; 2.279      ;
; 0.336 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[15]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.886      ; 2.327      ;
; 0.351 ; carry_block:inst8|cy                           ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; -0.041       ; 2.103      ; 2.483      ;
; 0.385 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.989      ; 1.528      ;
; 0.417 ; carry_block:inst8|cy                           ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; -0.041       ; 1.989      ; 2.435      ;
; 0.488 ; carry_block:inst8|cy                           ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; -0.041       ; 2.034      ; 2.551      ;
; 0.493 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.984      ; 1.631      ;
; 0.514 ; carry_block:inst8|cy                           ; ALU:inst5|z[5]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; -0.041       ; 2.056      ; 2.599      ;
; 0.517 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.001      ; 1.672      ;
; 0.523 ; carry_block:inst8|cy                           ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; -0.041       ; 1.990      ; 2.542      ;
; 0.530 ; carry_block:inst8|cy                           ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; -0.041       ; 1.989      ; 2.548      ;
; 0.548 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.034      ; 1.736      ;
; 0.557 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.984      ; 1.695      ;
; 0.566 ; carry_block:inst8|cy                           ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; -0.041       ; 1.982      ; 2.577      ;
; 0.574 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.034      ; 1.762      ;
; 0.578 ; carry_block:inst8|cy                           ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; -0.041       ; 1.990      ; 2.597      ;
; 0.578 ; carry_block:inst8|cy                           ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; -0.041       ; 2.003      ; 2.610      ;
; 0.579 ; carry_block:inst8|cy                           ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; -0.041       ; 1.984      ; 2.592      ;
; 0.582 ; carry_block:inst8|cy                           ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; -0.041       ; 2.001      ; 2.612      ;
; 0.585 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.001      ; 1.740      ;
; 0.586 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.103      ; 1.843      ;
; 0.593 ; carry_block:inst8|cy                           ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; -0.041       ; 1.989      ; 2.611      ;
; 0.594 ; carry_block:inst8|cy                           ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; -0.041       ; 1.988      ; 2.611      ;
; 0.599 ; carry_block:inst8|cy                           ; ALU:inst5|z[6]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; -0.041       ; 1.989      ; 2.617      ;
; 0.601 ; carry_block:inst8|cy                           ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; -0.041       ; 1.989      ; 2.619      ;
; 0.611 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|cy_out ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 0.427      ; 0.663      ;
; 0.612 ; carry_block:inst8|cy                           ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; -0.041       ; 1.988      ; 2.629      ;
; 0.613 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.982      ; 1.749      ;
; 0.615 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.989      ; 1.758      ;
; 0.615 ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.988      ; 1.757      ;
; 0.627 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.103      ; 1.884      ;
; 0.630 ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[5]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.056      ; 1.840      ;
; 0.641 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.990      ; 1.785      ;
; 0.649 ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.989      ; 1.792      ;
; 0.653 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.990      ; 1.797      ;
; 0.664 ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.001      ; 1.819      ;
; 0.667 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[10]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 1.886      ; 2.178      ;
; 0.676 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[5]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.056      ; 1.886      ;
; 0.688 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.989      ; 1.831      ;
; 0.694 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[9]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 1.885      ; 2.204      ;
; 0.702 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[4]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 1.887      ; 2.214      ;
; 0.703 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[1]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 2.000      ; 2.328      ;
; 0.706 ; constant_reg:inst6|k_out[1]                    ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.909      ; 1.769      ;
; 0.710 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.982      ; 1.846      ;
; 0.723 ; constant_reg:inst6|k_out[2]                    ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.840      ; 1.717      ;
; 0.735 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[2]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 1.931      ; 2.291      ;
; 0.741 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.990      ; 1.885      ;
; 0.755 ; constant_reg:inst6|k_out[6]                    ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.794      ; 1.703      ;
; 0.758 ; constant_reg:inst6|k_out[15]                   ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.798      ; 1.710      ;
; 0.760 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[5]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 1.953      ; 2.338      ;
; 0.779 ; constant_reg:inst6|k_out[3]                    ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.809      ; 1.742      ;
; 0.781 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[8]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 1.886      ; 2.292      ;
; 0.782 ; constant_reg:inst6|k_out[6]                    ; ALU:inst5|z[6]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.795      ; 1.731      ;
; 0.782 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.990      ; 1.926      ;
; 0.786 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.989      ; 1.929      ;
; 0.793 ; MIR:MIR1|KMux_OUT                              ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.913      ; 1.860      ;
; 0.803 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[0]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 1.898      ; 2.326      ;
; 0.807 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[14]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 1.887      ; 2.319      ;
; 0.812 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[12]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 1.881      ; 2.318      ;
; 0.814 ; constant_reg:inst6|k_out[5]                    ; ALU:inst5|z[5]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.876      ; 1.844      ;
; 0.814 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[6]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.989      ; 1.957      ;
; 0.819 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.989      ; 1.962      ;
; 0.819 ; constant_reg:inst6|k_out[7]                    ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.792      ; 1.765      ;
; 0.820 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.989      ; 1.963      ;
; 0.823 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[7]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 1.885      ; 2.333      ;
; 0.824 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[11]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 1.879      ; 2.328      ;
; 0.827 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.989      ; 1.970      ;
; 0.830 ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.989      ; 1.973      ;
; 0.831 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[3]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 1.900      ; 2.356      ;
; 0.840 ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.103      ; 2.097      ;
; 0.847 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[13]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 1.886      ; 2.358      ;
; 0.850 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.988      ; 1.992      ;
; 0.850 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.989      ; 1.993      ;
; 0.862 ; constant_reg:inst6|k_out[8]                    ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.798      ; 1.814      ;
; 0.865 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 2.003      ; 2.022      ;
; 0.865 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[6]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.989      ; 2.008      ;
; 0.867 ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.988      ; 2.009      ;
; 0.867 ; constant_reg:inst6|k_out[5]                    ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.808      ; 1.829      ;
; 0.868 ; constant_reg:inst6|k_out[4]                    ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.808      ; 1.830      ;
; 0.869 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[6]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 1.886      ; 2.380      ;
; 0.871 ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.988      ; 2.013      ;
; 0.873 ; constant_reg:inst6|k_out[3]                    ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.794      ; 1.821      ;
; 0.874 ; constant_reg:inst6|k_out[1]                    ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.840      ; 1.868      ;
; 0.877 ; super_register_bank:inst2|Working_register[14] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; -0.958       ; 1.984      ; 1.973      ;
; 0.886 ; constant_reg:inst6|k_out[2]                    ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; -0.916       ; 1.794      ; 1.834      ;
+-------+------------------------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                       ;
+-------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.187 ; carry_block:inst8|cy ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.669 ; MIR:MIR2|ALUC_OUT[0] ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                              ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.459       ; 0.140      ; 0.639      ;
; 0.743 ; ALU:inst5|cy_out     ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                              ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.459       ; -0.272     ; 0.196      ;
; 1.124 ; MIR:MIR2|ALUC_OUT[0] ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                              ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.959       ; 0.140      ; 0.594      ;
; 2.327 ; MIR:MIR2|ALUC_OUT[2] ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[3] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -1.875       ; 0.092      ; 0.648      ;
; 2.367 ; MIR:MIR2|ALUC_OUT[3] ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[3] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -1.875       ; 0.092      ; 0.688      ;
; 2.372 ; MIR:MIR2|ALUC_OUT[1] ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[3] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -1.875       ; 0.092      ; 0.693      ;
+-------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.645 ; MIR:MIR1|ALUC_OUT[2]                                                                                     ; MIR:MIR2|ALUC_OUT[2]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.154     ; 0.575      ;
; 0.753 ; MIR:MIR2|Type_OUT[6]                                                                                     ; MIR:MIR3|Type_OUT[6]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.167     ; 0.670      ;
; 0.830 ; MIR:MIR1|ALUC_OUT[1]                                                                                     ; MIR:MIR2|ALUC_OUT[1]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.149     ; 0.765      ;
; 0.846 ; MIR:MIR1|ALUC_OUT[0]                                                                                     ; MIR:MIR2|ALUC_OUT[0]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.167     ; 0.763      ;
; 0.853 ; MIR:MIR2|SelC_OUT[1]                                                                                     ; MIR:MIR3|SelC_OUT[1]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 0.990      ;
; 1.087 ; MIR:MIR2|SelC_OUT[3]                                                                                     ; MIR:MIR3|SelC_OUT[3]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.149     ; 1.022      ;
; 1.111 ; MIR:MIR2|SelC_OUT[4]                                                                                     ; MIR:MIR3|SelC_OUT[4]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.149     ; 1.046      ;
; 1.126 ; MIR:MIR1|ALUC_OUT[3]                                                                                     ; MIR:MIR2|ALUC_OUT[3]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.166     ; 1.044      ;
; 1.151 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.336      ; 1.715      ;
; 1.205 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.346      ; 1.779      ;
; 1.221 ; MIR:MIR2|SelC_OUT[2]                                                                                     ; MIR:MIR3|SelC_OUT[2]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.150     ; 1.155      ;
; 1.232 ; MIR:MIR2|SelC_OUT[5]                                                                                     ; MIR:MIR3|SelC_OUT[5]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.135     ; 1.181      ;
; 1.259 ; MIR:MIR2|SelC_OUT[0]                                                                                     ; MIR:MIR3|SelC_OUT[0]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.153     ; 1.190      ;
; 1.294 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.339      ; 1.861      ;
; 1.348 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.344      ; 1.920      ;
; 1.351 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.140      ; 1.719      ;
; 1.371 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.359      ; 1.958      ;
; 1.377 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.346      ; 1.951      ;
; 1.387 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.339      ; 1.954      ;
; 1.387 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.343      ; 1.958      ;
; 1.390 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.343      ; 1.961      ;
; 1.393 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.339      ; 1.960      ;
; 1.393 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.328      ; 1.949      ;
; 1.414 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.346      ; 1.988      ;
; 1.431 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.328      ; 1.987      ;
; 1.463 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.343      ; 2.034      ;
; 1.511 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.343      ; 2.082      ;
; 1.531 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.147      ; 1.906      ;
; 1.551 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.339      ; 2.118      ;
; 1.651 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.336      ; 1.715      ;
; 1.660 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.147      ; 2.035      ;
; 1.705 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.346      ; 1.779      ;
; 1.731 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.147      ; 2.106      ;
; 1.793 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.147      ; 2.168      ;
; 1.794 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.339      ; 1.861      ;
; 1.848 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.344      ; 1.920      ;
; 1.851 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.140      ; 1.719      ;
; 1.871 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.359      ; 1.958      ;
; 1.877 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.346      ; 1.951      ;
; 1.887 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.339      ; 1.954      ;
; 1.887 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.343      ; 1.958      ;
; 1.890 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.343      ; 1.961      ;
; 1.893 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.339      ; 1.960      ;
; 1.893 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.328      ; 1.949      ;
; 1.914 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.346      ; 1.988      ;
; 1.931 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.328      ; 1.987      ;
; 1.963 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.343      ; 2.034      ;
; 2.011 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.343      ; 2.082      ;
; 2.031 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.147      ; 1.906      ;
; 2.051 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.339      ; 2.118      ;
; 2.160 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.147      ; 2.035      ;
; 2.231 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.147      ; 2.106      ;
; 2.293 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.147      ; 2.168      ;
; 2.690 ; UC_1:UC1|SelC_out[4]                                                                                     ; MIR:MIR2|SelC_OUT[4]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.021      ; 0.315      ;
; 2.690 ; UC_1:UC1|Type_out[6]                                                                                     ; MIR:MIR2|Type_OUT[6]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.020      ; 0.314      ;
; 2.708 ; MIR:MIR1|SelC_OUT[3]                                                                                     ; UC_1:UC1|SelC_out[3]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.072      ; 0.384      ;
; 2.730 ; MIR:MIR1|SelC_OUT[5]                                                                                     ; UC_1:UC1|SelC_out[5]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.056      ; 0.390      ;
; 2.750 ; UC_1:UC1|SelC_out[3]                                                                                     ; MIR:MIR2|SelC_OUT[3]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.021      ; 0.375      ;
; 2.750 ; UC_1:UC1|SelC_out[2]                                                                                     ; MIR:MIR2|SelC_OUT[2]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.020      ; 0.374      ;
; 2.754 ; MIR:MIR1|SelC_OUT[2]                                                                                     ; UC_1:UC1|SelC_out[2]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.071      ; 0.429      ;
; 2.764 ; UC_1:UC1|SelC_out[0]                                                                                     ; MIR:MIR2|SelC_OUT[0]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.021      ; 0.389      ;
; 2.770 ; UC_1:UC1|SelC_out[5]                                                                                     ; MIR:MIR2|SelC_OUT[5]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.215      ; 0.589      ;
; 2.807 ; MIR:MIR1|Type_OUT[6]                                                                                     ; UC_1:UC1|Type_out[6]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.071      ; 0.482      ;
; 2.812 ; MIR:MIR1|SelC_OUT[4]                                                                                     ; UC_1:UC1|SelC_out[4]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.072      ; 0.488      ;
; 2.835 ; UC_1:UC1|SelC_out[1]                                                                                     ; MIR:MIR2|SelC_OUT[1]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.019      ; 0.458      ;
; 2.923 ; MIR:MIR1|SelC_OUT[0]                                                                                     ; UC_1:UC1|SelC_out[0]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; 0.071      ; 0.598      ;
; 3.034 ; decoder:inst1|Sel_C[0]                                                                                   ; MIR:MIR1|SelC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -3.103     ; 0.031      ;
; 3.039 ; decoder:inst1|Type[6]                                                                                    ; MIR:MIR1|Type_OUT[6]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -3.108     ; 0.031      ;
; 3.040 ; decoder:inst1|ALUC[0]                                                                                    ; MIR:MIR1|ALUC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -3.109     ; 0.031      ;
; 3.041 ; decoder:inst1|Sel_C[2]                                                                                   ; MIR:MIR1|SelC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -3.110     ; 0.031      ;
; 3.044 ; decoder:inst1|ALUC[3]                                                                                    ; MIR:MIR1|ALUC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -3.113     ; 0.031      ;
; 3.044 ; decoder:inst1|Sel_C[1]                                                                                   ; MIR:MIR1|SelC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -3.113     ; 0.031      ;
; 3.044 ; decoder:inst1|Sel_C[3]                                                                                   ; MIR:MIR1|SelC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -3.113     ; 0.031      ;
; 3.044 ; decoder:inst1|Sel_C[4]                                                                                   ; MIR:MIR1|SelC_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -3.113     ; 0.031      ;
; 3.050 ; decoder:inst1|KMux                                                                                       ; MIR:MIR1|KMux_OUT            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -3.119     ; 0.031      ;
; 3.050 ; decoder:inst1|ALUC[2]                                                                                    ; MIR:MIR1|ALUC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -3.119     ; 0.031      ;
; 3.079 ; MIR:MIR1|SelC_OUT[1]                                                                                     ; UC_1:UC1|SelC_out[1]         ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.500       ; -0.147     ; 0.536      ;
; 3.202 ; decoder:inst1|ALUC[1]                                                                                    ; MIR:MIR1|ALUC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -3.115     ; 0.187      ;
; 3.242 ; decoder:inst1|Sel_C[5]                                                                                   ; MIR:MIR1|SelC_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -3.311     ; 0.031      ;
; 3.260 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -3.104     ; 0.256      ;
; 3.278 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; -3.104     ; 0.274      ;
; 3.777 ; decoder:inst1|Sel_C[0]                                                                                   ; MIR:MIR1|SelC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -3.346     ; 0.031      ;
; 3.782 ; decoder:inst1|Type[6]                                                                                    ; MIR:MIR1|Type_OUT[6]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -3.351     ; 0.031      ;
; 3.783 ; decoder:inst1|ALUC[0]                                                                                    ; MIR:MIR1|ALUC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -3.352     ; 0.031      ;
; 3.784 ; decoder:inst1|Sel_C[2]                                                                                   ; MIR:MIR1|SelC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -3.353     ; 0.031      ;
; 3.787 ; decoder:inst1|ALUC[3]                                                                                    ; MIR:MIR1|ALUC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -3.356     ; 0.031      ;
; 3.787 ; decoder:inst1|Sel_C[1]                                                                                   ; MIR:MIR1|SelC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -3.356     ; 0.031      ;
; 3.787 ; decoder:inst1|Sel_C[3]                                                                                   ; MIR:MIR1|SelC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -3.356     ; 0.031      ;
; 3.787 ; decoder:inst1|Sel_C[4]                                                                                   ; MIR:MIR1|SelC_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -3.356     ; 0.031      ;
; 3.793 ; decoder:inst1|KMux                                                                                       ; MIR:MIR1|KMux_OUT            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -3.362     ; 0.031      ;
; 3.793 ; decoder:inst1|ALUC[2]                                                                                    ; MIR:MIR1|ALUC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -3.362     ; 0.031      ;
; 3.945 ; decoder:inst1|ALUC[1]                                                                                    ; MIR:MIR1|ALUC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -3.358     ; 0.187      ;
; 3.985 ; decoder:inst1|Sel_C[5]                                                                                   ; MIR:MIR1|SelC_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -3.554     ; 0.031      ;
; 4.003 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -3.347     ; 0.256      ;
; 4.021 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; -3.347     ; 0.274      ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.763  ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -0.084       ; 0.320      ; 1.213      ;
; 1.276  ; fetch:inst4|PC[10]~1                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -0.084       ; -0.830     ; 0.576      ;
; 1.557  ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -0.584       ; 0.320      ; 1.507      ;
; 12.020 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -12.084      ; 2.239      ; 2.299      ;
; 32.008 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.084      ; 2.239      ; 2.287      ;
; 32.497 ; fetch:inst4|PC[3]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.084      ; 0.071      ; 0.608      ;
; 32.518 ; fetch:inst4|PC[2]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.084      ; 0.071      ; 0.629      ;
; 32.809 ; fetch:inst4|PC[7]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.084      ; 0.085      ; 0.934      ;
; 32.844 ; fetch:inst4|PC[6]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.084      ; 0.085      ; 0.969      ;
; 32.858 ; fetch:inst4|PC[0]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.084      ; 0.071      ; 0.969      ;
; 32.869 ; fetch:inst4|PC[4]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.084      ; 0.071      ; 0.980      ;
; 33.149 ; fetch:inst4|PC[5]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.084      ; 0.071      ; 1.260      ;
; 33.154 ; fetch:inst4|PC[1]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.084      ; 0.071      ; 1.265      ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                                              ;
+-------+-----------------+-----------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                       ; Launch Clock         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; 1.366 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r15[4]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.477     ; 0.031      ;
; 1.556 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r15[3]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.486     ; 0.212      ;
; 1.581 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r15[2]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.513     ; 0.210      ;
; 1.590 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r11[5]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.520     ; 0.212      ;
; 1.597 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r15[8]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.460     ; 0.279      ;
; 1.608 ; ALU:inst5|z[10] ; super_register_bank:inst2|r14[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.460     ; 0.290      ;
; 1.613 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r5[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.475     ; 0.280      ;
; 1.621 ; ALU:inst5|z[10] ; super_register_bank:inst2|r15[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.475     ; 0.288      ;
; 1.631 ; ALU:inst5|z[13] ; super_register_bank:inst2|r24[13]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.485     ; 0.288      ;
; 1.642 ; ALU:inst5|z[11] ; super_register_bank:inst2|r19[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.484     ; 0.300      ;
; 1.684 ; ALU:inst5|z[10] ; super_register_bank:inst2|r8[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.460     ; 0.366      ;
; 1.705 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r11[3]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.470     ; 0.377      ;
; 1.705 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r5[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.470     ; 0.377      ;
; 1.714 ; ALU:inst5|z[10] ; super_register_bank:inst2|r12[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.475     ; 0.381      ;
; 1.736 ; ALU:inst5|z[14] ; super_register_bank:inst2|r15[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.668     ; 0.210      ;
; 1.744 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r8[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.451     ; 0.435      ;
; 1.756 ; ALU:inst5|z[14] ; super_register_bank:inst2|r11[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.463     ; 0.435      ;
; 1.787 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r1[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.459     ; 0.470      ;
; 1.788 ; ALU:inst5|z[10] ; super_register_bank:inst2|r6[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.476     ; 0.454      ;
; 1.793 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r23[1]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.580     ; 0.355      ;
; 1.795 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r25[2]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.510     ; 0.427      ;
; 1.796 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r9[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.461     ; 0.477      ;
; 1.798 ; ALU:inst5|z[14] ; super_register_bank:inst2|r5[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.470     ; 0.470      ;
; 1.805 ; ALU:inst5|z[11] ; super_register_bank:inst2|r27[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.471     ; 0.476      ;
; 1.813 ; ALU:inst5|z[15] ; super_register_bank:inst2|r1[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.460     ; 0.495      ;
; 1.815 ; ALU:inst5|z[12] ; super_register_bank:inst2|r1[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.455     ; 0.502      ;
; 1.815 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r5[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.490     ; 0.467      ;
; 1.821 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r12[4]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.477     ; 0.486      ;
; 1.827 ; ALU:inst5|z[15] ; super_register_bank:inst2|r5[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.468     ; 0.501      ;
; 1.832 ; ALU:inst5|z[10] ; super_register_bank:inst2|r17[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.462     ; 0.512      ;
; 1.844 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r15[6]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.460     ; 0.526      ;
; 1.845 ; ALU:inst5|z[10] ; super_register_bank:inst2|r16[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.478     ; 0.509      ;
; 1.850 ; ALU:inst5|z[13] ; super_register_bank:inst2|r15[13]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.473     ; 0.519      ;
; 1.855 ; ALU:inst5|z[15] ; super_register_bank:inst2|r7[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.481     ; 0.516      ;
; 1.857 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r1[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.476     ; 0.523      ;
; 1.858 ; ALU:inst5|z[10] ; super_register_bank:inst2|r23[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.493     ; 0.507      ;
; 1.859 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r5[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.475     ; 0.526      ;
; 1.859 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r10[4]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.483     ; 0.518      ;
; 1.859 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r8[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.464     ; 0.537      ;
; 1.863 ; ALU:inst5|z[12] ; super_register_bank:inst2|r27[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.466     ; 0.539      ;
; 1.866 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r18[3]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.476     ; 0.532      ;
; 1.871 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r11[4]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.463     ; 0.550      ;
; 1.872 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r10[8]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.468     ; 0.546      ;
; 1.872 ; ALU:inst5|z[15] ; super_register_bank:inst2|r4[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.471     ; 0.543      ;
; 1.874 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r12[3]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.478     ; 0.538      ;
; 1.879 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r5[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.467     ; 0.554      ;
; 1.879 ; ALU:inst5|z[15] ; super_register_bank:inst2|r6[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.469     ; 0.552      ;
; 1.882 ; ALU:inst5|z[12] ; super_register_bank:inst2|r23[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.479     ; 0.545      ;
; 1.883 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r8[4]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.477     ; 0.548      ;
; 1.891 ; ALU:inst5|z[15] ; super_register_bank:inst2|r14[15]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.484     ; 0.549      ;
; 1.901 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r27[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.456     ; 0.587      ;
; 1.903 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r5[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.584     ; 0.461      ;
; 1.904 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r27[3]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.457     ; 0.589      ;
; 1.904 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r4[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.484     ; 0.562      ;
; 1.905 ; ALU:inst5|z[7]  ; super_register_bank:inst2|Working_register[7] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.468     ; 0.579      ;
; 1.908 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r15[9]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.459     ; 0.591      ;
; 1.908 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r19[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.482     ; 0.568      ;
; 1.909 ; ALU:inst5|z[15] ; super_register_bank:inst2|r2[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.462     ; 0.589      ;
; 1.911 ; ALU:inst5|z[12] ; super_register_bank:inst2|r18[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.463     ; 0.590      ;
; 1.912 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r24[2]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.525     ; 0.529      ;
; 1.912 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r9[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.473     ; 0.581      ;
; 1.915 ; ALU:inst5|z[11] ; super_register_bank:inst2|r14[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.468     ; 0.589      ;
; 1.915 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r9[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.664     ; 0.393      ;
; 1.916 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r12[9]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.474     ; 0.584      ;
; 1.916 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r8[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.514     ; 0.544      ;
; 1.916 ; ALU:inst5|z[15] ; super_register_bank:inst2|r26[15]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.483     ; 0.575      ;
; 1.917 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r19[3]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.483     ; 0.576      ;
; 1.917 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r20[2]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.505     ; 0.554      ;
; 1.918 ; ALU:inst5|z[14] ; super_register_bank:inst2|r25[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.470     ; 0.590      ;
; 1.918 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r10[6]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.468     ; 0.592      ;
; 1.922 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r14[7]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.485     ; 0.579      ;
; 1.925 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r27[1]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.580     ; 0.487      ;
; 1.928 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r17[8]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.462     ; 0.608      ;
; 1.929 ; ALU:inst5|z[14] ; super_register_bank:inst2|r24[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.467     ; 0.604      ;
; 1.930 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r3[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.479     ; 0.593      ;
; 1.930 ; ALU:inst5|z[15] ; super_register_bank:inst2|r9[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.665     ; 0.407      ;
; 1.932 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r11[9]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.460     ; 0.614      ;
; 1.932 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r23[2]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.520     ; 0.554      ;
; 1.934 ; ALU:inst5|z[11] ; super_register_bank:inst2|r11[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.455     ; 0.621      ;
; 1.936 ; ALU:inst5|z[14] ; super_register_bank:inst2|r27[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.473     ; 0.605      ;
; 1.937 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r26[3]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.472     ; 0.607      ;
; 1.938 ; ALU:inst5|z[12] ; super_register_bank:inst2|r8[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.455     ; 0.625      ;
; 1.939 ; ALU:inst5|z[11] ; super_register_bank:inst2|r18[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.469     ; 0.612      ;
; 1.941 ; ALU:inst5|z[12] ; super_register_bank:inst2|r19[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.462     ; 0.621      ;
; 1.943 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r12[5]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.528     ; 0.557      ;
; 1.944 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r18[9]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.467     ; 0.619      ;
; 1.944 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r4[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.449     ; 0.637      ;
; 1.944 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r16[8]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.478     ; 0.608      ;
; 1.944 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r20[4]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.483     ; 0.603      ;
; 1.944 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r26[1]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.592     ; 0.494      ;
; 1.946 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r5[4]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.480     ; 0.608      ;
; 1.946 ; ALU:inst5|z[15] ; super_register_bank:inst2|r15[15]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.463     ; 0.625      ;
; 1.949 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r10[7]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.481     ; 0.610      ;
; 1.952 ; ALU:inst5|z[10] ; super_register_bank:inst2|r3[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.480     ; 0.614      ;
; 1.954 ; ALU:inst5|z[13] ; super_register_bank:inst2|r8[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.475     ; 0.621      ;
; 1.954 ; ALU:inst5|z[8]  ; super_register_bank:inst2|Working_register[8] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.468     ; 0.628      ;
; 1.954 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r1[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.460     ; 0.636      ;
; 1.955 ; ALU:inst5|z[10] ; super_register_bank:inst2|r27[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.444     ; 0.653      ;
; 1.955 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r27[7]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.480     ; 0.617      ;
; 1.955 ; ALU:inst5|z[15] ; super_register_bank:inst2|r13[15]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; -1.460     ; 0.637      ;
+-------+-----------------+-----------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                              ;
+--------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.468 ; nRST      ; super_register_bank:inst2|r22[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.109     ; 1.744      ;
; -1.468 ; nRST      ; super_register_bank:inst2|r22[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.109     ; 1.744      ;
; -1.468 ; nRST      ; super_register_bank:inst2|r22[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.109     ; 1.744      ;
; -1.468 ; nRST      ; super_register_bank:inst2|r22[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.109     ; 1.744      ;
; -1.468 ; nRST      ; super_register_bank:inst2|r22[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.109     ; 1.744      ;
; -1.468 ; nRST      ; super_register_bank:inst2|r22[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.109     ; 1.744      ;
; -1.468 ; nRST      ; super_register_bank:inst2|r22[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.109     ; 1.744      ;
; -1.468 ; nRST      ; super_register_bank:inst2|r22[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.109     ; 1.744      ;
; -1.468 ; nRST      ; super_register_bank:inst2|r22[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.109     ; 1.744      ;
; -1.468 ; nRST      ; super_register_bank:inst2|r22[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.109     ; 1.744      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r7[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r9[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r13[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r7[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r9[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r7[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r13[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r7[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r9[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r13[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r7[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r7[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r13[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r9[7]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r13[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r7[7]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r9[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r13[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r7[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r9[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r7[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r7[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r9[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r13[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r9[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r13[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r7[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r13[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r9[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r7[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r9[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r9[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r7[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.463 ; nRST      ; super_register_bank:inst2|r9[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.750      ;
; -1.462 ; nRST      ; super_register_bank:inst2|r0[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.099     ; 1.748      ;
; -1.462 ; nRST      ; super_register_bank:inst2|r11[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.749      ;
; -1.462 ; nRST      ; super_register_bank:inst2|r0[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.099     ; 1.748      ;
; -1.462 ; nRST      ; super_register_bank:inst2|r0[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.099     ; 1.748      ;
; -1.462 ; nRST      ; super_register_bank:inst2|r11[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.749      ;
; -1.462 ; nRST      ; super_register_bank:inst2|r0[7]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.099     ; 1.748      ;
; -1.462 ; nRST      ; super_register_bank:inst2|r11[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.749      ;
; -1.462 ; nRST      ; super_register_bank:inst2|r5[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.101     ; 1.746      ;
; -1.462 ; nRST      ; super_register_bank:inst2|r11[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.749      ;
; -1.462 ; nRST      ; super_register_bank:inst2|r0[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.099     ; 1.748      ;
; -1.462 ; nRST      ; super_register_bank:inst2|r11[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.749      ;
; -1.462 ; nRST      ; super_register_bank:inst2|r0[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.099     ; 1.748      ;
; -1.462 ; nRST      ; super_register_bank:inst2|r11[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.749      ;
; -1.461 ; nRST      ; super_register_bank:inst2|Working_register[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.097     ; 1.749      ;
; -1.461 ; nRST      ; super_register_bank:inst2|r15[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.748      ;
; -1.461 ; nRST      ; super_register_bank:inst2|Working_register[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.097     ; 1.749      ;
; -1.461 ; nRST      ; super_register_bank:inst2|Working_register[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.097     ; 1.749      ;
; -1.461 ; nRST      ; super_register_bank:inst2|r15[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.748      ;
; -1.461 ; nRST      ; super_register_bank:inst2|Working_register[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.097     ; 1.749      ;
; -1.461 ; nRST      ; super_register_bank:inst2|Working_register[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.097     ; 1.749      ;
; -1.461 ; nRST      ; super_register_bank:inst2|Working_register[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.097     ; 1.749      ;
; -1.461 ; nRST      ; super_register_bank:inst2|r15[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.098     ; 1.748      ;
; -1.461 ; nRST      ; super_register_bank:inst2|Working_register[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.097     ; 1.749      ;
; -1.461 ; nRST      ; super_register_bank:inst2|Working_register[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.097     ; 1.749      ;
; -1.456 ; nRST      ; super_register_bank:inst2|r2[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.093     ; 1.748      ;
; -1.456 ; nRST      ; super_register_bank:inst2|r25[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.093     ; 1.748      ;
; -1.456 ; nRST      ; super_register_bank:inst2|r2[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.093     ; 1.748      ;
; -1.456 ; nRST      ; super_register_bank:inst2|r25[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.093     ; 1.748      ;
; -1.456 ; nRST      ; super_register_bank:inst2|r2[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.093     ; 1.748      ;
; -1.456 ; nRST      ; super_register_bank:inst2|r0[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.093     ; 1.748      ;
; -1.456 ; nRST      ; super_register_bank:inst2|r2[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.093     ; 1.748      ;
; -1.456 ; nRST      ; super_register_bank:inst2|r0[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.093     ; 1.748      ;
; -1.456 ; nRST      ; super_register_bank:inst2|r2[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.093     ; 1.748      ;
; -1.456 ; nRST      ; super_register_bank:inst2|r25[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.093     ; 1.748      ;
; -1.456 ; nRST      ; super_register_bank:inst2|r25[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.093     ; 1.748      ;
; -1.456 ; nRST      ; super_register_bank:inst2|r25[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.093     ; 1.748      ;
; -1.456 ; nRST      ; super_register_bank:inst2|r2[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.093     ; 1.748      ;
; -1.456 ; nRST      ; super_register_bank:inst2|r0[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.093     ; 1.748      ;
; -1.456 ; nRST      ; super_register_bank:inst2|r25[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.093     ; 1.748      ;
; -1.456 ; nRST      ; super_register_bank:inst2|r0[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.093     ; 1.748      ;
; -1.456 ; nRST      ; super_register_bank:inst2|r2[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.093     ; 1.748      ;
; -1.456 ; nRST      ; super_register_bank:inst2|r2[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.093     ; 1.748      ;
; -1.456 ; nRST      ; super_register_bank:inst2|r25[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.093     ; 1.748      ;
; -1.456 ; nRST      ; super_register_bank:inst2|r25[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.093     ; 1.748      ;
; -1.456 ; nRST      ; super_register_bank:inst2|r0[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.093     ; 1.748      ;
; -1.455 ; nRST      ; super_register_bank:inst2|r22[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.097     ; 1.743      ;
; -1.455 ; nRST      ; super_register_bank:inst2|r2[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.093     ; 1.747      ;
; -1.455 ; nRST      ; super_register_bank:inst2|r0[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.093     ; 1.747      ;
; -1.455 ; nRST      ; super_register_bank:inst2|r22[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.097     ; 1.743      ;
; -1.455 ; nRST      ; super_register_bank:inst2|r22[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.097     ; 1.743      ;
; -1.455 ; nRST      ; super_register_bank:inst2|r2[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.093     ; 1.747      ;
; -1.455 ; nRST      ; super_register_bank:inst2|r22[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.097     ; 1.743      ;
; -1.455 ; nRST      ; super_register_bank:inst2|r2[7]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.093     ; 1.747      ;
; -1.455 ; nRST      ; super_register_bank:inst2|r2[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.093     ; 1.747      ;
; -1.455 ; nRST      ; super_register_bank:inst2|r22[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.097     ; 1.743      ;
; -1.455 ; nRST      ; super_register_bank:inst2|r2[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.458        ; -0.093     ; 1.747      ;
+--------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                            ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.329 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.077      ; 1.749      ;
; -1.329 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.077      ; 1.749      ;
; -1.319 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.088      ; 1.750      ;
; -1.319 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.088      ; 1.750      ;
; -1.319 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.086      ; 1.748      ;
; -1.319 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.088      ; 1.750      ;
; -1.318 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.088      ; 1.749      ;
; -1.315 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.091      ; 1.749      ;
; -1.315 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.091      ; 1.749      ;
; -1.315 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.091      ; 1.749      ;
; -1.315 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.091      ; 1.749      ;
; -1.313 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.093      ; 1.749      ;
; -1.311 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.095      ; 1.749      ;
; -1.311 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.095      ; 1.749      ;
; -1.309 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.094      ; 1.746      ;
; -1.298 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.416        ; 0.108      ; 1.749      ;
; -0.449 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.077      ; 1.369      ;
; -0.449 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.077      ; 1.369      ;
; -0.438 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.088      ; 1.369      ;
; -0.438 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.088      ; 1.369      ;
; -0.438 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.086      ; 1.367      ;
; -0.438 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.088      ; 1.369      ;
; -0.438 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.088      ; 1.369      ;
; -0.434 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.091      ; 1.368      ;
; -0.434 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.091      ; 1.368      ;
; -0.434 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.091      ; 1.368      ;
; -0.434 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.091      ; 1.368      ;
; -0.432 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.093      ; 1.368      ;
; -0.431 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.095      ; 1.369      ;
; -0.431 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.095      ; 1.369      ;
; -0.428 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.094      ; 1.365      ;
; -0.417 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.916        ; 0.108      ; 1.368      ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                            ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.235 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.084      ; 1.746      ;
; -1.235 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.084      ; 1.746      ;
; -1.235 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.084      ; 1.746      ;
; -1.235 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.084      ; 1.746      ;
; -1.217 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.098      ; 1.742      ;
; -1.217 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.098      ; 1.742      ;
; -1.217 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.098      ; 1.742      ;
; -1.217 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.098      ; 1.742      ;
; -1.217 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.098      ; 1.742      ;
; -1.217 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.098      ; 1.742      ;
; -1.217 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.098      ; 1.742      ;
; -0.355 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.084      ; 1.366      ;
; -0.355 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.084      ; 1.366      ;
; -0.355 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.084      ; 1.366      ;
; -0.355 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.084      ; 1.366      ;
; -0.336 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.098      ; 1.361      ;
; -0.336 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.098      ; 1.361      ;
; -0.336 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.098      ; 1.361      ;
; -0.336 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.098      ; 1.361      ;
; -0.336 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.098      ; 1.361      ;
; -0.336 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.098      ; 1.361      ;
; -0.336 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.098      ; 1.361      ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                            ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.741 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.285      ;
; 0.741 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.285      ;
; 0.741 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.285      ;
; 0.741 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.285      ;
; 0.741 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.285      ;
; 0.741 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.285      ;
; 0.741 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.285      ;
; 0.760 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 1.289      ;
; 0.760 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 1.289      ;
; 0.760 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 1.289      ;
; 0.760 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 1.289      ;
; 1.628 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.350      ; 1.672      ;
; 1.628 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.350      ; 1.672      ;
; 1.628 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.350      ; 1.672      ;
; 1.628 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.350      ; 1.672      ;
; 1.628 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.350      ; 1.672      ;
; 1.628 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.350      ; 1.672      ;
; 1.628 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.350      ; 1.672      ;
; 1.646 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.335      ; 1.675      ;
; 1.646 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.335      ; 1.675      ;
; 1.646 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.335      ; 1.675      ;
; 1.646 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.335      ; 1.675      ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                 ;
+-------+-----------+-----------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                           ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.773 ; nRST      ; super_register_bank:inst2|r27[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.367      ; 1.292      ;
; 0.773 ; nRST      ; super_register_bank:inst2|r27[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.367      ; 1.292      ;
; 0.773 ; nRST      ; super_register_bank:inst2|r27[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.367      ; 1.292      ;
; 0.773 ; nRST      ; super_register_bank:inst2|r27[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.367      ; 1.292      ;
; 0.773 ; nRST      ; super_register_bank:inst2|r27[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.367      ; 1.292      ;
; 0.779 ; nRST      ; super_register_bank:inst2|r4[0]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.361      ; 1.292      ;
; 0.779 ; nRST      ; super_register_bank:inst2|r8[1]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.360      ; 1.291      ;
; 0.779 ; nRST      ; super_register_bank:inst2|r8[3]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.360      ; 1.291      ;
; 0.779 ; nRST      ; super_register_bank:inst2|r4[4]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.361      ; 1.292      ;
; 0.779 ; nRST      ; super_register_bank:inst2|r8[5]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.360      ; 1.291      ;
; 0.779 ; nRST      ; super_register_bank:inst2|r8[6]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.360      ; 1.291      ;
; 0.779 ; nRST      ; super_register_bank:inst2|r8[7]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.360      ; 1.291      ;
; 0.779 ; nRST      ; super_register_bank:inst2|r4[8]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.361      ; 1.292      ;
; 0.779 ; nRST      ; super_register_bank:inst2|r8[8]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.360      ; 1.291      ;
; 0.779 ; nRST      ; super_register_bank:inst2|r4[9]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.361      ; 1.292      ;
; 0.779 ; nRST      ; super_register_bank:inst2|r4[10]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.361      ; 1.292      ;
; 0.779 ; nRST      ; super_register_bank:inst2|r21[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.354      ; 1.285      ;
; 0.779 ; nRST      ; super_register_bank:inst2|r4[11]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.361      ; 1.292      ;
; 0.779 ; nRST      ; super_register_bank:inst2|r4[12]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.361      ; 1.292      ;
; 0.779 ; nRST      ; super_register_bank:inst2|r4[13]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.361      ; 1.292      ;
; 0.779 ; nRST      ; super_register_bank:inst2|r4[14]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.361      ; 1.292      ;
; 0.779 ; nRST      ; super_register_bank:inst2|r8[15]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.360      ; 1.291      ;
; 0.780 ; nRST      ; super_register_bank:inst2|r21[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.354      ; 1.286      ;
; 0.782 ; nRST      ; super_register_bank:inst2|r26[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.351      ; 1.285      ;
; 0.782 ; nRST      ; super_register_bank:inst2|r26[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.351      ; 1.285      ;
; 0.782 ; nRST      ; super_register_bank:inst2|r26[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.351      ; 1.285      ;
; 0.782 ; nRST      ; super_register_bank:inst2|r26[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.351      ; 1.285      ;
; 0.782 ; nRST      ; super_register_bank:inst2|r26[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.351      ; 1.285      ;
; 0.782 ; nRST      ; super_register_bank:inst2|r26[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.351      ; 1.285      ;
; 0.782 ; nRST      ; super_register_bank:inst2|r26[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.351      ; 1.285      ;
; 0.785 ; nRST      ; super_register_bank:inst2|r7[2]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.351      ; 1.288      ;
; 0.785 ; nRST      ; super_register_bank:inst2|r11[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.354      ; 1.291      ;
; 0.785 ; nRST      ; super_register_bank:inst2|r5[3]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.354      ; 1.291      ;
; 0.785 ; nRST      ; super_register_bank:inst2|r11[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.354      ; 1.291      ;
; 0.785 ; nRST      ; super_register_bank:inst2|r5[13]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.354      ; 1.291      ;
; 0.785 ; nRST      ; super_register_bank:inst2|r7[13]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.351      ; 1.288      ;
; 0.786 ; nRST      ; super_register_bank:inst2|r18[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.348      ; 1.286      ;
; 0.786 ; nRST      ; super_register_bank:inst2|r18[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.348      ; 1.286      ;
; 0.786 ; nRST      ; super_register_bank:inst2|r18[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.348      ; 1.286      ;
; 0.786 ; nRST      ; super_register_bank:inst2|r20[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.348      ; 1.286      ;
; 0.786 ; nRST      ; super_register_bank:inst2|r18[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.348      ; 1.286      ;
; 0.786 ; nRST      ; super_register_bank:inst2|r18[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.348      ; 1.286      ;
; 0.786 ; nRST      ; super_register_bank:inst2|r18[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.348      ; 1.286      ;
; 0.786 ; nRST      ; super_register_bank:inst2|r18[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.348      ; 1.286      ;
; 0.786 ; nRST      ; super_register_bank:inst2|r18[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.348      ; 1.286      ;
; 0.786 ; nRST      ; super_register_bank:inst2|r20[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.348      ; 1.286      ;
; 0.786 ; nRST      ; super_register_bank:inst2|r18[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.348      ; 1.286      ;
; 0.786 ; nRST      ; super_register_bank:inst2|r20[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.348      ; 1.286      ;
; 0.788 ; nRST      ; super_register_bank:inst2|r26[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.352      ; 1.292      ;
; 0.789 ; nRST      ; super_register_bank:inst2|r15[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.351      ; 1.292      ;
; 0.789 ; nRST      ; super_register_bank:inst2|r11[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.350      ; 1.291      ;
; 0.789 ; nRST      ; super_register_bank:inst2|r11[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.350      ; 1.291      ;
; 0.789 ; nRST      ; super_register_bank:inst2|r11[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.350      ; 1.291      ;
; 0.789 ; nRST      ; super_register_bank:inst2|r15[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.351      ; 1.292      ;
; 0.789 ; nRST      ; super_register_bank:inst2|r15[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.351      ; 1.292      ;
; 0.789 ; nRST      ; super_register_bank:inst2|r11[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.350      ; 1.291      ;
; 0.789 ; nRST      ; super_register_bank:inst2|r15[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.351      ; 1.292      ;
; 0.789 ; nRST      ; super_register_bank:inst2|r15[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.351      ; 1.292      ;
; 0.789 ; nRST      ; super_register_bank:inst2|r11[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.350      ; 1.291      ;
; 0.789 ; nRST      ; super_register_bank:inst2|r26[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.349      ; 1.290      ;
; 0.789 ; nRST      ; super_register_bank:inst2|r11[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.350      ; 1.291      ;
; 0.789 ; nRST      ; super_register_bank:inst2|r15[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.351      ; 1.292      ;
; 0.789 ; nRST      ; super_register_bank:inst2|r11[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.350      ; 1.291      ;
; 0.789 ; nRST      ; super_register_bank:inst2|r2[15]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.349      ; 1.290      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r13[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.351      ; 1.293      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r8[0]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.351      ; 1.293      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r9[0]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.350      ; 1.292      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r21[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.344      ; 1.286      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r1[1]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.351      ; 1.293      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r1[2]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.351      ; 1.293      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r13[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.351      ; 1.293      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r21[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.344      ; 1.286      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r21[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.344      ; 1.286      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r25[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.343      ; 1.285      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r9[3]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.350      ; 1.292      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r9[4]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.350      ; 1.292      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r13[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.351      ; 1.293      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r14[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.351      ; 1.293      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r21[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.344      ; 1.286      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r17[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.344      ; 1.286      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r19[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.344      ; 1.286      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r21[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.344      ; 1.286      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r25[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.343      ; 1.285      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r1[5]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.351      ; 1.293      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r1[6]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.351      ; 1.293      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r9[6]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.350      ; 1.292      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r21[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.344      ; 1.286      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r21[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.344      ; 1.286      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r25[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.343      ; 1.285      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r1[7]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.351      ; 1.293      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r1[8]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.351      ; 1.293      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r21[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.344      ; 1.286      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r17[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.344      ; 1.286      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r21[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.344      ; 1.286      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r1[9]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.351      ; 1.293      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r13[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.351      ; 1.293      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r8[9]   ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.351      ; 1.293      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r14[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.351      ; 1.293      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r8[10]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.351      ; 1.293      ;
; 0.790 ; nRST      ; super_register_bank:inst2|r25[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; -0.042       ; 0.343      ; 1.285      ;
+-------+-----------+-----------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                            ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.823 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.359      ; 1.292      ;
; 0.833 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.346      ; 1.289      ;
; 0.836 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.346      ; 1.292      ;
; 0.836 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.346      ; 1.292      ;
; 0.838 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.344      ; 1.292      ;
; 0.839 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.343      ; 1.292      ;
; 0.839 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.343      ; 1.292      ;
; 0.839 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.343      ; 1.292      ;
; 0.839 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.343      ; 1.292      ;
; 0.843 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.339      ; 1.292      ;
; 0.844 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.339      ; 1.293      ;
; 0.844 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.339      ; 1.293      ;
; 0.844 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.339      ; 1.293      ;
; 0.845 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.336      ; 1.291      ;
; 0.854 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.328      ; 1.292      ;
; 0.854 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.084       ; 0.328      ; 1.292      ;
; 1.709 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.359      ; 1.678      ;
; 1.719 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.346      ; 1.675      ;
; 1.722 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.346      ; 1.678      ;
; 1.722 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.346      ; 1.678      ;
; 1.724 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.344      ; 1.678      ;
; 1.725 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.343      ; 1.678      ;
; 1.725 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.343      ; 1.678      ;
; 1.725 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.343      ; 1.678      ;
; 1.725 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.343      ; 1.678      ;
; 1.729 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.339      ; 1.678      ;
; 1.730 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.339      ; 1.679      ;
; 1.730 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.339      ; 1.679      ;
; 1.730 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.339      ; 1.679      ;
; 1.731 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.336      ; 1.677      ;
; 1.740 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.328      ; 1.678      ;
; 1.740 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.584       ; 0.328      ; 1.678      ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                                                                     ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                          ; -9.199    ; -2.025 ; -2.238   ; 0.741   ; -3.000              ;
;  MIR:MIR2|ALUC_OUT[0]                                                                                     ; -9.199    ; 0.033  ; N/A      ; N/A     ; 0.314               ;
;  de0_clk                                                                                                  ; N/A       ; N/A    ; N/A      ; N/A     ; 9.584               ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -8.962    ; -0.140 ; -1.845   ; 0.741   ; 19.743              ;
;  inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; -2.375    ; 0.763  ; N/A      ; N/A     ; 19.739              ;
;  inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; -1.144    ; 0.187  ; N/A      ; N/A     ; 19.747              ;
;  inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; -7.751    ; 0.645  ; -1.952   ; 0.823   ; 2.240               ;
;  inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; -4.239    ; 1.366  ; -2.238   ; 0.773   ; 2.241               ;
;  nRST                                                                                                     ; 1.263     ; -2.025 ; N/A      ; N/A     ; -3.000              ;
;  rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -3.827    ; -0.519 ; N/A      ; N/A     ; -0.872              ;
; Design-wide TNS                                                                                           ; -2721.484 ; -3.675 ; -959.408 ; 0.0     ; -82.883             ;
;  MIR:MIR2|ALUC_OUT[0]                                                                                     ; -136.633  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  de0_clk                                                                                                  ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -721.383  ; -1.079 ; -20.099  ; 0.000   ; 0.000               ;
;  inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; -2.375    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; -1.144    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; -180.393  ; 0.000  ; -30.808  ; 0.000   ; 0.000               ;
;  inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; -1632.218 ; 0.000  ; -908.501 ; 0.000   ; 0.000               ;
;  nRST                                                                                                     ; 0.000     ; -2.025 ; N/A      ; N/A     ; -3.000              ;
;  rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -47.338   ; -1.039 ; N/A      ; N/A     ; -79.883             ;
+-----------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; clk_pc         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_ram        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_k          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_reg        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_rom        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KMux_MIR1      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUC[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUC[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUC[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUC[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelA_MIR1[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelA_MIR1[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelA_MIR1[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelA_MIR1[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelA_MIR1[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelB_MIR1[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelB_MIR1[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelB_MIR1[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelB_MIR1[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelB_MIR1[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelB_MIR1[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR1[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR1[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR1[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR1[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR1[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR1[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR2[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR2[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR2[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR2[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR2[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR2[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR3[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR3[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR3[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR3[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR3[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR3[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[15]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[14]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[13]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[12]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[11]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[15]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[14]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[13]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[12]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[11]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[10]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[9]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[8]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[7]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; nRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; de0_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HODL                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[15]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[14]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[13]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[12]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[11]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[10]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[9]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[8]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk_pc         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; clk_ram        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; clk_k          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; clk_reg        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; clk_rom        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KMux_MIR1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUC[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ALUC[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUC[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUC[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Bout[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Bout[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; Bout[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Bout[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; Bout[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Bout[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Bout[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; PC_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; PC_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelA_MIR1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SelA_MIR1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; SelA_MIR1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SelA_MIR1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; SelA_MIR1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelB_MIR1[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelB_MIR1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelB_MIR1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR1[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR2[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR2[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR2[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR2[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR2[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR2[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR3[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR3[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR3[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR3[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR3[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; WR_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; WR_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; z[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; z[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; z[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; z[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; z[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; z[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; z[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; z[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; z[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; z[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; z[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; z[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; z[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; z[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; z[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; z[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk_pc         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; clk_ram        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; clk_k          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; clk_reg        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; clk_rom        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KMux_MIR1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUC[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ALUC[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUC[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUC[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Bout[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Bout[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; Bout[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Bout[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; Bout[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Bout[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Bout[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; KOUT[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; KOUT[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PC_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; PC_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PC_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; PC_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelA_MIR1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SelA_MIR1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; SelA_MIR1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SelA_MIR1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; SelA_MIR1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SelB_MIR1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SelC_MIR1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR2[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SelC_MIR2[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR2[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR2[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SelC_MIR2[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR2[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SelC_MIR3[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR_out[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR_out[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; WR_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; WR_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; z[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; z[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; z[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; z[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; z[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; z[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; z[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; z[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; z[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; z[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; z[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; z[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; z[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; z[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; z[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; z[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk_pc         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk_ram        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk_k          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk_reg        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk_rom        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KMux_MIR1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUC[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ALUC[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUC[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUC[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Bout[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Bout[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Bout[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Bout[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; Bout[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Bout[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Bout[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; KOUT[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; KOUT[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PC_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; PC_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PC_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; PC_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelA_MIR1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SelA_MIR1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SelA_MIR1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SelA_MIR1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SelA_MIR1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SelB_MIR1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SelC_MIR1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR2[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SelC_MIR2[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR2[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR2[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SelC_MIR2[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR2[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SelC_MIR3[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR_out[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR_out[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; WR_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; WR_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; z[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; z[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; z[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; z[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                               ; To Clock                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 20362    ; 110      ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 163      ; 0        ; 0        ; 0        ;
; nRST                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 307      ; 186      ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 76       ; 790      ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 16       ; 8        ; 0        ; 0        ;
; nRST                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 16       ; 8        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 1        ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 3        ; 0        ; 0        ; 0        ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 1        ; 2        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 11       ; 7        ; 7        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 51       ; 51       ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 2784     ; 0        ; 0        ; 0        ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 464      ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 17       ; 0        ; 1        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 37703    ; 0        ; 6385     ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 30628    ; 0        ; 5208     ; 0        ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 32       ; 32       ; 1        ; 1        ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; nRST                                                                                                     ; 1        ; 1        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0        ; 0        ; 1        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0        ; 0        ; 17       ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 332      ; 332      ; 340      ; 340      ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                               ; To Clock                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 20362    ; 110      ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 163      ; 0        ; 0        ; 0        ;
; nRST                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 307      ; 186      ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 76       ; 790      ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 16       ; 8        ; 0        ; 0        ;
; nRST                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 16       ; 8        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 1        ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 3        ; 0        ; 0        ; 0        ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 1        ; 2        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 11       ; 7        ; 7        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 51       ; 51       ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 2784     ; 0        ; 0        ; 0        ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 464      ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 17       ; 0        ; 1        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 37703    ; 0        ; 6385     ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 30628    ; 0        ; 5208     ; 0        ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 32       ; 32       ; 1        ; 1        ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; nRST                                                                                                     ; 1        ; 1        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0        ; 0        ; 1        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0        ; 0        ; 17       ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 332      ; 332      ; 340      ; 340      ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                         ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
; nRST       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 11       ; 11       ; 0        ; 0        ;
; nRST       ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 16       ; 16       ; 0        ; 0        ;
; nRST       ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 464      ; 464      ; 0        ; 0        ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                          ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
; nRST       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 11       ; 11       ; 0        ; 0        ;
; nRST       ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 16       ; 16       ; 0        ; 0        ;
; nRST       ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 464      ; 464      ; 0        ; 0        ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 207   ; 207  ;
; Unconstrained Output Ports      ; 126   ; 126  ;
; Unconstrained Output Port Paths ; 223   ; 223  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                                   ; Clock                                                                                                    ; Type      ; Status      ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------+-------------+
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; Base      ; Constrained ;
; de0_clk                                                                                                  ; de0_clk                                                                                                  ; Base      ; Constrained ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; Generated ; Constrained ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; Generated ; Constrained ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; Generated ; Constrained ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; Generated ; Constrained ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; Generated ; Constrained ;
; nRST                                                                                                     ; nRST                                                                                                     ; Base      ; Constrained ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Base      ; Constrained ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; HODL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nRST       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; ALUC[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUC[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUC[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUC[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KMux_MIR1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelA_MIR1[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelA_MIR1[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelA_MIR1[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelA_MIR1[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelA_MIR1[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelB_MIR1[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelB_MIR1[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_k          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_pc         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_ram        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_reg        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_rom        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[14]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[15]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; HODL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nRST       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; ALUC[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUC[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUC[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUC[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KMux_MIR1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelA_MIR1[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelA_MIR1[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelA_MIR1[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelA_MIR1[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelA_MIR1[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelB_MIR1[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelB_MIR1[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_k          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_pc         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_ram        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_reg        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_rom        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[14]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[15]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Jun 18 01:37:13 2022
Info: Command: quartus_sta uc1 -c uc1
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uc1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name de0_clk de0_clk
    Info (332110): create_generated_clock -source {inst9|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {inst9|altpll_component|auto_generated|pll1|clk[0]} {inst9|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst9|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -phase 71.25 -duty_cycle 50.00 -name {inst9|altpll_component|auto_generated|pll1|clk[1]} {inst9|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst9|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -phase 144.38 -duty_cycle 50.00 -name {inst9|altpll_component|auto_generated|pll1|clk[2]} {inst9|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {inst9|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -phase 210.00 -duty_cycle 50.00 -name {inst9|altpll_component|auto_generated|pll1|clk[3]} {inst9|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {inst9|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -phase 285.00 -duty_cycle 50.00 -name {inst9|altpll_component|auto_generated|pll1|clk[4]} {inst9|altpll_component|auto_generated|pll1|clk[4]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name MIR:MIR2|ALUC_OUT[0] MIR:MIR2|ALUC_OUT[0]
    Info (332105): create_clock -period 1.000 -name rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0
    Info (332105): create_clock -period 1.000 -name nRST nRST
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst10|Mux2~0  from: dataa  to: combout
    Info (332098): Cell: inst10|Mux2~0  from: datab  to: combout
    Info (332098): Cell: inst1|WideOr0~4  from: datad  to: combout
    Info (332098): Cell: inst5|Mux18~0  from: dataa  to: combout
    Info (332098): Cell: inst8|WideOr0~0  from: datad  to: combout
    Info (332098): From: rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0  to: inst|altsyncram_component|auto_generated|ram_block1a0|portadataout[15]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.199
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.199            -136.633 MIR:MIR2|ALUC_OUT[0] 
    Info (332119):    -8.962            -721.383 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -7.751            -180.393 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -4.239           -1632.218 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -3.827             -47.338 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.375              -2.375 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.144              -1.144 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.520               0.000 nRST 
Info (332146): Worst-case hold slack is -2.025
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.025              -2.025 nRST 
    Info (332119):    -0.461              -0.600 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.138              -1.050 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.230               0.000 MIR:MIR2|ALUC_OUT[0] 
    Info (332119):     0.358               0.000 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.243               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     1.306               0.000 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.306               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case recovery slack is -2.238
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.238            -908.501 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -1.952             -30.808 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -1.845             -20.099 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.305
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.305               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.323               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     1.382               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 nRST 
    Info (332119):    -0.872             -79.883 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.314               0.000 MIR:MIR2|ALUC_OUT[0] 
    Info (332119):     2.248               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     2.248               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     9.834               0.000 de0_clk 
    Info (332119):    19.739               0.000 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.751               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.753               0.000 inst9|altpll_component|auto_generated|pll1|clk[2] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst10|Mux2~0  from: dataa  to: combout
    Info (332098): Cell: inst10|Mux2~0  from: datab  to: combout
    Info (332098): Cell: inst1|WideOr0~4  from: datad  to: combout
    Info (332098): Cell: inst5|Mux18~0  from: dataa  to: combout
    Info (332098): Cell: inst8|WideOr0~0  from: datad  to: combout
    Info (332098): From: rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0  to: inst|altsyncram_component|auto_generated|ram_block1a0|portadataout[15]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.375
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.375            -123.295 MIR:MIR2|ALUC_OUT[0] 
    Info (332119):    -7.827            -632.888 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -6.794            -157.766 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -3.700           -1397.737 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -3.430             -42.640 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.012              -2.012 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.955              -0.955 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.431               0.000 nRST 
Info (332146): Worst-case hold slack is -1.775
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.775              -1.775 nRST 
    Info (332119):    -0.376              -0.376 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.140              -1.079 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.236               0.000 MIR:MIR2|ALUC_OUT[0] 
    Info (332119):     0.313               0.000 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.137               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     1.154               0.000 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.010               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case recovery slack is -1.901
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.901            -764.424 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -1.646             -25.954 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -1.540             -16.786 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.107
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.107               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.123               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     1.182               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 nRST 
    Info (332119):    -0.786             -65.155 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.405               0.000 MIR:MIR2|ALUC_OUT[0] 
    Info (332119):     2.240               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     2.241               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     9.817               0.000 de0_clk 
    Info (332119):    19.743               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.746               0.000 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.747               0.000 inst9|altpll_component|auto_generated|pll1|clk[2] 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst10|Mux2~0  from: dataa  to: combout
    Info (332098): Cell: inst10|Mux2~0  from: datab  to: combout
    Info (332098): Cell: inst1|WideOr0~4  from: datad  to: combout
    Info (332098): Cell: inst5|Mux18~0  from: dataa  to: combout
    Info (332098): Cell: inst8|WideOr0~0  from: datad  to: combout
    Info (332098): From: rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0  to: inst|altsyncram_component|auto_generated|ram_block1a0|portadataout[15]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.314
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.314             -77.393 MIR:MIR2|ALUC_OUT[0] 
    Info (332119):    -4.864            -388.958 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.200             -94.252 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -2.151            -805.297 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -2.054             -27.542 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -1.204              -1.204 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.719              -0.719 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.263               0.000 nRST 
Info (332146): Worst-case hold slack is -1.252
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.252              -1.252 nRST 
    Info (332119):    -0.519              -1.039 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.093              -0.729 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.033               0.000 MIR:MIR2|ALUC_OUT[0] 
    Info (332119):     0.187               0.000 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.645               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.763               0.000 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.366               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case recovery slack is -1.468
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.468            -609.766 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -1.329             -21.054 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -1.235             -13.459 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.741
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.741               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.773               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.823               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 nRST 
    Info (332119):    -0.366             -25.031 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.322               0.000 MIR:MIR2|ALUC_OUT[0] 
    Info (332119):     2.251               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     2.281               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     9.584               0.000 de0_clk 
    Info (332119):    19.751               0.000 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.781               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.783               0.000 inst9|altpll_component|auto_generated|pll1|clk[2] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4794 megabytes
    Info: Processing ended: Sat Jun 18 01:37:18 2022
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


