Vivado Simulator 2017.4
Time resolution is 1 ps
WARNING: "D:\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 152: Timing violation in scope /top_system_tb/DUT/U_OLED/FSM_sequential_std_1_reg[0]/TChk152_1564 at time 140310 ps $recrem (negedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly) 
WARNING: "D:\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 152: Timing violation in scope /top_system_tb/DUT/U_SPI/END_SPI_reg/TChk152_1564 at time 140617 ps $recrem (negedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly) 
WARNING: "D:\Vivado\2017.4\data/verilog/src/unisims/FDCE.v" Line 152: Timing violation in scope /top_system_tb/DUT/U_SPI/SCLK_AUX_reg/TChk152_1564 at time 140617 ps $recrem (negedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly) 
