{
  "ports": [
    {
      "name": "a",
      "wire": "2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17",
      "direction": "input"
    },
    {
      "name": "b",
      "wire": "18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33",
      "direction": "input"
    },
    {
      "name": "cin",
      "wire": "34",
      "direction": "input"
    },
    {
      "name": "sum",
      "wire": "35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50",
      "direction": "output"
    },
    {
      "name": "cout",
      "wire": "51",
      "direction": "output"
    }
  ],
  "ay_cells": [],
  "aby_cells": [
    {
      "type": "$andu",
      "a": "52",
      "b": "34",
      "y": "53"
    },
    {
      "type": "$andu",
      "a": "54",
      "b": "55",
      "y": "56"
    },
    {
      "type": "$oru",
      "a": "57",
      "b": "53",
      "y": "55"
    },
    {
      "type": "$oru",
      "a": "58",
      "b": "56",
      "y": "51"
    }
  ],
  "absy_cells": [],
  "dffs": [],
  "instances": [
    {
      "id": "adder_high",
      "module": "adder8_cla"
    },
    {
      "id": "adder_low",
      "module": "adder8_cla"
    }
  ],
  "instance_ports": [
    {
      "instance": "adder_high",
      "port": "G",
      "wire": "58"
    },
    {
      "instance": "adder_high",
      "port": "P",
      "wire": "54"
    },
    {
      "instance": "adder_high",
      "port": "a",
      "wire": "10,11,12,13,14,15,16,17"
    },
    {
      "instance": "adder_high",
      "port": "b",
      "wire": "26,27,28,29,30,31,32,33"
    },
    {
      "instance": "adder_high",
      "port": "cin",
      "wire": "55"
    },
    {
      "instance": "adder_high",
      "port": "sum",
      "wire": "43,44,45,46,47,48,49,50"
    },
    {
      "instance": "adder_low",
      "port": "G",
      "wire": "57"
    },
    {
      "instance": "adder_low",
      "port": "P",
      "wire": "52"
    },
    {
      "instance": "adder_low",
      "port": "a",
      "wire": "2,3,4,5,6,7,8,9"
    },
    {
      "instance": "adder_low",
      "port": "b",
      "wire": "18,19,20,21,22,23,24,25"
    },
    {
      "instance": "adder_low",
      "port": "cin",
      "wire": "34"
    },
    {
      "instance": "adder_low",
      "port": "sum",
      "wire": "35,36,37,38,39,40,41,42"
    }
  ],
  "instance_params": [],
  "dsp48e2_unsigned_mul_1_stage_26_17_48_bit": [],
  "dsp48e2_unsigned_muladd_1_stage_26_17_48_bit": [],
  "dsp48e2_unsigned_addmuladd_1_stage_25_17_48_25_bit": [],
  "dsp48e2_signed_mul_1_stage_27_18_48_bit": [],
  "dsp48e2_signed_muladd_1_stage_27_18_48_bit": [],
  "dsp48e2_signed_submul_1_stage_27_18_48_bit": [],
  "dsp48e2_signed_submuladd_1_stage_26_18_48_26_bit": [],
  "dsp48e2_signed_addmul_1_stage_27_18_48_bit": [],
  "dsp48e2_signed_addmuladd_1_stage_26_18_48_26_bit": [],
  "dsp48e2_signed_squarediff_1_stage_18_bit": []
}