
---------- Begin Simulation Statistics ----------
final_tick                                 3709774000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 571828                       # Simulator instruction rate (inst/s)
host_mem_usage                                 972636                       # Number of bytes of host memory used
host_op_rate                                   997200                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.79                       # Real time elapsed on the host
host_tick_rate                             2068989012                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1025196                       # Number of instructions simulated
sim_ops                                       1787984                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003710                       # Number of seconds simulated
sim_ticks                                  3709774000                       # Number of ticks simulated
system.cpu.Branches                            178678                       # Number of branches fetched
system.cpu.committedInsts                     1025196                       # Number of instructions committed
system.cpu.committedOps                       1787984                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      247404                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            40                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      110897                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            50                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1343981                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           197                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                          3709767                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                    3709767                       # Number of busy cycles
system.cpu.num_cc_register_reads               803913                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              626911                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       127958                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 234302                       # Number of float alu accesses
system.cpu.num_fp_insts                        234302                       # number of float instructions
system.cpu.num_fp_register_reads               305845                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              196112                       # number of times the floating registers were written
system.cpu.num_func_calls                       39821                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               1660875                       # Number of integer alu accesses
system.cpu.num_int_insts                      1660875                       # number of integer instructions
system.cpu.num_int_register_reads             3439406                       # number of times the integer registers were read
system.cpu.num_int_register_writes            1444751                       # number of times the integer registers were written
system.cpu.num_load_insts                      247376                       # Number of load instructions
system.cpu.num_mem_refs                        358243                       # number of memory refs
system.cpu.num_store_insts                     110867                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 14122      0.79%      0.79% # Class of executed instruction
system.cpu.op_class::IntAlu                   1240444     69.38%     70.17% # Class of executed instruction
system.cpu.op_class::IntMult                    11886      0.66%     70.83% # Class of executed instruction
system.cpu.op_class::IntDiv                     74557      4.17%     75.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                     141      0.01%     75.01% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.01% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     75.01% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.01% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.01% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.01% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.01% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.01% # Class of executed instruction
system.cpu.op_class::SimdAdd                       26      0.00%     75.01% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.01% # Class of executed instruction
system.cpu.op_class::SimdAlu                    11536      0.65%     75.65% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     75.65% # Class of executed instruction
system.cpu.op_class::SimdCvt                      382      0.02%     75.68% # Class of executed instruction
system.cpu.op_class::SimdMisc                    3983      0.22%     75.90% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.90% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.90% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     75.90% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.90% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.90% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.90% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               23892      1.34%     77.24% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.24% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.24% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                8013      0.45%     77.68% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                 228      0.01%     77.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              40551      2.27%     79.96% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.96% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.96% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.96% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.96% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.96% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.96% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.96% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.96% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.96% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.96% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.96% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.96% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.96% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.96% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.96% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.96% # Class of executed instruction
system.cpu.op_class::MemRead                   151450      8.47%     88.43% # Class of executed instruction
system.cpu.op_class::MemWrite                   78300      4.38%     92.81% # Class of executed instruction
system.cpu.op_class::FloatMemRead               95926      5.36%     98.18% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              32567      1.82%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    1788004                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED   3709774000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3709774000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          1340892                       # number of demand (read+write) hits
system.icache.demand_hits::total              1340892                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         1340892                       # number of overall hits
system.icache.overall_hits::total             1340892                       # number of overall hits
system.icache.demand_misses::.cpu.inst           3089                       # number of demand (read+write) misses
system.icache.demand_misses::total               3089                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst          3089                       # number of overall misses
system.icache.overall_misses::total              3089                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    156029000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    156029000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    156029000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    156029000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      1343981                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          1343981                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      1343981                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         1343981                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.002298                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.002298                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.002298                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.002298                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 50511.168663                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 50511.168663                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 50511.168663                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 50511.168663                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst         3089                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total          3089                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst         3089                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total         3089                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    149853000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    149853000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    149853000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    149853000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.002298                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.002298                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.002298                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.002298                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 48511.816122                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 48511.816122                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 48511.816122                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 48511.816122                       # average overall mshr miss latency
system.icache.replacements                       2579                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         1340892                       # number of ReadReq hits
system.icache.ReadReq_hits::total             1340892                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst          3089                       # number of ReadReq misses
system.icache.ReadReq_misses::total              3089                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    156029000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    156029000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      1343981                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         1343981                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.002298                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.002298                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 50511.168663                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 50511.168663                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst         3089                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total         3089                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    149853000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    149853000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002298                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.002298                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48511.816122                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 48511.816122                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3709774000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               485.870539                       # Cycle average of tags in use
system.icache.tags.total_refs                  272833                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                  2579                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                105.790229                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   485.870539                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.948966                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.948966                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               1347069                       # Number of tag accesses
system.icache.tags.data_accesses              1347069                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3709774000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2354                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           67                       # Transaction distribution
system.membus.trans_dist::CleanEvict              653                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1654                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1654                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2354                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port         8736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total         8736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port       260800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total       260800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  260800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4008                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4008    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4008                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4996000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy           21277000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3709774000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          134272                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          122240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              256512                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       134272                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         134272                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         4288                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             4288                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2098                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             1910                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 4008                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            67                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  67                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           36194119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           32950794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               69144913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      36194119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          36194119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1155866                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1155866                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1155866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          36194119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          32950794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              70300778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        67.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2098.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      1910.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000392338500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             3                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             3                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 9033                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  47                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         4008                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          67                       # Number of write requests accepted
system.mem_ctrl.readBursts                       4008                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        67                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                228                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                218                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                346                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                247                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                209                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                227                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                296                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                231                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                265                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                223                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               200                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               302                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               365                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               232                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               252                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               167                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 20                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       13.13                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                      26598750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    20040000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                101748750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       6636.41                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 25386.41                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      3186                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       40                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  79.49                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 59.70                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   4008                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    67                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     4007                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          832                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     312.153846                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    200.723035                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    302.635444                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           231     27.76%     27.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          231     27.76%     55.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          134     16.11%     71.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           59      7.09%     78.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           32      3.85%     82.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           31      3.73%     86.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           24      2.88%     89.18% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           15      1.80%     90.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           75      9.01%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           832                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean     1178.666667                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     373.945577                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1700.356531                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127              1     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            1     33.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3072-3199            1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              3                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.666667                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.640671                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       1.154701                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 2     66.67%     66.67% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 1     33.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              3                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  256512                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     3200                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   256512                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  4288                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         69.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      69.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       1.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.55                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.54                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.01                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                     1404144000                       # Total gap between requests
system.mem_ctrl.avgGap                      344575.21                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       134272                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       122240                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         3200                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 36194118.563556700945                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 32950794.307146474719                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 862586.238406975754                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2098                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         1910                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           67                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     54195000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     47553750                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks   3750932500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     25831.74                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     24897.25                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  55984067.16                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     79.17                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy               3077340                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               1635645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             14322840                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy                5220                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      292568640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy         384622890                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        1100660640                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          1796893215                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         484.367300                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE   2857634500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    123760000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT    728379500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy               2863140                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               1521795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             14294280                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy              255780                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      292568640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy         367447080                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        1115124480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          1794075195                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         483.607679                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE   2895624750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    123760000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT    690389250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   3709774000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED   3709774000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3709774000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data           353746                       # number of demand (read+write) hits
system.dcache.demand_hits::total               353746                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data          353802                       # number of overall hits
system.dcache.overall_hits::total              353802                       # number of overall hits
system.dcache.demand_misses::.cpu.data           4462                       # number of demand (read+write) misses
system.dcache.demand_misses::total               4462                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data          4479                       # number of overall misses
system.dcache.overall_misses::total              4479                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data    157941000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total    157941000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data    157941000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total    157941000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data       358208                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total           358208                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data       358281                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total          358281                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.012456                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.012456                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.012501                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.012501                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 35396.907216                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 35396.907216                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 35262.558607                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 35262.558607                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks            3266                       # number of writebacks
system.dcache.writebacks::total                  3266                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data         4462                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total          4462                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data         4474                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total         4474                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data    149017000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total    149017000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data    149547000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total    149547000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.012456                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.012456                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.012487                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.012487                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 33396.907216                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 33396.907216                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 33425.793473                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 33425.793473                       # average overall mshr miss latency
system.dcache.replacements                       3962                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data          245236                       # number of ReadReq hits
system.dcache.ReadReq_hits::total              245236                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data          2095                       # number of ReadReq misses
system.dcache.ReadReq_misses::total              2095                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data     38962000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total     38962000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data       247331                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total          247331                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.008470                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.008470                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 18597.613365                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 18597.613365                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data         2095                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total         2095                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data     34772000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total     34772000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008470                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.008470                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16597.613365                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 16597.613365                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         108510                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             108510                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         2367                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             2367                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    118979000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    118979000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       110877                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         110877                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.021348                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.021348                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 50265.737220                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 50265.737220                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         2367                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         2367                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    114245000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    114245000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021348                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.021348                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48265.737220                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 48265.737220                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data            56                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total                56                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data           17                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total              17                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data           73                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total            73                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.232877                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.232877                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data           12                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total           12                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       530000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total       530000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.164384                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.164384                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 44166.666667                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 44166.666667                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3709774000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               474.727052                       # Cycle average of tags in use
system.dcache.tags.total_refs                  144502                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                  3962                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 36.471984                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                165000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   474.727052                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.927201                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.927201                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          493                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses                362755                       # Number of tag accesses
system.dcache.tags.data_accesses               362755                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3709774000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED   3709774000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3709774000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             990                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            2564                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                3554                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            990                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           2564                       # number of overall hits
system.l2cache.overall_hits::total               3554                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2099                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          1910                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              4009                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2099                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         1910                       # number of overall misses
system.l2cache.overall_misses::total             4009                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    132478000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    118804000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    251282000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    132478000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    118804000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    251282000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3089                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         4474                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            7563                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3089                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         4474                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           7563                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.679508                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.426911                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.530081                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.679508                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.426911                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.530081                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 63114.816579                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 62201.047120                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 62679.471190                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 63114.816579                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 62201.047120                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 62679.471190                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             67                       # number of writebacks
system.l2cache.writebacks::total                   67                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2099                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         1910                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         4009                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2099                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         1910                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         4009                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    128282000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    114984000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    243266000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    128282000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    114984000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    243266000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.679508                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.426911                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.530081                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.679508                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.426911                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.530081                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 61115.769414                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60201.047120                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60679.970067                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 61115.769414                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60201.047120                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60679.970067                       # average overall mshr miss latency
system.l2cache.replacements                       627                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         3266                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         3266                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         3266                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         3266                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           93                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           93                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data          713                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              713                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1654                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1654                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    101207000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    101207000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2367                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2367                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.698775                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.698775                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 61189.238210                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 61189.238210                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1654                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1654                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     97899000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     97899000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.698775                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.698775                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 59189.238210                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 59189.238210                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          990                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         1851                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         2841                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2099                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          256                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         2355                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    132478000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     17597000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    150075000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3089                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         2107                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         5196                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.679508                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.121500                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.453233                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 63114.816579                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68738.281250                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63726.114650                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2099                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          256                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         2355                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    128282000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     17085000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    145367000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.679508                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.121500                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.453233                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 61115.769414                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66738.281250                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61726.963907                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   3709774000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3001.354504                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   1189                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  627                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.896332                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    81.262487                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1496.422807                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1423.669211                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.004960                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.091334                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.086894                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.183188                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3498                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3498                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.213501                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                18229                       # Number of tag accesses
system.l2cache.tags.data_accesses               18229                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3709774000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp                5195                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty          3266                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict              3275                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               2367                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              2367                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq           5196                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side        12910                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side         8756                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                   21666                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side       495360                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side       197632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                   692992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy            15440000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy             27168000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy            22370000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.6                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED   3709774000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3709774000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3709774000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON   3709774000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 7170390000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 560232                       # Simulator instruction rate (inst/s)
host_mem_usage                                 999288                       # Number of bytes of host memory used
host_op_rate                                  1032228                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.59                       # Real time elapsed on the host
host_tick_rate                             1998353590                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2010116                       # Number of instructions simulated
sim_ops                                       3703761                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007170                       # Number of seconds simulated
sim_ticks                                  7170390000                       # Number of ticks simulated
system.cpu.Branches                            419507                       # Number of branches fetched
system.cpu.committedInsts                     2010116                       # Number of instructions committed
system.cpu.committedOps                       3703761                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      449240                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            69                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      219274                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            73                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     2599834                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           353                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                          7170383                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                    7170383                       # Number of busy cycles
system.cpu.num_cc_register_reads              2007829                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             1305510                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       311584                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 272182                       # Number of float alu accesses
system.cpu.num_fp_insts                        272182                       # number of float instructions
system.cpu.num_fp_register_reads               357240                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              226277                       # number of times the floating registers were written
system.cpu.num_func_calls                       78347                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               3550277                       # Number of integer alu accesses
system.cpu.num_int_insts                      3550277                       # number of integer instructions
system.cpu.num_int_register_reads             7048852                       # number of times the integer registers were read
system.cpu.num_int_register_writes            2989538                       # number of times the integer registers were written
system.cpu.num_load_insts                      448759                       # Number of load instructions
system.cpu.num_mem_refs                        667884                       # number of memory refs
system.cpu.num_store_insts                     219125                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 21837      0.59%      0.59% # Class of executed instruction
system.cpu.op_class::IntAlu                   2810210     75.87%     76.46% # Class of executed instruction
system.cpu.op_class::IntMult                    12786      0.35%     76.81% # Class of executed instruction
system.cpu.op_class::IntDiv                     81041      2.19%     79.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                     477      0.01%     79.01% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.01% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     79.01% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.01% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.01% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.01% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.01% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.01% # Class of executed instruction
system.cpu.op_class::SimdAdd                      146      0.00%     79.01% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.01% # Class of executed instruction
system.cpu.op_class::SimdAlu                    14344      0.39%     79.40% # Class of executed instruction
system.cpu.op_class::SimdCmp                      378      0.01%     79.41% # Class of executed instruction
system.cpu.op_class::SimdCvt                     4840      0.13%     79.54% # Class of executed instruction
system.cpu.op_class::SimdMisc                   11017      0.30%     79.84% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.84% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.84% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     79.84% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.84% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.84% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.84% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               25788      0.70%     80.54% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                9641      0.26%     80.80% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                 236      0.01%     80.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              43167      1.17%     81.97% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.97% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.97% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.97% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.97% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.97% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.97% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.97% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.97% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.97% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.97% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.97% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.97% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.97% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.97% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.97% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.97% # Class of executed instruction
system.cpu.op_class::MemRead                   339960      9.18%     91.15% # Class of executed instruction
system.cpu.op_class::MemWrite                  184297      4.98%     96.12% # Class of executed instruction
system.cpu.op_class::FloatMemRead              108799      2.94%     99.06% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              34828      0.94%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    3703792                       # Class of executed instruction
system.cpu.workload.numSyscalls                    24                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED   7170390000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7170390000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          2588933                       # number of demand (read+write) hits
system.icache.demand_hits::total              2588933                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         2588933                       # number of overall hits
system.icache.overall_hits::total             2588933                       # number of overall hits
system.icache.demand_misses::.cpu.inst          10901                       # number of demand (read+write) misses
system.icache.demand_misses::total              10901                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         10901                       # number of overall misses
system.icache.overall_misses::total             10901                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    400873000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    400873000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    400873000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    400873000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      2599834                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          2599834                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      2599834                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         2599834                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.004193                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.004193                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.004193                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.004193                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 36773.965691                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 36773.965691                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 36773.965691                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 36773.965691                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        10901                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         10901                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        10901                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        10901                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    379071000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    379071000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    379071000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    379071000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.004193                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.004193                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.004193                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.004193                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 34773.965691                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 34773.965691                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 34773.965691                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 34773.965691                       # average overall mshr miss latency
system.icache.replacements                      10389                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         2588933                       # number of ReadReq hits
system.icache.ReadReq_hits::total             2588933                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         10901                       # number of ReadReq misses
system.icache.ReadReq_misses::total             10901                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    400873000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    400873000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      2599834                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         2599834                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.004193                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.004193                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 36773.965691                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 36773.965691                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        10901                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        10901                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    379071000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    379071000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004193                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.004193                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 34773.965691                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 34773.965691                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7170390000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               498.138552                       # Cycle average of tags in use
system.icache.tags.total_refs                 2075496                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 10389                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                199.778227                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   498.138552                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.972927                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.972927                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          354                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               2610735                       # Number of tag accesses
system.icache.tags.data_accesses              2610735                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7170390000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5097                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          379                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3701                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2273                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2273                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5097                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        18820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        18820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port       495936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total       495936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  495936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7370                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7370    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7370                       # Request fanout histogram
system.membus.reqLayer2.occupancy            12966000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy           39413250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7170390000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          293056                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          178624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              471680                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       293056                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         293056                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        24256                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            24256                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             4579                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2791                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 7370                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           379                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 379                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           40870301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           24911337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               65781638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      40870301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          40870301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         3382801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               3382801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         3382801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          40870301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          24911337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              69164439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples       377.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      4579.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2781.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006086090250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            21                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            21                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                16926                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 331                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         7370                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         379                       # Number of write requests accepted
system.mem_ctrl.readBursts                       7370                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       379                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                430                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                589                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                395                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                320                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                261                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                302                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                375                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                557                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                452                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                365                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               264                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1191                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               495                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               434                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               469                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               461                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  3                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  3                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 13                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                 14                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 37                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                 26                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                 51                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                 46                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                 27                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                17                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                20                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                50                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                17                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                17                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                11                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       17.75                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                      65383250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    36800000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                203383250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       8883.59                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 27633.59                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      5146                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      283                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  69.92                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 75.07                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   7370                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   379                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     7358                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       9                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       9                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      22                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      22                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      22                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      22                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      22                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      22                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      22                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      22                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      21                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      21                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      21                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      21                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      21                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      21                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      21                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      21                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         2283                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     216.192729                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    144.026850                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    234.439211                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           956     41.87%     41.87% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          667     29.22%     71.09% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          309     13.53%     84.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          115      5.04%     89.66% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           54      2.37%     92.03% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           37      1.62%     93.65% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           32      1.40%     95.05% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           23      1.01%     96.06% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           90      3.94%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          2283                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           21                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      340.857143                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     136.890513                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     698.438636                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127             12     57.14%     57.14% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255            4     19.05%     76.19% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2      9.52%     85.71% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::384-511            1      4.76%     90.48% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1280-1407            1      4.76%     95.24% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3072-3199            1      4.76%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             21                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           21                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.761905                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.734266                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.995227                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                13     61.90%     61.90% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 8     38.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             21                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  471040                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      640                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    22528                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   471680                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 24256                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         65.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          3.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      65.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       3.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.54                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.51                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.02                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                     7127888000                       # Total gap between requests
system.mem_ctrl.avgGap                      919846.17                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       293056                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       177984                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks        22528                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 40870301.336468450725                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 24822080.807320106775                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 3141809.580789887346                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         4579                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2791                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks          379                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst    132511500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     70871750                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 103940584000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28938.96                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     25392.96                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 274249562.01                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     70.17                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              10310160                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               5479980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             29495340                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              829980                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      565468800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        1103704680                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        1823994240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          3539283180                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         493.597026                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE   4724934000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    239200000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   2206256000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy               5990460                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               3184005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             23055060                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy             1007460                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      565468800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy         856436970                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        2032219680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          3487362435                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         486.356033                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE   5274691000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    239200000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   1656499000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   7170390000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED   7170390000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7170390000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data           660113                       # number of demand (read+write) hits
system.dcache.demand_hits::total               660113                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data          660392                       # number of overall hits
system.dcache.overall_hits::total              660392                       # number of overall hits
system.dcache.demand_misses::.cpu.data           7975                       # number of demand (read+write) misses
system.dcache.demand_misses::total               7975                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data          8091                       # number of overall misses
system.dcache.overall_misses::total              8091                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data    248341000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total    248341000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data    248341000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total    248341000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data       668088                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total           668088                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data       668483                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total          668483                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.011937                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.011937                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.012104                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.012104                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 31139.937304                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 31139.937304                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 30693.486590                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 30693.486590                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks            6215                       # number of writebacks
system.dcache.writebacks::total                  6215                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data         7975                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total          7975                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data         8082                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total         8082                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data    232393000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total    232393000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data    233938000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total    233938000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.011937                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.011937                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.012090                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.012090                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 29140.188088                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 29140.188088                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 28945.558030                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 28945.558030                       # average overall mshr miss latency
system.dcache.replacements                       7569                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data          444588                       # number of ReadReq hits
system.dcache.ReadReq_hits::total              444588                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data          4257                       # number of ReadReq misses
system.dcache.ReadReq_misses::total              4257                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data     79054000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total     79054000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data       448845                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total          448845                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.009484                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.009484                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 18570.354710                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 18570.354710                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data         4257                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total         4257                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data     70542000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total     70542000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009484                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.009484                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16570.824524                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 16570.824524                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         215525                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             215525                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         3718                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             3718                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    169287000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    169287000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       219243                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         219243                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.016958                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.016958                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 45531.737493                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 45531.737493                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         3718                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         3718                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    161851000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    161851000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016958                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.016958                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 43531.737493                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 43531.737493                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data           279                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total               279                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data          116                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total             116                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data          395                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total           395                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.293671                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.293671                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data          107                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total          107                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1545000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total      1545000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.270886                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.270886                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 14439.252336                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 14439.252336                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7170390000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               492.715943                       # Cycle average of tags in use
system.dcache.tags.total_refs                  612984                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                  7569                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 80.986128                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                165000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   492.715943                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.962336                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.962336                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          397                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses                676564                       # Number of tag accesses
system.dcache.tags.data_accesses               676564                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7170390000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED   7170390000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7170390000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            6322                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5290                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               11612                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           6322                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5290                       # number of overall hits
system.l2cache.overall_hits::total              11612                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          4579                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          2792                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              7371                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         4579                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         2792                       # number of overall misses
system.l2cache.overall_misses::total             7371                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    303606000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    174931000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    478537000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    303606000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    174931000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    478537000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        10901                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         8082                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           18983                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        10901                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         8082                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          18983                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.420053                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.345459                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.388295                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.420053                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.345459                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.388295                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66303.996506                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 62654.369628                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 64921.584588                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66303.996506                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 62654.369628                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 64921.584588                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks            379                       # number of writebacks
system.l2cache.writebacks::total                  379                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         4579                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         2792                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         7371                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         4579                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         2792                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         7371                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    294448000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    169349000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    463797000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    294448000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    169349000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    463797000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.420053                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.345459                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.388295                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.420053                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.345459                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.388295                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 64303.996506                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60655.085960                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 62921.855922                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 64303.996506                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60655.085960                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 62921.855922                       # average overall mshr miss latency
system.l2cache.replacements                      2722                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         6215                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         6215                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         6215                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         6215                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks         1358                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total         1358                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         1445                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1445                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         2273                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           2273                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    139655000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    139655000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         3718                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         3718                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.611350                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.611350                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 61440.827101                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 61440.827101                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         2273                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         2273                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    135109000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    135109000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.611350                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.611350                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 59440.827101                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 59440.827101                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         6322                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         3845                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        10167                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         4579                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          519                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         5098                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    303606000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     35276000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    338882000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        10901                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         4364                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        15265                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.420053                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.118928                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.333967                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66303.996506                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67969.171484                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66473.519027                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         4579                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          519                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         5098                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    294448000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     34240000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    328688000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.420053                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.118928                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.333967                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 64303.996506                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65973.025048                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 64473.911338                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   7170390000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3689.780362                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   7396                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2722                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.717120                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    91.558502                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1869.669242                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1728.552618                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.005588                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.114116                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.105502                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.225206                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4817                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         4676                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.294006                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                44480                       # Number of tag accesses
system.l2cache.tags.data_accesses               44480                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7170390000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               15264                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty          6215                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             11743                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               3718                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              3718                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          15265                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side        23732                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        32191                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                   55923                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side       914944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side       697664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  1612608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy            54505000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy             61801000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.9                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy            40405000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.6                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED   7170390000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7170390000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7170390000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON   7170390000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                10753708000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 303016                       # Simulator instruction rate (inst/s)
host_mem_usage                                1017364                       # Number of bytes of host memory used
host_op_rate                                   570566                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     9.90                       # Real time elapsed on the host
host_tick_rate                             1086046739                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3000295                       # Number of instructions simulated
sim_ops                                       5649547                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010754                       # Number of seconds simulated
sim_ticks                                 10753708000                       # Number of ticks simulated
system.cpu.Branches                            664517                       # Number of branches fetched
system.cpu.committedInsts                     3000295                       # Number of instructions committed
system.cpu.committedOps                       5649547                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      697713                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            87                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      342459                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            84                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     3884874                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           496                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         10753701                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   10753701                       # Number of busy cycles
system.cpu.num_cc_register_reads              3254542                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             1920958                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       492721                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 294691                       # Number of float alu accesses
system.cpu.num_fp_insts                        294691                       # number of float instructions
system.cpu.num_fp_register_reads               386572                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              244092                       # number of times the floating registers were written
system.cpu.num_func_calls                      123372                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               5480074                       # Number of integer alu accesses
system.cpu.num_int_insts                      5480074                       # number of integer instructions
system.cpu.num_int_register_reads            10800543                       # number of times the integer registers were read
system.cpu.num_int_register_writes            4546533                       # number of times the integer registers were written
system.cpu.num_load_insts                      696662                       # Number of load instructions
system.cpu.num_mem_refs                       1038869                       # number of memory refs
system.cpu.num_store_insts                     342207                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 27848      0.49%      0.49% # Class of executed instruction
system.cpu.op_class::IntAlu                   4365006     77.26%     77.76% # Class of executed instruction
system.cpu.op_class::IntMult                    12970      0.23%     77.98% # Class of executed instruction
system.cpu.op_class::IntDiv                     81801      1.45%     79.43% # Class of executed instruction
system.cpu.op_class::FloatAdd                     634      0.01%     79.44% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdAdd                      258      0.00%     79.45% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.45% # Class of executed instruction
system.cpu.op_class::SimdAlu                    16254      0.29%     79.74% # Class of executed instruction
system.cpu.op_class::SimdCmp                      378      0.01%     79.74% # Class of executed instruction
system.cpu.op_class::SimdCvt                     8906      0.16%     79.90% # Class of executed instruction
system.cpu.op_class::SimdMisc                   15855      0.28%     80.18% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               26705      0.47%     80.65% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.65% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                9727      0.17%     80.83% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                 243      0.00%     80.83% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.83% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              44129      0.78%     81.61% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.61% # Class of executed instruction
system.cpu.op_class::MemRead                   579539     10.26%     91.87% # Class of executed instruction
system.cpu.op_class::MemWrite                  306697      5.43%     97.30% # Class of executed instruction
system.cpu.op_class::FloatMemRead              117123      2.07%     99.37% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              35510      0.63%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    5649583                       # Class of executed instruction
system.cpu.workload.numSyscalls                   246                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED  10753708000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10753708000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          3864722                       # number of demand (read+write) hits
system.icache.demand_hits::total              3864722                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         3864722                       # number of overall hits
system.icache.overall_hits::total             3864722                       # number of overall hits
system.icache.demand_misses::.cpu.inst          20152                       # number of demand (read+write) misses
system.icache.demand_misses::total              20152                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         20152                       # number of overall misses
system.icache.overall_misses::total             20152                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    610419000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    610419000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    610419000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    610419000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      3884874                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          3884874                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      3884874                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         3884874                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.005187                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.005187                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.005187                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.005187                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 30290.740373                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 30290.740373                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 30290.740373                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 30290.740373                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        20152                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         20152                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        20152                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        20152                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    570117000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    570117000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    570117000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    570117000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.005187                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.005187                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.005187                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.005187                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 28290.839619                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 28290.839619                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 28290.839619                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 28290.839619                       # average overall mshr miss latency
system.icache.replacements                      19639                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         3864722                       # number of ReadReq hits
system.icache.ReadReq_hits::total             3864722                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         20152                       # number of ReadReq misses
system.icache.ReadReq_misses::total             20152                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    610419000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    610419000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      3884874                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         3884874                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.005187                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.005187                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 30290.740373                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 30290.740373                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        20152                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        20152                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    570117000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    570117000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005187                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.005187                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 28290.839619                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 28290.839619                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  10753708000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               502.757422                       # Cycle average of tags in use
system.icache.tags.total_refs                 3303104                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 19639                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                168.191048                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   502.757422                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.981948                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.981948                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          458                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               3905025                       # Number of tag accesses
system.icache.tags.data_accesses              3905025                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10753708000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7075                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          641                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5818                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2578                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2578                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7075                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        25765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        25765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  25765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port       658816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total       658816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  658816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9653                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9653    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9653                       # Request fanout histogram
system.membus.reqLayer2.occupancy            18676000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy           51592250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  10753708000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          408320                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          209472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              617792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       408320                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         408320                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        41024                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            41024                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             6380                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             3273                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 9653                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           641                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 641                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           37970159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           19479049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               57449207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      37970159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          37970159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         3814870                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               3814870                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         3814870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          37970159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          19479049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              61264077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples       638.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      6380.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      3249.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006086090250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            36                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            36                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                22639                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 570                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         9653                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         641                       # Number of write requests accepted
system.mem_ctrl.readBursts                       9653                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       641                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      24                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                529                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                773                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1093                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                614                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                526                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                413                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                463                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                753                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                516                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                382                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               293                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1210                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               507                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               477                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               545                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               535                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 13                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 38                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 75                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                 35                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 54                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                 47                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                 57                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                 84                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                 32                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                19                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                31                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                51                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                22                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                33                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                15                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       20.34                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                      87571000                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    48145000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                268114750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9094.51                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 27844.51                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      6680                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      478                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  69.37                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 74.92                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   9653                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   641                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     9626                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      37                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      37                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      37                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      37                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      37                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      37                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      37                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      37                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      37                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      37                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      37                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      37                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      37                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      37                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      37                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      36                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3077                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     212.882678                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    143.464527                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    227.338021                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          1272     41.34%     41.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          923     30.00%     71.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          411     13.36%     84.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          154      5.00%     89.70% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           91      2.96%     92.66% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           52      1.69%     94.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           37      1.20%     95.55% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           34      1.10%     96.65% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          103      3.35%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3077                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           36                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      257.638889                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     120.830048                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     542.468862                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127             22     61.11%     61.11% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255            6     16.67%     77.78% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            4     11.11%     88.89% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::384-511            2      5.56%     94.44% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1280-1407            1      2.78%     97.22% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3072-3199            1      2.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             36                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           36                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.833333                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.804807                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                21     58.33%     58.33% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                15     41.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             36                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  616256                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1536                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    38784                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   617792                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 41024                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         57.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          3.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      57.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       3.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.48                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.45                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.03                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    10752282000                       # Total gap between requests
system.mem_ctrl.avgGap                     1044519.33                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       408320                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       207936                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks        38784                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 37970158.758262731135                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 19336214.076112162322                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 3606569.938480754383                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         6380                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         3273                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks          641                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst    181970750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     86144000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 180546279500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28522.06                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     26319.58                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 281663462.56                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     69.72                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              11381160                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6049230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             31880100                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy             1059660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      848817840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        1330151430                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        3009296640                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          5238636060                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         487.146951                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE   7804030750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    359060000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   2590617250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              10588620                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               5627985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             36870960                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy             2103660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      848817840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        1685297910                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        2710225920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          5299532895                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         492.809819                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE   7028995250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    359060000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   3365652750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  10753708000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED  10753708000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10753708000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data          1027944                       # number of demand (read+write) hits
system.dcache.demand_hits::total              1027944                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         1028716                       # number of overall hits
system.dcache.overall_hits::total             1028716                       # number of overall hits
system.dcache.demand_misses::.cpu.data          11267                       # number of demand (read+write) misses
system.dcache.demand_misses::total              11267                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         11420                       # number of overall misses
system.dcache.overall_misses::total             11420                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data    315245000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total    315245000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data    315245000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total    315245000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      1039211                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          1039211                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      1040136                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         1040136                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.010842                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.010842                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.010979                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.010979                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 27979.497648                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 27979.497648                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 27604.640981                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 27604.640981                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks            8926                       # number of writebacks
system.dcache.writebacks::total                  8926                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data        11267                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         11267                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        11411                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        11411                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data    292711000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total    292711000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data    294713000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total    294713000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.010842                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.010842                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.010971                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.010971                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 25979.497648                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 25979.497648                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 25827.096661                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 25827.096661                       # average overall mshr miss latency
system.dcache.replacements                      10899                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data          689946                       # number of ReadReq hits
system.dcache.ReadReq_hits::total              689946                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data          6842                       # number of ReadReq misses
system.dcache.ReadReq_misses::total              6842                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    118895000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    118895000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data       696788                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total          696788                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.009819                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.009819                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 17377.228880                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 17377.228880                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data         6842                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total         6842                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    105211000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    105211000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009819                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.009819                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15377.228880                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 15377.228880                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         337998                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             337998                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         4425                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             4425                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    196350000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    196350000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       342423                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         342423                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.012923                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.012923                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 44372.881356                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 44372.881356                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         4425                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         4425                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    187500000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    187500000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012923                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.012923                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42372.881356                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 42372.881356                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data           772                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total               772                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data          153                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total             153                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data          925                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total           925                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.165405                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.165405                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data          144                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total          144                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2002000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total      2002000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.155676                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.155676                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 13902.777778                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 13902.777778                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  10753708000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               499.141718                       # Cycle average of tags in use
system.dcache.tags.total_refs                  958121                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 10899                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 87.909074                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                165000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   499.141718                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.974886                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.974886                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          149                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          318                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               1051547                       # Number of tag accesses
system.dcache.tags.data_accesses              1051547                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10753708000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED  10753708000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10753708000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           13771                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            8138                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               21909                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          13771                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           8138                       # number of overall hits
system.l2cache.overall_hits::total              21909                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          6381                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          3273                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              9654                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         6381                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         3273                       # number of overall misses
system.l2cache.overall_misses::total             9654                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    420302000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    208062000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    628364000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    420302000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    208062000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    628364000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        20152                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        11411                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           31563                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        20152                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        11411                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          31563                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.316644                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.286828                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.305864                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.316644                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.286828                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.305864                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65867.732330                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 63569.202566                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65088.460742                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65867.732330                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 63569.202566                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65088.460742                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks            641                       # number of writebacks
system.l2cache.writebacks::total                  641                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         6381                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         3273                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         9654                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         6381                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         3273                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         9654                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    407542000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    201516000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    609058000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    407542000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    201516000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    609058000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.316644                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.286828                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.305864                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.316644                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.286828                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.305864                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63868.045761                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61569.202566                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63088.667910                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63868.045761                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61569.202566                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63088.667910                       # average overall mshr miss latency
system.l2cache.replacements                      4368                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         8926                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         8926                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         8926                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         8926                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks         2091                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total         2091                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         1847                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1847                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         2578                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           2578                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    160437000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    160437000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         4425                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         4425                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.582599                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.582599                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 62233.126455                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 62233.126455                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         2578                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         2578                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    155281000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    155281000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.582599                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.582599                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60233.126455                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60233.126455                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        13771                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         6291                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        20062                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         6381                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          695                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         7076                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    420302000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     47625000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    467927000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        20152                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         6986                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        27138                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.316644                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.099485                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.260741                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65867.732330                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68525.179856                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66128.745054                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         6381                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          695                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         7076                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    407542000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     46235000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    453777000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.316644                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.099485                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.260741                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63868.045761                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66525.179856                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 64129.027699                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  10753708000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4254.753342                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  18457                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4368                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.225504                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   112.974696                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  2238.490172                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1903.288473                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.006895                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.136627                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.116168                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.259690                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         5633                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         4051                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         1488                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.343811                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                72102                       # Number of tag accesses
system.l2cache.tags.data_accesses               72102                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10753708000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               27137                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty          8926                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             21612                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               4425                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              4425                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          27138                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side        33721                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        59942                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                   93663                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      1301568                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1289664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  2591232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           100755000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.9                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy             97805000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.9                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy            57055000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  10753708000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10753708000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10753708000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  10753708000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                14611289000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 303574                       # Simulator instruction rate (inst/s)
host_mem_usage                                1033940                       # Number of bytes of host memory used
host_op_rate                                   574718                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.18                       # Real time elapsed on the host
host_tick_rate                             1108862139                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4000090                       # Number of instructions simulated
sim_ops                                       7572934                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014611                       # Number of seconds simulated
sim_ticks                                 14611289000                       # Number of ticks simulated
system.cpu.Branches                            871743                       # Number of branches fetched
system.cpu.committedInsts                     4000090                       # Number of instructions committed
system.cpu.committedOps                       7572934                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      972805                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           115                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      532016                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            89                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     5195288                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           725                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         14611282                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   14611282                       # Number of busy cycles
system.cpu.num_cc_register_reads              4243681                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             2453056                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       635503                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 316765                       # Number of float alu accesses
system.cpu.num_fp_insts                        316765                       # number of float instructions
system.cpu.num_fp_register_reads               422078                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              261362                       # number of times the floating registers were written
system.cpu.num_func_calls                      174575                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               7387504                       # Number of integer alu accesses
system.cpu.num_int_insts                      7387504                       # number of integer instructions
system.cpu.num_int_register_reads            14672557                       # number of times the integer registers were read
system.cpu.num_int_register_writes            6053580                       # number of times the integer registers were written
system.cpu.num_load_insts                      971513                       # Number of load instructions
system.cpu.num_mem_refs                       1503183                       # number of memory refs
system.cpu.num_store_insts                     531670                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 31581      0.42%      0.42% # Class of executed instruction
system.cpu.op_class::IntAlu                   5806911     76.68%     77.10% # Class of executed instruction
system.cpu.op_class::IntMult                    13869      0.18%     77.28% # Class of executed instruction
system.cpu.op_class::IntDiv                     81850      1.08%     78.36% # Class of executed instruction
system.cpu.op_class::FloatAdd                     740      0.01%     78.37% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     78.37% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     78.37% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     78.37% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     78.37% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     78.37% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     78.37% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     78.37% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1262      0.02%     78.39% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     78.39% # Class of executed instruction
system.cpu.op_class::SimdAlu                    19138      0.25%     78.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                      378      0.00%     78.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                    11530      0.15%     78.80% # Class of executed instruction
system.cpu.op_class::SimdMisc                   18195      0.24%     79.04% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.04% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.04% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     79.04% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.04% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.04% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.04% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               28324      0.37%     79.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                  18      0.00%     79.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                9764      0.13%     79.54% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                 251      0.00%     79.54% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.54% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              45971      0.61%     80.15% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.15% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  6      0.00%     80.15% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.15% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.15% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.15% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.15% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.15% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.15% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.15% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.15% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.15% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.15% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.15% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.15% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.15% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.15% # Class of executed instruction
system.cpu.op_class::MemRead                   849053     11.21%     91.36% # Class of executed instruction
system.cpu.op_class::MemWrite                  493089      6.51%     97.87% # Class of executed instruction
system.cpu.op_class::FloatMemRead              122460      1.62%     99.49% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              38581      0.51%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    7572971                       # Class of executed instruction
system.cpu.workload.numSyscalls                   316                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED  14611289000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14611289000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          5161086                       # number of demand (read+write) hits
system.icache.demand_hits::total              5161086                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         5161086                       # number of overall hits
system.icache.overall_hits::total             5161086                       # number of overall hits
system.icache.demand_misses::.cpu.inst          34202                       # number of demand (read+write) misses
system.icache.demand_misses::total              34202                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         34202                       # number of overall misses
system.icache.overall_misses::total             34202                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    873648000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    873648000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    873648000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    873648000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      5195288                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          5195288                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      5195288                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         5195288                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.006583                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.006583                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.006583                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.006583                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 25543.769370                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 25543.769370                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 25543.769370                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 25543.769370                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        34202                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         34202                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        34202                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        34202                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    805246000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    805246000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    805246000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    805246000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.006583                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.006583                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.006583                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.006583                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 23543.827846                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 23543.827846                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 23543.827846                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 23543.827846                       # average overall mshr miss latency
system.icache.replacements                      33689                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         5161086                       # number of ReadReq hits
system.icache.ReadReq_hits::total             5161086                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         34202                       # number of ReadReq misses
system.icache.ReadReq_misses::total             34202                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    873648000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    873648000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      5195288                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         5195288                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.006583                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.006583                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 25543.769370                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 25543.769370                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        34202                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        34202                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    805246000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    805246000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006583                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.006583                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23543.827846                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 23543.827846                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14611289000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               505.197589                       # Cycle average of tags in use
system.icache.tags.total_refs                 5099044                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 33689                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                151.356348                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   505.197589                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.986714                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.986714                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2          232                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               5229489                       # Number of tag accesses
system.icache.tags.data_accesses              5229489                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14611289000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               8995                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1073                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7696                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2775                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2775                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8995                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        32309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        32309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  32309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port       821952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total       821952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  821952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11770                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11770    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11770                       # Request fanout histogram
system.membus.reqLayer2.occupancy            24831000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy           62910500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14611289000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          523712                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          229568                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              753280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       523712                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         523712                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        68672                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            68672                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             8183                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             3587                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                11770                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1073                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1073                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           35842970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           15711687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               51554657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      35842970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          35842970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         4699928                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               4699928                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         4699928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          35842970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          15711687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              56254585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples      1069.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      8183.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      3543.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006086090250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            62                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            62                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                28240                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 987                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        11770                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        1073                       # Number of write requests accepted
system.mem_ctrl.readBursts                      11770                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      1073                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      44                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                560                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                914                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1358                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                744                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                681                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                593                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                798                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                570                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                453                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               333                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1355                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               586                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               667                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               634                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               616                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 14                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 90                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                127                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                 67                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 75                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                 91                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                 66                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                 90                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                 49                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                 56                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                23                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                81                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                71                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                54                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                61                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                34                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.89                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     107676000                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    58630000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                327538500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9182.67                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 27932.67                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      8015                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      839                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  68.35                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 78.48                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  11770                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  1073                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    11723                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      30                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      63                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      63                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      63                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      62                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      62                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      62                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      62                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      62                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      62                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      62                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      62                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      62                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      62                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      62                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      62                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      62                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3921                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     208.518235                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    138.237089                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    229.535807                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          1750     44.63%     44.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1106     28.21%     72.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          467     11.91%     84.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          183      4.67%     89.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          118      3.01%     92.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           73      1.86%     94.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           49      1.25%     95.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           45      1.15%     96.68% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          130      3.32%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3921                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           62                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      189.016129                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      89.522951                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     424.684820                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127             44     70.97%     70.97% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255            7     11.29%     82.26% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            6      9.68%     91.94% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::384-511            3      4.84%     96.77% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1280-1407            1      1.61%     98.39% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3072-3199            1      1.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             62                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           62                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.919355                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.890627                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.996689                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                33     53.23%     53.23% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 1      1.61%     54.84% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                28     45.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             62                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  750464                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     2816                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    67136                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   753280                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 68672                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         51.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          4.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      51.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       4.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.44                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.40                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.04                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    14603777000                       # Total gap between requests
system.mem_ctrl.avgGap                     1137100.13                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       523712                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       226752                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks        67136                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 35842970.459348246455                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 15518959.347118519247                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 4594803.374295040034                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         8183                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         3587                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks         1073                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst    232215000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     95323500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 317156739250                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28377.73                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     26574.71                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 295579440.12                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     69.20                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              13051920                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6937260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             37227960                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy             2239380                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      1153064640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        1561971000                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        4295391360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          7069883520                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         483.864464                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  11145202500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    487760000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   2978326500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              14944020                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7942935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             46495680                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy             3236400                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      1153064640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        2512764060                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        3494723520                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          7233171255                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         495.039914                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE   9059349750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    487760000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   5064179250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  14611289000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED  14611289000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14611289000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data          1489182                       # number of demand (read+write) hits
system.dcache.demand_hits::total              1489182                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         1490040                       # number of overall hits
system.dcache.overall_hits::total             1490040                       # number of overall hits
system.dcache.demand_misses::.cpu.data          14580                       # number of demand (read+write) misses
system.dcache.demand_misses::total              14580                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         14744                       # number of overall misses
system.dcache.overall_misses::total             14744                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data    370848000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total    370848000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data    370848000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total    370848000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      1503762                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          1503762                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      1504784                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         1504784                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.009696                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.009696                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.009798                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.009798                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 25435.390947                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 25435.390947                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 25152.468801                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 25152.468801                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           11750                       # number of writebacks
system.dcache.writebacks::total                 11750                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data        14580                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         14580                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        14735                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        14735                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data    341688000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total    341688000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data    343789000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total    343789000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.009696                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.009696                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.009792                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.009792                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 23435.390947                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 23435.390947                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 23331.455718                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 23331.455718                       # average overall mshr miss latency
system.dcache.replacements                      14223                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data          962275                       # number of ReadReq hits
system.dcache.ReadReq_hits::total              962275                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data          9508                       # number of ReadReq misses
system.dcache.ReadReq_misses::total              9508                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    155835000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    155835000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data       971783                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total          971783                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.009784                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.009784                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 16389.882204                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 16389.882204                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data         9508                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total         9508                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    136819000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    136819000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009784                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.009784                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14389.882204                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 14389.882204                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         526907                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             526907                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         5072                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             5072                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    215013000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    215013000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       531979                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         531979                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.009534                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.009534                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 42392.152997                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 42392.152997                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         5072                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         5072                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    204869000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    204869000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009534                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.009534                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 40392.152997                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 40392.152997                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data           858                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total               858                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data          164                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total             164                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data         1022                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total          1022                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.160470                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.160470                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data          155                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total          155                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2101000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total      2101000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.151663                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.151663                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 13554.838710                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 13554.838710                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14611289000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               502.536481                       # Cycle average of tags in use
system.dcache.tags.total_refs                 1274835                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 14223                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 89.631934                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                165000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   502.536481                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.981517                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.981517                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          263                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          219                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               1519519                       # Number of tag accesses
system.dcache.tags.data_accesses              1519519                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14611289000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED  14611289000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14611289000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           26018                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           11148                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               37166                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          26018                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          11148                       # number of overall hits
system.l2cache.overall_hits::total              37166                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          8184                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          3587                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             11771                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         8184                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         3587                       # number of overall misses
system.l2cache.overall_misses::total            11771                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    537883000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    228767000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    766650000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    537883000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    228767000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    766650000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        34202                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        14735                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           48937                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        34202                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        14735                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          48937                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.239284                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.243434                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.240534                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.239284                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.243434                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.240534                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65723.729228                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 63776.693616                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65130.405233                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65723.729228                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 63776.693616                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65130.405233                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           1073                       # number of writebacks
system.l2cache.writebacks::total                 1073                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         8184                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         3587                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        11771                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         8184                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         3587                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        11771                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    521517000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    221593000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    743110000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    521517000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    221593000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    743110000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.239284                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.243434                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.240534                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.239284                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.243434                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.240534                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63723.973607                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61776.693616                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63130.575142                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63723.973607                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61776.693616                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63130.575142                       # average overall mshr miss latency
system.l2cache.replacements                      6022                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        11750                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        11750                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        11750                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        11750                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks         2747                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total         2747                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         2297                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             2297                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         2775                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           2775                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    172964000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    172964000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         5072                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         5072                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.547121                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.547121                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 62329.369369                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 62329.369369                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         2775                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         2775                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    167414000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    167414000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.547121                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.547121                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60329.369369                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60329.369369                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        26018                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         8851                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        34869                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         8184                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          812                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         8996                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    537883000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     55803000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    593686000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        34202                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         9663                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        43865                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.239284                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.084032                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.205084                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65723.729228                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68722.906404                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65994.441974                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         8184                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          812                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         8996                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    521517000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     54179000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    575696000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.239284                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.084032                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.205084                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63723.973607                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66722.906404                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 63994.664295                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  14611289000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4664.292624                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  34866                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 6022                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 5.789771                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   135.239797                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  2539.174764                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1989.878063                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008254                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.154979                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.121453                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.284686                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         6194                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          967                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2015                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2992                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.378052                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               109065                       # Number of tag accesses
system.l2cache.tags.data_accesses              109065                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14611289000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               43864                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         11750                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             36162                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               5072                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              5072                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          43865                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side        43693                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       102092                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  145785                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      1695040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      2188864                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  3883904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           171005000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            143849000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                1.0                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy            73675000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  14611289000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14611289000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14611289000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  14611289000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                18566870000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 335451                       # Simulator instruction rate (inst/s)
host_mem_usage                                1045604                       # Number of bytes of host memory used
host_op_rate                                   627180                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    14.91                       # Real time elapsed on the host
host_tick_rate                             1245638939                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5000000                       # Number of instructions simulated
sim_ops                                       9348414                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.018567                       # Number of seconds simulated
sim_ticks                                 18566870000                       # Number of ticks simulated
system.cpu.Branches                           1057147                       # Number of branches fetched
system.cpu.committedInsts                     5000000                       # Number of instructions committed
system.cpu.committedOps                       9348414                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1236351                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           124                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      685203                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            89                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     6535537                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          1488                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         18566870                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   18566870                       # Number of busy cycles
system.cpu.num_cc_register_reads              5186785                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             2991811                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       765745                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 389396                       # Number of float alu accesses
system.cpu.num_fp_insts                        389396                       # number of float instructions
system.cpu.num_fp_register_reads               552091                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              323569                       # number of times the floating registers were written
system.cpu.num_func_calls                      214661                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               9112772                       # Number of integer alu accesses
system.cpu.num_int_insts                      9112772                       # number of integer instructions
system.cpu.num_int_register_reads            18192722                       # number of times the integer registers were read
system.cpu.num_int_register_writes            7429735                       # number of times the integer registers were written
system.cpu.num_load_insts                     1235059                       # Number of load instructions
system.cpu.num_mem_refs                       1919877                       # number of memory refs
system.cpu.num_store_insts                     684818                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 32843      0.35%      0.35% # Class of executed instruction
system.cpu.op_class::IntAlu                   7125675     76.22%     76.57% # Class of executed instruction
system.cpu.op_class::IntMult                    17345      0.19%     76.76% # Class of executed instruction
system.cpu.op_class::IntDiv                     82249      0.88%     77.64% # Class of executed instruction
system.cpu.op_class::FloatAdd                    2244      0.02%     77.66% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.66% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.66% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.66% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.66% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.66% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.66% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.66% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1262      0.01%     77.68% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.68% # Class of executed instruction
system.cpu.op_class::SimdAlu                    22344      0.24%     77.92% # Class of executed instruction
system.cpu.op_class::SimdCmp                      378      0.00%     77.92% # Class of executed instruction
system.cpu.op_class::SimdCvt                    11550      0.12%     78.04% # Class of executed instruction
system.cpu.op_class::SimdMisc                   20641      0.22%     78.26% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               43801      0.47%     78.73% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     78.73% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                  90      0.00%     78.73% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt               10560      0.11%     78.85% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                 374      0.00%     78.85% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     78.85% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              57164      0.61%     79.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                 54      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::MemRead                  1098077     11.75%     91.21% # Class of executed instruction
system.cpu.op_class::MemWrite                  636870      6.81%     98.02% # Class of executed instruction
system.cpu.op_class::FloatMemRead              136982      1.47%     99.49% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              47948      0.51%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    9348451                       # Class of executed instruction
system.cpu.workload.numSyscalls                   316                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED  18566870000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18566870000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          6481370                       # number of demand (read+write) hits
system.icache.demand_hits::total              6481370                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         6481370                       # number of overall hits
system.icache.overall_hits::total             6481370                       # number of overall hits
system.icache.demand_misses::.cpu.inst          54167                       # number of demand (read+write) misses
system.icache.demand_misses::total              54167                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         54167                       # number of overall misses
system.icache.overall_misses::total             54167                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst   1243340000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total   1243340000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst   1243340000                       # number of overall miss cycles
system.icache.overall_miss_latency::total   1243340000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      6535537                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          6535537                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      6535537                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         6535537                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.008288                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.008288                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.008288                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.008288                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 22953.827976                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 22953.827976                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 22953.827976                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 22953.827976                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        54167                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         54167                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        54167                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        54167                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst   1135006000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total   1135006000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst   1135006000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total   1135006000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.008288                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.008288                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.008288                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.008288                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 20953.827976                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 20953.827976                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 20953.827976                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 20953.827976                       # average overall mshr miss latency
system.icache.replacements                      53655                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         6481370                       # number of ReadReq hits
system.icache.ReadReq_hits::total             6481370                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         54167                       # number of ReadReq misses
system.icache.ReadReq_misses::total             54167                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst   1243340000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total   1243340000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      6535537                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         6535537                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.008288                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.008288                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 22953.827976                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 22953.827976                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        54167                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        54167                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst   1135006000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total   1135006000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008288                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.008288                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 20953.827976                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 20953.827976                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  18566870000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               506.646810                       # Cycle average of tags in use
system.icache.tags.total_refs                 6535537                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 54167                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                120.655325                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   506.646810                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.989545                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.989545                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1          256                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2          225                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               6589704                       # Number of tag accesses
system.icache.tags.data_accesses              6589704                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18566870000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11843                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1606                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11071                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2997                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2997                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11843                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        42357                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        42357                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  42357                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port      1052544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total      1052544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1052544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14840                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14840    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14840                       # Request fanout histogram
system.membus.reqLayer2.occupancy            33941000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy           79204750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  18566870000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          686784                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          262976                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              949760                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       686784                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         686784                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       102784                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           102784                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst            10731                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             4109                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                14840                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1606                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1606                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           36989756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           14163723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               51153479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      36989756                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          36989756                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         5535882                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               5535882                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         5535882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          36989756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          14163723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              56689361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples      1530.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples     10731.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      3854.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.006086090250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            88                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            88                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                35497                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                1413                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        14840                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        1606                       # Number of write requests accepted
system.mem_ctrl.readBursts                      14840                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      1606                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                     255                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                     76                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                620                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1463                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1552                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1088                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                778                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                909                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1015                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                894                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                651                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                461                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               342                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1541                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               698                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               981                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               885                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               707                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 22                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                195                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                157                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                 87                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 88                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                149                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                 70                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                 93                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                 49                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                 56                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                23                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                83                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                98                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               122                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               134                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                75                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       22.41                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     130641500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    72925000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                404110250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       8957.25                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 27707.25                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     10015                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     1216                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  68.67                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 79.48                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  14840                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  1606                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    14582                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      46                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      49                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      89                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      89                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      89                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      89                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      89                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      89                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      89                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      89                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      89                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      89                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      89                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      89                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      88                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      88                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      88                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      88                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         4855                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     212.050257                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    141.315879                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    229.071541                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          2088     43.01%     43.01% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1384     28.51%     71.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          602     12.40%     83.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          266      5.48%     89.39% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          147      3.03%     92.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           96      1.98%     94.40% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           58      1.19%     95.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           56      1.15%     96.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          158      3.25%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          4855                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           88                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      165.409091                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      83.725238                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     362.383097                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127             62     70.45%     70.45% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255           12     13.64%     84.09% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            8      9.09%     93.18% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::384-511            3      3.41%     96.59% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-639            1      1.14%     97.73% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1280-1407            1      1.14%     98.86% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3072-3199            1      1.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             88                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           88                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.056818                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.028449                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.986786                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                40     45.45%     45.45% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 3      3.41%     48.86% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                45     51.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             88                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  933440                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                    16320                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    96064                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   949760                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                102784                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         50.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          5.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      51.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       5.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.43                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.39                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.04                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    18552887000                       # Total gap between requests
system.mem_ctrl.avgGap                     1128109.39                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       686784                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       246656                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks        96064                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 36989756.485611200333                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 13284737.815259115770                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 5173946.928049800918                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst        10731                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         4109                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks         1606                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst    299531750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    104578500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 408697963750                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27912.75                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     25451.08                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 254481920.14                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     69.69                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              15015420                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               7980885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             44739240                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy             3340800                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      1465301760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        1945803300                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        5491106880                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          8973288285                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         483.295692                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  14249763000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    619840000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   3697267000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              19649280                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              10443840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             59397660                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy             4494420                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      1465301760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        3302891790                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        4348295520                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          9210474270                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         496.070381                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  11270178750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    619840000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   6676851250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  18566870000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED  18566870000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18566870000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data          1900044                       # number of demand (read+write) hits
system.dcache.demand_hits::total              1900044                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         1901091                       # number of overall hits
system.dcache.overall_hits::total             1901091                       # number of overall hits
system.dcache.demand_misses::.cpu.data          20220                       # number of demand (read+write) misses
system.dcache.demand_misses::total              20220                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         20426                       # number of overall misses
system.dcache.overall_misses::total             20426                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data    456716000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total    456716000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data    456716000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total    456716000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      1920264                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          1920264                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      1921517                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         1921517                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.010530                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.010530                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.010630                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.010630                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 22587.339268                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 22587.339268                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 22359.541761                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 22359.541761                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           16565                       # number of writebacks
system.dcache.writebacks::total                 16565                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data        20220                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         20220                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        20412                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        20412                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data    416276000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total    416276000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data    418949000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total    418949000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.010530                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.010530                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.010623                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.010623                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 20587.339268                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 20587.339268                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 20524.642367                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 20524.642367                       # average overall mshr miss latency
system.dcache.replacements                      19900                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1221767                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1221767                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         13331                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             13331                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    211020000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    211020000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1235098                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1235098                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.010793                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.010793                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15829.270122                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15829.270122                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        13331                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        13331                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    184358000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    184358000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010793                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.010793                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13829.270122                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13829.270122                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         678277                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             678277                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         6889                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             6889                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    245696000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    245696000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       685166                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         685166                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.010054                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.010054                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 35664.973146                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 35664.973146                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         6889                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         6889                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    231918000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    231918000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010054                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.010054                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 33664.973146                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 33664.973146                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data          1047                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total              1047                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data          206                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total             206                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data         1253                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total          1253                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.164405                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.164405                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data          192                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total          192                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2673000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total      2673000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.153232                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.153232                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 13921.875000                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 13921.875000                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  18566870000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               504.552637                       # Cycle average of tags in use
system.dcache.tags.total_refs                 1921503                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 20412                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 94.135949                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                165000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   504.552637                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.985454                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.985454                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          322                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               1941929                       # Number of tag accesses
system.dcache.tags.data_accesses              1941929                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18566870000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED  18566870000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18566870000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           43436                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           16303                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               59739                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          43436                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          16303                       # number of overall hits
system.l2cache.overall_hits::total              59739                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst         10731                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          4109                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             14840                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst        10731                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         4109                       # number of overall misses
system.l2cache.overall_misses::total            14840                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    700298000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    255348000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    955646000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    700298000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    255348000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    955646000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        54167                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        20412                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           74579                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        54167                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        20412                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          74579                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.198110                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.201303                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.198984                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.198110                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.201303                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.198984                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65259.342093                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 62143.587248                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 64396.630728                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65259.342093                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 62143.587248                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 64396.630728                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           1606                       # number of writebacks
system.l2cache.writebacks::total                 1606                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst        10731                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         4109                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        14840                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst        10731                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         4109                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        14840                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    678836000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    247130000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    925966000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    678836000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    247130000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    925966000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.198110                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.201303                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.198984                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.198110                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.201303                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.198984                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63259.342093                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60143.587248                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 62396.630728                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63259.342093                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60143.587248                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 62396.630728                       # average overall mshr miss latency
system.l2cache.replacements                      9005                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        16565                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        16565                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        16565                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        16565                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks         3672                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total         3672                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         3892                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             3892                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         2997                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           2997                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    184760000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    184760000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         6889                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         6889                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.435041                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.435041                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 61648.314982                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 61648.314982                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         2997                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         2997                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    178766000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    178766000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.435041                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.435041                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 59648.314982                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 59648.314982                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        43436                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        12411                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        55847                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst        10731                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         1112                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11843                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    700298000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     70588000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    770886000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        54167                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        13523                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        67690                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.198110                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.082230                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.174959                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65259.342093                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 63478.417266                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65092.121929                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst        10731                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         1112                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11843                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    678836000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     68364000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    747200000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.198110                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.082230                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.174959                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63259.342093                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61478.417266                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 63092.121929                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  18566870000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             5069.348356                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 144462                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                15596                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.262760                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   141.893654                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  2946.141887                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1981.312815                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008661                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.179818                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.120930                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.309408                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         6591                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          235                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2102                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         4119                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.402283                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               163730                       # Number of tag accesses
system.l2cache.tags.data_accesses              163730                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18566870000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               67690                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         16565                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             56990                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               6889                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              6889                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          67690                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side        60724                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       161989                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  222713                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      2366528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      3466688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  5833216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           270835000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               1.5                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            214394000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                1.2                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           102060000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  18566870000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18566870000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18566870000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  18566870000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
