
newseqen.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b0c  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001558  08009ca4  08009ca4  00019ca4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b1fc  0800b1fc  00020768  2**0
                  CONTENTS
  4 .ARM          00000008  0800b1fc  0800b1fc  0001b1fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b204  0800b204  00020768  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b204  0800b204  0001b204  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b208  0800b208  0001b208  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000768  20000000  0800b20c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003a18  20000768  0800b974  00020768  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004180  0800b974  00024180  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020768  2**0
                  CONTENTS, READONLY
 12 .debug_info   000136f0  00000000  00000000  00020798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002497  00000000  00000000  00033e88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001148  00000000  00000000  00036320  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001040  00000000  00000000  00037468  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018817  00000000  00000000  000384a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014cd1  00000000  00000000  00050cbf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ebdf  00000000  00000000  00065990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c0  00000000  00000000  0010456f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004bd0  00000000  00000000  00104630  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    000000d8  00000000  00000000  00109200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000768 	.word	0x20000768
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08009c8c 	.word	0x08009c8c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000076c 	.word	0x2000076c
 80001d4:	08009c8c 	.word	0x08009c8c

080001d8 <strlen>:
 80001d8:	4603      	mov	r3, r0
 80001da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001de:	2a00      	cmp	r2, #0
 80001e0:	d1fb      	bne.n	80001da <strlen+0x2>
 80001e2:	1a18      	subs	r0, r3, r0
 80001e4:	3801      	subs	r0, #1
 80001e6:	4770      	bx	lr

080001e8 <__aeabi_dmul>:
 80001e8:	b570      	push	{r4, r5, r6, lr}
 80001ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001f6:	bf1d      	ittte	ne
 80001f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001fc:	ea94 0f0c 	teqne	r4, ip
 8000200:	ea95 0f0c 	teqne	r5, ip
 8000204:	f000 f8de 	bleq	80003c4 <__aeabi_dmul+0x1dc>
 8000208:	442c      	add	r4, r5
 800020a:	ea81 0603 	eor.w	r6, r1, r3
 800020e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000212:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000216:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800021a:	bf18      	it	ne
 800021c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000220:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000224:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000228:	d038      	beq.n	800029c <__aeabi_dmul+0xb4>
 800022a:	fba0 ce02 	umull	ip, lr, r0, r2
 800022e:	f04f 0500 	mov.w	r5, #0
 8000232:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000236:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800023a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800023e:	f04f 0600 	mov.w	r6, #0
 8000242:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000246:	f09c 0f00 	teq	ip, #0
 800024a:	bf18      	it	ne
 800024c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000250:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000254:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000258:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800025c:	d204      	bcs.n	8000268 <__aeabi_dmul+0x80>
 800025e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000262:	416d      	adcs	r5, r5
 8000264:	eb46 0606 	adc.w	r6, r6, r6
 8000268:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800026c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000270:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000274:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000278:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800027c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000280:	bf88      	it	hi
 8000282:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000286:	d81e      	bhi.n	80002c6 <__aeabi_dmul+0xde>
 8000288:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800028c:	bf08      	it	eq
 800028e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000292:	f150 0000 	adcs.w	r0, r0, #0
 8000296:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029a:	bd70      	pop	{r4, r5, r6, pc}
 800029c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80002a0:	ea46 0101 	orr.w	r1, r6, r1
 80002a4:	ea40 0002 	orr.w	r0, r0, r2
 80002a8:	ea81 0103 	eor.w	r1, r1, r3
 80002ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002b0:	bfc2      	ittt	gt
 80002b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002ba:	bd70      	popgt	{r4, r5, r6, pc}
 80002bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002c0:	f04f 0e00 	mov.w	lr, #0
 80002c4:	3c01      	subs	r4, #1
 80002c6:	f300 80ab 	bgt.w	8000420 <__aeabi_dmul+0x238>
 80002ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002ce:	bfde      	ittt	le
 80002d0:	2000      	movle	r0, #0
 80002d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002d6:	bd70      	pople	{r4, r5, r6, pc}
 80002d8:	f1c4 0400 	rsb	r4, r4, #0
 80002dc:	3c20      	subs	r4, #32
 80002de:	da35      	bge.n	800034c <__aeabi_dmul+0x164>
 80002e0:	340c      	adds	r4, #12
 80002e2:	dc1b      	bgt.n	800031c <__aeabi_dmul+0x134>
 80002e4:	f104 0414 	add.w	r4, r4, #20
 80002e8:	f1c4 0520 	rsb	r5, r4, #32
 80002ec:	fa00 f305 	lsl.w	r3, r0, r5
 80002f0:	fa20 f004 	lsr.w	r0, r0, r4
 80002f4:	fa01 f205 	lsl.w	r2, r1, r5
 80002f8:	ea40 0002 	orr.w	r0, r0, r2
 80002fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000300:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000304:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000308:	fa21 f604 	lsr.w	r6, r1, r4
 800030c:	eb42 0106 	adc.w	r1, r2, r6
 8000310:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000314:	bf08      	it	eq
 8000316:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800031a:	bd70      	pop	{r4, r5, r6, pc}
 800031c:	f1c4 040c 	rsb	r4, r4, #12
 8000320:	f1c4 0520 	rsb	r5, r4, #32
 8000324:	fa00 f304 	lsl.w	r3, r0, r4
 8000328:	fa20 f005 	lsr.w	r0, r0, r5
 800032c:	fa01 f204 	lsl.w	r2, r1, r4
 8000330:	ea40 0002 	orr.w	r0, r0, r2
 8000334:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000338:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000344:	bf08      	it	eq
 8000346:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800034a:	bd70      	pop	{r4, r5, r6, pc}
 800034c:	f1c4 0520 	rsb	r5, r4, #32
 8000350:	fa00 f205 	lsl.w	r2, r0, r5
 8000354:	ea4e 0e02 	orr.w	lr, lr, r2
 8000358:	fa20 f304 	lsr.w	r3, r0, r4
 800035c:	fa01 f205 	lsl.w	r2, r1, r5
 8000360:	ea43 0302 	orr.w	r3, r3, r2
 8000364:	fa21 f004 	lsr.w	r0, r1, r4
 8000368:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800036c:	fa21 f204 	lsr.w	r2, r1, r4
 8000370:	ea20 0002 	bic.w	r0, r0, r2
 8000374:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000378:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800037c:	bf08      	it	eq
 800037e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000382:	bd70      	pop	{r4, r5, r6, pc}
 8000384:	f094 0f00 	teq	r4, #0
 8000388:	d10f      	bne.n	80003aa <__aeabi_dmul+0x1c2>
 800038a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800038e:	0040      	lsls	r0, r0, #1
 8000390:	eb41 0101 	adc.w	r1, r1, r1
 8000394:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000398:	bf08      	it	eq
 800039a:	3c01      	subeq	r4, #1
 800039c:	d0f7      	beq.n	800038e <__aeabi_dmul+0x1a6>
 800039e:	ea41 0106 	orr.w	r1, r1, r6
 80003a2:	f095 0f00 	teq	r5, #0
 80003a6:	bf18      	it	ne
 80003a8:	4770      	bxne	lr
 80003aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80003ae:	0052      	lsls	r2, r2, #1
 80003b0:	eb43 0303 	adc.w	r3, r3, r3
 80003b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003b8:	bf08      	it	eq
 80003ba:	3d01      	subeq	r5, #1
 80003bc:	d0f7      	beq.n	80003ae <__aeabi_dmul+0x1c6>
 80003be:	ea43 0306 	orr.w	r3, r3, r6
 80003c2:	4770      	bx	lr
 80003c4:	ea94 0f0c 	teq	r4, ip
 80003c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003cc:	bf18      	it	ne
 80003ce:	ea95 0f0c 	teqne	r5, ip
 80003d2:	d00c      	beq.n	80003ee <__aeabi_dmul+0x206>
 80003d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003d8:	bf18      	it	ne
 80003da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003de:	d1d1      	bne.n	8000384 <__aeabi_dmul+0x19c>
 80003e0:	ea81 0103 	eor.w	r1, r1, r3
 80003e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003e8:	f04f 0000 	mov.w	r0, #0
 80003ec:	bd70      	pop	{r4, r5, r6, pc}
 80003ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003f2:	bf06      	itte	eq
 80003f4:	4610      	moveq	r0, r2
 80003f6:	4619      	moveq	r1, r3
 80003f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003fc:	d019      	beq.n	8000432 <__aeabi_dmul+0x24a>
 80003fe:	ea94 0f0c 	teq	r4, ip
 8000402:	d102      	bne.n	800040a <__aeabi_dmul+0x222>
 8000404:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000408:	d113      	bne.n	8000432 <__aeabi_dmul+0x24a>
 800040a:	ea95 0f0c 	teq	r5, ip
 800040e:	d105      	bne.n	800041c <__aeabi_dmul+0x234>
 8000410:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000414:	bf1c      	itt	ne
 8000416:	4610      	movne	r0, r2
 8000418:	4619      	movne	r1, r3
 800041a:	d10a      	bne.n	8000432 <__aeabi_dmul+0x24a>
 800041c:	ea81 0103 	eor.w	r1, r1, r3
 8000420:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000424:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd70      	pop	{r4, r5, r6, pc}
 8000432:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000436:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800043a:	bd70      	pop	{r4, r5, r6, pc}

0800043c <__aeabi_drsub>:
 800043c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000440:	e002      	b.n	8000448 <__adddf3>
 8000442:	bf00      	nop

08000444 <__aeabi_dsub>:
 8000444:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000448 <__adddf3>:
 8000448:	b530      	push	{r4, r5, lr}
 800044a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800044e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000452:	ea94 0f05 	teq	r4, r5
 8000456:	bf08      	it	eq
 8000458:	ea90 0f02 	teqeq	r0, r2
 800045c:	bf1f      	itttt	ne
 800045e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000462:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000466:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800046a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800046e:	f000 80e2 	beq.w	8000636 <__adddf3+0x1ee>
 8000472:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000476:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800047a:	bfb8      	it	lt
 800047c:	426d      	neglt	r5, r5
 800047e:	dd0c      	ble.n	800049a <__adddf3+0x52>
 8000480:	442c      	add	r4, r5
 8000482:	ea80 0202 	eor.w	r2, r0, r2
 8000486:	ea81 0303 	eor.w	r3, r1, r3
 800048a:	ea82 0000 	eor.w	r0, r2, r0
 800048e:	ea83 0101 	eor.w	r1, r3, r1
 8000492:	ea80 0202 	eor.w	r2, r0, r2
 8000496:	ea81 0303 	eor.w	r3, r1, r3
 800049a:	2d36      	cmp	r5, #54	; 0x36
 800049c:	bf88      	it	hi
 800049e:	bd30      	pophi	{r4, r5, pc}
 80004a0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80004a4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004a8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80004ac:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004b0:	d002      	beq.n	80004b8 <__adddf3+0x70>
 80004b2:	4240      	negs	r0, r0
 80004b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004b8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004bc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004c0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004c4:	d002      	beq.n	80004cc <__adddf3+0x84>
 80004c6:	4252      	negs	r2, r2
 80004c8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004cc:	ea94 0f05 	teq	r4, r5
 80004d0:	f000 80a7 	beq.w	8000622 <__adddf3+0x1da>
 80004d4:	f1a4 0401 	sub.w	r4, r4, #1
 80004d8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004dc:	db0d      	blt.n	80004fa <__adddf3+0xb2>
 80004de:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004e2:	fa22 f205 	lsr.w	r2, r2, r5
 80004e6:	1880      	adds	r0, r0, r2
 80004e8:	f141 0100 	adc.w	r1, r1, #0
 80004ec:	fa03 f20e 	lsl.w	r2, r3, lr
 80004f0:	1880      	adds	r0, r0, r2
 80004f2:	fa43 f305 	asr.w	r3, r3, r5
 80004f6:	4159      	adcs	r1, r3
 80004f8:	e00e      	b.n	8000518 <__adddf3+0xd0>
 80004fa:	f1a5 0520 	sub.w	r5, r5, #32
 80004fe:	f10e 0e20 	add.w	lr, lr, #32
 8000502:	2a01      	cmp	r2, #1
 8000504:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000508:	bf28      	it	cs
 800050a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800050e:	fa43 f305 	asr.w	r3, r3, r5
 8000512:	18c0      	adds	r0, r0, r3
 8000514:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	d507      	bpl.n	800052e <__adddf3+0xe6>
 800051e:	f04f 0e00 	mov.w	lr, #0
 8000522:	f1dc 0c00 	rsbs	ip, ip, #0
 8000526:	eb7e 0000 	sbcs.w	r0, lr, r0
 800052a:	eb6e 0101 	sbc.w	r1, lr, r1
 800052e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000532:	d31b      	bcc.n	800056c <__adddf3+0x124>
 8000534:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000538:	d30c      	bcc.n	8000554 <__adddf3+0x10c>
 800053a:	0849      	lsrs	r1, r1, #1
 800053c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000540:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000544:	f104 0401 	add.w	r4, r4, #1
 8000548:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800054c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000550:	f080 809a 	bcs.w	8000688 <__adddf3+0x240>
 8000554:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000558:	bf08      	it	eq
 800055a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800055e:	f150 0000 	adcs.w	r0, r0, #0
 8000562:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000566:	ea41 0105 	orr.w	r1, r1, r5
 800056a:	bd30      	pop	{r4, r5, pc}
 800056c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000570:	4140      	adcs	r0, r0
 8000572:	eb41 0101 	adc.w	r1, r1, r1
 8000576:	3c01      	subs	r4, #1
 8000578:	bf28      	it	cs
 800057a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800057e:	d2e9      	bcs.n	8000554 <__adddf3+0x10c>
 8000580:	f091 0f00 	teq	r1, #0
 8000584:	bf04      	itt	eq
 8000586:	4601      	moveq	r1, r0
 8000588:	2000      	moveq	r0, #0
 800058a:	fab1 f381 	clz	r3, r1
 800058e:	bf08      	it	eq
 8000590:	3320      	addeq	r3, #32
 8000592:	f1a3 030b 	sub.w	r3, r3, #11
 8000596:	f1b3 0220 	subs.w	r2, r3, #32
 800059a:	da0c      	bge.n	80005b6 <__adddf3+0x16e>
 800059c:	320c      	adds	r2, #12
 800059e:	dd08      	ble.n	80005b2 <__adddf3+0x16a>
 80005a0:	f102 0c14 	add.w	ip, r2, #20
 80005a4:	f1c2 020c 	rsb	r2, r2, #12
 80005a8:	fa01 f00c 	lsl.w	r0, r1, ip
 80005ac:	fa21 f102 	lsr.w	r1, r1, r2
 80005b0:	e00c      	b.n	80005cc <__adddf3+0x184>
 80005b2:	f102 0214 	add.w	r2, r2, #20
 80005b6:	bfd8      	it	le
 80005b8:	f1c2 0c20 	rsble	ip, r2, #32
 80005bc:	fa01 f102 	lsl.w	r1, r1, r2
 80005c0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005c4:	bfdc      	itt	le
 80005c6:	ea41 010c 	orrle.w	r1, r1, ip
 80005ca:	4090      	lslle	r0, r2
 80005cc:	1ae4      	subs	r4, r4, r3
 80005ce:	bfa2      	ittt	ge
 80005d0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005d4:	4329      	orrge	r1, r5
 80005d6:	bd30      	popge	{r4, r5, pc}
 80005d8:	ea6f 0404 	mvn.w	r4, r4
 80005dc:	3c1f      	subs	r4, #31
 80005de:	da1c      	bge.n	800061a <__adddf3+0x1d2>
 80005e0:	340c      	adds	r4, #12
 80005e2:	dc0e      	bgt.n	8000602 <__adddf3+0x1ba>
 80005e4:	f104 0414 	add.w	r4, r4, #20
 80005e8:	f1c4 0220 	rsb	r2, r4, #32
 80005ec:	fa20 f004 	lsr.w	r0, r0, r4
 80005f0:	fa01 f302 	lsl.w	r3, r1, r2
 80005f4:	ea40 0003 	orr.w	r0, r0, r3
 80005f8:	fa21 f304 	lsr.w	r3, r1, r4
 80005fc:	ea45 0103 	orr.w	r1, r5, r3
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	f1c4 040c 	rsb	r4, r4, #12
 8000606:	f1c4 0220 	rsb	r2, r4, #32
 800060a:	fa20 f002 	lsr.w	r0, r0, r2
 800060e:	fa01 f304 	lsl.w	r3, r1, r4
 8000612:	ea40 0003 	orr.w	r0, r0, r3
 8000616:	4629      	mov	r1, r5
 8000618:	bd30      	pop	{r4, r5, pc}
 800061a:	fa21 f004 	lsr.w	r0, r1, r4
 800061e:	4629      	mov	r1, r5
 8000620:	bd30      	pop	{r4, r5, pc}
 8000622:	f094 0f00 	teq	r4, #0
 8000626:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800062a:	bf06      	itte	eq
 800062c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000630:	3401      	addeq	r4, #1
 8000632:	3d01      	subne	r5, #1
 8000634:	e74e      	b.n	80004d4 <__adddf3+0x8c>
 8000636:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800063a:	bf18      	it	ne
 800063c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000640:	d029      	beq.n	8000696 <__adddf3+0x24e>
 8000642:	ea94 0f05 	teq	r4, r5
 8000646:	bf08      	it	eq
 8000648:	ea90 0f02 	teqeq	r0, r2
 800064c:	d005      	beq.n	800065a <__adddf3+0x212>
 800064e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000652:	bf04      	itt	eq
 8000654:	4619      	moveq	r1, r3
 8000656:	4610      	moveq	r0, r2
 8000658:	bd30      	pop	{r4, r5, pc}
 800065a:	ea91 0f03 	teq	r1, r3
 800065e:	bf1e      	ittt	ne
 8000660:	2100      	movne	r1, #0
 8000662:	2000      	movne	r0, #0
 8000664:	bd30      	popne	{r4, r5, pc}
 8000666:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800066a:	d105      	bne.n	8000678 <__adddf3+0x230>
 800066c:	0040      	lsls	r0, r0, #1
 800066e:	4149      	adcs	r1, r1
 8000670:	bf28      	it	cs
 8000672:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000676:	bd30      	pop	{r4, r5, pc}
 8000678:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800067c:	bf3c      	itt	cc
 800067e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000682:	bd30      	popcc	{r4, r5, pc}
 8000684:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000688:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800068c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000690:	f04f 0000 	mov.w	r0, #0
 8000694:	bd30      	pop	{r4, r5, pc}
 8000696:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800069a:	bf1a      	itte	ne
 800069c:	4619      	movne	r1, r3
 800069e:	4610      	movne	r0, r2
 80006a0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006a4:	bf1c      	itt	ne
 80006a6:	460b      	movne	r3, r1
 80006a8:	4602      	movne	r2, r0
 80006aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006ae:	bf06      	itte	eq
 80006b0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006b4:	ea91 0f03 	teqeq	r1, r3
 80006b8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006bc:	bd30      	pop	{r4, r5, pc}
 80006be:	bf00      	nop

080006c0 <__aeabi_ui2d>:
 80006c0:	f090 0f00 	teq	r0, #0
 80006c4:	bf04      	itt	eq
 80006c6:	2100      	moveq	r1, #0
 80006c8:	4770      	bxeq	lr
 80006ca:	b530      	push	{r4, r5, lr}
 80006cc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006d0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006d4:	f04f 0500 	mov.w	r5, #0
 80006d8:	f04f 0100 	mov.w	r1, #0
 80006dc:	e750      	b.n	8000580 <__adddf3+0x138>
 80006de:	bf00      	nop

080006e0 <__aeabi_i2d>:
 80006e0:	f090 0f00 	teq	r0, #0
 80006e4:	bf04      	itt	eq
 80006e6:	2100      	moveq	r1, #0
 80006e8:	4770      	bxeq	lr
 80006ea:	b530      	push	{r4, r5, lr}
 80006ec:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006f0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006f4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006f8:	bf48      	it	mi
 80006fa:	4240      	negmi	r0, r0
 80006fc:	f04f 0100 	mov.w	r1, #0
 8000700:	e73e      	b.n	8000580 <__adddf3+0x138>
 8000702:	bf00      	nop

08000704 <__aeabi_f2d>:
 8000704:	0042      	lsls	r2, r0, #1
 8000706:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800070a:	ea4f 0131 	mov.w	r1, r1, rrx
 800070e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000712:	bf1f      	itttt	ne
 8000714:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000718:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800071c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000720:	4770      	bxne	lr
 8000722:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000726:	bf08      	it	eq
 8000728:	4770      	bxeq	lr
 800072a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800072e:	bf04      	itt	eq
 8000730:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000734:	4770      	bxeq	lr
 8000736:	b530      	push	{r4, r5, lr}
 8000738:	f44f 7460 	mov.w	r4, #896	; 0x380
 800073c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	e71c      	b.n	8000580 <__adddf3+0x138>
 8000746:	bf00      	nop

08000748 <__aeabi_ul2d>:
 8000748:	ea50 0201 	orrs.w	r2, r0, r1
 800074c:	bf08      	it	eq
 800074e:	4770      	bxeq	lr
 8000750:	b530      	push	{r4, r5, lr}
 8000752:	f04f 0500 	mov.w	r5, #0
 8000756:	e00a      	b.n	800076e <__aeabi_l2d+0x16>

08000758 <__aeabi_l2d>:
 8000758:	ea50 0201 	orrs.w	r2, r0, r1
 800075c:	bf08      	it	eq
 800075e:	4770      	bxeq	lr
 8000760:	b530      	push	{r4, r5, lr}
 8000762:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000766:	d502      	bpl.n	800076e <__aeabi_l2d+0x16>
 8000768:	4240      	negs	r0, r0
 800076a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800076e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000772:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000776:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800077a:	f43f aed8 	beq.w	800052e <__adddf3+0xe6>
 800077e:	f04f 0203 	mov.w	r2, #3
 8000782:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000786:	bf18      	it	ne
 8000788:	3203      	addne	r2, #3
 800078a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800078e:	bf18      	it	ne
 8000790:	3203      	addne	r2, #3
 8000792:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000796:	f1c2 0320 	rsb	r3, r2, #32
 800079a:	fa00 fc03 	lsl.w	ip, r0, r3
 800079e:	fa20 f002 	lsr.w	r0, r0, r2
 80007a2:	fa01 fe03 	lsl.w	lr, r1, r3
 80007a6:	ea40 000e 	orr.w	r0, r0, lr
 80007aa:	fa21 f102 	lsr.w	r1, r1, r2
 80007ae:	4414      	add	r4, r2
 80007b0:	e6bd      	b.n	800052e <__adddf3+0xe6>
 80007b2:	bf00      	nop

080007b4 <__aeabi_d2f>:
 80007b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007b8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80007bc:	bf24      	itt	cs
 80007be:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80007c2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80007c6:	d90d      	bls.n	80007e4 <__aeabi_d2f+0x30>
 80007c8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80007cc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80007d0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80007d4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80007d8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80007dc:	bf08      	it	eq
 80007de:	f020 0001 	biceq.w	r0, r0, #1
 80007e2:	4770      	bx	lr
 80007e4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80007e8:	d121      	bne.n	800082e <__aeabi_d2f+0x7a>
 80007ea:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80007ee:	bfbc      	itt	lt
 80007f0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80007f4:	4770      	bxlt	lr
 80007f6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007fa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80007fe:	f1c2 0218 	rsb	r2, r2, #24
 8000802:	f1c2 0c20 	rsb	ip, r2, #32
 8000806:	fa10 f30c 	lsls.w	r3, r0, ip
 800080a:	fa20 f002 	lsr.w	r0, r0, r2
 800080e:	bf18      	it	ne
 8000810:	f040 0001 	orrne.w	r0, r0, #1
 8000814:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000818:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800081c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000820:	ea40 000c 	orr.w	r0, r0, ip
 8000824:	fa23 f302 	lsr.w	r3, r3, r2
 8000828:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800082c:	e7cc      	b.n	80007c8 <__aeabi_d2f+0x14>
 800082e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000832:	d107      	bne.n	8000844 <__aeabi_d2f+0x90>
 8000834:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000838:	bf1e      	ittt	ne
 800083a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800083e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000842:	4770      	bxne	lr
 8000844:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000848:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800084c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000850:	4770      	bx	lr
 8000852:	bf00      	nop

08000854 <__aeabi_uldivmod>:
 8000854:	b953      	cbnz	r3, 800086c <__aeabi_uldivmod+0x18>
 8000856:	b94a      	cbnz	r2, 800086c <__aeabi_uldivmod+0x18>
 8000858:	2900      	cmp	r1, #0
 800085a:	bf08      	it	eq
 800085c:	2800      	cmpeq	r0, #0
 800085e:	bf1c      	itt	ne
 8000860:	f04f 31ff 	movne.w	r1, #4294967295
 8000864:	f04f 30ff 	movne.w	r0, #4294967295
 8000868:	f000 b974 	b.w	8000b54 <__aeabi_idiv0>
 800086c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000870:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000874:	f000 f806 	bl	8000884 <__udivmoddi4>
 8000878:	f8dd e004 	ldr.w	lr, [sp, #4]
 800087c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000880:	b004      	add	sp, #16
 8000882:	4770      	bx	lr

08000884 <__udivmoddi4>:
 8000884:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000888:	9d08      	ldr	r5, [sp, #32]
 800088a:	4604      	mov	r4, r0
 800088c:	468e      	mov	lr, r1
 800088e:	2b00      	cmp	r3, #0
 8000890:	d14d      	bne.n	800092e <__udivmoddi4+0xaa>
 8000892:	428a      	cmp	r2, r1
 8000894:	4694      	mov	ip, r2
 8000896:	d969      	bls.n	800096c <__udivmoddi4+0xe8>
 8000898:	fab2 f282 	clz	r2, r2
 800089c:	b152      	cbz	r2, 80008b4 <__udivmoddi4+0x30>
 800089e:	fa01 f302 	lsl.w	r3, r1, r2
 80008a2:	f1c2 0120 	rsb	r1, r2, #32
 80008a6:	fa20 f101 	lsr.w	r1, r0, r1
 80008aa:	fa0c fc02 	lsl.w	ip, ip, r2
 80008ae:	ea41 0e03 	orr.w	lr, r1, r3
 80008b2:	4094      	lsls	r4, r2
 80008b4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80008b8:	0c21      	lsrs	r1, r4, #16
 80008ba:	fbbe f6f8 	udiv	r6, lr, r8
 80008be:	fa1f f78c 	uxth.w	r7, ip
 80008c2:	fb08 e316 	mls	r3, r8, r6, lr
 80008c6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80008ca:	fb06 f107 	mul.w	r1, r6, r7
 80008ce:	4299      	cmp	r1, r3
 80008d0:	d90a      	bls.n	80008e8 <__udivmoddi4+0x64>
 80008d2:	eb1c 0303 	adds.w	r3, ip, r3
 80008d6:	f106 30ff 	add.w	r0, r6, #4294967295
 80008da:	f080 811f 	bcs.w	8000b1c <__udivmoddi4+0x298>
 80008de:	4299      	cmp	r1, r3
 80008e0:	f240 811c 	bls.w	8000b1c <__udivmoddi4+0x298>
 80008e4:	3e02      	subs	r6, #2
 80008e6:	4463      	add	r3, ip
 80008e8:	1a5b      	subs	r3, r3, r1
 80008ea:	b2a4      	uxth	r4, r4
 80008ec:	fbb3 f0f8 	udiv	r0, r3, r8
 80008f0:	fb08 3310 	mls	r3, r8, r0, r3
 80008f4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80008f8:	fb00 f707 	mul.w	r7, r0, r7
 80008fc:	42a7      	cmp	r7, r4
 80008fe:	d90a      	bls.n	8000916 <__udivmoddi4+0x92>
 8000900:	eb1c 0404 	adds.w	r4, ip, r4
 8000904:	f100 33ff 	add.w	r3, r0, #4294967295
 8000908:	f080 810a 	bcs.w	8000b20 <__udivmoddi4+0x29c>
 800090c:	42a7      	cmp	r7, r4
 800090e:	f240 8107 	bls.w	8000b20 <__udivmoddi4+0x29c>
 8000912:	4464      	add	r4, ip
 8000914:	3802      	subs	r0, #2
 8000916:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800091a:	1be4      	subs	r4, r4, r7
 800091c:	2600      	movs	r6, #0
 800091e:	b11d      	cbz	r5, 8000928 <__udivmoddi4+0xa4>
 8000920:	40d4      	lsrs	r4, r2
 8000922:	2300      	movs	r3, #0
 8000924:	e9c5 4300 	strd	r4, r3, [r5]
 8000928:	4631      	mov	r1, r6
 800092a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800092e:	428b      	cmp	r3, r1
 8000930:	d909      	bls.n	8000946 <__udivmoddi4+0xc2>
 8000932:	2d00      	cmp	r5, #0
 8000934:	f000 80ef 	beq.w	8000b16 <__udivmoddi4+0x292>
 8000938:	2600      	movs	r6, #0
 800093a:	e9c5 0100 	strd	r0, r1, [r5]
 800093e:	4630      	mov	r0, r6
 8000940:	4631      	mov	r1, r6
 8000942:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000946:	fab3 f683 	clz	r6, r3
 800094a:	2e00      	cmp	r6, #0
 800094c:	d14a      	bne.n	80009e4 <__udivmoddi4+0x160>
 800094e:	428b      	cmp	r3, r1
 8000950:	d302      	bcc.n	8000958 <__udivmoddi4+0xd4>
 8000952:	4282      	cmp	r2, r0
 8000954:	f200 80f9 	bhi.w	8000b4a <__udivmoddi4+0x2c6>
 8000958:	1a84      	subs	r4, r0, r2
 800095a:	eb61 0303 	sbc.w	r3, r1, r3
 800095e:	2001      	movs	r0, #1
 8000960:	469e      	mov	lr, r3
 8000962:	2d00      	cmp	r5, #0
 8000964:	d0e0      	beq.n	8000928 <__udivmoddi4+0xa4>
 8000966:	e9c5 4e00 	strd	r4, lr, [r5]
 800096a:	e7dd      	b.n	8000928 <__udivmoddi4+0xa4>
 800096c:	b902      	cbnz	r2, 8000970 <__udivmoddi4+0xec>
 800096e:	deff      	udf	#255	; 0xff
 8000970:	fab2 f282 	clz	r2, r2
 8000974:	2a00      	cmp	r2, #0
 8000976:	f040 8092 	bne.w	8000a9e <__udivmoddi4+0x21a>
 800097a:	eba1 010c 	sub.w	r1, r1, ip
 800097e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000982:	fa1f fe8c 	uxth.w	lr, ip
 8000986:	2601      	movs	r6, #1
 8000988:	0c20      	lsrs	r0, r4, #16
 800098a:	fbb1 f3f7 	udiv	r3, r1, r7
 800098e:	fb07 1113 	mls	r1, r7, r3, r1
 8000992:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000996:	fb0e f003 	mul.w	r0, lr, r3
 800099a:	4288      	cmp	r0, r1
 800099c:	d908      	bls.n	80009b0 <__udivmoddi4+0x12c>
 800099e:	eb1c 0101 	adds.w	r1, ip, r1
 80009a2:	f103 38ff 	add.w	r8, r3, #4294967295
 80009a6:	d202      	bcs.n	80009ae <__udivmoddi4+0x12a>
 80009a8:	4288      	cmp	r0, r1
 80009aa:	f200 80cb 	bhi.w	8000b44 <__udivmoddi4+0x2c0>
 80009ae:	4643      	mov	r3, r8
 80009b0:	1a09      	subs	r1, r1, r0
 80009b2:	b2a4      	uxth	r4, r4
 80009b4:	fbb1 f0f7 	udiv	r0, r1, r7
 80009b8:	fb07 1110 	mls	r1, r7, r0, r1
 80009bc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80009c0:	fb0e fe00 	mul.w	lr, lr, r0
 80009c4:	45a6      	cmp	lr, r4
 80009c6:	d908      	bls.n	80009da <__udivmoddi4+0x156>
 80009c8:	eb1c 0404 	adds.w	r4, ip, r4
 80009cc:	f100 31ff 	add.w	r1, r0, #4294967295
 80009d0:	d202      	bcs.n	80009d8 <__udivmoddi4+0x154>
 80009d2:	45a6      	cmp	lr, r4
 80009d4:	f200 80bb 	bhi.w	8000b4e <__udivmoddi4+0x2ca>
 80009d8:	4608      	mov	r0, r1
 80009da:	eba4 040e 	sub.w	r4, r4, lr
 80009de:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80009e2:	e79c      	b.n	800091e <__udivmoddi4+0x9a>
 80009e4:	f1c6 0720 	rsb	r7, r6, #32
 80009e8:	40b3      	lsls	r3, r6
 80009ea:	fa22 fc07 	lsr.w	ip, r2, r7
 80009ee:	ea4c 0c03 	orr.w	ip, ip, r3
 80009f2:	fa20 f407 	lsr.w	r4, r0, r7
 80009f6:	fa01 f306 	lsl.w	r3, r1, r6
 80009fa:	431c      	orrs	r4, r3
 80009fc:	40f9      	lsrs	r1, r7
 80009fe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000a02:	fa00 f306 	lsl.w	r3, r0, r6
 8000a06:	fbb1 f8f9 	udiv	r8, r1, r9
 8000a0a:	0c20      	lsrs	r0, r4, #16
 8000a0c:	fa1f fe8c 	uxth.w	lr, ip
 8000a10:	fb09 1118 	mls	r1, r9, r8, r1
 8000a14:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000a18:	fb08 f00e 	mul.w	r0, r8, lr
 8000a1c:	4288      	cmp	r0, r1
 8000a1e:	fa02 f206 	lsl.w	r2, r2, r6
 8000a22:	d90b      	bls.n	8000a3c <__udivmoddi4+0x1b8>
 8000a24:	eb1c 0101 	adds.w	r1, ip, r1
 8000a28:	f108 3aff 	add.w	sl, r8, #4294967295
 8000a2c:	f080 8088 	bcs.w	8000b40 <__udivmoddi4+0x2bc>
 8000a30:	4288      	cmp	r0, r1
 8000a32:	f240 8085 	bls.w	8000b40 <__udivmoddi4+0x2bc>
 8000a36:	f1a8 0802 	sub.w	r8, r8, #2
 8000a3a:	4461      	add	r1, ip
 8000a3c:	1a09      	subs	r1, r1, r0
 8000a3e:	b2a4      	uxth	r4, r4
 8000a40:	fbb1 f0f9 	udiv	r0, r1, r9
 8000a44:	fb09 1110 	mls	r1, r9, r0, r1
 8000a48:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000a4c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000a50:	458e      	cmp	lr, r1
 8000a52:	d908      	bls.n	8000a66 <__udivmoddi4+0x1e2>
 8000a54:	eb1c 0101 	adds.w	r1, ip, r1
 8000a58:	f100 34ff 	add.w	r4, r0, #4294967295
 8000a5c:	d26c      	bcs.n	8000b38 <__udivmoddi4+0x2b4>
 8000a5e:	458e      	cmp	lr, r1
 8000a60:	d96a      	bls.n	8000b38 <__udivmoddi4+0x2b4>
 8000a62:	3802      	subs	r0, #2
 8000a64:	4461      	add	r1, ip
 8000a66:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000a6a:	fba0 9402 	umull	r9, r4, r0, r2
 8000a6e:	eba1 010e 	sub.w	r1, r1, lr
 8000a72:	42a1      	cmp	r1, r4
 8000a74:	46c8      	mov	r8, r9
 8000a76:	46a6      	mov	lr, r4
 8000a78:	d356      	bcc.n	8000b28 <__udivmoddi4+0x2a4>
 8000a7a:	d053      	beq.n	8000b24 <__udivmoddi4+0x2a0>
 8000a7c:	b15d      	cbz	r5, 8000a96 <__udivmoddi4+0x212>
 8000a7e:	ebb3 0208 	subs.w	r2, r3, r8
 8000a82:	eb61 010e 	sbc.w	r1, r1, lr
 8000a86:	fa01 f707 	lsl.w	r7, r1, r7
 8000a8a:	fa22 f306 	lsr.w	r3, r2, r6
 8000a8e:	40f1      	lsrs	r1, r6
 8000a90:	431f      	orrs	r7, r3
 8000a92:	e9c5 7100 	strd	r7, r1, [r5]
 8000a96:	2600      	movs	r6, #0
 8000a98:	4631      	mov	r1, r6
 8000a9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a9e:	f1c2 0320 	rsb	r3, r2, #32
 8000aa2:	40d8      	lsrs	r0, r3
 8000aa4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000aa8:	fa21 f303 	lsr.w	r3, r1, r3
 8000aac:	4091      	lsls	r1, r2
 8000aae:	4301      	orrs	r1, r0
 8000ab0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ab4:	fa1f fe8c 	uxth.w	lr, ip
 8000ab8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000abc:	fb07 3610 	mls	r6, r7, r0, r3
 8000ac0:	0c0b      	lsrs	r3, r1, #16
 8000ac2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000ac6:	fb00 f60e 	mul.w	r6, r0, lr
 8000aca:	429e      	cmp	r6, r3
 8000acc:	fa04 f402 	lsl.w	r4, r4, r2
 8000ad0:	d908      	bls.n	8000ae4 <__udivmoddi4+0x260>
 8000ad2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ad6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ada:	d22f      	bcs.n	8000b3c <__udivmoddi4+0x2b8>
 8000adc:	429e      	cmp	r6, r3
 8000ade:	d92d      	bls.n	8000b3c <__udivmoddi4+0x2b8>
 8000ae0:	3802      	subs	r0, #2
 8000ae2:	4463      	add	r3, ip
 8000ae4:	1b9b      	subs	r3, r3, r6
 8000ae6:	b289      	uxth	r1, r1
 8000ae8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000aec:	fb07 3316 	mls	r3, r7, r6, r3
 8000af0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000af4:	fb06 f30e 	mul.w	r3, r6, lr
 8000af8:	428b      	cmp	r3, r1
 8000afa:	d908      	bls.n	8000b0e <__udivmoddi4+0x28a>
 8000afc:	eb1c 0101 	adds.w	r1, ip, r1
 8000b00:	f106 38ff 	add.w	r8, r6, #4294967295
 8000b04:	d216      	bcs.n	8000b34 <__udivmoddi4+0x2b0>
 8000b06:	428b      	cmp	r3, r1
 8000b08:	d914      	bls.n	8000b34 <__udivmoddi4+0x2b0>
 8000b0a:	3e02      	subs	r6, #2
 8000b0c:	4461      	add	r1, ip
 8000b0e:	1ac9      	subs	r1, r1, r3
 8000b10:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000b14:	e738      	b.n	8000988 <__udivmoddi4+0x104>
 8000b16:	462e      	mov	r6, r5
 8000b18:	4628      	mov	r0, r5
 8000b1a:	e705      	b.n	8000928 <__udivmoddi4+0xa4>
 8000b1c:	4606      	mov	r6, r0
 8000b1e:	e6e3      	b.n	80008e8 <__udivmoddi4+0x64>
 8000b20:	4618      	mov	r0, r3
 8000b22:	e6f8      	b.n	8000916 <__udivmoddi4+0x92>
 8000b24:	454b      	cmp	r3, r9
 8000b26:	d2a9      	bcs.n	8000a7c <__udivmoddi4+0x1f8>
 8000b28:	ebb9 0802 	subs.w	r8, r9, r2
 8000b2c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000b30:	3801      	subs	r0, #1
 8000b32:	e7a3      	b.n	8000a7c <__udivmoddi4+0x1f8>
 8000b34:	4646      	mov	r6, r8
 8000b36:	e7ea      	b.n	8000b0e <__udivmoddi4+0x28a>
 8000b38:	4620      	mov	r0, r4
 8000b3a:	e794      	b.n	8000a66 <__udivmoddi4+0x1e2>
 8000b3c:	4640      	mov	r0, r8
 8000b3e:	e7d1      	b.n	8000ae4 <__udivmoddi4+0x260>
 8000b40:	46d0      	mov	r8, sl
 8000b42:	e77b      	b.n	8000a3c <__udivmoddi4+0x1b8>
 8000b44:	3b02      	subs	r3, #2
 8000b46:	4461      	add	r1, ip
 8000b48:	e732      	b.n	80009b0 <__udivmoddi4+0x12c>
 8000b4a:	4630      	mov	r0, r6
 8000b4c:	e709      	b.n	8000962 <__udivmoddi4+0xde>
 8000b4e:	4464      	add	r4, ip
 8000b50:	3802      	subs	r0, #2
 8000b52:	e742      	b.n	80009da <__udivmoddi4+0x156>

08000b54 <__aeabi_idiv0>:
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <menu_vars>:
uint8_t*  menu_vars(char* menu_string,  uint8_t var_index   ){ // in comes name and index , out goes variable reference pointer
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b086      	sub	sp, #24
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
 8000b60:	460b      	mov	r3, r1
 8000b62:	70fb      	strb	r3, [r7, #3]


	char menu_string2[8];
	var_index=var_index&15;    //set var index ie  LFO[1].rate
 8000b64:	78fb      	ldrb	r3, [r7, #3]
 8000b66:	f003 030f 	and.w	r3, r3, #15
 8000b6a:	70fb      	strb	r3, [r7, #3]
	uint8_t menu_countr=0; //  menu vars
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	75fb      	strb	r3, [r7, #23]
	uint8_t *menu_vars_var1=NULL;
 8000b70:	2300      	movs	r3, #0
 8000b72:	613b      	str	r3, [r7, #16]

	for (i = 0; i < 36; i++) {      // find menu location
 8000b74:	4bb1      	ldr	r3, [pc, #708]	; (8000e3c <menu_vars+0x2e4>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	801a      	strh	r2, [r3, #0]
 8000b7a:	e01d      	b.n	8000bb8 <menu_vars+0x60>

		memcpy(menu_string2, menu_titles_final[i], 8);  // copy title list
 8000b7c:	4baf      	ldr	r3, [pc, #700]	; (8000e3c <menu_vars+0x2e4>)
 8000b7e:	881b      	ldrh	r3, [r3, #0]
 8000b80:	461a      	mov	r2, r3
 8000b82:	4baf      	ldr	r3, [pc, #700]	; (8000e40 <menu_vars+0x2e8>)
 8000b84:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000b88:	f107 0308 	add.w	r3, r7, #8
 8000b8c:	6810      	ldr	r0, [r2, #0]
 8000b8e:	6851      	ldr	r1, [r2, #4]
 8000b90:	c303      	stmia	r3!, {r0, r1}
		if ((strncmp(menu_string, menu_string2, 8)) == 0) {
 8000b92:	f107 0308 	add.w	r3, r7, #8
 8000b96:	2208      	movs	r2, #8
 8000b98:	4619      	mov	r1, r3
 8000b9a:	6878      	ldr	r0, [r7, #4]
 8000b9c:	f008 ffd6 	bl	8009b4c <strncmp>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d102      	bne.n	8000bac <menu_vars+0x54>
			menu_countr = i;
 8000ba6:	4ba5      	ldr	r3, [pc, #660]	; (8000e3c <menu_vars+0x2e4>)
 8000ba8:	881b      	ldrh	r3, [r3, #0]
 8000baa:	75fb      	strb	r3, [r7, #23]
	for (i = 0; i < 36; i++) {      // find menu location
 8000bac:	4ba3      	ldr	r3, [pc, #652]	; (8000e3c <menu_vars+0x2e4>)
 8000bae:	881b      	ldrh	r3, [r3, #0]
 8000bb0:	3301      	adds	r3, #1
 8000bb2:	b29a      	uxth	r2, r3
 8000bb4:	4ba1      	ldr	r3, [pc, #644]	; (8000e3c <menu_vars+0x2e4>)
 8000bb6:	801a      	strh	r2, [r3, #0]
 8000bb8:	4ba0      	ldr	r3, [pc, #640]	; (8000e3c <menu_vars+0x2e4>)
 8000bba:	881b      	ldrh	r3, [r3, #0]
 8000bbc:	2b23      	cmp	r3, #35	; 0x23
 8000bbe:	d9dd      	bls.n	8000b7c <menu_vars+0x24>

		}
	}

	if (menu_vars_index_limit[menu_countr]<var_index) var_index=menu_vars_index_limit[menu_countr];   // make sure it stays right
 8000bc0:	7dfb      	ldrb	r3, [r7, #23]
 8000bc2:	4aa0      	ldr	r2, [pc, #640]	; (8000e44 <menu_vars+0x2ec>)
 8000bc4:	5cd3      	ldrb	r3, [r2, r3]
 8000bc6:	78fa      	ldrb	r2, [r7, #3]
 8000bc8:	429a      	cmp	r2, r3
 8000bca:	d903      	bls.n	8000bd4 <menu_vars+0x7c>
 8000bcc:	7dfb      	ldrb	r3, [r7, #23]
 8000bce:	4a9d      	ldr	r2, [pc, #628]	; (8000e44 <menu_vars+0x2ec>)
 8000bd0:	5cd3      	ldrb	r3, [r2, r3]
 8000bd2:	70fb      	strb	r3, [r7, #3]

	switch(menu_countr){
 8000bd4:	7dfb      	ldrb	r3, [r7, #23]
 8000bd6:	2b23      	cmp	r3, #35	; 0x23
 8000bd8:	f200 8165 	bhi.w	8000ea6 <menu_vars+0x34e>
 8000bdc:	a201      	add	r2, pc, #4	; (adr r2, 8000be4 <menu_vars+0x8c>)
 8000bde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000be2:	bf00      	nop
 8000be4:	08000c75 	.word	0x08000c75
 8000be8:	08000c7b 	.word	0x08000c7b
 8000bec:	08000c87 	.word	0x08000c87
 8000bf0:	08000c95 	.word	0x08000c95
 8000bf4:	08000ca3 	.word	0x08000ca3
 8000bf8:	08000cb1 	.word	0x08000cb1
 8000bfc:	08000cbf 	.word	0x08000cbf
 8000c00:	08000cc5 	.word	0x08000cc5
 8000c04:	08000cd7 	.word	0x08000cd7
 8000c08:	08000ceb 	.word	0x08000ceb
 8000c0c:	08000cff 	.word	0x08000cff
 8000c10:	08000d13 	.word	0x08000d13
 8000c14:	08000d19 	.word	0x08000d19
 8000c18:	08000d2b 	.word	0x08000d2b
 8000c1c:	08000d3f 	.word	0x08000d3f
 8000c20:	08000d53 	.word	0x08000d53
 8000c24:	08000d67 	.word	0x08000d67
 8000c28:	08000d7b 	.word	0x08000d7b
 8000c2c:	08000d8f 	.word	0x08000d8f
 8000c30:	08000da3 	.word	0x08000da3
 8000c34:	08000db7 	.word	0x08000db7
 8000c38:	08000dcb 	.word	0x08000dcb
 8000c3c:	08000dd1 	.word	0x08000dd1
 8000c40:	08000dd7 	.word	0x08000dd7
 8000c44:	08000ddd 	.word	0x08000ddd
 8000c48:	08000de9 	.word	0x08000de9
 8000c4c:	08000df7 	.word	0x08000df7
 8000c50:	08000e05 	.word	0x08000e05
 8000c54:	08000e11 	.word	0x08000e11
 8000c58:	08000e1f 	.word	0x08000e1f
 8000c5c:	08000e2d 	.word	0x08000e2d
 8000c60:	08000e61 	.word	0x08000e61
 8000c64:	08000e6f 	.word	0x08000e6f
 8000c68:	08000e7d 	.word	0x08000e7d
 8000c6c:	08000e8b 	.word	0x08000e8b
 8000c70:	08000e99 	.word	0x08000e99
	case 0:     menu_vars_var1= NULL; break;
 8000c74:	2300      	movs	r3, #0
 8000c76:	613b      	str	r3, [r7, #16]
 8000c78:	e118      	b.n	8000eac <menu_vars+0x354>
	case 1:     menu_vars_var1= &LFO[var_index].rate   ; break;
 8000c7a:	78fb      	ldrb	r3, [r7, #3]
 8000c7c:	015b      	lsls	r3, r3, #5
 8000c7e:	4a72      	ldr	r2, [pc, #456]	; (8000e48 <menu_vars+0x2f0>)
 8000c80:	4413      	add	r3, r2
 8000c82:	613b      	str	r3, [r7, #16]
 8000c84:	e112      	b.n	8000eac <menu_vars+0x354>
	case 2:     menu_vars_var1= &LFO[var_index].depth    ; break;
 8000c86:	78fb      	ldrb	r3, [r7, #3]
 8000c88:	015b      	lsls	r3, r3, #5
 8000c8a:	4a6f      	ldr	r2, [pc, #444]	; (8000e48 <menu_vars+0x2f0>)
 8000c8c:	4413      	add	r3, r2
 8000c8e:	3301      	adds	r3, #1
 8000c90:	613b      	str	r3, [r7, #16]
 8000c92:	e10b      	b.n	8000eac <menu_vars+0x354>
	case 3:     menu_vars_var1= &LFO[var_index].gain    ; break;
 8000c94:	78fb      	ldrb	r3, [r7, #3]
 8000c96:	015b      	lsls	r3, r3, #5
 8000c98:	4a6b      	ldr	r2, [pc, #428]	; (8000e48 <menu_vars+0x2f0>)
 8000c9a:	4413      	add	r3, r2
 8000c9c:	3302      	adds	r3, #2
 8000c9e:	613b      	str	r3, [r7, #16]
 8000ca0:	e104      	b.n	8000eac <menu_vars+0x354>
	case 4:     menu_vars_var1= &LFO[var_index].offset    ; break;
 8000ca2:	78fb      	ldrb	r3, [r7, #3]
 8000ca4:	015b      	lsls	r3, r3, #5
 8000ca6:	4a68      	ldr	r2, [pc, #416]	; (8000e48 <menu_vars+0x2f0>)
 8000ca8:	4413      	add	r3, r2
 8000caa:	3303      	adds	r3, #3
 8000cac:	613b      	str	r3, [r7, #16]
 8000cae:	e0fd      	b.n	8000eac <menu_vars+0x354>
	case 5:     menu_vars_var1= &LFO[var_index].target    ; break;
 8000cb0:	78fb      	ldrb	r3, [r7, #3]
 8000cb2:	015b      	lsls	r3, r3, #5
 8000cb4:	4a64      	ldr	r2, [pc, #400]	; (8000e48 <menu_vars+0x2f0>)
 8000cb6:	4413      	add	r3, r2
 8000cb8:	3304      	adds	r3, #4
 8000cba:	613b      	str	r3, [r7, #16]
 8000cbc:	e0f6      	b.n	8000eac <menu_vars+0x354>
	case 6:     menu_vars_var1= NULL   ; break;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	613b      	str	r3, [r7, #16]
 8000cc2:	e0f3      	b.n	8000eac <menu_vars+0x354>
	case 7:     menu_vars_var1= &ADSR[var_index].attack    ; break;
 8000cc4:	78fb      	ldrb	r3, [r7, #3]
 8000cc6:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8000cca:	fb02 f303 	mul.w	r3, r2, r3
 8000cce:	4a5f      	ldr	r2, [pc, #380]	; (8000e4c <menu_vars+0x2f4>)
 8000cd0:	4413      	add	r3, r2
 8000cd2:	613b      	str	r3, [r7, #16]
 8000cd4:	e0ea      	b.n	8000eac <menu_vars+0x354>
	case 8:     menu_vars_var1= &ADSR[var_index].decay    ; break;
 8000cd6:	78fb      	ldrb	r3, [r7, #3]
 8000cd8:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8000cdc:	fb02 f303 	mul.w	r3, r2, r3
 8000ce0:	4a5a      	ldr	r2, [pc, #360]	; (8000e4c <menu_vars+0x2f4>)
 8000ce2:	4413      	add	r3, r2
 8000ce4:	3301      	adds	r3, #1
 8000ce6:	613b      	str	r3, [r7, #16]
 8000ce8:	e0e0      	b.n	8000eac <menu_vars+0x354>
	case 9:     menu_vars_var1= &ADSR[var_index].sustain    ; break;
 8000cea:	78fb      	ldrb	r3, [r7, #3]
 8000cec:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8000cf0:	fb02 f303 	mul.w	r3, r2, r3
 8000cf4:	4a55      	ldr	r2, [pc, #340]	; (8000e4c <menu_vars+0x2f4>)
 8000cf6:	4413      	add	r3, r2
 8000cf8:	3302      	adds	r3, #2
 8000cfa:	613b      	str	r3, [r7, #16]
 8000cfc:	e0d6      	b.n	8000eac <menu_vars+0x354>
	case 10:     menu_vars_var1= &ADSR[var_index].release    ; break;
 8000cfe:	78fb      	ldrb	r3, [r7, #3]
 8000d00:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8000d04:	fb02 f303 	mul.w	r3, r2, r3
 8000d08:	4a50      	ldr	r2, [pc, #320]	; (8000e4c <menu_vars+0x2f4>)
 8000d0a:	4413      	add	r3, r2
 8000d0c:	3303      	adds	r3, #3
 8000d0e:	613b      	str	r3, [r7, #16]
 8000d10:	e0cc      	b.n	8000eac <menu_vars+0x354>
	case 11:     menu_vars_var1= NULL  ; break;
 8000d12:	2300      	movs	r3, #0
 8000d14:	613b      	str	r3, [r7, #16]
 8000d16:	e0c9      	b.n	8000eac <menu_vars+0x354>
	case 12:     menu_vars_var1= &note[var_index].osc    ; break;
 8000d18:	78fa      	ldrb	r2, [r7, #3]
 8000d1a:	4613      	mov	r3, r2
 8000d1c:	00db      	lsls	r3, r3, #3
 8000d1e:	1a9b      	subs	r3, r3, r2
 8000d20:	005b      	lsls	r3, r3, #1
 8000d22:	4a4b      	ldr	r2, [pc, #300]	; (8000e50 <menu_vars+0x2f8>)
 8000d24:	4413      	add	r3, r2
 8000d26:	613b      	str	r3, [r7, #16]
 8000d28:	e0c0      	b.n	8000eac <menu_vars+0x354>
	case 13:     menu_vars_var1= &note[var_index].osc2    ; break;
 8000d2a:	78fa      	ldrb	r2, [r7, #3]
 8000d2c:	4613      	mov	r3, r2
 8000d2e:	00db      	lsls	r3, r3, #3
 8000d30:	1a9b      	subs	r3, r3, r2
 8000d32:	005b      	lsls	r3, r3, #1
 8000d34:	4a46      	ldr	r2, [pc, #280]	; (8000e50 <menu_vars+0x2f8>)
 8000d36:	4413      	add	r3, r2
 8000d38:	3301      	adds	r3, #1
 8000d3a:	613b      	str	r3, [r7, #16]
 8000d3c:	e0b6      	b.n	8000eac <menu_vars+0x354>
	case 14:     menu_vars_var1= &note[var_index].pitch    ; break;
 8000d3e:	78fa      	ldrb	r2, [r7, #3]
 8000d40:	4613      	mov	r3, r2
 8000d42:	00db      	lsls	r3, r3, #3
 8000d44:	1a9b      	subs	r3, r3, r2
 8000d46:	005b      	lsls	r3, r3, #1
 8000d48:	4a41      	ldr	r2, [pc, #260]	; (8000e50 <menu_vars+0x2f8>)
 8000d4a:	4413      	add	r3, r2
 8000d4c:	3302      	adds	r3, #2
 8000d4e:	613b      	str	r3, [r7, #16]
 8000d50:	e0ac      	b.n	8000eac <menu_vars+0x354>
	case 15:     menu_vars_var1= &note[var_index].duration    ; break;
 8000d52:	78fa      	ldrb	r2, [r7, #3]
 8000d54:	4613      	mov	r3, r2
 8000d56:	00db      	lsls	r3, r3, #3
 8000d58:	1a9b      	subs	r3, r3, r2
 8000d5a:	005b      	lsls	r3, r3, #1
 8000d5c:	4a3c      	ldr	r2, [pc, #240]	; (8000e50 <menu_vars+0x2f8>)
 8000d5e:	4413      	add	r3, r2
 8000d60:	3303      	adds	r3, #3
 8000d62:	613b      	str	r3, [r7, #16]
 8000d64:	e0a2      	b.n	8000eac <menu_vars+0x354>
	case 16:     menu_vars_var1= &note[var_index].position    ; break;
 8000d66:	78fa      	ldrb	r2, [r7, #3]
 8000d68:	4613      	mov	r3, r2
 8000d6a:	00db      	lsls	r3, r3, #3
 8000d6c:	1a9b      	subs	r3, r3, r2
 8000d6e:	005b      	lsls	r3, r3, #1
 8000d70:	4a37      	ldr	r2, [pc, #220]	; (8000e50 <menu_vars+0x2f8>)
 8000d72:	4413      	add	r3, r2
 8000d74:	3304      	adds	r3, #4
 8000d76:	613b      	str	r3, [r7, #16]
 8000d78:	e098      	b.n	8000eac <menu_vars+0x354>
	case 17:     menu_vars_var1= &note[var_index].transpose    ; break;
 8000d7a:	78fa      	ldrb	r2, [r7, #3]
 8000d7c:	4613      	mov	r3, r2
 8000d7e:	00db      	lsls	r3, r3, #3
 8000d80:	1a9b      	subs	r3, r3, r2
 8000d82:	005b      	lsls	r3, r3, #1
 8000d84:	4a32      	ldr	r2, [pc, #200]	; (8000e50 <menu_vars+0x2f8>)
 8000d86:	4413      	add	r3, r2
 8000d88:	3305      	adds	r3, #5
 8000d8a:	613b      	str	r3, [r7, #16]
 8000d8c:	e08e      	b.n	8000eac <menu_vars+0x354>
	case 18:     menu_vars_var1= &note[var_index].timeshift    ; break;
 8000d8e:	78fa      	ldrb	r2, [r7, #3]
 8000d90:	4613      	mov	r3, r2
 8000d92:	00db      	lsls	r3, r3, #3
 8000d94:	1a9b      	subs	r3, r3, r2
 8000d96:	005b      	lsls	r3, r3, #1
 8000d98:	4a2d      	ldr	r2, [pc, #180]	; (8000e50 <menu_vars+0x2f8>)
 8000d9a:	4413      	add	r3, r2
 8000d9c:	3306      	adds	r3, #6
 8000d9e:	613b      	str	r3, [r7, #16]
 8000da0:	e084      	b.n	8000eac <menu_vars+0x354>
	case 19:     menu_vars_var1= &note[var_index].velocity   ; break; // 16 bit
 8000da2:	78fa      	ldrb	r2, [r7, #3]
 8000da4:	4613      	mov	r3, r2
 8000da6:	00db      	lsls	r3, r3, #3
 8000da8:	1a9b      	subs	r3, r3, r2
 8000daa:	005b      	lsls	r3, r3, #1
 8000dac:	4a28      	ldr	r2, [pc, #160]	; (8000e50 <menu_vars+0x2f8>)
 8000dae:	4413      	add	r3, r2
 8000db0:	3307      	adds	r3, #7
 8000db2:	613b      	str	r3, [r7, #16]
 8000db4:	e07a      	b.n	8000eac <menu_vars+0x354>
	case 20:     menu_vars_var1= &note[var_index].detune    ; break;
 8000db6:	78fa      	ldrb	r2, [r7, #3]
 8000db8:	4613      	mov	r3, r2
 8000dba:	00db      	lsls	r3, r3, #3
 8000dbc:	1a9b      	subs	r3, r3, r2
 8000dbe:	005b      	lsls	r3, r3, #1
 8000dc0:	3308      	adds	r3, #8
 8000dc2:	4a23      	ldr	r2, [pc, #140]	; (8000e50 <menu_vars+0x2f8>)
 8000dc4:	4413      	add	r3, r2
 8000dc6:	613b      	str	r3, [r7, #16]
 8000dc8:	e070      	b.n	8000eac <menu_vars+0x354>
	case 21:     menu_vars_var1= NULL   ; break;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	613b      	str	r3, [r7, #16]
 8000dce:	e06d      	b.n	8000eac <menu_vars+0x354>
	case 22:     menu_vars_var1= &seq.pos    ; break;
 8000dd0:	4b20      	ldr	r3, [pc, #128]	; (8000e54 <menu_vars+0x2fc>)
 8000dd2:	613b      	str	r3, [r7, #16]
 8000dd4:	e06a      	b.n	8000eac <menu_vars+0x354>
	case 23:     menu_vars_var1= &seq.tempo    ; break;
 8000dd6:	4b20      	ldr	r3, [pc, #128]	; (8000e58 <menu_vars+0x300>)
 8000dd8:	613b      	str	r3, [r7, #16]
 8000dda:	e067      	b.n	8000eac <menu_vars+0x354>
	case 24:     menu_vars_var1= &seq.notes1[var_index]   ; break;
 8000ddc:	78fb      	ldrb	r3, [r7, #3]
 8000dde:	4a1d      	ldr	r2, [pc, #116]	; (8000e54 <menu_vars+0x2fc>)
 8000de0:	4413      	add	r3, r2
 8000de2:	3302      	adds	r3, #2
 8000de4:	613b      	str	r3, [r7, #16]
 8000de6:	e061      	b.n	8000eac <menu_vars+0x354>
	case 25:     menu_vars_var1= &seq.notes2[var_index]   ; break;
 8000de8:	78fb      	ldrb	r3, [r7, #3]
 8000dea:	3310      	adds	r3, #16
 8000dec:	4a19      	ldr	r2, [pc, #100]	; (8000e54 <menu_vars+0x2fc>)
 8000dee:	4413      	add	r3, r2
 8000df0:	3303      	adds	r3, #3
 8000df2:	613b      	str	r3, [r7, #16]
 8000df4:	e05a      	b.n	8000eac <menu_vars+0x354>
	case 26:     menu_vars_var1= &seq.loop [var_index]    ; break;
 8000df6:	78fb      	ldrb	r3, [r7, #3]
 8000df8:	3320      	adds	r3, #32
 8000dfa:	4a16      	ldr	r2, [pc, #88]	; (8000e54 <menu_vars+0x2fc>)
 8000dfc:	4413      	add	r3, r2
 8000dfe:	3304      	adds	r3, #4
 8000e00:	613b      	str	r3, [r7, #16]
 8000e02:	e053      	b.n	8000eac <menu_vars+0x354>
	case 27: 	menu_vars_var1=&filter[var_index].cutoff_1 ;break;
 8000e04:	78fb      	ldrb	r3, [r7, #3]
 8000e06:	00db      	lsls	r3, r3, #3
 8000e08:	4a14      	ldr	r2, [pc, #80]	; (8000e5c <menu_vars+0x304>)
 8000e0a:	4413      	add	r3, r2
 8000e0c:	613b      	str	r3, [r7, #16]
 8000e0e:	e04d      	b.n	8000eac <menu_vars+0x354>
	case 28: 	menu_vars_var1=&filter[var_index].cutoff_2 ;break;  // fine tune
 8000e10:	78fb      	ldrb	r3, [r7, #3]
 8000e12:	00db      	lsls	r3, r3, #3
 8000e14:	4a11      	ldr	r2, [pc, #68]	; (8000e5c <menu_vars+0x304>)
 8000e16:	4413      	add	r3, r2
 8000e18:	3301      	adds	r3, #1
 8000e1a:	613b      	str	r3, [r7, #16]
 8000e1c:	e046      	b.n	8000eac <menu_vars+0x354>
	case 29: 	menu_vars_var1=&filter[var_index].resonance ;break;
 8000e1e:	78fb      	ldrb	r3, [r7, #3]
 8000e20:	00db      	lsls	r3, r3, #3
 8000e22:	4a0e      	ldr	r2, [pc, #56]	; (8000e5c <menu_vars+0x304>)
 8000e24:	4413      	add	r3, r2
 8000e26:	3302      	adds	r3, #2
 8000e28:	613b      	str	r3, [r7, #16]
 8000e2a:	e03f      	b.n	8000eac <menu_vars+0x354>
	case 30: 	menu_vars_var1=&filter[var_index].q_level  ;break;
 8000e2c:	78fb      	ldrb	r3, [r7, #3]
 8000e2e:	00db      	lsls	r3, r3, #3
 8000e30:	4a0a      	ldr	r2, [pc, #40]	; (8000e5c <menu_vars+0x304>)
 8000e32:	4413      	add	r3, r2
 8000e34:	3303      	adds	r3, #3
 8000e36:	613b      	str	r3, [r7, #16]
 8000e38:	e038      	b.n	8000eac <menu_vars+0x354>
 8000e3a:	bf00      	nop
 8000e3c:	20000ac4 	.word	0x20000ac4
 8000e40:	20000244 	.word	0x20000244
 8000e44:	0800a3e8 	.word	0x0800a3e8
 8000e48:	20002bdc 	.word	0x20002bdc
 8000e4c:	20002d1c 	.word	0x20002d1c
 8000e50:	200001bc 	.word	0x200001bc
 8000e54:	200037a8 	.word	0x200037a8
 8000e58:	200037a9 	.word	0x200037a9
 8000e5c:	20000220 	.word	0x20000220
	case 31: 	menu_vars_var1=&filter[var_index].level;break;
 8000e60:	78fb      	ldrb	r3, [r7, #3]
 8000e62:	00db      	lsls	r3, r3, #3
 8000e64:	4a14      	ldr	r2, [pc, #80]	; (8000eb8 <menu_vars+0x360>)
 8000e66:	4413      	add	r3, r2
 8000e68:	3304      	adds	r3, #4
 8000e6a:	613b      	str	r3, [r7, #16]
 8000e6c:	e01e      	b.n	8000eac <menu_vars+0x354>
	case 32: 	menu_vars_var1=&filter[var_index].feedback ;break;
 8000e6e:	78fb      	ldrb	r3, [r7, #3]
 8000e70:	00db      	lsls	r3, r3, #3
 8000e72:	4a11      	ldr	r2, [pc, #68]	; (8000eb8 <menu_vars+0x360>)
 8000e74:	4413      	add	r3, r2
 8000e76:	3307      	adds	r3, #7
 8000e78:	613b      	str	r3, [r7, #16]
 8000e7a:	e017      	b.n	8000eac <menu_vars+0x354>
	case 33: 	menu_vars_var1=&filter[var_index].out_mix ;break;
 8000e7c:	78fb      	ldrb	r3, [r7, #3]
 8000e7e:	00db      	lsls	r3, r3, #3
 8000e80:	4a0d      	ldr	r2, [pc, #52]	; (8000eb8 <menu_vars+0x360>)
 8000e82:	4413      	add	r3, r2
 8000e84:	3306      	adds	r3, #6
 8000e86:	613b      	str	r3, [r7, #16]
 8000e88:	e010      	b.n	8000eac <menu_vars+0x354>
	case 34: 	menu_vars_var1=&filter[var_index].poles ;break;
 8000e8a:	78fb      	ldrb	r3, [r7, #3]
 8000e8c:	00db      	lsls	r3, r3, #3
 8000e8e:	4a0a      	ldr	r2, [pc, #40]	; (8000eb8 <menu_vars+0x360>)
 8000e90:	4413      	add	r3, r2
 8000e92:	3305      	adds	r3, #5
 8000e94:	613b      	str	r3, [r7, #16]
 8000e96:	e009      	b.n	8000eac <menu_vars+0x354>
	case 35:     menu_vars_var1= &LFO[var_index].target_index    ; break;
 8000e98:	78fb      	ldrb	r3, [r7, #3]
 8000e9a:	015b      	lsls	r3, r3, #5
 8000e9c:	4a07      	ldr	r2, [pc, #28]	; (8000ebc <menu_vars+0x364>)
 8000e9e:	4413      	add	r3, r2
 8000ea0:	3305      	adds	r3, #5
 8000ea2:	613b      	str	r3, [r7, #16]
 8000ea4:	e002      	b.n	8000eac <menu_vars+0x354>





	default :		menu_vars_var1= NULL   ; break;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	613b      	str	r3, [r7, #16]
 8000eaa:	bf00      	nop

	}
    // copy back address  ,ok

	//menu_vars_var= menu_vars_var1;
	return menu_vars_var1;
 8000eac:	693b      	ldr	r3, [r7, #16]
}
 8000eae:	4618      	mov	r0, r3
 8000eb0:	3718      	adds	r7, #24
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	20000220 	.word	0x20000220
 8000ebc:	20002bdc 	.word	0x20002bdc

08000ec0 <menu_parser>:



void menu_parser(void){          // parse out menus , shouldn't have to run (in theory) once filled ,only for feedback pointer maybe
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b086      	sub	sp, #24
 8000ec4:	af00      	add	r7, sp, #0


	char menu_string[8]="xxxxxxxx";   // incoming string holder (single)
 8000ec6:	4a5b      	ldr	r2, [pc, #364]	; (8001034 <menu_parser+0x174>)
 8000ec8:	f107 030c 	add.w	r3, r7, #12
 8000ecc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ed0:	e883 0003 	stmia.w	r3, {r0, r1}
	char menu_string2[8]="hhhhhhhh";
 8000ed4:	4a58      	ldr	r2, [pc, #352]	; (8001038 <menu_parser+0x178>)
 8000ed6:	1d3b      	adds	r3, r7, #4
 8000ed8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000edc:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t string_counter=0;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	75fb      	strb	r3, [r7, #23]

	uint16_t menu_searchsize=sizeof(default_menu)-8;   // this should fairly big always , leave gap at the end , atm 480
 8000ee4:	f240 43a1 	movw	r3, #1185	; 0x4a1
 8000ee8:	82bb      	strh	r3, [r7, #20]


	if (string_search>menu_searchsize) {                    //this is ok
 8000eea:	4b54      	ldr	r3, [pc, #336]	; (800103c <menu_parser+0x17c>)
 8000eec:	881b      	ldrh	r3, [r3, #0]
 8000eee:	8aba      	ldrh	r2, [r7, #20]
 8000ef0:	429a      	cmp	r2, r3
 8000ef2:	f0c0 809a 	bcc.w	800102a <menu_parser+0x16a>
		return;    }    // check if bigger than search area
	//if (menu_counter>240)  return;
	memcpy(menu_string,default_menu+string_search,8);    //copy 8 strings created menu array
 8000ef6:	4b51      	ldr	r3, [pc, #324]	; (800103c <menu_parser+0x17c>)
 8000ef8:	881b      	ldrh	r3, [r3, #0]
 8000efa:	461a      	mov	r2, r3
 8000efc:	4b50      	ldr	r3, [pc, #320]	; (8001040 <menu_parser+0x180>)
 8000efe:	441a      	add	r2, r3
 8000f00:	f107 030c 	add.w	r3, r7, #12
 8000f04:	6810      	ldr	r0, [r2, #0]
 8000f06:	6851      	ldr	r1, [r2, #4]
 8000f08:	c303      	stmia	r3!, {r0, r1}
	////////////////////////////
	for (string_counter=0;string_counter<36;string_counter++){    	// test a single menu entry  , for now only the first record
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	75fb      	strb	r3, [r7, #23]
 8000f0e:	e072      	b.n	8000ff6 <menu_parser+0x136>

		memcpy(menu_string2,menu_titles_final[string_counter],8);
 8000f10:	7dfb      	ldrb	r3, [r7, #23]
 8000f12:	4a4c      	ldr	r2, [pc, #304]	; (8001044 <menu_parser+0x184>)
 8000f14:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f18:	1d3b      	adds	r3, r7, #4
 8000f1a:	6810      	ldr	r0, [r2, #0]
 8000f1c:	6851      	ldr	r1, [r2, #4]
 8000f1e:	c303      	stmia	r3!, {r0, r1}
		if  ((strncmp(menu_string,menu_string2,8))==0) 								// compare and if true pass var,seq
 8000f20:	1d39      	adds	r1, r7, #4
 8000f22:	f107 030c 	add.w	r3, r7, #12
 8000f26:	2208      	movs	r2, #8
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f008 fe0f 	bl	8009b4c <strncmp>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d15d      	bne.n	8000ff0 <menu_parser+0x130>
		{

			if ((menu_counter>110 )&&(menu_counter<128 )) menu_counter=menu_counter+16;   // skip to second page
 8000f34:	4b44      	ldr	r3, [pc, #272]	; (8001048 <menu_parser+0x188>)
 8000f36:	881b      	ldrh	r3, [r3, #0]
 8000f38:	2b6e      	cmp	r3, #110	; 0x6e
 8000f3a:	d909      	bls.n	8000f50 <menu_parser+0x90>
 8000f3c:	4b42      	ldr	r3, [pc, #264]	; (8001048 <menu_parser+0x188>)
 8000f3e:	881b      	ldrh	r3, [r3, #0]
 8000f40:	2b7f      	cmp	r3, #127	; 0x7f
 8000f42:	d805      	bhi.n	8000f50 <menu_parser+0x90>
 8000f44:	4b40      	ldr	r3, [pc, #256]	; (8001048 <menu_parser+0x188>)
 8000f46:	881b      	ldrh	r3, [r3, #0]
 8000f48:	3310      	adds	r3, #16
 8000f4a:	b29a      	uxth	r2, r3
 8000f4c:	4b3e      	ldr	r3, [pc, #248]	; (8001048 <menu_parser+0x188>)
 8000f4e:	801a      	strh	r2, [r3, #0]
			if((menu_counter>237)&&(menu_counter<256 )) menu_counter=menu_counter+16; // skip
 8000f50:	4b3d      	ldr	r3, [pc, #244]	; (8001048 <menu_parser+0x188>)
 8000f52:	881b      	ldrh	r3, [r3, #0]
 8000f54:	2bed      	cmp	r3, #237	; 0xed
 8000f56:	d909      	bls.n	8000f6c <menu_parser+0xac>
 8000f58:	4b3b      	ldr	r3, [pc, #236]	; (8001048 <menu_parser+0x188>)
 8000f5a:	881b      	ldrh	r3, [r3, #0]
 8000f5c:	2bff      	cmp	r3, #255	; 0xff
 8000f5e:	d805      	bhi.n	8000f6c <menu_parser+0xac>
 8000f60:	4b39      	ldr	r3, [pc, #228]	; (8001048 <menu_parser+0x188>)
 8000f62:	881b      	ldrh	r3, [r3, #0]
 8000f64:	3310      	adds	r3, #16
 8000f66:	b29a      	uxth	r2, r3
 8000f68:	4b37      	ldr	r3, [pc, #220]	; (8001048 <menu_parser+0x188>)
 8000f6a:	801a      	strh	r2, [r3, #0]
			if((menu_counter>365)&&(menu_counter<384 )) menu_counter=menu_counter+16; // skip
 8000f6c:	4b36      	ldr	r3, [pc, #216]	; (8001048 <menu_parser+0x188>)
 8000f6e:	881b      	ldrh	r3, [r3, #0]
 8000f70:	f5b3 7fb7 	cmp.w	r3, #366	; 0x16e
 8000f74:	d30a      	bcc.n	8000f8c <menu_parser+0xcc>
 8000f76:	4b34      	ldr	r3, [pc, #208]	; (8001048 <menu_parser+0x188>)
 8000f78:	881b      	ldrh	r3, [r3, #0]
 8000f7a:	f5b3 7fc0 	cmp.w	r3, #384	; 0x180
 8000f7e:	d205      	bcs.n	8000f8c <menu_parser+0xcc>
 8000f80:	4b31      	ldr	r3, [pc, #196]	; (8001048 <menu_parser+0x188>)
 8000f82:	881b      	ldrh	r3, [r3, #0]
 8000f84:	3310      	adds	r3, #16
 8000f86:	b29a      	uxth	r2, r3
 8000f88:	4b2f      	ldr	r3, [pc, #188]	; (8001048 <menu_parser+0x188>)
 8000f8a:	801a      	strh	r2, [r3, #0]
			menu_title_lut[menu_title_count]=  (string_counter <<16)+(menu_counter&1023);   // search result  and disp lcd position counter
 8000f8c:	7dfb      	ldrb	r3, [r7, #23]
 8000f8e:	041a      	lsls	r2, r3, #16
 8000f90:	4b2d      	ldr	r3, [pc, #180]	; (8001048 <menu_parser+0x188>)
 8000f92:	881b      	ldrh	r3, [r3, #0]
 8000f94:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000f98:	18d1      	adds	r1, r2, r3
 8000f9a:	4b2c      	ldr	r3, [pc, #176]	; (800104c <menu_parser+0x18c>)
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	4b2b      	ldr	r3, [pc, #172]	; (8001050 <menu_parser+0x190>)
 8000fa2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

			memcpy(menu_index_list+(menu_title_count*2),default_menu+string_search-2,2); // get array  index under ,LFO[1]  etc ,ok
 8000fa6:	4b29      	ldr	r3, [pc, #164]	; (800104c <menu_parser+0x18c>)
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	005b      	lsls	r3, r3, #1
 8000fac:	461a      	mov	r2, r3
 8000fae:	4b29      	ldr	r3, [pc, #164]	; (8001054 <menu_parser+0x194>)
 8000fb0:	18d0      	adds	r0, r2, r3
 8000fb2:	4b22      	ldr	r3, [pc, #136]	; (800103c <menu_parser+0x17c>)
 8000fb4:	881b      	ldrh	r3, [r3, #0]
 8000fb6:	3b02      	subs	r3, #2
 8000fb8:	4a21      	ldr	r2, [pc, #132]	; (8001040 <menu_parser+0x180>)
 8000fba:	4413      	add	r3, r2
 8000fbc:	2202      	movs	r2, #2
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	f008 fdae 	bl	8009b20 <memcpy>


			menu_title_count++;
 8000fc4:	4b21      	ldr	r3, [pc, #132]	; (800104c <menu_parser+0x18c>)
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	3301      	adds	r3, #1
 8000fca:	b2da      	uxtb	r2, r3
 8000fcc:	4b1f      	ldr	r3, [pc, #124]	; (800104c <menu_parser+0x18c>)
 8000fce:	701a      	strb	r2, [r3, #0]
			menu_counter++;
 8000fd0:	4b1d      	ldr	r3, [pc, #116]	; (8001048 <menu_parser+0x188>)
 8000fd2:	881b      	ldrh	r3, [r3, #0]
 8000fd4:	3301      	adds	r3, #1
 8000fd6:	b29a      	uxth	r2, r3
 8000fd8:	4b1b      	ldr	r3, [pc, #108]	; (8001048 <menu_parser+0x188>)
 8000fda:	801a      	strh	r2, [r3, #0]
			space_check=0;
 8000fdc:	4b1e      	ldr	r3, [pc, #120]	; (8001058 <menu_parser+0x198>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	701a      	strb	r2, [r3, #0]
			string_search=string_search+8;     // advance search position
 8000fe2:	4b16      	ldr	r3, [pc, #88]	; (800103c <menu_parser+0x17c>)
 8000fe4:	881b      	ldrh	r3, [r3, #0]
 8000fe6:	3308      	adds	r3, #8
 8000fe8:	b29a      	uxth	r2, r3
 8000fea:	4b14      	ldr	r3, [pc, #80]	; (800103c <menu_parser+0x17c>)
 8000fec:	801a      	strh	r2, [r3, #0]

			return;}
 8000fee:	e01d      	b.n	800102c <menu_parser+0x16c>
	for (string_counter=0;string_counter<36;string_counter++){    	// test a single menu entry  , for now only the first record
 8000ff0:	7dfb      	ldrb	r3, [r7, #23]
 8000ff2:	3301      	adds	r3, #1
 8000ff4:	75fb      	strb	r3, [r7, #23]
 8000ff6:	7dfb      	ldrb	r3, [r7, #23]
 8000ff8:	2b23      	cmp	r3, #35	; 0x23
 8000ffa:	d989      	bls.n	8000f10 <menu_parser+0x50>

	}

	if (space_check>1)  menu_counter++;   //this is ok
 8000ffc:	4b16      	ldr	r3, [pc, #88]	; (8001058 <menu_parser+0x198>)
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	2b01      	cmp	r3, #1
 8001002:	d905      	bls.n	8001010 <menu_parser+0x150>
 8001004:	4b10      	ldr	r3, [pc, #64]	; (8001048 <menu_parser+0x188>)
 8001006:	881b      	ldrh	r3, [r3, #0]
 8001008:	3301      	adds	r3, #1
 800100a:	b29a      	uxth	r2, r3
 800100c:	4b0e      	ldr	r3, [pc, #56]	; (8001048 <menu_parser+0x188>)
 800100e:	801a      	strh	r2, [r3, #0]
	space_check++;  // count empty spaces or fill characters
 8001010:	4b11      	ldr	r3, [pc, #68]	; (8001058 <menu_parser+0x198>)
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	3301      	adds	r3, #1
 8001016:	b2da      	uxtb	r2, r3
 8001018:	4b0f      	ldr	r3, [pc, #60]	; (8001058 <menu_parser+0x198>)
 800101a:	701a      	strb	r2, [r3, #0]
	string_search++;
 800101c:	4b07      	ldr	r3, [pc, #28]	; (800103c <menu_parser+0x17c>)
 800101e:	881b      	ldrh	r3, [r3, #0]
 8001020:	3301      	adds	r3, #1
 8001022:	b29a      	uxth	r2, r3
 8001024:	4b05      	ldr	r3, [pc, #20]	; (800103c <menu_parser+0x17c>)
 8001026:	801a      	strh	r2, [r3, #0]
	return;
 8001028:	e000      	b.n	800102c <menu_parser+0x16c>
		return;    }    // check if bigger than search area
 800102a:	bf00      	nop


}
 800102c:	3718      	adds	r7, #24
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	08009e54 	.word	0x08009e54
 8001038:	08009e5c 	.word	0x08009e5c
 800103c:	200037d6 	.word	0x200037d6
 8001040:	08009f3c 	.word	0x08009f3c
 8001044:	20000244 	.word	0x20000244
 8001048:	200037d8 	.word	0x200037d8
 800104c:	200037db 	.word	0x200037db
 8001050:	200037dc 	.word	0x200037dc
 8001054:	200039dc 	.word	0x200039dc
 8001058:	200037da 	.word	0x200037da

0800105c <lfo_target_parse>:
void lfo_target_parse(void){    // records ptr for target options , works ok
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0
uint8_t skip=0;
 8001062:	2300      	movs	r3, #0
 8001064:	71fb      	strb	r3, [r7, #7]
		for (n=0;n<10;n++){
 8001066:	4b3c      	ldr	r3, [pc, #240]	; (8001158 <lfo_target_parse+0xfc>)
 8001068:	2200      	movs	r2, #0
 800106a:	801a      	strh	r2, [r3, #0]
 800106c:	e06a      	b.n	8001144 <lfo_target_parse+0xe8>

			if (LFO[n].target) {  // test if above zero
 800106e:	4b3a      	ldr	r3, [pc, #232]	; (8001158 <lfo_target_parse+0xfc>)
 8001070:	881b      	ldrh	r3, [r3, #0]
 8001072:	4a3a      	ldr	r2, [pc, #232]	; (800115c <lfo_target_parse+0x100>)
 8001074:	015b      	lsls	r3, r3, #5
 8001076:	4413      	add	r3, r2
 8001078:	3304      	adds	r3, #4
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d05b      	beq.n	8001138 <lfo_target_parse+0xdc>
				uint8_t target_input=LFO[n].target; // copy to avoid messed up pointer
 8001080:	4b35      	ldr	r3, [pc, #212]	; (8001158 <lfo_target_parse+0xfc>)
 8001082:	881b      	ldrh	r3, [r3, #0]
 8001084:	4a35      	ldr	r2, [pc, #212]	; (800115c <lfo_target_parse+0x100>)
 8001086:	015b      	lsls	r3, r3, #5
 8001088:	4413      	add	r3, r2
 800108a:	3304      	adds	r3, #4
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	71bb      	strb	r3, [r7, #6]


				for(skip=target_input ;skip<36;skip++){
 8001090:	79bb      	ldrb	r3, [r7, #6]
 8001092:	71fb      	strb	r3, [r7, #7]
 8001094:	e00a      	b.n	80010ac <lfo_target_parse+0x50>
					if (lfo_skip_list[target_input]==1)  target_input++;
 8001096:	79bb      	ldrb	r3, [r7, #6]
 8001098:	4a31      	ldr	r2, [pc, #196]	; (8001160 <lfo_target_parse+0x104>)
 800109a:	5cd3      	ldrb	r3, [r2, r3]
 800109c:	2b01      	cmp	r3, #1
 800109e:	d102      	bne.n	80010a6 <lfo_target_parse+0x4a>
 80010a0:	79bb      	ldrb	r3, [r7, #6]
 80010a2:	3301      	adds	r3, #1
 80010a4:	71bb      	strb	r3, [r7, #6]
				for(skip=target_input ;skip<36;skip++){
 80010a6:	79fb      	ldrb	r3, [r7, #7]
 80010a8:	3301      	adds	r3, #1
 80010aa:	71fb      	strb	r3, [r7, #7]
 80010ac:	79fb      	ldrb	r3, [r7, #7]
 80010ae:	2b23      	cmp	r3, #35	; 0x23
 80010b0:	d9f1      	bls.n	8001096 <lfo_target_parse+0x3a>

				}  // test against list

				if (target_input!=36)  {
 80010b2:	79bb      	ldrb	r3, [r7, #6]
 80010b4:	2b24      	cmp	r3, #36	; 0x24
 80010b6:	d037      	beq.n	8001128 <lfo_target_parse+0xcc>


			LFO[n].target=target_input; // write back corrected value
 80010b8:	4b27      	ldr	r3, [pc, #156]	; (8001158 <lfo_target_parse+0xfc>)
 80010ba:	881b      	ldrh	r3, [r3, #0]
 80010bc:	4a27      	ldr	r2, [pc, #156]	; (800115c <lfo_target_parse+0x100>)
 80010be:	015b      	lsls	r3, r3, #5
 80010c0:	4413      	add	r3, r2
 80010c2:	3304      	adds	r3, #4
 80010c4:	79ba      	ldrb	r2, [r7, #6]
 80010c6:	701a      	strb	r2, [r3, #0]

			uint8_t target_index=LFO[n].target_index;
 80010c8:	4b23      	ldr	r3, [pc, #140]	; (8001158 <lfo_target_parse+0xfc>)
 80010ca:	881b      	ldrh	r3, [r3, #0]
 80010cc:	4a23      	ldr	r2, [pc, #140]	; (800115c <lfo_target_parse+0x100>)
 80010ce:	015b      	lsls	r3, r3, #5
 80010d0:	4413      	add	r3, r2
 80010d2:	3305      	adds	r3, #5
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	717b      	strb	r3, [r7, #5]

			if (target_index>menu_vars_index_limit[target_index]  )   // test limit
 80010d8:	797b      	ldrb	r3, [r7, #5]
 80010da:	4a22      	ldr	r2, [pc, #136]	; (8001164 <lfo_target_parse+0x108>)
 80010dc:	5cd3      	ldrb	r3, [r2, r3]
 80010de:	797a      	ldrb	r2, [r7, #5]
 80010e0:	429a      	cmp	r2, r3
 80010e2:	d903      	bls.n	80010ec <lfo_target_parse+0x90>
			{	target_index=menu_vars_index_limit[target_index]; }
 80010e4:	797b      	ldrb	r3, [r7, #5]
 80010e6:	4a1f      	ldr	r2, [pc, #124]	; (8001164 <lfo_target_parse+0x108>)
 80010e8:	5cd3      	ldrb	r3, [r2, r3]
 80010ea:	717b      	strb	r3, [r7, #5]
			LFO[n].target_index=target_index;
 80010ec:	4b1a      	ldr	r3, [pc, #104]	; (8001158 <lfo_target_parse+0xfc>)
 80010ee:	881b      	ldrh	r3, [r3, #0]
 80010f0:	4a1a      	ldr	r2, [pc, #104]	; (800115c <lfo_target_parse+0x100>)
 80010f2:	015b      	lsls	r3, r3, #5
 80010f4:	4413      	add	r3, r2
 80010f6:	3305      	adds	r3, #5
 80010f8:	797a      	ldrb	r2, [r7, #5]
 80010fa:	701a      	strb	r2, [r3, #0]
			uint8_t*  target_out_ptr= menu_vars(menu_titles_final[target_input] , target_index    );
 80010fc:	79bb      	ldrb	r3, [r7, #6]
 80010fe:	4a1a      	ldr	r2, [pc, #104]	; (8001168 <lfo_target_parse+0x10c>)
 8001100:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001104:	797a      	ldrb	r2, [r7, #5]
 8001106:	4611      	mov	r1, r2
 8001108:	4618      	mov	r0, r3
 800110a:	f7ff fd25 	bl	8000b58 <menu_vars>
 800110e:	6038      	str	r0, [r7, #0]

			if (target_out_ptr)           LFO[n].out_ptr =target_out_ptr;     // write ptr
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d010      	beq.n	8001138 <lfo_target_parse+0xdc>
 8001116:	4b10      	ldr	r3, [pc, #64]	; (8001158 <lfo_target_parse+0xfc>)
 8001118:	881b      	ldrh	r3, [r3, #0]
 800111a:	4a10      	ldr	r2, [pc, #64]	; (800115c <lfo_target_parse+0x100>)
 800111c:	015b      	lsls	r3, r3, #5
 800111e:	4413      	add	r3, r2
 8001120:	331c      	adds	r3, #28
 8001122:	683a      	ldr	r2, [r7, #0]
 8001124:	601a      	str	r2, [r3, #0]
 8001126:	e007      	b.n	8001138 <lfo_target_parse+0xdc>

				}
				else LFO[n].target=0;  // write back 0 if failed
 8001128:	4b0b      	ldr	r3, [pc, #44]	; (8001158 <lfo_target_parse+0xfc>)
 800112a:	881b      	ldrh	r3, [r3, #0]
 800112c:	4a0b      	ldr	r2, [pc, #44]	; (800115c <lfo_target_parse+0x100>)
 800112e:	015b      	lsls	r3, r3, #5
 8001130:	4413      	add	r3, r2
 8001132:	3304      	adds	r3, #4
 8001134:	2200      	movs	r2, #0
 8001136:	701a      	strb	r2, [r3, #0]
		for (n=0;n<10;n++){
 8001138:	4b07      	ldr	r3, [pc, #28]	; (8001158 <lfo_target_parse+0xfc>)
 800113a:	881b      	ldrh	r3, [r3, #0]
 800113c:	3301      	adds	r3, #1
 800113e:	b29a      	uxth	r2, r3
 8001140:	4b05      	ldr	r3, [pc, #20]	; (8001158 <lfo_target_parse+0xfc>)
 8001142:	801a      	strh	r2, [r3, #0]
 8001144:	4b04      	ldr	r3, [pc, #16]	; (8001158 <lfo_target_parse+0xfc>)
 8001146:	881b      	ldrh	r3, [r3, #0]
 8001148:	2b09      	cmp	r3, #9
 800114a:	d990      	bls.n	800106e <lfo_target_parse+0x12>


			}
		}

	}
 800114c:	bf00      	nop
 800114e:	bf00      	nop
 8001150:	3708      	adds	r7, #8
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	20000aa2 	.word	0x20000aa2
 800115c:	20002bdc 	.word	0x20002bdc
 8001160:	200002d4 	.word	0x200002d4
 8001164:	0800a3e8 	.word	0x0800a3e8
 8001168:	20000244 	.word	0x20000244

0800116c <lfo_target_replace>:


	}

}
void lfo_target_replace(void){					// sttaight value replace  ,ok
 800116c:	b480      	push	{r7}
 800116e:	b085      	sub	sp, #20
 8001170:	af00      	add	r7, sp, #0


	for (n=0;n<10;n++){
 8001172:	4b27      	ldr	r3, [pc, #156]	; (8001210 <lfo_target_replace+0xa4>)
 8001174:	2200      	movs	r2, #0
 8001176:	801a      	strh	r2, [r3, #0]
 8001178:	e03f      	b.n	80011fa <lfo_target_replace+0x8e>
		if (LFO[n].target) {         // check first for enable
 800117a:	4b25      	ldr	r3, [pc, #148]	; (8001210 <lfo_target_replace+0xa4>)
 800117c:	881b      	ldrh	r3, [r3, #0]
 800117e:	4a25      	ldr	r2, [pc, #148]	; (8001214 <lfo_target_replace+0xa8>)
 8001180:	015b      	lsls	r3, r3, #5
 8001182:	4413      	add	r3, r2
 8001184:	3304      	adds	r3, #4
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d030      	beq.n	80011ee <lfo_target_replace+0x82>
			uint8_t loop_position=sampling_position&7;    // 0-7 , this comes usually from 0-512 loop / 64
 800118c:	4b22      	ldr	r3, [pc, #136]	; (8001218 <lfo_target_replace+0xac>)
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	f003 0307 	and.w	r3, r3, #7
 8001194:	73bb      	strb	r3, [r7, #14]
			uint8_t right_shift=menu_vars_divider[LFO[n].target]+1;   // grab divider
 8001196:	4b1e      	ldr	r3, [pc, #120]	; (8001210 <lfo_target_replace+0xa4>)
 8001198:	881b      	ldrh	r3, [r3, #0]
 800119a:	4a1e      	ldr	r2, [pc, #120]	; (8001214 <lfo_target_replace+0xa8>)
 800119c:	015b      	lsls	r3, r3, #5
 800119e:	4413      	add	r3, r2
 80011a0:	3304      	adds	r3, #4
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	461a      	mov	r2, r3
 80011a6:	4b1d      	ldr	r3, [pc, #116]	; (800121c <lfo_target_replace+0xb0>)
 80011a8:	5c9b      	ldrb	r3, [r3, r2]
 80011aa:	3301      	adds	r3, #1
 80011ac:	737b      	strb	r3, [r7, #13]
			uint8_t  *ptr_to_modify =LFO[n].out_ptr;       // select address , not always 8 bit ,ok
 80011ae:	4b18      	ldr	r3, [pc, #96]	; (8001210 <lfo_target_replace+0xa4>)
 80011b0:	881b      	ldrh	r3, [r3, #0]
 80011b2:	4a18      	ldr	r2, [pc, #96]	; (8001214 <lfo_target_replace+0xa8>)
 80011b4:	015b      	lsls	r3, r3, #5
 80011b6:	4413      	add	r3, r2
 80011b8:	331c      	adds	r3, #28
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	60bb      	str	r3, [r7, #8]
			uint16_t lfo_out_temp=  (LFO[n].out [loop_position])>>7;  // 0-127, 64 default
 80011be:	4b14      	ldr	r3, [pc, #80]	; (8001210 <lfo_target_replace+0xa4>)
 80011c0:	881b      	ldrh	r3, [r3, #0]
 80011c2:	461a      	mov	r2, r3
 80011c4:	7bbb      	ldrb	r3, [r7, #14]
 80011c6:	4913      	ldr	r1, [pc, #76]	; (8001214 <lfo_target_replace+0xa8>)
 80011c8:	0112      	lsls	r2, r2, #4
 80011ca:	4413      	add	r3, r2
 80011cc:	005b      	lsls	r3, r3, #1
 80011ce:	440b      	add	r3, r1
 80011d0:	88db      	ldrh	r3, [r3, #6]
 80011d2:	09db      	lsrs	r3, r3, #7
 80011d4:	80fb      	strh	r3, [r7, #6]
			uint8_t lfo_mod1=ptr_to_modify; //ok
 80011d6:	68bb      	ldr	r3, [r7, #8]
 80011d8:	717b      	strb	r3, [r7, #5]

			uint8_t  var_replaced =  lfo_out_temp &255 ;   // grab lfo out *    data to be modfied
 80011da:	88fb      	ldrh	r3, [r7, #6]
 80011dc:	73fb      	strb	r3, [r7, #15]

		if (var_replaced>159) var_replaced=159;
 80011de:	7bfb      	ldrb	r3, [r7, #15]
 80011e0:	2b9f      	cmp	r3, #159	; 0x9f
 80011e2:	d901      	bls.n	80011e8 <lfo_target_replace+0x7c>
 80011e4:	239f      	movs	r3, #159	; 0x9f
 80011e6:	73fb      	strb	r3, [r7, #15]

			*ptr_to_modify =var_replaced;   // replace original value,ok
 80011e8:	68bb      	ldr	r3, [r7, #8]
 80011ea:	7bfa      	ldrb	r2, [r7, #15]
 80011ec:	701a      	strb	r2, [r3, #0]
	for (n=0;n<10;n++){
 80011ee:	4b08      	ldr	r3, [pc, #32]	; (8001210 <lfo_target_replace+0xa4>)
 80011f0:	881b      	ldrh	r3, [r3, #0]
 80011f2:	3301      	adds	r3, #1
 80011f4:	b29a      	uxth	r2, r3
 80011f6:	4b06      	ldr	r3, [pc, #24]	; (8001210 <lfo_target_replace+0xa4>)
 80011f8:	801a      	strh	r2, [r3, #0]
 80011fa:	4b05      	ldr	r3, [pc, #20]	; (8001210 <lfo_target_replace+0xa4>)
 80011fc:	881b      	ldrh	r3, [r3, #0]
 80011fe:	2b09      	cmp	r3, #9
 8001200:	d9bb      	bls.n	800117a <lfo_target_replace+0xe>
		}


	}

}
 8001202:	bf00      	nop
 8001204:	bf00      	nop
 8001206:	3714      	adds	r7, #20
 8001208:	46bd      	mov	sp, r7
 800120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120e:	4770      	bx	lr
 8001210:	20000aa2 	.word	0x20000aa2
 8001214:	20002bdc 	.word	0x20002bdc
 8001218:	20003af4 	.word	0x20003af4
 800121c:	0800a404 	.word	0x0800a404

08001220 <SPI_command>:



void SPI_command(void){
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
// pins are all good , SPI is always the problem!!!
if ((spi_enable==0)&& (spi_send==1)){				//if data sent and next byte is ready ,creates the actual bytes sent
 8001226:	4b18      	ldr	r3, [pc, #96]	; (8001288 <SPI_command+0x68>)
 8001228:	881b      	ldrh	r3, [r3, #0]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d128      	bne.n	8001280 <SPI_command+0x60>
 800122e:	4b17      	ldr	r3, [pc, #92]	; (800128c <SPI_command+0x6c>)
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	2b01      	cmp	r3, #1
 8001234:	d124      	bne.n	8001280 <SPI_command+0x60>

uint8_t spi_store[5];

	//clk_pin=(i&1)^1;
		//bsrr_long=0;
		if (spi_hold>>8) spi_byte=248; else {spi_byte=250;}  //start with msb ,dont forget flip around at end, 250 =data ,248= command if below 8bit
 8001236:	4b16      	ldr	r3, [pc, #88]	; (8001290 <SPI_command+0x70>)
 8001238:	881b      	ldrh	r3, [r3, #0]
 800123a:	0a1b      	lsrs	r3, r3, #8
 800123c:	b29b      	uxth	r3, r3
 800123e:	2b00      	cmp	r3, #0
 8001240:	d003      	beq.n	800124a <SPI_command+0x2a>
 8001242:	4b14      	ldr	r3, [pc, #80]	; (8001294 <SPI_command+0x74>)
 8001244:	22f8      	movs	r2, #248	; 0xf8
 8001246:	701a      	strb	r2, [r3, #0]
 8001248:	e002      	b.n	8001250 <SPI_command+0x30>
 800124a:	4b12      	ldr	r3, [pc, #72]	; (8001294 <SPI_command+0x74>)
 800124c:	22fa      	movs	r2, #250	; 0xfa
 800124e:	701a      	strb	r2, [r3, #0]

	spi_store[0]=spi_byte&255;
 8001250:	4b10      	ldr	r3, [pc, #64]	; (8001294 <SPI_command+0x74>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	703b      	strb	r3, [r7, #0]
	spi_store[1]=((spi_hold>>4)<<4)&255;
 8001256:	4b0e      	ldr	r3, [pc, #56]	; (8001290 <SPI_command+0x70>)
 8001258:	881b      	ldrh	r3, [r3, #0]
 800125a:	091b      	lsrs	r3, r3, #4
 800125c:	b29b      	uxth	r3, r3
 800125e:	011b      	lsls	r3, r3, #4
 8001260:	b2db      	uxtb	r3, r3
 8001262:	707b      	strb	r3, [r7, #1]
	spi_store[2]=((spi_hold&15)<<4)&255;
 8001264:	4b0a      	ldr	r3, [pc, #40]	; (8001290 <SPI_command+0x70>)
 8001266:	881b      	ldrh	r3, [r3, #0]
 8001268:	011b      	lsls	r3, r3, #4
 800126a:	b2db      	uxtb	r3, r3
 800126c:	70bb      	strb	r3, [r7, #2]

// send this to spi for now
	HAL_SPI_Transmit(&hspi2, (uint8_t *)spi_store, 3,3
 800126e:	4639      	mov	r1, r7
 8001270:	2303      	movs	r3, #3
 8001272:	2203      	movs	r2, #3
 8001274:	4808      	ldr	r0, [pc, #32]	; (8001298 <SPI_command+0x78>)
 8001276:	f006 fdfe 	bl	8007e76 <HAL_SPI_Transmit>
			);  // working good


//HAL_Delay(10);
	spi_enable=1; }
 800127a:	4b03      	ldr	r3, [pc, #12]	; (8001288 <SPI_command+0x68>)
 800127c:	2201      	movs	r2, #1
 800127e:	801a      	strh	r2, [r3, #0]
}
 8001280:	bf00      	nop
 8001282:	3708      	adds	r7, #8
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	20001f1e 	.word	0x20001f1e
 800128c:	20001f24 	.word	0x20001f24
 8001290:	20001f22 	.word	0x20001f22
 8001294:	20001f20 	.word	0x20001f20
 8001298:	2000404c 	.word	0x2000404c

0800129c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)    // unreliable

	{
 800129c:	b480      	push	{r7}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
		time_proc++;
 80012a4:	4b24      	ldr	r3, [pc, #144]	; (8001338 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80012a6:	881b      	ldrh	r3, [r3, #0]
 80012a8:	3301      	adds	r3, #1
 80012aa:	b29a      	uxth	r2, r3
 80012ac:	4b22      	ldr	r3, [pc, #136]	; (8001338 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80012ae:	801a      	strh	r2, [r3, #0]
		//if (((sample_point==511) || (sample_point==1022)) && (bank_write)  ) error_count++;

		if (sample_point==511) {bank_write=1; sample_pointD=0;  }
 80012b0:	4b22      	ldr	r3, [pc, #136]	; (800133c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	b29b      	uxth	r3, r3
 80012b6:	f240 12ff 	movw	r2, #511	; 0x1ff
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d105      	bne.n	80012ca <HAL_TIM_PeriodElapsedCallback+0x2e>
 80012be:	4b20      	ldr	r3, [pc, #128]	; (8001340 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80012c0:	2201      	movs	r2, #1
 80012c2:	801a      	strh	r2, [r3, #0]
 80012c4:	4b1f      	ldr	r3, [pc, #124]	; (8001344 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	801a      	strh	r2, [r3, #0]
		if (sample_point==1022) {bank_write=1; sample_pointD=512; }
 80012ca:	4b1c      	ldr	r3, [pc, #112]	; (800133c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80012cc:	881b      	ldrh	r3, [r3, #0]
 80012ce:	b29b      	uxth	r3, r3
 80012d0:	f240 32fe 	movw	r2, #1022	; 0x3fe
 80012d4:	4293      	cmp	r3, r2
 80012d6:	d106      	bne.n	80012e6 <HAL_TIM_PeriodElapsedCallback+0x4a>
 80012d8:	4b19      	ldr	r3, [pc, #100]	; (8001340 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80012da:	2201      	movs	r2, #1
 80012dc:	801a      	strh	r2, [r3, #0]
 80012de:	4b19      	ldr	r3, [pc, #100]	; (8001344 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80012e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012e4:	801a      	strh	r2, [r3, #0]
		sample_point=sample_point & 1023;// this is 1
 80012e6:	4b15      	ldr	r3, [pc, #84]	; (800133c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80012e8:	881b      	ldrh	r3, [r3, #0]
 80012ea:	b29b      	uxth	r3, r3
 80012ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80012f0:	b29a      	uxth	r2, r3
 80012f2:	4b12      	ldr	r3, [pc, #72]	; (800133c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80012f4:	801a      	strh	r2, [r3, #0]
		play_hold=play_sample[sample_point]; // this is 2
 80012f6:	4b11      	ldr	r3, [pc, #68]	; (800133c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80012f8:	881b      	ldrh	r3, [r3, #0]
 80012fa:	b29b      	uxth	r3, r3
 80012fc:	461a      	mov	r2, r3
 80012fe:	4b12      	ldr	r3, [pc, #72]	; (8001348 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001300:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8001304:	4b11      	ldr	r3, [pc, #68]	; (800134c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001306:	801a      	strh	r2, [r3, #0]

		if(TIM3==htim->Instance)			// nothing here is consistent
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a10      	ldr	r2, [pc, #64]	; (8001350 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d10b      	bne.n	800132a <HAL_TIM_PeriodElapsedCallback+0x8e>
	{


	TIM3->CCR3=play_hold ;  // keep readin sample storage
 8001312:	4b0e      	ldr	r3, [pc, #56]	; (800134c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001314:	881b      	ldrh	r3, [r3, #0]
 8001316:	b29a      	uxth	r2, r3
 8001318:	4b0d      	ldr	r3, [pc, #52]	; (8001350 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800131a:	63da      	str	r2, [r3, #60]	; 0x3c


	sample_point++; //this needs to be here or too fast and wrong sample rate
 800131c:	4b07      	ldr	r3, [pc, #28]	; (800133c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800131e:	881b      	ldrh	r3, [r3, #0]
 8001320:	b29b      	uxth	r3, r3
 8001322:	3301      	adds	r3, #1
 8001324:	b29a      	uxth	r2, r3
 8001326:	4b05      	ldr	r3, [pc, #20]	; (800133c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001328:	801a      	strh	r2, [r3, #0]

	}

	}
 800132a:	bf00      	nop
 800132c:	370c      	adds	r7, #12
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	20002bd8 	.word	0x20002bd8
 800133c:	200012ca 	.word	0x200012ca
 8001340:	200001b2 	.word	0x200001b2
 8001344:	200012ce 	.word	0x200012ce
 8001348:	20000ac8 	.word	0x20000ac8
 800134c:	200012cc 	.word	0x200012cc
 8001350:	40000400 	.word	0x40000400

08001354 <analoginputloopb>:



void analoginputloopb(void){  //works ,getting obsolete
 8001354:	b480      	push	{r7}
 8001356:	b083      	sub	sp, #12
 8001358:	af00      	add	r7, sp, #0
uint16_t menu_holder;

	menuSelect = cursor_menu[2]>>4;		//x *7  main menu select
 800135a:	4b51      	ldr	r3, [pc, #324]	; (80014a0 <analoginputloopb+0x14c>)
 800135c:	889b      	ldrh	r3, [r3, #4]
 800135e:	091b      	lsrs	r3, r3, #4
 8001360:	b29b      	uxth	r3, r3
 8001362:	b2da      	uxtb	r2, r3
 8001364:	4b4f      	ldr	r3, [pc, #316]	; (80014a4 <analoginputloopb+0x150>)
 8001366:	701a      	strb	r2, [r3, #0]
		menuSelectX=cursor_menu[2]&15;  // Y select inside page
 8001368:	4b4d      	ldr	r3, [pc, #308]	; (80014a0 <analoginputloopb+0x14c>)
 800136a:	889b      	ldrh	r3, [r3, #4]
 800136c:	b2db      	uxtb	r3, r3
 800136e:	f003 030f 	and.w	r3, r3, #15
 8001372:	b2da      	uxtb	r2, r3
 8001374:	4b4c      	ldr	r3, [pc, #304]	; (80014a8 <analoginputloopb+0x154>)
 8001376:	701a      	strb	r2, [r3, #0]


		cursor_menu[1]=0;
 8001378:	4b49      	ldr	r3, [pc, #292]	; (80014a0 <analoginputloopb+0x14c>)
 800137a:	2200      	movs	r2, #0
 800137c:	805a      	strh	r2, [r3, #2]

		cursor_menu[2]=enc2_dir;
 800137e:	4b4b      	ldr	r3, [pc, #300]	; (80014ac <analoginputloopb+0x158>)
 8001380:	881a      	ldrh	r2, [r3, #0]
 8001382:	4b47      	ldr	r3, [pc, #284]	; (80014a0 <analoginputloopb+0x14c>)
 8001384:	809a      	strh	r2, [r3, #4]


	enc_temp=(TIM2->CNT)>>1;  // read counter tim2 ,divider ok
 8001386:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800138a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800138c:	085b      	lsrs	r3, r3, #1
 800138e:	b29a      	uxth	r2, r3
 8001390:	4b47      	ldr	r3, [pc, #284]	; (80014b0 <analoginputloopb+0x15c>)
 8001392:	801a      	strh	r2, [r3, #0]
	enc2_store[enc2_store_count]=(TIM4->CNT)&255;  // read counter tim4, noisy
 8001394:	4b47      	ldr	r3, [pc, #284]	; (80014b4 <analoginputloopb+0x160>)
 8001396:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001398:	4b47      	ldr	r3, [pc, #284]	; (80014b8 <analoginputloopb+0x164>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	461a      	mov	r2, r3
 800139e:	b2c9      	uxtb	r1, r1
 80013a0:	4b46      	ldr	r3, [pc, #280]	; (80014bc <analoginputloopb+0x168>)
 80013a2:	5499      	strb	r1, [r3, r2]
	uint16_t enc2_store2=0;
 80013a4:	2300      	movs	r3, #0
 80013a6:	80fb      	strh	r3, [r7, #6]
	uint16_t enc2_store3=0;
 80013a8:	2300      	movs	r3, #0
 80013aa:	80bb      	strh	r3, [r7, #4]
	if (enc2_store_count==3) enc2_store_count=0; else enc2_store_count++;
 80013ac:	4b42      	ldr	r3, [pc, #264]	; (80014b8 <analoginputloopb+0x164>)
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	2b03      	cmp	r3, #3
 80013b2:	d103      	bne.n	80013bc <analoginputloopb+0x68>
 80013b4:	4b40      	ldr	r3, [pc, #256]	; (80014b8 <analoginputloopb+0x164>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	701a      	strb	r2, [r3, #0]
 80013ba:	e005      	b.n	80013c8 <analoginputloopb+0x74>
 80013bc:	4b3e      	ldr	r3, [pc, #248]	; (80014b8 <analoginputloopb+0x164>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	3301      	adds	r3, #1
 80013c2:	b2da      	uxtb	r2, r3
 80013c4:	4b3c      	ldr	r3, [pc, #240]	; (80014b8 <analoginputloopb+0x164>)
 80013c6:	701a      	strb	r2, [r3, #0]

	enc2_store2=enc2_store[0]+enc2_store[1]+enc2_store[2]+enc2_store[3];     // average filter hopefully
 80013c8:	4b3c      	ldr	r3, [pc, #240]	; (80014bc <analoginputloopb+0x168>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	b29a      	uxth	r2, r3
 80013ce:	4b3b      	ldr	r3, [pc, #236]	; (80014bc <analoginputloopb+0x168>)
 80013d0:	785b      	ldrb	r3, [r3, #1]
 80013d2:	b29b      	uxth	r3, r3
 80013d4:	4413      	add	r3, r2
 80013d6:	b29a      	uxth	r2, r3
 80013d8:	4b38      	ldr	r3, [pc, #224]	; (80014bc <analoginputloopb+0x168>)
 80013da:	789b      	ldrb	r3, [r3, #2]
 80013dc:	b29b      	uxth	r3, r3
 80013de:	4413      	add	r3, r2
 80013e0:	b29a      	uxth	r2, r3
 80013e2:	4b36      	ldr	r3, [pc, #216]	; (80014bc <analoginputloopb+0x168>)
 80013e4:	78db      	ldrb	r3, [r3, #3]
 80013e6:	b29b      	uxth	r3, r3
 80013e8:	4413      	add	r3, r2
 80013ea:	80fb      	strh	r3, [r7, #6]
	enc2_store3=enc2_store2>>3;
 80013ec:	88fb      	ldrh	r3, [r7, #6]
 80013ee:	08db      	lsrs	r3, r3, #3
 80013f0:	80bb      	strh	r3, [r7, #4]
	enc2_temp=enc2_store3;
 80013f2:	4a33      	ldr	r2, [pc, #204]	; (80014c0 <analoginputloopb+0x16c>)
 80013f4:	88bb      	ldrh	r3, [r7, #4]
 80013f6:	8013      	strh	r3, [r2, #0]

	if  (enc_temp>enc_tempB)	 enc_dir=enc_dir-1;
 80013f8:	4b2d      	ldr	r3, [pc, #180]	; (80014b0 <analoginputloopb+0x15c>)
 80013fa:	881a      	ldrh	r2, [r3, #0]
 80013fc:	4b31      	ldr	r3, [pc, #196]	; (80014c4 <analoginputloopb+0x170>)
 80013fe:	881b      	ldrh	r3, [r3, #0]
 8001400:	429a      	cmp	r2, r3
 8001402:	d908      	bls.n	8001416 <analoginputloopb+0xc2>
 8001404:	4b30      	ldr	r3, [pc, #192]	; (80014c8 <analoginputloopb+0x174>)
 8001406:	f9b3 3000 	ldrsh.w	r3, [r3]
 800140a:	b29b      	uxth	r3, r3
 800140c:	3b01      	subs	r3, #1
 800140e:	b29b      	uxth	r3, r3
 8001410:	b21a      	sxth	r2, r3
 8001412:	4b2d      	ldr	r3, [pc, #180]	; (80014c8 <analoginputloopb+0x174>)
 8001414:	801a      	strh	r2, [r3, #0]
	if  (enc_temp<enc_tempB)	 enc_dir=enc_dir+1;
 8001416:	4b26      	ldr	r3, [pc, #152]	; (80014b0 <analoginputloopb+0x15c>)
 8001418:	881a      	ldrh	r2, [r3, #0]
 800141a:	4b2a      	ldr	r3, [pc, #168]	; (80014c4 <analoginputloopb+0x170>)
 800141c:	881b      	ldrh	r3, [r3, #0]
 800141e:	429a      	cmp	r2, r3
 8001420:	d208      	bcs.n	8001434 <analoginputloopb+0xe0>
 8001422:	4b29      	ldr	r3, [pc, #164]	; (80014c8 <analoginputloopb+0x174>)
 8001424:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001428:	b29b      	uxth	r3, r3
 800142a:	3301      	adds	r3, #1
 800142c:	b29b      	uxth	r3, r3
 800142e:	b21a      	sxth	r2, r3
 8001430:	4b25      	ldr	r3, [pc, #148]	; (80014c8 <analoginputloopb+0x174>)
 8001432:	801a      	strh	r2, [r3, #0]


  if (enc2_temp>383) enc2_temp=383;  //mem overflow somewhere
 8001434:	4b22      	ldr	r3, [pc, #136]	; (80014c0 <analoginputloopb+0x16c>)
 8001436:	881b      	ldrh	r3, [r3, #0]
 8001438:	f5b3 7fc0 	cmp.w	r3, #384	; 0x180
 800143c:	d303      	bcc.n	8001446 <analoginputloopb+0xf2>
 800143e:	4b20      	ldr	r3, [pc, #128]	; (80014c0 <analoginputloopb+0x16c>)
 8001440:	f240 127f 	movw	r2, #383	; 0x17f
 8001444:	801a      	strh	r2, [r3, #0]
	if (enc_dir>160) enc_dir=160;
 8001446:	4b20      	ldr	r3, [pc, #128]	; (80014c8 <analoginputloopb+0x174>)
 8001448:	f9b3 3000 	ldrsh.w	r3, [r3]
 800144c:	2ba0      	cmp	r3, #160	; 0xa0
 800144e:	dd02      	ble.n	8001456 <analoginputloopb+0x102>
 8001450:	4b1d      	ldr	r3, [pc, #116]	; (80014c8 <analoginputloopb+0x174>)
 8001452:	22a0      	movs	r2, #160	; 0xa0
 8001454:	801a      	strh	r2, [r3, #0]
			if (enc_dir<0) enc_dir=0;
 8001456:	4b1c      	ldr	r3, [pc, #112]	; (80014c8 <analoginputloopb+0x174>)
 8001458:	f9b3 3000 	ldrsh.w	r3, [r3]
 800145c:	2b00      	cmp	r3, #0
 800145e:	da02      	bge.n	8001466 <analoginputloopb+0x112>
 8001460:	4b19      	ldr	r3, [pc, #100]	; (80014c8 <analoginputloopb+0x174>)
 8001462:	2200      	movs	r2, #0
 8001464:	801a      	strh	r2, [r3, #0]

			enc_tempB=enc_temp;
 8001466:	4b12      	ldr	r3, [pc, #72]	; (80014b0 <analoginputloopb+0x15c>)
 8001468:	881a      	ldrh	r2, [r3, #0]
 800146a:	4b16      	ldr	r3, [pc, #88]	; (80014c4 <analoginputloopb+0x170>)
 800146c:	801a      	strh	r2, [r3, #0]

			enc2_dir=enc2_temp; //temp to try source data
 800146e:	4b14      	ldr	r3, [pc, #80]	; (80014c0 <analoginputloopb+0x16c>)
 8001470:	881a      	ldrh	r2, [r3, #0]
 8001472:	4b0e      	ldr	r3, [pc, #56]	; (80014ac <analoginputloopb+0x158>)
 8001474:	801a      	strh	r2, [r3, #0]


					enc2_tempB=enc2_temp; // to effective as counter not getting reset
 8001476:	4b12      	ldr	r3, [pc, #72]	; (80014c0 <analoginputloopb+0x16c>)
 8001478:	881a      	ldrh	r2, [r3, #0]
 800147a:	4b14      	ldr	r3, [pc, #80]	; (80014cc <analoginputloopb+0x178>)
 800147c:	801a      	strh	r2, [r3, #0]


potValues[counterVarB]=(potSource[counterVarB]>>4) & 15 ;  // reduce values for now ,use original for others , slow count
 800147e:	4b14      	ldr	r3, [pc, #80]	; (80014d0 <analoginputloopb+0x17c>)
 8001480:	881b      	ldrh	r3, [r3, #0]
 8001482:	461a      	mov	r2, r3
 8001484:	4b13      	ldr	r3, [pc, #76]	; (80014d4 <analoginputloopb+0x180>)
 8001486:	5c9b      	ldrb	r3, [r3, r2]
 8001488:	4a11      	ldr	r2, [pc, #68]	; (80014d0 <analoginputloopb+0x17c>)
 800148a:	8812      	ldrh	r2, [r2, #0]
 800148c:	091b      	lsrs	r3, r3, #4
 800148e:	b2d9      	uxtb	r1, r3
 8001490:	4b11      	ldr	r3, [pc, #68]	; (80014d8 <analoginputloopb+0x184>)
 8001492:	5499      	strb	r1, [r3, r2]


}
 8001494:	bf00      	nop
 8001496:	370c      	adds	r7, #12
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr
 80014a0:	20001f28 	.word	0x20001f28
 80014a4:	20000a92 	.word	0x20000a92
 80014a8:	20000a93 	.word	0x20000a93
 80014ac:	20001f16 	.word	0x20001f16
 80014b0:	20001f0e 	.word	0x20001f0e
 80014b4:	40000800 	.word	0x40000800
 80014b8:	20003af1 	.word	0x20003af1
 80014bc:	20003aec 	.word	0x20003aec
 80014c0:	20001f12 	.word	0x20001f12
 80014c4:	20001f10 	.word	0x20001f10
 80014c8:	20001f18 	.word	0x20001f18
 80014cc:	20001f14 	.word	0x20001f14
 80014d0:	20000a98 	.word	0x20000a98
 80014d4:	20000908 	.word	0x20000908
 80014d8:	20000788 	.word	0x20000788

080014dc <display_init>:
void display_init(void){
 80014dc:	b5b0      	push	{r4, r5, r7, lr}
 80014de:	b08a      	sub	sp, #40	; 0x28
 80014e0:	af00      	add	r7, sp, #0
	//uint8_t sp2_command=0xf8+(0<<1);
		 // uint16_t disp[]={  304,304,304,270,257,268,384,258,51,51,52,53,54,55,56,57,58,0};  // normal characters
		 uint16_t disp[]={  304,268,257,262,308,310,310,51,51,52,53,54,55,56,57,58,0};  // this should work for gd 310 is extended instruction
 80014e2:	4b22      	ldr	r3, [pc, #136]	; (800156c <display_init+0x90>)
 80014e4:	1d3c      	adds	r4, r7, #4
 80014e6:	461d      	mov	r5, r3
 80014e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014f0:	682b      	ldr	r3, [r5, #0]
 80014f2:	8023      	strh	r3, [r4, #0]
		  if (spi_send==0){         // sets data byte
 80014f4:	4b1e      	ldr	r3, [pc, #120]	; (8001570 <display_init+0x94>)
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d132      	bne.n	8001562 <display_init+0x86>

switch(init){     //Remember every line advances +char on display ,,all this is mostly unneeded

default : init_b=init-6;displayBuffer2 ();spi_hold=spell[init_b];break; //initial menu write either page ,skip after
 80014fc:	4b1d      	ldr	r3, [pc, #116]	; (8001574 <display_init+0x98>)
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	b29b      	uxth	r3, r3
 8001502:	3b06      	subs	r3, #6
 8001504:	b29a      	uxth	r2, r3
 8001506:	4b1c      	ldr	r3, [pc, #112]	; (8001578 <display_init+0x9c>)
 8001508:	801a      	strh	r2, [r3, #0]
 800150a:	f000 fb81 	bl	8001c10 <displayBuffer2>
 800150e:	4b1a      	ldr	r3, [pc, #104]	; (8001578 <display_init+0x9c>)
 8001510:	881b      	ldrh	r3, [r3, #0]
 8001512:	461a      	mov	r2, r3
 8001514:	4b19      	ldr	r3, [pc, #100]	; (800157c <display_init+0xa0>)
 8001516:	5c9b      	ldrb	r3, [r3, r2]
 8001518:	b29a      	uxth	r2, r3
 800151a:	4b19      	ldr	r3, [pc, #100]	; (8001580 <display_init+0xa4>)
 800151c:	801a      	strh	r2, [r3, #0]
 800151e:	bf00      	nop
}


if (init<6)	{HAL_Delay(3);spi_hold=disp[init]  ; } //delay needs to go
 8001520:	4b14      	ldr	r3, [pc, #80]	; (8001574 <display_init+0x98>)
 8001522:	781b      	ldrb	r3, [r3, #0]
 8001524:	2b05      	cmp	r3, #5
 8001526:	d80b      	bhi.n	8001540 <display_init+0x64>
 8001528:	2003      	movs	r0, #3
 800152a:	f003 f8e9 	bl	8004700 <HAL_Delay>
 800152e:	4b11      	ldr	r3, [pc, #68]	; (8001574 <display_init+0x98>)
 8001530:	781b      	ldrb	r3, [r3, #0]
 8001532:	005b      	lsls	r3, r3, #1
 8001534:	3328      	adds	r3, #40	; 0x28
 8001536:	443b      	add	r3, r7
 8001538:	f833 2c24 	ldrh.w	r2, [r3, #-36]
 800153c:	4b10      	ldr	r3, [pc, #64]	; (8001580 <display_init+0xa4>)
 800153e:	801a      	strh	r2, [r3, #0]

init++;   // after 6 it quits the rest is not needed
 8001540:	4b0c      	ldr	r3, [pc, #48]	; (8001574 <display_init+0x98>)
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	3301      	adds	r3, #1
 8001546:	b2da      	uxtb	r2, r3
 8001548:	4b0a      	ldr	r3, [pc, #40]	; (8001574 <display_init+0x98>)
 800154a:	701a      	strb	r2, [r3, #0]
spi_send=1;SPI_command();spi_send=0;spi_enable=0;
 800154c:	4b08      	ldr	r3, [pc, #32]	; (8001570 <display_init+0x94>)
 800154e:	2201      	movs	r2, #1
 8001550:	701a      	strb	r2, [r3, #0]
 8001552:	f7ff fe65 	bl	8001220 <SPI_command>
 8001556:	4b06      	ldr	r3, [pc, #24]	; (8001570 <display_init+0x94>)
 8001558:	2200      	movs	r2, #0
 800155a:	701a      	strb	r2, [r3, #0]
 800155c:	4b09      	ldr	r3, [pc, #36]	; (8001584 <display_init+0xa8>)
 800155e:	2200      	movs	r2, #0
 8001560:	801a      	strh	r2, [r3, #0]


		  }

		//  if (init==5) display_fill();
}
 8001562:	bf00      	nop
 8001564:	3728      	adds	r7, #40	; 0x28
 8001566:	46bd      	mov	sp, r7
 8001568:	bdb0      	pop	{r4, r5, r7, pc}
 800156a:	bf00      	nop
 800156c:	08009e64 	.word	0x08009e64
 8001570:	20001f24 	.word	0x20001f24
 8001574:	20001f25 	.word	0x20001f25
 8001578:	20001f26 	.word	0x20001f26
 800157c:	20000000 	.word	0x20000000
 8001580:	20001f22 	.word	0x20001f22
 8001584:	20001f1e 	.word	0x20001f1e

08001588 <gfx_send>:


void gfx_send(void){         // send spi to lcd from gfx ram
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0


			uint8_t spi_store[3];
			uint8_t spi_store2=0;
 800158e:	2300      	movs	r3, #0
 8001590:	71fb      	strb	r3, [r7, #7]
			uint8_t spi_store3=gfx_ram[gfx_send_counter];
 8001592:	4b24      	ldr	r3, [pc, #144]	; (8001624 <gfx_send+0x9c>)
 8001594:	881b      	ldrh	r3, [r3, #0]
 8001596:	461a      	mov	r2, r3
 8001598:	4b23      	ldr	r3, [pc, #140]	; (8001628 <gfx_send+0xa0>)
 800159a:	5c9b      	ldrb	r3, [r3, r2]
 800159c:	71bb      	strb	r3, [r7, #6]
	if (gfx_send_counter2>1) {spi_store2=250;
 800159e:	4b23      	ldr	r3, [pc, #140]	; (800162c <gfx_send+0xa4>)
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	2b01      	cmp	r3, #1
 80015a4:	d902      	bls.n	80015ac <gfx_send+0x24>
 80015a6:	23fa      	movs	r3, #250	; 0xfa
 80015a8:	71fb      	strb	r3, [r7, #7]
 80015aa:	e001      	b.n	80015b0 <gfx_send+0x28>

			}

			else {spi_store2=248;    }//start with msb ,dont forget flip around at end, 250 =data ,248= command if below 8bit
 80015ac:	23f8      	movs	r3, #248	; 0xf8
 80015ae:	71fb      	strb	r3, [r7, #7]


					spi_store[0]=spi_store2;
 80015b0:	79fb      	ldrb	r3, [r7, #7]
 80015b2:	703b      	strb	r3, [r7, #0]
					spi_store[1]=((spi_store3>>4)<<4);
 80015b4:	79bb      	ldrb	r3, [r7, #6]
 80015b6:	091b      	lsrs	r3, r3, #4
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	011b      	lsls	r3, r3, #4
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	707b      	strb	r3, [r7, #1]
					spi_store[2]=((spi_store3&15)<<4);
 80015c0:	79bb      	ldrb	r3, [r7, #6]
 80015c2:	011b      	lsls	r3, r3, #4
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	70bb      	strb	r3, [r7, #2]


						HAL_SPI_Transmit(&hspi2,spi_store,3,3);  // ok
 80015c8:	4639      	mov	r1, r7
 80015ca:	2303      	movs	r3, #3
 80015cc:	2203      	movs	r2, #3
 80015ce:	4818      	ldr	r0, [pc, #96]	; (8001630 <gfx_send+0xa8>)
 80015d0:	f006 fc51 	bl	8007e76 <HAL_SPI_Transmit>
					if (gfx_send_counter2==17 ) { gfx_send_counter2=0;    } else gfx_send_counter2++; // check elsewhere if changing gfx_send_counter
 80015d4:	4b15      	ldr	r3, [pc, #84]	; (800162c <gfx_send+0xa4>)
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	2b11      	cmp	r3, #17
 80015da:	d103      	bne.n	80015e4 <gfx_send+0x5c>
 80015dc:	4b13      	ldr	r3, [pc, #76]	; (800162c <gfx_send+0xa4>)
 80015de:	2200      	movs	r2, #0
 80015e0:	701a      	strb	r2, [r3, #0]
 80015e2:	e005      	b.n	80015f0 <gfx_send+0x68>
 80015e4:	4b11      	ldr	r3, [pc, #68]	; (800162c <gfx_send+0xa4>)
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	3301      	adds	r3, #1
 80015ea:	b2da      	uxtb	r2, r3
 80015ec:	4b0f      	ldr	r3, [pc, #60]	; (800162c <gfx_send+0xa4>)
 80015ee:	701a      	strb	r2, [r3, #0]
			if (gfx_send_counter==1151 ) { gfx_send_counter=0; disp_end=1; gfx_send_counter2=0;    } else gfx_send_counter++; ;
 80015f0:	4b0c      	ldr	r3, [pc, #48]	; (8001624 <gfx_send+0x9c>)
 80015f2:	881b      	ldrh	r3, [r3, #0]
 80015f4:	f240 427f 	movw	r2, #1151	; 0x47f
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d109      	bne.n	8001610 <gfx_send+0x88>
 80015fc:	4b09      	ldr	r3, [pc, #36]	; (8001624 <gfx_send+0x9c>)
 80015fe:	2200      	movs	r2, #0
 8001600:	801a      	strh	r2, [r3, #0]
 8001602:	4b0c      	ldr	r3, [pc, #48]	; (8001634 <gfx_send+0xac>)
 8001604:	2201      	movs	r2, #1
 8001606:	701a      	strb	r2, [r3, #0]
 8001608:	4b08      	ldr	r3, [pc, #32]	; (800162c <gfx_send+0xa4>)
 800160a:	2200      	movs	r2, #0
 800160c:	701a      	strb	r2, [r3, #0]

		}
 800160e:	e005      	b.n	800161c <gfx_send+0x94>
			if (gfx_send_counter==1151 ) { gfx_send_counter=0; disp_end=1; gfx_send_counter2=0;    } else gfx_send_counter++; ;
 8001610:	4b04      	ldr	r3, [pc, #16]	; (8001624 <gfx_send+0x9c>)
 8001612:	881b      	ldrh	r3, [r3, #0]
 8001614:	3301      	adds	r3, #1
 8001616:	b29a      	uxth	r2, r3
 8001618:	4b02      	ldr	r3, [pc, #8]	; (8001624 <gfx_send+0x9c>)
 800161a:	801a      	strh	r2, [r3, #0]
		}
 800161c:	bf00      	nop
 800161e:	3708      	adds	r7, #8
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	20002782 	.word	0x20002782
 8001628:	20002300 	.word	0x20002300
 800162c:	20002784 	.word	0x20002784
 8001630:	2000404c 	.word	0x2000404c
 8001634:	200027be 	.word	0x200027be

08001638 <gfx_clear>:

void gfx_clear(void){     // simple gfx ram clear ,besides feedback
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0

	for (n=0;n<1152 ;n=n+18)    {
 800163c:	4b19      	ldr	r3, [pc, #100]	; (80016a4 <gfx_clear+0x6c>)
 800163e:	2200      	movs	r2, #0
 8001640:	801a      	strh	r2, [r3, #0]
 8001642:	e01c      	b.n	800167e <gfx_clear+0x46>
				for (i=2;i<18;i++){ gfx_ram[n+i] =0;
 8001644:	4b18      	ldr	r3, [pc, #96]	; (80016a8 <gfx_clear+0x70>)
 8001646:	2202      	movs	r2, #2
 8001648:	801a      	strh	r2, [r3, #0]
 800164a:	e00e      	b.n	800166a <gfx_clear+0x32>
 800164c:	4b15      	ldr	r3, [pc, #84]	; (80016a4 <gfx_clear+0x6c>)
 800164e:	881b      	ldrh	r3, [r3, #0]
 8001650:	461a      	mov	r2, r3
 8001652:	4b15      	ldr	r3, [pc, #84]	; (80016a8 <gfx_clear+0x70>)
 8001654:	881b      	ldrh	r3, [r3, #0]
 8001656:	4413      	add	r3, r2
 8001658:	4a14      	ldr	r2, [pc, #80]	; (80016ac <gfx_clear+0x74>)
 800165a:	2100      	movs	r1, #0
 800165c:	54d1      	strb	r1, [r2, r3]
 800165e:	4b12      	ldr	r3, [pc, #72]	; (80016a8 <gfx_clear+0x70>)
 8001660:	881b      	ldrh	r3, [r3, #0]
 8001662:	3301      	adds	r3, #1
 8001664:	b29a      	uxth	r2, r3
 8001666:	4b10      	ldr	r3, [pc, #64]	; (80016a8 <gfx_clear+0x70>)
 8001668:	801a      	strh	r2, [r3, #0]
 800166a:	4b0f      	ldr	r3, [pc, #60]	; (80016a8 <gfx_clear+0x70>)
 800166c:	881b      	ldrh	r3, [r3, #0]
 800166e:	2b11      	cmp	r3, #17
 8001670:	d9ec      	bls.n	800164c <gfx_clear+0x14>
	for (n=0;n<1152 ;n=n+18)    {
 8001672:	4b0c      	ldr	r3, [pc, #48]	; (80016a4 <gfx_clear+0x6c>)
 8001674:	881b      	ldrh	r3, [r3, #0]
 8001676:	3312      	adds	r3, #18
 8001678:	b29a      	uxth	r2, r3
 800167a:	4b0a      	ldr	r3, [pc, #40]	; (80016a4 <gfx_clear+0x6c>)
 800167c:	801a      	strh	r2, [r3, #0]
 800167e:	4b09      	ldr	r3, [pc, #36]	; (80016a4 <gfx_clear+0x6c>)
 8001680:	881b      	ldrh	r3, [r3, #0]
 8001682:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8001686:	d3dd      	bcc.n	8001644 <gfx_clear+0xc>

				}  }
	 gfx_send_swap=0;  // disable line skip
 8001688:	4b09      	ldr	r3, [pc, #36]	; (80016b0 <gfx_clear+0x78>)
 800168a:	2200      	movs	r2, #0
 800168c:	701a      	strb	r2, [r3, #0]
	 gfx_send_counter=0;    //reset page
 800168e:	4b09      	ldr	r3, [pc, #36]	; (80016b4 <gfx_clear+0x7c>)
 8001690:	2200      	movs	r2, #0
 8001692:	801a      	strh	r2, [r3, #0]
	 disp_end=0;     //  should disable display process till one page
 8001694:	4b08      	ldr	r3, [pc, #32]	; (80016b8 <gfx_clear+0x80>)
 8001696:	2200      	movs	r2, #0
 8001698:	701a      	strb	r2, [r3, #0]

}
 800169a:	bf00      	nop
 800169c:	46bd      	mov	sp, r7
 800169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a2:	4770      	bx	lr
 80016a4:	20000aa2 	.word	0x20000aa2
 80016a8:	20000ac4 	.word	0x20000ac4
 80016ac:	20002300 	.word	0x20002300
 80016b0:	20002786 	.word	0x20002786
 80016b4:	20002782 	.word	0x20002782
 80016b8:	200027be 	.word	0x200027be

080016bc <display_clear>:

		 gfx_send();

	 }  }

void display_clear (void){ //  simple character clear on default menu3
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0

	uint16_t disp_counter=0;
 80016c2:	2300      	movs	r3, #0
 80016c4:	80fb      	strh	r3, [r7, #6]
	for (disp_counter=0;disp_counter<default_menu3_size;disp_counter++){
 80016c6:	2300      	movs	r3, #0
 80016c8:	80fb      	strh	r3, [r7, #6]
 80016ca:	e006      	b.n	80016da <display_clear+0x1e>
		default_menu3[disp_counter]=47;
 80016cc:	88fb      	ldrh	r3, [r7, #6]
 80016ce:	4a09      	ldr	r2, [pc, #36]	; (80016f4 <display_clear+0x38>)
 80016d0:	212f      	movs	r1, #47	; 0x2f
 80016d2:	54d1      	strb	r1, [r2, r3]
	for (disp_counter=0;disp_counter<default_menu3_size;disp_counter++){
 80016d4:	88fb      	ldrh	r3, [r7, #6]
 80016d6:	3301      	adds	r3, #1
 80016d8:	80fb      	strh	r3, [r7, #6]
 80016da:	4b07      	ldr	r3, [pc, #28]	; (80016f8 <display_clear+0x3c>)
 80016dc:	881b      	ldrh	r3, [r3, #0]
 80016de:	88fa      	ldrh	r2, [r7, #6]
 80016e0:	429a      	cmp	r2, r3
 80016e2:	d3f3      	bcc.n	80016cc <display_clear+0x10>
	}


}
 80016e4:	bf00      	nop
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	20003af8 	.word	0x20003af8
 80016f8:	20003aea 	.word	0x20003aea

080016fc <display_generate>:
void display_generate(void){    // display character generate, 1+1+16 chars
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0

	gfx_clear_flag=0;
 8001700:	4b10      	ldr	r3, [pc, #64]	; (8001744 <display_generate+0x48>)
 8001702:	2200      	movs	r2, #0
 8001704:	701a      	strb	r2, [r3, #0]
	for (i=0;i<18;i++) {
 8001706:	4b10      	ldr	r3, [pc, #64]	; (8001748 <display_generate+0x4c>)
 8001708:	2200      	movs	r2, #0
 800170a:	801a      	strh	r2, [r3, #0]
 800170c:	e009      	b.n	8001722 <display_generate+0x26>
	display_process();
 800170e:	f000 f863 	bl	80017d8 <display_process>
		  displayBuffer2();} // 5 cycles max for the lot or  0.2ms
 8001712:	f000 fa7d 	bl	8001c10 <displayBuffer2>
	for (i=0;i<18;i++) {
 8001716:	4b0c      	ldr	r3, [pc, #48]	; (8001748 <display_generate+0x4c>)
 8001718:	881b      	ldrh	r3, [r3, #0]
 800171a:	3301      	adds	r3, #1
 800171c:	b29a      	uxth	r2, r3
 800171e:	4b0a      	ldr	r3, [pc, #40]	; (8001748 <display_generate+0x4c>)
 8001720:	801a      	strh	r2, [r3, #0]
 8001722:	4b09      	ldr	r3, [pc, #36]	; (8001748 <display_generate+0x4c>)
 8001724:	881b      	ldrh	r3, [r3, #0]
 8001726:	2b11      	cmp	r3, #17
 8001728:	d9f1      	bls.n	800170e <display_generate+0x12>
	 if(!gfx_clear_flag)   gfx_send_swap=1;   // enable line swapping
 800172a:	4b06      	ldr	r3, [pc, #24]	; (8001744 <display_generate+0x48>)
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d102      	bne.n	8001738 <display_generate+0x3c>
 8001732:	4b06      	ldr	r3, [pc, #24]	; (800174c <display_generate+0x50>)
 8001734:	2201      	movs	r2, #1
 8001736:	701a      	strb	r2, [r3, #0]
	 disp_end=0;   ///reset till next full page
 8001738:	4b05      	ldr	r3, [pc, #20]	; (8001750 <display_generate+0x54>)
 800173a:	2200      	movs	r2, #0
 800173c:	701a      	strb	r2, [r3, #0]

	//  if (!disp_stepper) break;

}
 800173e:	bf00      	nop
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	20003af5 	.word	0x20003af5
 8001748:	20000ac4 	.word	0x20000ac4
 800174c:	20002786 	.word	0x20002786
 8001750:	200027be 	.word	0x200027be

08001754 <display_fill>:

void display_fill(void)  {     // full update of gfx memory, ok
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0
loop_counter3=1;
 800175a:	4b19      	ldr	r3, [pc, #100]	; (80017c0 <display_fill+0x6c>)
 800175c:	2201      	movs	r2, #1
 800175e:	701a      	strb	r2, [r3, #0]
uint16_t fill_counter= 0;
 8001760:	2300      	movs	r3, #0
 8001762:	80fb      	strh	r3, [r7, #6]
uint16_t init_b1=init_b;
 8001764:	4b17      	ldr	r3, [pc, #92]	; (80017c4 <display_fill+0x70>)
 8001766:	881b      	ldrh	r3, [r3, #0]
 8001768:	80bb      	strh	r3, [r7, #4]
uint16_t init_bs=init_b&896;   // get msb
 800176a:	4b16      	ldr	r3, [pc, #88]	; (80017c4 <display_fill+0x70>)
 800176c:	881b      	ldrh	r3, [r3, #0]
 800176e:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8001772:	807b      	strh	r3, [r7, #2]
fill_counter=fill_counter+init_bs; // add msb from init b
 8001774:	88fa      	ldrh	r2, [r7, #6]
 8001776:	887b      	ldrh	r3, [r7, #2]
 8001778:	4413      	add	r3, r2
 800177a:	80fb      	strh	r3, [r7, #6]

while ((fill_counter&896)==init_bs)   // skip when over a page something  127+
 800177c:	e00a      	b.n	8001794 <display_fill+0x40>
{
	init_b=fill_counter; // upcount
 800177e:	4a11      	ldr	r2, [pc, #68]	; (80017c4 <display_fill+0x70>)
 8001780:	88fb      	ldrh	r3, [r7, #6]
 8001782:	8013      	strh	r3, [r2, #0]

	disp_stepper=1;   // first character
 8001784:	4b10      	ldr	r3, [pc, #64]	; (80017c8 <display_fill+0x74>)
 8001786:	2201      	movs	r2, #1
 8001788:	701a      	strb	r2, [r3, #0]
	displayBuffer2();	//read default menu
 800178a:	f000 fa41 	bl	8001c10 <displayBuffer2>
	fill_counter++;
 800178e:	88fb      	ldrh	r3, [r7, #6]
 8001790:	3301      	adds	r3, #1
 8001792:	80fb      	strh	r3, [r7, #6]
while ((fill_counter&896)==init_bs)   // skip when over a page something  127+
 8001794:	88fb      	ldrh	r3, [r7, #6]
 8001796:	f403 7260 	and.w	r2, r3, #896	; 0x380
 800179a:	887b      	ldrh	r3, [r7, #2]
 800179c:	429a      	cmp	r2, r3
 800179e:	d0ee      	beq.n	800177e <display_fill+0x2a>
}
init_b=init_b1; // write back original value
 80017a0:	4a08      	ldr	r2, [pc, #32]	; (80017c4 <display_fill+0x70>)
 80017a2:	88bb      	ldrh	r3, [r7, #4]
 80017a4:	8013      	strh	r3, [r2, #0]
gfx_send_swap=0;  // disable line skip
 80017a6:	4b09      	ldr	r3, [pc, #36]	; (80017cc <display_fill+0x78>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	701a      	strb	r2, [r3, #0]
	 gfx_send_counter=0;    //reset page
 80017ac:	4b08      	ldr	r3, [pc, #32]	; (80017d0 <display_fill+0x7c>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	801a      	strh	r2, [r3, #0]
	 disp_end=0;     //  should disable display process till one page
 80017b2:	4b08      	ldr	r3, [pc, #32]	; (80017d4 <display_fill+0x80>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	701a      	strb	r2, [r3, #0]


	}
 80017b8:	bf00      	nop
 80017ba:	3708      	adds	r7, #8
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	200027bf 	.word	0x200027bf
 80017c4:	20001f26 	.word	0x20001f26
 80017c8:	200001b6 	.word	0x200001b6
 80017cc:	20002786 	.word	0x20002786
 80017d0:	20002782 	.word	0x20002782
 80017d4:	200027be 	.word	0x200027be

080017d8 <display_process>:



void display_process(void){							// keep data processing here
 80017d8:	b580      	push	{r7, lr}
 80017da:	b084      	sub	sp, #16
 80017dc:	af00      	add	r7, sp, #0
uint16_t feedback_loc=(init_b&896)+107;
 80017de:	4b7c      	ldr	r3, [pc, #496]	; (80019d0 <display_process+0x1f8>)
 80017e0:	881b      	ldrh	r3, [r3, #0]
 80017e2:	f403 7360 	and.w	r3, r3, #896	; 0x380
 80017e6:	b29b      	uxth	r3, r3
 80017e8:	336b      	adds	r3, #107	; 0x6b
 80017ea:	81bb      	strh	r3, [r7, #12]

	if ((enc2_tempC==enc2_dir) && (!enc2_add))  {
 80017ec:	4b79      	ldr	r3, [pc, #484]	; (80019d4 <display_process+0x1fc>)
 80017ee:	f993 3000 	ldrsb.w	r3, [r3]
 80017f2:	461a      	mov	r2, r3
 80017f4:	4b78      	ldr	r3, [pc, #480]	; (80019d8 <display_process+0x200>)
 80017f6:	881b      	ldrh	r3, [r3, #0]
 80017f8:	429a      	cmp	r2, r3
 80017fa:	d112      	bne.n	8001822 <display_process+0x4a>
 80017fc:	4b77      	ldr	r3, [pc, #476]	; (80019dc <display_process+0x204>)
 80017fe:	f993 3000 	ldrsb.w	r3, [r3]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d10d      	bne.n	8001822 <display_process+0x4a>
		if ((disp_stepper==5)&&(!target_display))  {enc2_add=2; 	disp_stepper=17;}   	 // wait till enc2_dir  hasn't changed ,jump and then change feedback
 8001806:	4b76      	ldr	r3, [pc, #472]	; (80019e0 <display_process+0x208>)
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	2b05      	cmp	r3, #5
 800180c:	d109      	bne.n	8001822 <display_process+0x4a>
 800180e:	4b75      	ldr	r3, [pc, #468]	; (80019e4 <display_process+0x20c>)
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d105      	bne.n	8001822 <display_process+0x4a>
 8001816:	4b71      	ldr	r3, [pc, #452]	; (80019dc <display_process+0x204>)
 8001818:	2202      	movs	r2, #2
 800181a:	701a      	strb	r2, [r3, #0]
 800181c:	4b70      	ldr	r3, [pc, #448]	; (80019e0 <display_process+0x208>)
 800181e:	2211      	movs	r2, #17
 8001820:	701a      	strb	r2, [r3, #0]
			}

	if (disp_stepper>1)	init_b=feedback_loc+16+(disp_stepper);  // write lcd3
 8001822:	4b6f      	ldr	r3, [pc, #444]	; (80019e0 <display_process+0x208>)
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	2b01      	cmp	r3, #1
 8001828:	d909      	bls.n	800183e <display_process+0x66>
 800182a:	4b6d      	ldr	r3, [pc, #436]	; (80019e0 <display_process+0x208>)
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	b29a      	uxth	r2, r3
 8001830:	89bb      	ldrh	r3, [r7, #12]
 8001832:	4413      	add	r3, r2
 8001834:	b29b      	uxth	r3, r3
 8001836:	3310      	adds	r3, #16
 8001838:	b29a      	uxth	r2, r3
 800183a:	4b65      	ldr	r3, [pc, #404]	; (80019d0 <display_process+0x1f8>)
 800183c:	801a      	strh	r2, [r3, #0]
	if (disp_stepper>4)	init_b=feedback_loc+(disp_stepper);  // write feedback line
 800183e:	4b68      	ldr	r3, [pc, #416]	; (80019e0 <display_process+0x208>)
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	2b04      	cmp	r3, #4
 8001844:	d907      	bls.n	8001856 <display_process+0x7e>
 8001846:	4b66      	ldr	r3, [pc, #408]	; (80019e0 <display_process+0x208>)
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	b29a      	uxth	r2, r3
 800184c:	89bb      	ldrh	r3, [r7, #12]
 800184e:	4413      	add	r3, r2
 8001850:	b29a      	uxth	r2, r3
 8001852:	4b5f      	ldr	r3, [pc, #380]	; (80019d0 <display_process+0x1f8>)
 8001854:	801a      	strh	r2, [r3, #0]

	if ((lcd_temp!=enc_dir)  && (enc2_tempC==enc2_dir) )   {*menu_vars_var=enc_dir;   // enc2_dir =same enc_dir=changed
 8001856:	4b64      	ldr	r3, [pc, #400]	; (80019e8 <display_process+0x210>)
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	461a      	mov	r2, r3
 800185c:	4b63      	ldr	r3, [pc, #396]	; (80019ec <display_process+0x214>)
 800185e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001862:	429a      	cmp	r2, r3
 8001864:	d014      	beq.n	8001890 <display_process+0xb8>
 8001866:	4b5b      	ldr	r3, [pc, #364]	; (80019d4 <display_process+0x1fc>)
 8001868:	f993 3000 	ldrsb.w	r3, [r3]
 800186c:	461a      	mov	r2, r3
 800186e:	4b5a      	ldr	r3, [pc, #360]	; (80019d8 <display_process+0x200>)
 8001870:	881b      	ldrh	r3, [r3, #0]
 8001872:	429a      	cmp	r2, r3
 8001874:	d10c      	bne.n	8001890 <display_process+0xb8>
 8001876:	4b5d      	ldr	r3, [pc, #372]	; (80019ec <display_process+0x214>)
 8001878:	f9b3 2000 	ldrsh.w	r2, [r3]
 800187c:	4b5c      	ldr	r3, [pc, #368]	; (80019f0 <display_process+0x218>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	b2d2      	uxtb	r2, r2
 8001882:	701a      	strb	r2, [r3, #0]
	lcd_temp=enc_dir;  }
 8001884:	4b59      	ldr	r3, [pc, #356]	; (80019ec <display_process+0x214>)
 8001886:	f9b3 3000 	ldrsh.w	r3, [r3]
 800188a:	b2da      	uxtb	r2, r3
 800188c:	4b56      	ldr	r3, [pc, #344]	; (80019e8 <display_process+0x210>)
 800188e:	701a      	strb	r2, [r3, #0]



	if ((disp_stepper==0) && (enc2_tempC!=enc2_dir) && (!enc2_add))  {      // wait till loop end , ok
 8001890:	4b53      	ldr	r3, [pc, #332]	; (80019e0 <display_process+0x208>)
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	2b00      	cmp	r3, #0
 8001896:	f040 8082 	bne.w	800199e <display_process+0x1c6>
 800189a:	4b4e      	ldr	r3, [pc, #312]	; (80019d4 <display_process+0x1fc>)
 800189c:	f993 3000 	ldrsb.w	r3, [r3]
 80018a0:	461a      	mov	r2, r3
 80018a2:	4b4d      	ldr	r3, [pc, #308]	; (80019d8 <display_process+0x200>)
 80018a4:	881b      	ldrh	r3, [r3, #0]
 80018a6:	429a      	cmp	r2, r3
 80018a8:	d079      	beq.n	800199e <display_process+0x1c6>
 80018aa:	4b4c      	ldr	r3, [pc, #304]	; (80019dc <display_process+0x204>)
 80018ac:	f993 3000 	ldrsb.w	r3, [r3]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d174      	bne.n	800199e <display_process+0x1c6>

	if  (enc2_tempC<enc2_dir)	 enc2_add=1;   									// use this to set up or down count for variables , might change
 80018b4:	4b47      	ldr	r3, [pc, #284]	; (80019d4 <display_process+0x1fc>)
 80018b6:	f993 3000 	ldrsb.w	r3, [r3]
 80018ba:	461a      	mov	r2, r3
 80018bc:	4b46      	ldr	r3, [pc, #280]	; (80019d8 <display_process+0x200>)
 80018be:	881b      	ldrh	r3, [r3, #0]
 80018c0:	429a      	cmp	r2, r3
 80018c2:	da02      	bge.n	80018ca <display_process+0xf2>
 80018c4:	4b45      	ldr	r3, [pc, #276]	; (80019dc <display_process+0x204>)
 80018c6:	2201      	movs	r2, #1
 80018c8:	701a      	strb	r2, [r3, #0]
		if  (enc2_tempC>enc2_dir)	 enc2_add=-1;    // slow but 1 step at a time
 80018ca:	4b42      	ldr	r3, [pc, #264]	; (80019d4 <display_process+0x1fc>)
 80018cc:	f993 3000 	ldrsb.w	r3, [r3]
 80018d0:	461a      	mov	r2, r3
 80018d2:	4b41      	ldr	r3, [pc, #260]	; (80019d8 <display_process+0x200>)
 80018d4:	881b      	ldrh	r3, [r3, #0]
 80018d6:	429a      	cmp	r2, r3
 80018d8:	dd02      	ble.n	80018e0 <display_process+0x108>
 80018da:	4b40      	ldr	r3, [pc, #256]	; (80019dc <display_process+0x204>)
 80018dc:	22ff      	movs	r2, #255	; 0xff
 80018de:	701a      	strb	r2, [r3, #0]
		if  (enc2_tempC<enc2_dir)	 enc2_add=+(enc2_dir-enc2_tempC);   	//  fast but skips
 80018e0:	4b3c      	ldr	r3, [pc, #240]	; (80019d4 <display_process+0x1fc>)
 80018e2:	f993 3000 	ldrsb.w	r3, [r3]
 80018e6:	461a      	mov	r2, r3
 80018e8:	4b3b      	ldr	r3, [pc, #236]	; (80019d8 <display_process+0x200>)
 80018ea:	881b      	ldrh	r3, [r3, #0]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	da0b      	bge.n	8001908 <display_process+0x130>
 80018f0:	4b39      	ldr	r3, [pc, #228]	; (80019d8 <display_process+0x200>)
 80018f2:	881b      	ldrh	r3, [r3, #0]
 80018f4:	b2da      	uxtb	r2, r3
 80018f6:	4b37      	ldr	r3, [pc, #220]	; (80019d4 <display_process+0x1fc>)
 80018f8:	f993 3000 	ldrsb.w	r3, [r3]
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	1ad3      	subs	r3, r2, r3
 8001900:	b2db      	uxtb	r3, r3
 8001902:	b25a      	sxtb	r2, r3
 8001904:	4b35      	ldr	r3, [pc, #212]	; (80019dc <display_process+0x204>)
 8001906:	701a      	strb	r2, [r3, #0]

		if  (enc2_tempC>enc2_dir)	 enc2_add=-(enc2_tempC-enc2_dir);
 8001908:	4b32      	ldr	r3, [pc, #200]	; (80019d4 <display_process+0x1fc>)
 800190a:	f993 3000 	ldrsb.w	r3, [r3]
 800190e:	461a      	mov	r2, r3
 8001910:	4b31      	ldr	r3, [pc, #196]	; (80019d8 <display_process+0x200>)
 8001912:	881b      	ldrh	r3, [r3, #0]
 8001914:	429a      	cmp	r2, r3
 8001916:	dd0b      	ble.n	8001930 <display_process+0x158>
 8001918:	4b2f      	ldr	r3, [pc, #188]	; (80019d8 <display_process+0x200>)
 800191a:	881b      	ldrh	r3, [r3, #0]
 800191c:	b2da      	uxtb	r2, r3
 800191e:	4b2d      	ldr	r3, [pc, #180]	; (80019d4 <display_process+0x1fc>)
 8001920:	f993 3000 	ldrsb.w	r3, [r3]
 8001924:	b2db      	uxtb	r3, r3
 8001926:	1ad3      	subs	r3, r2, r3
 8001928:	b2db      	uxtb	r3, r3
 800192a:	b25a      	sxtb	r2, r3
 800192c:	4b2b      	ldr	r3, [pc, #172]	; (80019dc <display_process+0x204>)
 800192e:	701a      	strb	r2, [r3, #0]


		enc2_tempC=enc2_dir;	   // loop back until change
 8001930:	4b29      	ldr	r3, [pc, #164]	; (80019d8 <display_process+0x200>)
 8001932:	881b      	ldrh	r3, [r3, #0]
 8001934:	b25a      	sxtb	r2, r3
 8001936:	4b27      	ldr	r3, [pc, #156]	; (80019d4 <display_process+0x1fc>)
 8001938:	701a      	strb	r2, [r3, #0]
		if ((enc_out1>=0)  &&  (enc_out1<=menu_title_count))    {enc_out1=enc_out1+enc2_add;}   // count up or down within limits
 800193a:	4b2e      	ldr	r3, [pc, #184]	; (80019f4 <display_process+0x21c>)
 800193c:	f993 3000 	ldrsb.w	r3, [r3]
 8001940:	2b00      	cmp	r3, #0
 8001942:	db14      	blt.n	800196e <display_process+0x196>
 8001944:	4b2b      	ldr	r3, [pc, #172]	; (80019f4 <display_process+0x21c>)
 8001946:	f993 3000 	ldrsb.w	r3, [r3]
 800194a:	461a      	mov	r2, r3
 800194c:	4b2a      	ldr	r3, [pc, #168]	; (80019f8 <display_process+0x220>)
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	429a      	cmp	r2, r3
 8001952:	dc0c      	bgt.n	800196e <display_process+0x196>
 8001954:	4b27      	ldr	r3, [pc, #156]	; (80019f4 <display_process+0x21c>)
 8001956:	f993 3000 	ldrsb.w	r3, [r3]
 800195a:	b2da      	uxtb	r2, r3
 800195c:	4b1f      	ldr	r3, [pc, #124]	; (80019dc <display_process+0x204>)
 800195e:	f993 3000 	ldrsb.w	r3, [r3]
 8001962:	b2db      	uxtb	r3, r3
 8001964:	4413      	add	r3, r2
 8001966:	b2db      	uxtb	r3, r3
 8001968:	b25a      	sxtb	r2, r3
 800196a:	4b22      	ldr	r3, [pc, #136]	; (80019f4 <display_process+0x21c>)
 800196c:	701a      	strb	r2, [r3, #0]
		if (enc_out1<0)  {  enc_out1=menu_title_count; }
 800196e:	4b21      	ldr	r3, [pc, #132]	; (80019f4 <display_process+0x21c>)
 8001970:	f993 3000 	ldrsb.w	r3, [r3]
 8001974:	2b00      	cmp	r3, #0
 8001976:	da04      	bge.n	8001982 <display_process+0x1aa>
 8001978:	4b1f      	ldr	r3, [pc, #124]	; (80019f8 <display_process+0x220>)
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	b25a      	sxtb	r2, r3
 800197e:	4b1d      	ldr	r3, [pc, #116]	; (80019f4 <display_process+0x21c>)
 8001980:	701a      	strb	r2, [r3, #0]
		if (enc_out1>menu_title_count) enc_out1=0;
 8001982:	4b1c      	ldr	r3, [pc, #112]	; (80019f4 <display_process+0x21c>)
 8001984:	f993 3000 	ldrsb.w	r3, [r3]
 8001988:	461a      	mov	r2, r3
 800198a:	4b1b      	ldr	r3, [pc, #108]	; (80019f8 <display_process+0x220>)
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	429a      	cmp	r2, r3
 8001990:	dd02      	ble.n	8001998 <display_process+0x1c0>
 8001992:	4b18      	ldr	r3, [pc, #96]	; (80019f4 <display_process+0x21c>)
 8001994:	2200      	movs	r2, #0
 8001996:	701a      	strb	r2, [r3, #0]
		enc2_add=2;
 8001998:	4b10      	ldr	r3, [pc, #64]	; (80019dc <display_process+0x204>)
 800199a:	2202      	movs	r2, #2
 800199c:	701a      	strb	r2, [r3, #0]

	}


	if ((disp_stepper==0) && (enc2_add==2))			// skip if no input for enc2 , also maybe wait till enc2 stopped moving
 800199e:	4b10      	ldr	r3, [pc, #64]	; (80019e0 <display_process+0x208>)
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d168      	bne.n	8001a78 <display_process+0x2a0>
 80019a6:	4b0d      	ldr	r3, [pc, #52]	; (80019dc <display_process+0x204>)
 80019a8:	f993 3000 	ldrsb.w	r3, [r3]
 80019ac:	2b02      	cmp	r3, #2
 80019ae:	d163      	bne.n	8001a78 <display_process+0x2a0>
	{



	uint8_t crap_hold9=(menu_title_lut[enc_out1]>>16)&255;   // look up up menu_titles_final
 80019b0:	4b10      	ldr	r3, [pc, #64]	; (80019f4 <display_process+0x21c>)
 80019b2:	f993 3000 	ldrsb.w	r3, [r3]
 80019b6:	461a      	mov	r2, r3
 80019b8:	4b10      	ldr	r3, [pc, #64]	; (80019fc <display_process+0x224>)
 80019ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019be:	0c1b      	lsrs	r3, r3, #16
 80019c0:	72fb      	strb	r3, [r7, #11]
	if (crap_hold9==5) target_display=1;   // check if LFO.target is on cursor
 80019c2:	7afb      	ldrb	r3, [r7, #11]
 80019c4:	2b05      	cmp	r3, #5
 80019c6:	d11b      	bne.n	8001a00 <display_process+0x228>
 80019c8:	4b06      	ldr	r3, [pc, #24]	; (80019e4 <display_process+0x20c>)
 80019ca:	2201      	movs	r2, #1
 80019cc:	701a      	strb	r2, [r3, #0]
 80019ce:	e01a      	b.n	8001a06 <display_process+0x22e>
 80019d0:	20001f26 	.word	0x20001f26
 80019d4:	200001b4 	.word	0x200001b4
 80019d8:	20001f16 	.word	0x20001f16
 80019dc:	200001b5 	.word	0x200001b5
 80019e0:	200001b6 	.word	0x200001b6
 80019e4:	20003af3 	.word	0x20003af3
 80019e8:	20003af2 	.word	0x20003af2
 80019ec:	20001f18 	.word	0x20001f18
 80019f0:	20003adc 	.word	0x20003adc
 80019f4:	20000240 	.word	0x20000240
 80019f8:	200037db 	.word	0x200037db
 80019fc:	200037dc 	.word	0x200037dc
	else target_display=0;
 8001a00:	4b71      	ldr	r3, [pc, #452]	; (8001bc8 <display_process+0x3f0>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	701a      	strb	r2, [r3, #0]

	// fetch values for last line or cursor

	 memcpy(default_menu3+feedback_loc+5, *(menu_titles_final+crap_hold9),8);   // copy feedback data for reading,ok
 8001a06:	89bb      	ldrh	r3, [r7, #12]
 8001a08:	3305      	adds	r3, #5
 8001a0a:	4a70      	ldr	r2, [pc, #448]	; (8001bcc <display_process+0x3f4>)
 8001a0c:	1898      	adds	r0, r3, r2
 8001a0e:	7afb      	ldrb	r3, [r7, #11]
 8001a10:	009b      	lsls	r3, r3, #2
 8001a12:	4a6f      	ldr	r2, [pc, #444]	; (8001bd0 <display_process+0x3f8>)
 8001a14:	4413      	add	r3, r2
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	2208      	movs	r2, #8
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	f008 f880 	bl	8009b20 <memcpy>
	 memcpy(menu_vars_in,*(menu_titles_final+crap_hold9),8);	// send back for menu vars ok
 8001a20:	7afb      	ldrb	r3, [r7, #11]
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	4a6a      	ldr	r2, [pc, #424]	; (8001bd0 <display_process+0x3f8>)
 8001a26:	4413      	add	r3, r2
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	4b6a      	ldr	r3, [pc, #424]	; (8001bd4 <display_process+0x3fc>)
 8001a2c:	6810      	ldr	r0, [r2, #0]
 8001a2e:	6851      	ldr	r1, [r2, #4]
 8001a30:	c303      	stmia	r3!, {r0, r1}

	 char temp_char[]="  ";
 8001a32:	4a69      	ldr	r2, [pc, #420]	; (8001bd8 <display_process+0x400>)
 8001a34:	1d3b      	adds	r3, r7, #4
 8001a36:	6812      	ldr	r2, [r2, #0]
 8001a38:	4611      	mov	r1, r2
 8001a3a:	8019      	strh	r1, [r3, #0]
 8001a3c:	3302      	adds	r3, #2
 8001a3e:	0c12      	lsrs	r2, r2, #16
 8001a40:	701a      	strb	r2, [r3, #0]
	 memcpy(temp_char,menu_index_list+((enc_out1*2)),2);   // copy char to char,ok
 8001a42:	4b66      	ldr	r3, [pc, #408]	; (8001bdc <display_process+0x404>)
 8001a44:	f993 3000 	ldrsb.w	r3, [r3]
 8001a48:	005b      	lsls	r3, r3, #1
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	4b64      	ldr	r3, [pc, #400]	; (8001be0 <display_process+0x408>)
 8001a4e:	4413      	add	r3, r2
 8001a50:	881b      	ldrh	r3, [r3, #0]
 8001a52:	b29b      	uxth	r3, r3
 8001a54:	80bb      	strh	r3, [r7, #4]
	 menu_index_in=atoi(temp_char)			;   // convert char to int,ok
 8001a56:	1d3b      	adds	r3, r7, #4
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f008 f833 	bl	8009ac4 <atoi>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	b2da      	uxtb	r2, r3
 8001a62:	4b60      	ldr	r3, [pc, #384]	; (8001be4 <display_process+0x40c>)
 8001a64:	701a      	strb	r2, [r3, #0]


	 menu_vars_var=menu_vars(menu_vars_in,menu_index_in);		//test  for vars ok
 8001a66:	4b5f      	ldr	r3, [pc, #380]	; (8001be4 <display_process+0x40c>)
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	4859      	ldr	r0, [pc, #356]	; (8001bd4 <display_process+0x3fc>)
 8001a6e:	f7ff f873 	bl	8000b58 <menu_vars>
 8001a72:	4603      	mov	r3, r0
 8001a74:	4a5c      	ldr	r2, [pc, #368]	; (8001be8 <display_process+0x410>)
 8001a76:	6013      	str	r3, [r2, #0]

	    // grab value on ptr address , also write first char , ok

	}

	if ((disp_stepper==0) || (disp_stepper==1))   // repeat first character
 8001a78:	4b5c      	ldr	r3, [pc, #368]	; (8001bec <display_process+0x414>)
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d003      	beq.n	8001a88 <display_process+0x2b0>
 8001a80:	4b5a      	ldr	r3, [pc, #360]	; (8001bec <display_process+0x414>)
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	2b01      	cmp	r3, #1
 8001a86:	d137      	bne.n	8001af8 <display_process+0x320>
	{


		uint16_t init_holder=init_b;
 8001a88:	4b59      	ldr	r3, [pc, #356]	; (8001bf0 <display_process+0x418>)
 8001a8a:	881b      	ldrh	r3, [r3, #0]
 8001a8c:	813b      	strh	r3, [r7, #8]

		init_b= menu_title_lut[enc_out1];    // this only grabs menu_title_count (&255)      , problem maybe here
 8001a8e:	4b53      	ldr	r3, [pc, #332]	; (8001bdc <display_process+0x404>)
 8001a90:	f993 3000 	ldrsb.w	r3, [r3]
 8001a94:	461a      	mov	r2, r3
 8001a96:	4b57      	ldr	r3, [pc, #348]	; (8001bf4 <display_process+0x41c>)
 8001a98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a9c:	b29a      	uxth	r2, r3
 8001a9e:	4b54      	ldr	r3, [pc, #336]	; (8001bf0 <display_process+0x418>)
 8001aa0:	801a      	strh	r2, [r3, #0]
	//	if (init_b>(feedback_loc+3) ) init_b=init_b+16;// skip feedback line
		if ((init_b&896)!=(init_holder&896)) {display_fill(); gfx_clear_flag=1; } // detect x over , not perfect
 8001aa2:	4b53      	ldr	r3, [pc, #332]	; (8001bf0 <display_process+0x418>)
 8001aa4:	881a      	ldrh	r2, [r3, #0]
 8001aa6:	893b      	ldrh	r3, [r7, #8]
 8001aa8:	4053      	eors	r3, r2
 8001aaa:	b29b      	uxth	r3, r3
 8001aac:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d004      	beq.n	8001abe <display_process+0x2e6>
 8001ab4:	f7ff fe4e 	bl	8001754 <display_fill>
 8001ab8:	4b4f      	ldr	r3, [pc, #316]	; (8001bf8 <display_process+0x420>)
 8001aba:	2201      	movs	r2, #1
 8001abc:	701a      	strb	r2, [r3, #0]

	lcd_out3=*menu_vars_var;
 8001abe:	4b4a      	ldr	r3, [pc, #296]	; (8001be8 <display_process+0x410>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	b29a      	uxth	r2, r3
 8001ac6:	4b4d      	ldr	r3, [pc, #308]	; (8001bfc <display_process+0x424>)
 8001ac8:	801a      	strh	r2, [r3, #0]
	default_menu3[init_b]=((lcd_out3&255)>>4)+48; lcd_temp=lcd_out3; enc_dir=lcd_temp;       } // force enc_dir
 8001aca:	4b4c      	ldr	r3, [pc, #304]	; (8001bfc <display_process+0x424>)
 8001acc:	881b      	ldrh	r3, [r3, #0]
 8001ace:	111b      	asrs	r3, r3, #4
 8001ad0:	b2db      	uxtb	r3, r3
 8001ad2:	f003 030f 	and.w	r3, r3, #15
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	4a45      	ldr	r2, [pc, #276]	; (8001bf0 <display_process+0x418>)
 8001ada:	8812      	ldrh	r2, [r2, #0]
 8001adc:	3330      	adds	r3, #48	; 0x30
 8001ade:	b2d9      	uxtb	r1, r3
 8001ae0:	4b3a      	ldr	r3, [pc, #232]	; (8001bcc <display_process+0x3f4>)
 8001ae2:	5499      	strb	r1, [r3, r2]
 8001ae4:	4b45      	ldr	r3, [pc, #276]	; (8001bfc <display_process+0x424>)
 8001ae6:	881b      	ldrh	r3, [r3, #0]
 8001ae8:	b2da      	uxtb	r2, r3
 8001aea:	4b45      	ldr	r3, [pc, #276]	; (8001c00 <display_process+0x428>)
 8001aec:	701a      	strb	r2, [r3, #0]
 8001aee:	4b44      	ldr	r3, [pc, #272]	; (8001c00 <display_process+0x428>)
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	b21a      	sxth	r2, r3
 8001af4:	4b43      	ldr	r3, [pc, #268]	; (8001c04 <display_process+0x42c>)
 8001af6:	801a      	strh	r2, [r3, #0]

	if (disp_stepper==11) {default_menu3[feedback_loc+13]=menu_index_list[enc_out1<<1];   	default_menu3[feedback_loc+14]=menu_index_list[(enc_out1<<1)+1];}   // index display
 8001af8:	4b3c      	ldr	r3, [pc, #240]	; (8001bec <display_process+0x414>)
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	2b0b      	cmp	r3, #11
 8001afe:	d114      	bne.n	8001b2a <display_process+0x352>
 8001b00:	4b36      	ldr	r3, [pc, #216]	; (8001bdc <display_process+0x404>)
 8001b02:	f993 3000 	ldrsb.w	r3, [r3]
 8001b06:	005a      	lsls	r2, r3, #1
 8001b08:	89bb      	ldrh	r3, [r7, #12]
 8001b0a:	330d      	adds	r3, #13
 8001b0c:	4934      	ldr	r1, [pc, #208]	; (8001be0 <display_process+0x408>)
 8001b0e:	5c89      	ldrb	r1, [r1, r2]
 8001b10:	4a2e      	ldr	r2, [pc, #184]	; (8001bcc <display_process+0x3f4>)
 8001b12:	54d1      	strb	r1, [r2, r3]
 8001b14:	4b31      	ldr	r3, [pc, #196]	; (8001bdc <display_process+0x404>)
 8001b16:	f993 3000 	ldrsb.w	r3, [r3]
 8001b1a:	005b      	lsls	r3, r3, #1
 8001b1c:	1c5a      	adds	r2, r3, #1
 8001b1e:	89bb      	ldrh	r3, [r7, #12]
 8001b20:	330e      	adds	r3, #14
 8001b22:	492f      	ldr	r1, [pc, #188]	; (8001be0 <display_process+0x408>)
 8001b24:	5c89      	ldrb	r1, [r1, r2]
 8001b26:	4a29      	ldr	r2, [pc, #164]	; (8001bcc <display_process+0x3f4>)
 8001b28:	54d1      	strb	r1, [r2, r3]

	if ((target_display) &&   (disp_stepper==11))      // write LFO.target display
 8001b2a:	4b27      	ldr	r3, [pc, #156]	; (8001bc8 <display_process+0x3f0>)
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d019      	beq.n	8001b66 <display_process+0x38e>
 8001b32:	4b2e      	ldr	r3, [pc, #184]	; (8001bec <display_process+0x414>)
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	2b0b      	cmp	r3, #11
 8001b38:	d115      	bne.n	8001b66 <display_process+0x38e>
	{
		uint8_t target_tmp1=*menu_vars_var ;
 8001b3a:	4b2b      	ldr	r3, [pc, #172]	; (8001be8 <display_process+0x410>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	781b      	ldrb	r3, [r3, #0]
 8001b40:	73fb      	strb	r3, [r7, #15]
		if (target_tmp1>26) target_tmp1=26;    // check in case
 8001b42:	7bfb      	ldrb	r3, [r7, #15]
 8001b44:	2b1a      	cmp	r3, #26
 8001b46:	d901      	bls.n	8001b4c <display_process+0x374>
 8001b48:	231a      	movs	r3, #26
 8001b4a:	73fb      	strb	r3, [r7, #15]
		memcpy(default_menu3+feedback_loc+12, *(menu_titles_final+target_tmp1),7);  // copy info for LFO
 8001b4c:	89bb      	ldrh	r3, [r7, #12]
 8001b4e:	330c      	adds	r3, #12
 8001b50:	4a1e      	ldr	r2, [pc, #120]	; (8001bcc <display_process+0x3f4>)
 8001b52:	1898      	adds	r0, r3, r2
 8001b54:	7bfb      	ldrb	r3, [r7, #15]
 8001b56:	009b      	lsls	r3, r3, #2
 8001b58:	4a1d      	ldr	r2, [pc, #116]	; (8001bd0 <display_process+0x3f8>)
 8001b5a:	4413      	add	r3, r2
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	2207      	movs	r2, #7
 8001b60:	4619      	mov	r1, r3
 8001b62:	f007 ffdd 	bl	8009b20 <memcpy>

		 		 	}

	if (disp_stepper==1)  gfx_send_cursor=(init_b>>4)&7 ;   //send cursor line
 8001b66:	4b21      	ldr	r3, [pc, #132]	; (8001bec <display_process+0x414>)
 8001b68:	781b      	ldrb	r3, [r3, #0]
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d109      	bne.n	8001b82 <display_process+0x3aa>
 8001b6e:	4b20      	ldr	r3, [pc, #128]	; (8001bf0 <display_process+0x418>)
 8001b70:	881b      	ldrh	r3, [r3, #0]
 8001b72:	091b      	lsrs	r3, r3, #4
 8001b74:	b29b      	uxth	r3, r3
 8001b76:	b2db      	uxtb	r3, r3
 8001b78:	f003 0307 	and.w	r3, r3, #7
 8001b7c:	b2da      	uxtb	r2, r3
 8001b7e:	4b22      	ldr	r3, [pc, #136]	; (8001c08 <display_process+0x430>)
 8001b80:	701a      	strb	r2, [r3, #0]
	if (disp_stepper==2)  {
 8001b82:	4b1a      	ldr	r3, [pc, #104]	; (8001bec <display_process+0x414>)
 8001b84:	781b      	ldrb	r3, [r3, #0]
 8001b86:	2b02      	cmp	r3, #2
 8001b88:	d11a      	bne.n	8001bc0 <display_process+0x3e8>

		default_menu3[feedback_loc+18]=potSource[380]+48;
 8001b8a:	4b20      	ldr	r3, [pc, #128]	; (8001c0c <display_process+0x434>)
 8001b8c:	f893 217c 	ldrb.w	r2, [r3, #380]	; 0x17c
 8001b90:	89bb      	ldrh	r3, [r7, #12]
 8001b92:	3312      	adds	r3, #18
 8001b94:	3230      	adds	r2, #48	; 0x30
 8001b96:	b2d1      	uxtb	r1, r2
 8001b98:	4a0c      	ldr	r2, [pc, #48]	; (8001bcc <display_process+0x3f4>)
 8001b9a:	54d1      	strb	r1, [r2, r3]
		default_menu3[feedback_loc+19]=potSource[381]+48; default_menu3[feedback_loc+20]=potSource[382]+48; }  // write this straight after start ,ok
 8001b9c:	4b1b      	ldr	r3, [pc, #108]	; (8001c0c <display_process+0x434>)
 8001b9e:	f893 217d 	ldrb.w	r2, [r3, #381]	; 0x17d
 8001ba2:	89bb      	ldrh	r3, [r7, #12]
 8001ba4:	3313      	adds	r3, #19
 8001ba6:	3230      	adds	r2, #48	; 0x30
 8001ba8:	b2d1      	uxtb	r1, r2
 8001baa:	4a08      	ldr	r2, [pc, #32]	; (8001bcc <display_process+0x3f4>)
 8001bac:	54d1      	strb	r1, [r2, r3]
 8001bae:	4b17      	ldr	r3, [pc, #92]	; (8001c0c <display_process+0x434>)
 8001bb0:	f893 217e 	ldrb.w	r2, [r3, #382]	; 0x17e
 8001bb4:	89bb      	ldrh	r3, [r7, #12]
 8001bb6:	3314      	adds	r3, #20
 8001bb8:	3230      	adds	r2, #48	; 0x30
 8001bba:	b2d1      	uxtb	r1, r2
 8001bbc:	4a03      	ldr	r2, [pc, #12]	; (8001bcc <display_process+0x3f4>)
 8001bbe:	54d1      	strb	r1, [r2, r3]


}   // end o void
 8001bc0:	bf00      	nop
 8001bc2:	3710      	adds	r7, #16
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	20003af3 	.word	0x20003af3
 8001bcc:	20003af8 	.word	0x20003af8
 8001bd0:	20000244 	.word	0x20000244
 8001bd4:	20003ae0 	.word	0x20003ae0
 8001bd8:	08009e88 	.word	0x08009e88
 8001bdc:	20000240 	.word	0x20000240
 8001be0:	200039dc 	.word	0x200039dc
 8001be4:	20003ae8 	.word	0x20003ae8
 8001be8:	20003adc 	.word	0x20003adc
 8001bec:	200001b6 	.word	0x200001b6
 8001bf0:	20001f26 	.word	0x20001f26
 8001bf4:	200037dc 	.word	0x200037dc
 8001bf8:	20003af5 	.word	0x20003af5
 8001bfc:	200027bc 	.word	0x200027bc
 8001c00:	20003af2 	.word	0x20003af2
 8001c04:	20001f18 	.word	0x20001f18
 8001c08:	20002785 	.word	0x20002785
 8001c0c:	20000908 	.word	0x20000908

08001c10 <displayBuffer2>:





void displayBuffer2 (void){       // use only writing characters  ,nothing more  , init_b for selecting location
 8001c10:	b480      	push	{r7}
 8001c12:	b083      	sub	sp, #12
 8001c14:	af00      	add	r7, sp, #0
														//when scrolling maybe use this only until  settled
														// start 2*8 bit then squeeze in 20*6 bit characters

	store_c= (default_menu3[init_b]-47)&127 ;    // grab char from mem
 8001c16:	4b3d      	ldr	r3, [pc, #244]	; (8001d0c <displayBuffer2+0xfc>)
 8001c18:	881b      	ldrh	r3, [r3, #0]
 8001c1a:	461a      	mov	r2, r3
 8001c1c:	4b3c      	ldr	r3, [pc, #240]	; (8001d10 <displayBuffer2+0x100>)
 8001c1e:	5c9b      	ldrb	r3, [r3, r2]
 8001c20:	b29b      	uxth	r3, r3
 8001c22:	3b2f      	subs	r3, #47	; 0x2f
 8001c24:	b29b      	uxth	r3, r3
 8001c26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c2a:	b29a      	uxth	r2, r3
 8001c2c:	4b39      	ldr	r3, [pc, #228]	; (8001d14 <displayBuffer2+0x104>)
 8001c2e:	801a      	strh	r2, [r3, #0]
	uint8_t init_bx=init_b&127;
 8001c30:	4b36      	ldr	r3, [pc, #216]	; (8001d0c <displayBuffer2+0xfc>)
 8001c32:	881b      	ldrh	r3, [r3, #0]
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c3a:	71bb      	strb	r3, [r7, #6]

	uint8_t d_count;
uint8_t init_x=(init_bx & 15)+2 ;    // +2 important  2-17 hor char pos
 8001c3c:	79bb      	ldrb	r3, [r7, #6]
 8001c3e:	f003 030f 	and.w	r3, r3, #15
 8001c42:	b2db      	uxtb	r3, r3
 8001c44:	3302      	adds	r3, #2
 8001c46:	717b      	strb	r3, [r7, #5]
uint8_t init_x2=(init_bx>>4)<<3 ;  // 0,8,16-64  vertical pos  gfx
 8001c48:	79bb      	ldrb	r3, [r7, #6]
 8001c4a:	091b      	lsrs	r3, r3, #4
 8001c4c:	b2db      	uxtb	r3, r3
 8001c4e:	00db      	lsls	r3, r3, #3
 8001c50:	713b      	strb	r3, [r7, #4]
uint16_t init_y=((init_x2)*18)+init_x;   //   works ok  8  bit  0-1152
 8001c52:	793b      	ldrb	r3, [r7, #4]
 8001c54:	b29b      	uxth	r3, r3
 8001c56:	461a      	mov	r2, r3
 8001c58:	00d2      	lsls	r2, r2, #3
 8001c5a:	4413      	add	r3, r2
 8001c5c:	005b      	lsls	r3, r3, #1
 8001c5e:	b29a      	uxth	r2, r3
 8001c60:	797b      	ldrb	r3, [r7, #5]
 8001c62:	b29b      	uxth	r3, r3
 8001c64:	4413      	add	r3, r2
 8001c66:	807b      	strh	r3, [r7, #2]
uint16_t store_x;

store_x=(store_c*8);  // i line characters , might shrink it and use extr for other  visuals , old code but keep for now
 8001c68:	4b2a      	ldr	r3, [pc, #168]	; (8001d14 <displayBuffer2+0x104>)
 8001c6a:	881b      	ldrh	r3, [r3, #0]
 8001c6c:	00db      	lsls	r3, r3, #3
 8001c6e:	803b      	strh	r3, [r7, #0]


		if ( (disp_stepper==0))     // blinker for cursor character only  , might just flip the whole last line from prev tables then its x4 faster
 8001c70:	4b29      	ldr	r3, [pc, #164]	; (8001d18 <displayBuffer2+0x108>)
 8001c72:	781b      	ldrb	r3, [r3, #0]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d11a      	bne.n	8001cae <displayBuffer2+0x9e>
			for (d_count=0;d_count<8;d_count++){
 8001c78:	2300      	movs	r3, #0
 8001c7a:	71fb      	strb	r3, [r7, #7]
 8001c7c:	e013      	b.n	8001ca6 <displayBuffer2+0x96>

				gfx_ram[init_y+(d_count*18) ]= gfx_char[d_count+store_x]^127; //write character to ram ,should be elsewhere , blank is correct
 8001c7e:	79fa      	ldrb	r2, [r7, #7]
 8001c80:	883b      	ldrh	r3, [r7, #0]
 8001c82:	4413      	add	r3, r2
 8001c84:	4a25      	ldr	r2, [pc, #148]	; (8001d1c <displayBuffer2+0x10c>)
 8001c86:	5cd1      	ldrb	r1, [r2, r3]
 8001c88:	8878      	ldrh	r0, [r7, #2]
 8001c8a:	79fa      	ldrb	r2, [r7, #7]
 8001c8c:	4613      	mov	r3, r2
 8001c8e:	00db      	lsls	r3, r3, #3
 8001c90:	4413      	add	r3, r2
 8001c92:	005b      	lsls	r3, r3, #1
 8001c94:	4403      	add	r3, r0
 8001c96:	f081 027f 	eor.w	r2, r1, #127	; 0x7f
 8001c9a:	b2d1      	uxtb	r1, r2
 8001c9c:	4a20      	ldr	r2, [pc, #128]	; (8001d20 <displayBuffer2+0x110>)
 8001c9e:	54d1      	strb	r1, [r2, r3]
			for (d_count=0;d_count<8;d_count++){
 8001ca0:	79fb      	ldrb	r3, [r7, #7]
 8001ca2:	3301      	adds	r3, #1
 8001ca4:	71fb      	strb	r3, [r7, #7]
 8001ca6:	79fb      	ldrb	r3, [r7, #7]
 8001ca8:	2b07      	cmp	r3, #7
 8001caa:	d9e8      	bls.n	8001c7e <displayBuffer2+0x6e>
 8001cac:	e016      	b.n	8001cdc <displayBuffer2+0xcc>
			}

		else for (d_count=0;d_count<8;d_count++){
 8001cae:	2300      	movs	r3, #0
 8001cb0:	71fb      	strb	r3, [r7, #7]
 8001cb2:	e010      	b.n	8001cd6 <displayBuffer2+0xc6>
			gfx_ram[init_y+(d_count*18) ]= gfx_char[d_count+store_x]; //write character to ram ,should be elsewhere , seems affected by later stufff
 8001cb4:	79fa      	ldrb	r2, [r7, #7]
 8001cb6:	883b      	ldrh	r3, [r7, #0]
 8001cb8:	18d1      	adds	r1, r2, r3
 8001cba:	8878      	ldrh	r0, [r7, #2]
 8001cbc:	79fa      	ldrb	r2, [r7, #7]
 8001cbe:	4613      	mov	r3, r2
 8001cc0:	00db      	lsls	r3, r3, #3
 8001cc2:	4413      	add	r3, r2
 8001cc4:	005b      	lsls	r3, r3, #1
 8001cc6:	4403      	add	r3, r0
 8001cc8:	4a14      	ldr	r2, [pc, #80]	; (8001d1c <displayBuffer2+0x10c>)
 8001cca:	5c51      	ldrb	r1, [r2, r1]
 8001ccc:	4a14      	ldr	r2, [pc, #80]	; (8001d20 <displayBuffer2+0x110>)
 8001cce:	54d1      	strb	r1, [r2, r3]
		else for (d_count=0;d_count<8;d_count++){
 8001cd0:	79fb      	ldrb	r3, [r7, #7]
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	71fb      	strb	r3, [r7, #7]
 8001cd6:	79fb      	ldrb	r3, [r7, #7]
 8001cd8:	2b07      	cmp	r3, #7
 8001cda:	d9eb      	bls.n	8001cb4 <displayBuffer2+0xa4>
		}

if (disp_stepper==17) {disp_stepper=0;enc2_add=0;  }     else disp_stepper++;				// count to 16 also make sure full loop before skip lines
 8001cdc:	4b0e      	ldr	r3, [pc, #56]	; (8001d18 <displayBuffer2+0x108>)
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	2b11      	cmp	r3, #17
 8001ce2:	d106      	bne.n	8001cf2 <displayBuffer2+0xe2>
 8001ce4:	4b0c      	ldr	r3, [pc, #48]	; (8001d18 <displayBuffer2+0x108>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	701a      	strb	r2, [r3, #0]
 8001cea:	4b0e      	ldr	r3, [pc, #56]	; (8001d24 <displayBuffer2+0x114>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	701a      	strb	r2, [r3, #0]


}    // displayBuffer2
 8001cf0:	e005      	b.n	8001cfe <displayBuffer2+0xee>
if (disp_stepper==17) {disp_stepper=0;enc2_add=0;  }     else disp_stepper++;				// count to 16 also make sure full loop before skip lines
 8001cf2:	4b09      	ldr	r3, [pc, #36]	; (8001d18 <displayBuffer2+0x108>)
 8001cf4:	781b      	ldrb	r3, [r3, #0]
 8001cf6:	3301      	adds	r3, #1
 8001cf8:	b2da      	uxtb	r2, r3
 8001cfa:	4b07      	ldr	r3, [pc, #28]	; (8001d18 <displayBuffer2+0x108>)
 8001cfc:	701a      	strb	r2, [r3, #0]
}    // displayBuffer2
 8001cfe:	bf00      	nop
 8001d00:	370c      	adds	r7, #12
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr
 8001d0a:	bf00      	nop
 8001d0c:	20001f26 	.word	0x20001f26
 8001d10:	20003af8 	.word	0x20003af8
 8001d14:	20000aa0 	.word	0x20000aa0
 8001d18:	200001b6 	.word	0x200001b6
 8001d1c:	200002f8 	.word	0x200002f8
 8001d20:	20002300 	.word	0x20002300
 8001d24:	200001b5 	.word	0x200001b5

08001d28 <sampling>:
void sampling(void){						// 330 atm or 8.5ms
 8001d28:	b5b0      	push	{r4, r5, r7, lr}
 8001d2a:	f5ad 5d84 	sub.w	sp, sp, #4224	; 0x1080
 8001d2e:	af00      	add	r7, sp, #0
//	if (time_proc>580) time_final=time_proc;


//time_proc=0;

	time_proc=0;
 8001d30:	4b93      	ldr	r3, [pc, #588]	; (8001f80 <sampling+0x258>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	801a      	strh	r2, [r3, #0]

uint8_t mask_i;


bank_write=0;
 8001d36:	4b93      	ldr	r3, [pc, #588]	; (8001f84 <sampling+0x25c>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	801a      	strh	r2, [r3, #0]
//time_proc=0;   //millis

//adc_read();
//uint16_t isr_tempo=isrMask; // get tempo value
sample_pointB=sample_pointD;
 8001d3c:	4b92      	ldr	r3, [pc, #584]	; (8001f88 <sampling+0x260>)
 8001d3e:	881a      	ldrh	r2, [r3, #0]
 8001d40:	4b92      	ldr	r3, [pc, #584]	; (8001f8c <sampling+0x264>)
 8001d42:	801a      	strh	r2, [r3, #0]
unsigned short tempo_start=0;  // enabled when i=isrMask;
 8001d44:	2300      	movs	r3, #0
 8001d46:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 8001d4a:	f102 021c 	add.w	r2, r2, #28
 8001d4e:	8013      	strh	r3, [r2, #0]

uint16_t i_total;
uint16_t tempo_mod=tempo_lut[seq.tempo];  // set tempo,speed from lut 40-200bpm  ,changed to 4x for note lenght
 8001d50:	4b8f      	ldr	r3, [pc, #572]	; (8001f90 <sampling+0x268>)
 8001d52:	785b      	ldrb	r3, [r3, #1]
 8001d54:	461a      	mov	r2, r3
 8001d56:	4b8f      	ldr	r3, [pc, #572]	; (8001f94 <sampling+0x26c>)
 8001d58:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001d5c:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 8001d60:	f102 0214 	add.w	r2, r2, #20
 8001d64:	8013      	strh	r3, [r2, #0]

uint8_t l;			// 35.002khz(0.02857ms) sample, 1 sample is temp count (16x=0.00045712) , *16=1 note ,at 300 (437bpm),(1/(0.00002857*tempo count*16)=1beat in s
float freq_temp;	// (1/(bpm/60)) /0.00045712=tempo count ie 1093.8 for 120bpm
float freq2_temp;

tempo_sync=16384/((tempo_mod*16)/512) ; // 8000 at slowest 15.625 updates to lfo at 1 note 16384/15.625=1048.576+ per update  at setting 80
 8001d66:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 8001d6a:	f103 0314 	add.w	r3, r3, #20
 8001d6e:	881b      	ldrh	r3, [r3, #0]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	da00      	bge.n	8001d76 <sampling+0x4e>
 8001d74:	331f      	adds	r3, #31
 8001d76:	115b      	asrs	r3, r3, #5
 8001d78:	461a      	mov	r2, r3
 8001d7a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001d7e:	fb93 f3f2 	sdiv	r3, r3, r2
 8001d82:	ee07 3a90 	vmov	s15, r3
 8001d86:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d8a:	4b83      	ldr	r3, [pc, #524]	; (8001f98 <sampling+0x270>)
 8001d8c:	edc3 7a00 	vstr	s15, [r3]
tempo_sync=tempo_sync/80;  // bit weird her , this is adsr !
 8001d90:	4b81      	ldr	r3, [pc, #516]	; (8001f98 <sampling+0x270>)
 8001d92:	ed93 7a00 	vldr	s14, [r3]
 8001d96:	eddf 6a81 	vldr	s13, [pc, #516]	; 8001f9c <sampling+0x274>
 8001d9a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d9e:	4b7e      	ldr	r3, [pc, #504]	; (8001f98 <sampling+0x270>)
 8001da0:	edc3 7a00 	vstr	s15, [r3]

uint32_t  note_toggler[17]={0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0};  //records note position on 0-512   using a bit
 8001da4:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8001da8:	f103 031c 	add.w	r3, r3, #28
 8001dac:	2244      	movs	r2, #68	; 0x44
 8001dae:	2100      	movs	r1, #0
 8001db0:	4618      	mov	r0, r3
 8001db2:	f007 fec3 	bl	8009b3c <memset>
for (i=0;i<16;i++) {  note_toggler[i]=0; }
 8001db6:	4b7a      	ldr	r3, [pc, #488]	; (8001fa0 <sampling+0x278>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	801a      	strh	r2, [r3, #0]
 8001dbc:	e00e      	b.n	8001ddc <sampling+0xb4>
 8001dbe:	4b78      	ldr	r3, [pc, #480]	; (8001fa0 <sampling+0x278>)
 8001dc0:	881b      	ldrh	r3, [r3, #0]
 8001dc2:	009b      	lsls	r3, r3, #2
 8001dc4:	f503 5384 	add.w	r3, r3, #4224	; 0x1080
 8001dc8:	443b      	add	r3, r7
 8001dca:	2200      	movs	r2, #0
 8001dcc:	f843 2c64 	str.w	r2, [r3, #-100]
 8001dd0:	4b73      	ldr	r3, [pc, #460]	; (8001fa0 <sampling+0x278>)
 8001dd2:	881b      	ldrh	r3, [r3, #0]
 8001dd4:	3301      	adds	r3, #1
 8001dd6:	b29a      	uxth	r2, r3
 8001dd8:	4b71      	ldr	r3, [pc, #452]	; (8001fa0 <sampling+0x278>)
 8001dda:	801a      	strh	r2, [r3, #0]
 8001ddc:	4b70      	ldr	r3, [pc, #448]	; (8001fa0 <sampling+0x278>)
 8001dde:	881b      	ldrh	r3, [r3, #0]
 8001de0:	2b0f      	cmp	r3, #15
 8001de2:	d9ec      	bls.n	8001dbe <sampling+0x96>
	//potSource[150]=(freq_point[0])*100; //0-2

potSource[380]=(lcd_out3/100);  // still works   , potsource ref is located in feedback line var  ,was sendin x16 values
 8001de4:	4b6f      	ldr	r3, [pc, #444]	; (8001fa4 <sampling+0x27c>)
 8001de6:	881b      	ldrh	r3, [r3, #0]
 8001de8:	4a6f      	ldr	r2, [pc, #444]	; (8001fa8 <sampling+0x280>)
 8001dea:	fba2 2303 	umull	r2, r3, r2, r3
 8001dee:	095b      	lsrs	r3, r3, #5
 8001df0:	b29b      	uxth	r3, r3
 8001df2:	b2da      	uxtb	r2, r3
 8001df4:	4b6d      	ldr	r3, [pc, #436]	; (8001fac <sampling+0x284>)
 8001df6:	f883 217c 	strb.w	r2, [r3, #380]	; 0x17c
potSource[381]=((lcd_out3 %100)/10);		 // 0-160 to 0-10
 8001dfa:	4b6a      	ldr	r3, [pc, #424]	; (8001fa4 <sampling+0x27c>)
 8001dfc:	881b      	ldrh	r3, [r3, #0]
 8001dfe:	4a6a      	ldr	r2, [pc, #424]	; (8001fa8 <sampling+0x280>)
 8001e00:	fba2 1203 	umull	r1, r2, r2, r3
 8001e04:	0952      	lsrs	r2, r2, #5
 8001e06:	2164      	movs	r1, #100	; 0x64
 8001e08:	fb01 f202 	mul.w	r2, r1, r2
 8001e0c:	1a9b      	subs	r3, r3, r2
 8001e0e:	b29b      	uxth	r3, r3
 8001e10:	4a67      	ldr	r2, [pc, #412]	; (8001fb0 <sampling+0x288>)
 8001e12:	fba2 2303 	umull	r2, r3, r2, r3
 8001e16:	08db      	lsrs	r3, r3, #3
 8001e18:	b29b      	uxth	r3, r3
 8001e1a:	b2da      	uxtb	r2, r3
 8001e1c:	4b63      	ldr	r3, [pc, #396]	; (8001fac <sampling+0x284>)
 8001e1e:	f883 217d 	strb.w	r2, [r3, #381]	; 0x17d
potSource[382]=(lcd_out3%10);
 8001e22:	4b60      	ldr	r3, [pc, #384]	; (8001fa4 <sampling+0x27c>)
 8001e24:	881a      	ldrh	r2, [r3, #0]
 8001e26:	4b62      	ldr	r3, [pc, #392]	; (8001fb0 <sampling+0x288>)
 8001e28:	fba3 1302 	umull	r1, r3, r3, r2
 8001e2c:	08d9      	lsrs	r1, r3, #3
 8001e2e:	460b      	mov	r3, r1
 8001e30:	009b      	lsls	r3, r3, #2
 8001e32:	440b      	add	r3, r1
 8001e34:	005b      	lsls	r3, r3, #1
 8001e36:	1ad3      	subs	r3, r2, r3
 8001e38:	b29b      	uxth	r3, r3
 8001e3a:	b2da      	uxtb	r2, r3
 8001e3c:	4b5b      	ldr	r3, [pc, #364]	; (8001fac <sampling+0x284>)
 8001e3e:	f883 217e 	strb.w	r2, [r3, #382]	; 0x17e



note_holdA=0;
 8001e42:	4b5c      	ldr	r3, [pc, #368]	; (8001fb4 <sampling+0x28c>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	701a      	strb	r2, [r3, #0]

// some good phasin and delays here
uint8_t cross_fade[2]={0,0};
 8001e48:	2300      	movs	r3, #0
 8001e4a:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8001e4e:	f102 0218 	add.w	r2, r2, #24
 8001e52:	8013      	strh	r3, [r2, #0]
uint8_t fader[17]={0,1,5,11,19,28,39,51,64,76,88,99,108,116,122,126,127}; // sine curve for cross fade
 8001e54:	4b58      	ldr	r3, [pc, #352]	; (8001fb8 <sampling+0x290>)
 8001e56:	f507 5480 	add.w	r4, r7, #4096	; 0x1000
 8001e5a:	f104 0404 	add.w	r4, r4, #4
 8001e5e:	461d      	mov	r5, r3
 8001e60:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e64:	682b      	ldr	r3, [r5, #0]
 8001e66:	7023      	strb	r3, [r4, #0]
adc_values[2]= 15; //force for now
 8001e68:	4b54      	ldr	r3, [pc, #336]	; (8001fbc <sampling+0x294>)
 8001e6a:	220f      	movs	r2, #15
 8001e6c:	809a      	strh	r2, [r3, #4]
if(adc_values[2]&16)     	{cross_fade[1]=127-fader[adc_values[2]&15]; cross_fade[2]=127;}  else {cross_fade[2]=fader[adc_values[2]&15]; cross_fade[1]=127;} //calculate crossfader
 8001e6e:	4b53      	ldr	r3, [pc, #332]	; (8001fbc <sampling+0x294>)
 8001e70:	889b      	ldrh	r3, [r3, #4]
 8001e72:	f003 0310 	and.w	r3, r3, #16
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d017      	beq.n	8001eaa <sampling+0x182>
 8001e7a:	4b50      	ldr	r3, [pc, #320]	; (8001fbc <sampling+0x294>)
 8001e7c:	889b      	ldrh	r3, [r3, #4]
 8001e7e:	f003 030f 	and.w	r3, r3, #15
 8001e82:	f503 5384 	add.w	r3, r3, #4224	; 0x1080
 8001e86:	443b      	add	r3, r7
 8001e88:	f813 3c7c 	ldrb.w	r3, [r3, #-124]
 8001e8c:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8001e96:	f102 0219 	add.w	r2, r2, #25
 8001e9a:	7013      	strb	r3, [r2, #0]
 8001e9c:	237f      	movs	r3, #127	; 0x7f
 8001e9e:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8001ea2:	f102 021a 	add.w	r2, r2, #26
 8001ea6:	7013      	strb	r3, [r2, #0]
 8001ea8:	e013      	b.n	8001ed2 <sampling+0x1aa>
 8001eaa:	4b44      	ldr	r3, [pc, #272]	; (8001fbc <sampling+0x294>)
 8001eac:	889b      	ldrh	r3, [r3, #4]
 8001eae:	f003 030f 	and.w	r3, r3, #15
 8001eb2:	f503 5384 	add.w	r3, r3, #4224	; 0x1080
 8001eb6:	443b      	add	r3, r7
 8001eb8:	f813 3c7c 	ldrb.w	r3, [r3, #-124]
 8001ebc:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8001ec0:	f102 021a 	add.w	r2, r2, #26
 8001ec4:	7013      	strb	r3, [r2, #0]
 8001ec6:	237f      	movs	r3, #127	; 0x7f
 8001ec8:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8001ecc:	f102 0219 	add.w	r2, r2, #25
 8001ed0:	7013      	strb	r3, [r2, #0]

// doing lfo calc here as it is slow only for now
////////////////////adsr/////////////////////////////////////////
if	 (ADSR[0].attack_trigger==0) {		adsr_att=(161-ADSR[0].attack ) *0.02 ; // for now all of them from this only , speed , 0-16  // rarely read
 8001ed2:	4b3b      	ldr	r3, [pc, #236]	; (8001fc0 <sampling+0x298>)
 8001ed4:	791b      	ldrb	r3, [r3, #4]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d146      	bne.n	8001f68 <sampling+0x240>
 8001eda:	4b39      	ldr	r3, [pc, #228]	; (8001fc0 <sampling+0x298>)
 8001edc:	781b      	ldrb	r3, [r3, #0]
 8001ede:	f1c3 03a1 	rsb	r3, r3, #161	; 0xa1
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f7fe fbfc 	bl	80006e0 <__aeabi_i2d>
 8001ee8:	a321      	add	r3, pc, #132	; (adr r3, 8001f70 <sampling+0x248>)
 8001eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eee:	f7fe f97b 	bl	80001e8 <__aeabi_dmul>
 8001ef2:	4602      	mov	r2, r0
 8001ef4:	460b      	mov	r3, r1
 8001ef6:	4610      	mov	r0, r2
 8001ef8:	4619      	mov	r1, r3
 8001efa:	f7fe fc5b 	bl	80007b4 <__aeabi_d2f>
 8001efe:	4603      	mov	r3, r0
 8001f00:	4a30      	ldr	r2, [pc, #192]	; (8001fc4 <sampling+0x29c>)
 8001f02:	6013      	str	r3, [r2, #0]
ADSR[0].sustain_data=((161-ADSR[0].decay)*0.01);  // length and level this is ok is running 1/16 ish				ADSR[0].attack_data=ADSR[0].attack_data-ADSR[0].sustain_data;
 8001f04:	4b2e      	ldr	r3, [pc, #184]	; (8001fc0 <sampling+0x298>)
 8001f06:	785b      	ldrb	r3, [r3, #1]
 8001f08:	f1c3 03a1 	rsb	r3, r3, #161	; 0xa1
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f7fe fbe7 	bl	80006e0 <__aeabi_i2d>
 8001f12:	a319      	add	r3, pc, #100	; (adr r3, 8001f78 <sampling+0x250>)
 8001f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f18:	f7fe f966 	bl	80001e8 <__aeabi_dmul>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	460b      	mov	r3, r1
 8001f20:	4610      	mov	r0, r2
 8001f22:	4619      	mov	r1, r3
 8001f24:	f7fe fc46 	bl	80007b4 <__aeabi_d2f>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	4a25      	ldr	r2, [pc, #148]	; (8001fc0 <sampling+0x298>)
 8001f2c:	6113      	str	r3, [r2, #16]
adsr_att=adsr_att*adsr_att;
 8001f2e:	4b25      	ldr	r3, [pc, #148]	; (8001fc4 <sampling+0x29c>)
 8001f30:	ed93 7a00 	vldr	s14, [r3]
 8001f34:	4b23      	ldr	r3, [pc, #140]	; (8001fc4 <sampling+0x29c>)
 8001f36:	edd3 7a00 	vldr	s15, [r3]
 8001f3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f3e:	4b21      	ldr	r3, [pc, #132]	; (8001fc4 <sampling+0x29c>)
 8001f40:	edc3 7a00 	vstr	s15, [r3]
ADSR[0].sustain_data=ADSR[0].sustain_data*ADSR[0].sustain_data;
 8001f44:	4b1e      	ldr	r3, [pc, #120]	; (8001fc0 <sampling+0x298>)
 8001f46:	ed93 7a04 	vldr	s14, [r3, #16]
 8001f4a:	4b1d      	ldr	r3, [pc, #116]	; (8001fc0 <sampling+0x298>)
 8001f4c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001f50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f54:	4b1a      	ldr	r3, [pc, #104]	; (8001fc0 <sampling+0x298>)
 8001f56:	edc3 7a04 	vstr	s15, [r3, #16]

ADSR[0].attack_trigger=1;
 8001f5a:	4b19      	ldr	r3, [pc, #100]	; (8001fc0 <sampling+0x298>)
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	711a      	strb	r2, [r3, #4]
ADSR[0].attack_data=0;
 8001f60:	4b17      	ldr	r3, [pc, #92]	; (8001fc0 <sampling+0x298>)
 8001f62:	f04f 0200 	mov.w	r2, #0
 8001f66:	609a      	str	r2, [r3, #8]
}

//float ADSR[0].buffer_temp;    // adsr

for (i=0;i<256;i++) {
 8001f68:	4b0d      	ldr	r3, [pc, #52]	; (8001fa0 <sampling+0x278>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	801a      	strh	r2, [r3, #0]
 8001f6e:	e0eb      	b.n	8002148 <sampling+0x420>
 8001f70:	47ae147b 	.word	0x47ae147b
 8001f74:	3f947ae1 	.word	0x3f947ae1
 8001f78:	47ae147b 	.word	0x47ae147b
 8001f7c:	3f847ae1 	.word	0x3f847ae1
 8001f80:	20002bd8 	.word	0x20002bd8
 8001f84:	200001b2 	.word	0x200001b2
 8001f88:	200012ce 	.word	0x200012ce
 8001f8c:	20000ac2 	.word	0x20000ac2
 8001f90:	200037a8 	.word	0x200037a8
 8001f94:	200021bc 	.word	0x200021bc
 8001f98:	20002788 	.word	0x20002788
 8001f9c:	42a00000 	.word	0x42a00000
 8001fa0:	20000ac4 	.word	0x20000ac4
 8001fa4:	200027bc 	.word	0x200027bc
 8001fa8:	51eb851f 	.word	0x51eb851f
 8001fac:	20000908 	.word	0x20000908
 8001fb0:	cccccccd 	.word	0xcccccccd
 8001fb4:	20001ef0 	.word	0x20001ef0
 8001fb8:	08009e8c 	.word	0x08009e8c
 8001fbc:	200001a8 	.word	0x200001a8
 8001fc0:	20002d1c 	.word	0x20002d1c
 8001fc4:	200027b8 	.word	0x200027b8

	if     (ADSR[0].attack_data<1000)    																		{ADSR[0].attack_data=ADSR[0].attack_data+adsr_att;					ADSR[0].buffer_temp=ADSR[0].attack_data; } //0-1000
 8001fc8:	4b85      	ldr	r3, [pc, #532]	; (80021e0 <sampling+0x4b8>)
 8001fca:	edd3 7a02 	vldr	s15, [r3, #8]
 8001fce:	ed9f 7a85 	vldr	s14, [pc, #532]	; 80021e4 <sampling+0x4bc>
 8001fd2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001fd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fda:	d50e      	bpl.n	8001ffa <sampling+0x2d2>
 8001fdc:	4b80      	ldr	r3, [pc, #512]	; (80021e0 <sampling+0x4b8>)
 8001fde:	ed93 7a02 	vldr	s14, [r3, #8]
 8001fe2:	4b81      	ldr	r3, [pc, #516]	; (80021e8 <sampling+0x4c0>)
 8001fe4:	edd3 7a00 	vldr	s15, [r3]
 8001fe8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fec:	4b7c      	ldr	r3, [pc, #496]	; (80021e0 <sampling+0x4b8>)
 8001fee:	edc3 7a02 	vstr	s15, [r3, #8]
 8001ff2:	4b7b      	ldr	r3, [pc, #492]	; (80021e0 <sampling+0x4b8>)
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	4a7a      	ldr	r2, [pc, #488]	; (80021e0 <sampling+0x4b8>)
 8001ff8:	6193      	str	r3, [r2, #24]
	 if  ((ADSR[0].attack_data<1500)  && (ADSR[0].attack_data>999))  					{ADSR[0].attack_data=ADSR[0].attack_data+adsr_att;					ADSR[0].buffer_temp=1500-(ADSR[0].attack_data-500);  }  // 1000-500
 8001ffa:	4b79      	ldr	r3, [pc, #484]	; (80021e0 <sampling+0x4b8>)
 8001ffc:	edd3 7a02 	vldr	s15, [r3, #8]
 8002000:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 80021ec <sampling+0x4c4>
 8002004:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002008:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800200c:	d522      	bpl.n	8002054 <sampling+0x32c>
 800200e:	4b74      	ldr	r3, [pc, #464]	; (80021e0 <sampling+0x4b8>)
 8002010:	edd3 7a02 	vldr	s15, [r3, #8]
 8002014:	ed9f 7a76 	vldr	s14, [pc, #472]	; 80021f0 <sampling+0x4c8>
 8002018:	eef4 7ac7 	vcmpe.f32	s15, s14
 800201c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002020:	dd18      	ble.n	8002054 <sampling+0x32c>
 8002022:	4b6f      	ldr	r3, [pc, #444]	; (80021e0 <sampling+0x4b8>)
 8002024:	ed93 7a02 	vldr	s14, [r3, #8]
 8002028:	4b6f      	ldr	r3, [pc, #444]	; (80021e8 <sampling+0x4c0>)
 800202a:	edd3 7a00 	vldr	s15, [r3]
 800202e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002032:	4b6b      	ldr	r3, [pc, #428]	; (80021e0 <sampling+0x4b8>)
 8002034:	edc3 7a02 	vstr	s15, [r3, #8]
 8002038:	4b69      	ldr	r3, [pc, #420]	; (80021e0 <sampling+0x4b8>)
 800203a:	edd3 7a02 	vldr	s15, [r3, #8]
 800203e:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 80021f4 <sampling+0x4cc>
 8002042:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002046:	ed9f 7a69 	vldr	s14, [pc, #420]	; 80021ec <sampling+0x4c4>
 800204a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800204e:	4b64      	ldr	r3, [pc, #400]	; (80021e0 <sampling+0x4b8>)
 8002050:	edc3 7a06 	vstr	s15, [r3, #24]
	 if ((ADSR[0].attack_data>1499)   && 		(ADSR[0].attack_data<2000)) 			{		ADSR[0].buffer_temp=500; 	ADSR[0].attack_data=ADSR[0].attack_data+ADSR[0].sustain_data;}
 8002054:	4b62      	ldr	r3, [pc, #392]	; (80021e0 <sampling+0x4b8>)
 8002056:	edd3 7a02 	vldr	s15, [r3, #8]
 800205a:	ed9f 7a67 	vldr	s14, [pc, #412]	; 80021f8 <sampling+0x4d0>
 800205e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002062:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002066:	dd17      	ble.n	8002098 <sampling+0x370>
 8002068:	4b5d      	ldr	r3, [pc, #372]	; (80021e0 <sampling+0x4b8>)
 800206a:	edd3 7a02 	vldr	s15, [r3, #8]
 800206e:	ed9f 7a63 	vldr	s14, [pc, #396]	; 80021fc <sampling+0x4d4>
 8002072:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002076:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800207a:	d50d      	bpl.n	8002098 <sampling+0x370>
 800207c:	4b58      	ldr	r3, [pc, #352]	; (80021e0 <sampling+0x4b8>)
 800207e:	4a60      	ldr	r2, [pc, #384]	; (8002200 <sampling+0x4d8>)
 8002080:	619a      	str	r2, [r3, #24]
 8002082:	4b57      	ldr	r3, [pc, #348]	; (80021e0 <sampling+0x4b8>)
 8002084:	ed93 7a02 	vldr	s14, [r3, #8]
 8002088:	4b55      	ldr	r3, [pc, #340]	; (80021e0 <sampling+0x4b8>)
 800208a:	edd3 7a04 	vldr	s15, [r3, #16]
 800208e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002092:	4b53      	ldr	r3, [pc, #332]	; (80021e0 <sampling+0x4b8>)
 8002094:	edc3 7a02 	vstr	s15, [r3, #8]
	if ((ADSR[0].attack_data>1999)  &&  (ADSR[0].attack_data<2500)	)					{ADSR[0].attack_data=ADSR[0].attack_data+ADSR[0].sustain_data	;	ADSR[0].buffer_temp=2500-ADSR[0].attack_data; } //500-0;
 8002098:	4b51      	ldr	r3, [pc, #324]	; (80021e0 <sampling+0x4b8>)
 800209a:	edd3 7a02 	vldr	s15, [r3, #8]
 800209e:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8002204 <sampling+0x4dc>
 80020a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020aa:	dd1e      	ble.n	80020ea <sampling+0x3c2>
 80020ac:	4b4c      	ldr	r3, [pc, #304]	; (80021e0 <sampling+0x4b8>)
 80020ae:	edd3 7a02 	vldr	s15, [r3, #8]
 80020b2:	ed9f 7a55 	vldr	s14, [pc, #340]	; 8002208 <sampling+0x4e0>
 80020b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020be:	d514      	bpl.n	80020ea <sampling+0x3c2>
 80020c0:	4b47      	ldr	r3, [pc, #284]	; (80021e0 <sampling+0x4b8>)
 80020c2:	ed93 7a02 	vldr	s14, [r3, #8]
 80020c6:	4b46      	ldr	r3, [pc, #280]	; (80021e0 <sampling+0x4b8>)
 80020c8:	edd3 7a04 	vldr	s15, [r3, #16]
 80020cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020d0:	4b43      	ldr	r3, [pc, #268]	; (80021e0 <sampling+0x4b8>)
 80020d2:	edc3 7a02 	vstr	s15, [r3, #8]
 80020d6:	4b42      	ldr	r3, [pc, #264]	; (80021e0 <sampling+0x4b8>)
 80020d8:	edd3 7a02 	vldr	s15, [r3, #8]
 80020dc:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8002208 <sampling+0x4e0>
 80020e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020e4:	4b3e      	ldr	r3, [pc, #248]	; (80021e0 <sampling+0x4b8>)
 80020e6:	edc3 7a06 	vstr	s15, [r3, #24]
	if (ADSR[0].attack_data>3000)   																			{ADSR[0].buffer_temp=1; ADSR[0].attack_data=4000; }     // THE END
 80020ea:	4b3d      	ldr	r3, [pc, #244]	; (80021e0 <sampling+0x4b8>)
 80020ec:	edd3 7a02 	vldr	s15, [r3, #8]
 80020f0:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800220c <sampling+0x4e4>
 80020f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020fc:	dd06      	ble.n	800210c <sampling+0x3e4>
 80020fe:	4b38      	ldr	r3, [pc, #224]	; (80021e0 <sampling+0x4b8>)
 8002100:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002104:	619a      	str	r2, [r3, #24]
 8002106:	4b36      	ldr	r3, [pc, #216]	; (80021e0 <sampling+0x4b8>)
 8002108:	4a41      	ldr	r2, [pc, #260]	; (8002210 <sampling+0x4e8>)
 800210a:	609a      	str	r2, [r3, #8]

adsr_lut[i]= ADSR[0].buffer_temp*0.001;
 800210c:	4b34      	ldr	r3, [pc, #208]	; (80021e0 <sampling+0x4b8>)
 800210e:	699b      	ldr	r3, [r3, #24]
 8002110:	4618      	mov	r0, r3
 8002112:	f7fe faf7 	bl	8000704 <__aeabi_f2d>
 8002116:	a330      	add	r3, pc, #192	; (adr r3, 80021d8 <sampling+0x4b0>)
 8002118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800211c:	f7fe f864 	bl	80001e8 <__aeabi_dmul>
 8002120:	4602      	mov	r2, r0
 8002122:	460b      	mov	r3, r1
 8002124:	493b      	ldr	r1, [pc, #236]	; (8002214 <sampling+0x4ec>)
 8002126:	8809      	ldrh	r1, [r1, #0]
 8002128:	460c      	mov	r4, r1
 800212a:	4610      	mov	r0, r2
 800212c:	4619      	mov	r1, r3
 800212e:	f7fe fb41 	bl	80007b4 <__aeabi_d2f>
 8002132:	4602      	mov	r2, r0
 8002134:	4938      	ldr	r1, [pc, #224]	; (8002218 <sampling+0x4f0>)
 8002136:	00a3      	lsls	r3, r4, #2
 8002138:	440b      	add	r3, r1
 800213a:	601a      	str	r2, [r3, #0]
for (i=0;i<256;i++) {
 800213c:	4b35      	ldr	r3, [pc, #212]	; (8002214 <sampling+0x4ec>)
 800213e:	881b      	ldrh	r3, [r3, #0]
 8002140:	3301      	adds	r3, #1
 8002142:	b29a      	uxth	r2, r3
 8002144:	4b33      	ldr	r3, [pc, #204]	; (8002214 <sampling+0x4ec>)
 8002146:	801a      	strh	r2, [r3, #0]
 8002148:	4b32      	ldr	r3, [pc, #200]	; (8002214 <sampling+0x4ec>)
 800214a:	881b      	ldrh	r3, [r3, #0]
 800214c:	2bff      	cmp	r3, #255	; 0xff
 800214e:	f67f af3b 	bls.w	8001fc8 <sampling+0x2a0>


///////////////////////////////////////////////////////////////
uint8_t note_plain;

for (i=0;i<512;i++) {    // this should write 512 bytes , or about 15ms buffer ,works fine, too much scope
 8002152:	4b30      	ldr	r3, [pc, #192]	; (8002214 <sampling+0x4ec>)
 8002154:	2200      	movs	r2, #0
 8002156:	801a      	strh	r2, [r3, #0]
 8002158:	e1b8      	b.n	80024cc <sampling+0x7a4>

	i_total=i+sample_pointB;
 800215a:	4b2e      	ldr	r3, [pc, #184]	; (8002214 <sampling+0x4ec>)
 800215c:	881a      	ldrh	r2, [r3, #0]
 800215e:	4b2f      	ldr	r3, [pc, #188]	; (800221c <sampling+0x4f4>)
 8002160:	881b      	ldrh	r3, [r3, #0]
 8002162:	4413      	add	r3, r2
 8002164:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 8002168:	f102 020e 	add.w	r2, r2, #14
 800216c:	8013      	strh	r3, [r2, #0]
	sampling_position=i>>6;   //   0-8 steps
 800216e:	4b29      	ldr	r3, [pc, #164]	; (8002214 <sampling+0x4ec>)
 8002170:	881b      	ldrh	r3, [r3, #0]
 8002172:	099b      	lsrs	r3, r3, #6
 8002174:	b29b      	uxth	r3, r3
 8002176:	b2da      	uxtb	r2, r3
 8002178:	4b29      	ldr	r3, [pc, #164]	; (8002220 <sampling+0x4f8>)
 800217a:	701a      	strb	r2, [r3, #0]

	note_plain=seq.notes1[seq.pos & 7 ];
 800217c:	4b29      	ldr	r3, [pc, #164]	; (8002224 <sampling+0x4fc>)
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	f003 0307 	and.w	r3, r3, #7
 8002184:	4a27      	ldr	r2, [pc, #156]	; (8002224 <sampling+0x4fc>)
 8002186:	4413      	add	r3, r2
 8002188:	789b      	ldrb	r3, [r3, #2]
 800218a:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 800218e:	f102 0202 	add.w	r2, r2, #2
 8002192:	7013      	strb	r3, [r2, #0]
potValues[i&255]=potSource[i&255]>>4; //just to update values
 8002194:	4b1f      	ldr	r3, [pc, #124]	; (8002214 <sampling+0x4ec>)
 8002196:	881b      	ldrh	r3, [r3, #0]
 8002198:	b2db      	uxtb	r3, r3
 800219a:	4a23      	ldr	r2, [pc, #140]	; (8002228 <sampling+0x500>)
 800219c:	5cd2      	ldrb	r2, [r2, r3]
 800219e:	4b1d      	ldr	r3, [pc, #116]	; (8002214 <sampling+0x4ec>)
 80021a0:	881b      	ldrh	r3, [r3, #0]
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	0912      	lsrs	r2, r2, #4
 80021a6:	b2d1      	uxtb	r1, r2
 80021a8:	4a20      	ldr	r2, [pc, #128]	; (800222c <sampling+0x504>)
 80021aa:	54d1      	strb	r1, [r2, r3]
	if (tempo_count>=tempo_mod) { next_isr=(next_isr+1)& 4095;tempo_count=0;  }  else {tempo_count++; }  //trigger next note , actual next step for isrCount(future)  8ms,trying to fix slow down here  8000 too  much, adsr clears note info
 80021ac:	4b20      	ldr	r3, [pc, #128]	; (8002230 <sampling+0x508>)
 80021ae:	881b      	ldrh	r3, [r3, #0]
 80021b0:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 80021b4:	f102 0214 	add.w	r2, r2, #20
 80021b8:	8812      	ldrh	r2, [r2, #0]
 80021ba:	429a      	cmp	r2, r3
 80021bc:	d83c      	bhi.n	8002238 <sampling+0x510>
 80021be:	4b1d      	ldr	r3, [pc, #116]	; (8002234 <sampling+0x50c>)
 80021c0:	881b      	ldrh	r3, [r3, #0]
 80021c2:	3301      	adds	r3, #1
 80021c4:	b29b      	uxth	r3, r3
 80021c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021ca:	b29a      	uxth	r2, r3
 80021cc:	4b19      	ldr	r3, [pc, #100]	; (8002234 <sampling+0x50c>)
 80021ce:	801a      	strh	r2, [r3, #0]
 80021d0:	4b17      	ldr	r3, [pc, #92]	; (8002230 <sampling+0x508>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	801a      	strh	r2, [r3, #0]
 80021d6:	e035      	b.n	8002244 <sampling+0x51c>
 80021d8:	d2f1a9fc 	.word	0xd2f1a9fc
 80021dc:	3f50624d 	.word	0x3f50624d
 80021e0:	20002d1c 	.word	0x20002d1c
 80021e4:	447a0000 	.word	0x447a0000
 80021e8:	200027b8 	.word	0x200027b8
 80021ec:	44bb8000 	.word	0x44bb8000
 80021f0:	4479c000 	.word	0x4479c000
 80021f4:	43fa0000 	.word	0x43fa0000
 80021f8:	44bb6000 	.word	0x44bb6000
 80021fc:	44fa0000 	.word	0x44fa0000
 8002200:	43fa0000 	.word	0x43fa0000
 8002204:	44f9e000 	.word	0x44f9e000
 8002208:	451c4000 	.word	0x451c4000
 800220c:	453b8000 	.word	0x453b8000
 8002210:	457a0000 	.word	0x457a0000
 8002214:	20000ac4 	.word	0x20000ac4
 8002218:	20001ad8 	.word	0x20001ad8
 800221c:	20000ac2 	.word	0x20000ac2
 8002220:	20003af4 	.word	0x20003af4
 8002224:	200037a8 	.word	0x200037a8
 8002228:	20000908 	.word	0x20000908
 800222c:	20000788 	.word	0x20000788
 8002230:	20001f1a 	.word	0x20001f1a
 8002234:	20001eee 	.word	0x20001eee
 8002238:	4ba9      	ldr	r3, [pc, #676]	; (80024e0 <sampling+0x7b8>)
 800223a:	881b      	ldrh	r3, [r3, #0]
 800223c:	3301      	adds	r3, #1
 800223e:	b29a      	uxth	r2, r3
 8002240:	4ba7      	ldr	r3, [pc, #668]	; (80024e0 <sampling+0x7b8>)
 8002242:	801a      	strh	r2, [r3, #0]
// tempo_count is about 1000-400
	tempo_start=0;
 8002244:	2300      	movs	r3, #0
 8002246:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 800224a:	f102 021c 	add.w	r2, r2, #28
 800224e:	8013      	strh	r3, [r2, #0]
	if ((next_isr>>4) != (seq.pos)) { 					//     min 6400 cycles per seq.pos ,         next note step 140ms
 8002250:	4ba4      	ldr	r3, [pc, #656]	; (80024e4 <sampling+0x7bc>)
 8002252:	881b      	ldrh	r3, [r3, #0]
 8002254:	091b      	lsrs	r3, r3, #4
 8002256:	b29a      	uxth	r2, r3
 8002258:	4ba3      	ldr	r3, [pc, #652]	; (80024e8 <sampling+0x7c0>)
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	b29b      	uxth	r3, r3
 800225e:	429a      	cmp	r2, r3
 8002260:	d00c      	beq.n	800227c <sampling+0x554>
		seq.pos=(next_isr>>4); // seq pos =256 max , isr = 1/16 of a note, note lenght is 1-4
 8002262:	4ba0      	ldr	r3, [pc, #640]	; (80024e4 <sampling+0x7bc>)
 8002264:	881b      	ldrh	r3, [r3, #0]
 8002266:	091b      	lsrs	r3, r3, #4
 8002268:	b29b      	uxth	r3, r3
 800226a:	b2da      	uxtb	r2, r3
 800226c:	4b9e      	ldr	r3, [pc, #632]	; (80024e8 <sampling+0x7c0>)
 800226e:	701a      	strb	r2, [r3, #0]
		tempo_start=1;
 8002270:	2301      	movs	r3, #1
 8002272:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 8002276:	f102 021c 	add.w	r2, r2, #28
 800227a:	8013      	strh	r3, [r2, #0]
// record note triggers or seq_changes position ,NEEDS TO BE OFF FOR NOTE 0
}


	if(tempo_start  )    // Calculates only on note change, gotta change seq.pos somehow  , only activates when change in seq pos ie once in ten bankwrites ,rare
 800227c:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 8002280:	f103 031c 	add.w	r3, r3, #28
 8002284:	881b      	ldrh	r3, [r3, #0]
 8002286:	2b00      	cmp	r3, #0
 8002288:	f000 8112 	beq.w	80024b0 <sampling+0x788>
	{


		note[2].timeshift=(adc_values[0]>>2)&15; //assigned pots to start of loopers 0-16,works
 800228c:	4b97      	ldr	r3, [pc, #604]	; (80024ec <sampling+0x7c4>)
 800228e:	881b      	ldrh	r3, [r3, #0]
 8002290:	089b      	lsrs	r3, r3, #2
 8002292:	b29b      	uxth	r3, r3
 8002294:	b2db      	uxtb	r3, r3
 8002296:	f003 030f 	and.w	r3, r3, #15
 800229a:	b2da      	uxtb	r2, r3
 800229c:	4b94      	ldr	r3, [pc, #592]	; (80024f0 <sampling+0x7c8>)
 800229e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		note[3].timeshift=(adc_values[1]>>2)&15;
 80022a2:	4b92      	ldr	r3, [pc, #584]	; (80024ec <sampling+0x7c4>)
 80022a4:	885b      	ldrh	r3, [r3, #2]
 80022a6:	089b      	lsrs	r3, r3, #2
 80022a8:	b29b      	uxth	r3, r3
 80022aa:	b2db      	uxtb	r3, r3
 80022ac:	f003 030f 	and.w	r3, r3, #15
 80022b0:	b2da      	uxtb	r2, r3
 80022b2:	4b8f      	ldr	r3, [pc, #572]	; (80024f0 <sampling+0x7c8>)
 80022b4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30


		seq.loop[2]=((note[2].timeshift+(seq.pos&7))&15); // calc  8 note loop positions sets looping point in sequence
 80022b8:	4b8d      	ldr	r3, [pc, #564]	; (80024f0 <sampling+0x7c8>)
 80022ba:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 80022be:	4b8a      	ldr	r3, [pc, #552]	; (80024e8 <sampling+0x7c0>)
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	f003 0307 	and.w	r3, r3, #7
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	4413      	add	r3, r2
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	f003 030f 	and.w	r3, r3, #15
 80022d0:	b2da      	uxtb	r2, r3
 80022d2:	4b85      	ldr	r3, [pc, #532]	; (80024e8 <sampling+0x7c0>)
 80022d4:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

		//seq.loop[3]=(note[3].timeshift+(( seq.pos&31 ) >>2)) & 15;  // quater speed
			seq.loop[3]=((note[3].timeshift+(seq.pos&7))&15); //sets looping point in sequence this is full 16 note
 80022d8:	4b85      	ldr	r3, [pc, #532]	; (80024f0 <sampling+0x7c8>)
 80022da:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 80022de:	4b82      	ldr	r3, [pc, #520]	; (80024e8 <sampling+0x7c0>)
 80022e0:	781b      	ldrb	r3, [r3, #0]
 80022e2:	f003 0307 	and.w	r3, r3, #7
 80022e6:	b2db      	uxtb	r3, r3
 80022e8:	4413      	add	r3, r2
 80022ea:	b2db      	uxtb	r3, r3
 80022ec:	f003 030f 	and.w	r3, r3, #15
 80022f0:	b2da      	uxtb	r2, r3
 80022f2:	4b7d      	ldr	r3, [pc, #500]	; (80024e8 <sampling+0x7c0>)
 80022f4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

			seq.loop[4]=((note[2].timeshift+(seq.pos&7))&15);
 80022f8:	4b7d      	ldr	r3, [pc, #500]	; (80024f0 <sampling+0x7c8>)
 80022fa:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 80022fe:	4b7a      	ldr	r3, [pc, #488]	; (80024e8 <sampling+0x7c0>)
 8002300:	781b      	ldrb	r3, [r3, #0]
 8002302:	f003 0307 	and.w	r3, r3, #7
 8002306:	b2db      	uxtb	r3, r3
 8002308:	4413      	add	r3, r2
 800230a:	b2db      	uxtb	r3, r3
 800230c:	f003 030f 	and.w	r3, r3, #15
 8002310:	b2da      	uxtb	r2, r3
 8002312:	4b75      	ldr	r3, [pc, #468]	; (80024e8 <sampling+0x7c0>)
 8002314:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

		//seq.loop[4]=((note[2].timeshift+((seq.pos&15)>>1))&15); // half speed

		note[2].pitch=(seq.notes2[seq.loop[2]]>>4)+(note[2].transpose>>4);  //loop 8 notes from pos and x times
 8002318:	4b73      	ldr	r3, [pc, #460]	; (80024e8 <sampling+0x7c0>)
 800231a:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800231e:	461a      	mov	r2, r3
 8002320:	4b71      	ldr	r3, [pc, #452]	; (80024e8 <sampling+0x7c0>)
 8002322:	4413      	add	r3, r2
 8002324:	7cdb      	ldrb	r3, [r3, #19]
 8002326:	091b      	lsrs	r3, r3, #4
 8002328:	b2da      	uxtb	r2, r3
 800232a:	4b71      	ldr	r3, [pc, #452]	; (80024f0 <sampling+0x7c8>)
 800232c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002330:	091b      	lsrs	r3, r3, #4
 8002332:	b2db      	uxtb	r3, r3
 8002334:	4413      	add	r3, r2
 8002336:	b2da      	uxtb	r2, r3
 8002338:	4b6d      	ldr	r3, [pc, #436]	; (80024f0 <sampling+0x7c8>)
 800233a:	779a      	strb	r2, [r3, #30]
		note[3].pitch=(seq.notes1[seq.loop[3]]>>4);  //loop 8 notes from pos and x times ,might disable normal adsr completely
 800233c:	4b6a      	ldr	r3, [pc, #424]	; (80024e8 <sampling+0x7c0>)
 800233e:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8002342:	461a      	mov	r2, r3
 8002344:	4b68      	ldr	r3, [pc, #416]	; (80024e8 <sampling+0x7c0>)
 8002346:	4413      	add	r3, r2
 8002348:	789b      	ldrb	r3, [r3, #2]
 800234a:	091b      	lsrs	r3, r3, #4
 800234c:	b2da      	uxtb	r2, r3
 800234e:	4b68      	ldr	r3, [pc, #416]	; (80024f0 <sampling+0x7c8>)
 8002350:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	if (note[3].pitch) 		{note[3].pitch=note[3].pitch+(note[3].transpose>>4);	adsr_retrigger[3]=1; note_toggler[i>>5]=1<<(i&31   )   ; } // stay at zero for off
 8002354:	4b66      	ldr	r3, [pc, #408]	; (80024f0 <sampling+0x7c8>)
 8002356:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800235a:	2b00      	cmp	r3, #0
 800235c:	d01f      	beq.n	800239e <sampling+0x676>
 800235e:	4b64      	ldr	r3, [pc, #400]	; (80024f0 <sampling+0x7c8>)
 8002360:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8002364:	4b62      	ldr	r3, [pc, #392]	; (80024f0 <sampling+0x7c8>)
 8002366:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800236a:	091b      	lsrs	r3, r3, #4
 800236c:	b2db      	uxtb	r3, r3
 800236e:	4413      	add	r3, r2
 8002370:	b2da      	uxtb	r2, r3
 8002372:	4b5f      	ldr	r3, [pc, #380]	; (80024f0 <sampling+0x7c8>)
 8002374:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8002378:	4b5e      	ldr	r3, [pc, #376]	; (80024f4 <sampling+0x7cc>)
 800237a:	2201      	movs	r2, #1
 800237c:	80da      	strh	r2, [r3, #6]
 800237e:	4b5e      	ldr	r3, [pc, #376]	; (80024f8 <sampling+0x7d0>)
 8002380:	881b      	ldrh	r3, [r3, #0]
 8002382:	f003 031f 	and.w	r3, r3, #31
 8002386:	2201      	movs	r2, #1
 8002388:	409a      	lsls	r2, r3
 800238a:	4b5b      	ldr	r3, [pc, #364]	; (80024f8 <sampling+0x7d0>)
 800238c:	881b      	ldrh	r3, [r3, #0]
 800238e:	095b      	lsrs	r3, r3, #5
 8002390:	b29b      	uxth	r3, r3
 8002392:	009b      	lsls	r3, r3, #2
 8002394:	f503 5384 	add.w	r3, r3, #4224	; 0x1080
 8002398:	443b      	add	r3, r7
 800239a:	f843 2c64 	str.w	r2, [r3, #-100]

	note[5].pitch=(seq.notes2[seq.loop[2]]>>4)+(note[5].transpose>>4);  //
 800239e:	4b52      	ldr	r3, [pc, #328]	; (80024e8 <sampling+0x7c0>)
 80023a0:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80023a4:	461a      	mov	r2, r3
 80023a6:	4b50      	ldr	r3, [pc, #320]	; (80024e8 <sampling+0x7c0>)
 80023a8:	4413      	add	r3, r2
 80023aa:	7cdb      	ldrb	r3, [r3, #19]
 80023ac:	091b      	lsrs	r3, r3, #4
 80023ae:	b2da      	uxtb	r2, r3
 80023b0:	4b4f      	ldr	r3, [pc, #316]	; (80024f0 <sampling+0x7c8>)
 80023b2:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 80023b6:	091b      	lsrs	r3, r3, #4
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	4413      	add	r3, r2
 80023bc:	b2da      	uxtb	r2, r3
 80023be:	4b4c      	ldr	r3, [pc, #304]	; (80024f0 <sampling+0x7c8>)
 80023c0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
		lfo_target_replace();
 80023c4:	f7fe fed2 	bl	800116c <lfo_target_replace>

	note[5].pitch=MajorNote[note[5].pitch];    //this is for sine skip mask
 80023c8:	4b49      	ldr	r3, [pc, #292]	; (80024f0 <sampling+0x7c8>)
 80023ca:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80023ce:	461a      	mov	r2, r3
 80023d0:	4b4a      	ldr	r3, [pc, #296]	; (80024fc <sampling+0x7d4>)
 80023d2:	5c9a      	ldrb	r2, [r3, r2]
 80023d4:	4b46      	ldr	r3, [pc, #280]	; (80024f0 <sampling+0x7c8>)
 80023d6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	//note[5].pitch=(note[5].pitch*(note[5].detune))>>7 ; // works ok with single note @24 but   fails on other
	note[5].tuned=sine_lut[note[5].pitch];	//sets freq ,1.0594  * 16536 =17518  ,
 80023da:	4b45      	ldr	r3, [pc, #276]	; (80024f0 <sampling+0x7c8>)
 80023dc:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80023e0:	461a      	mov	r2, r3
 80023e2:	4b47      	ldr	r3, [pc, #284]	; (8002500 <sampling+0x7d8>)
 80023e4:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80023e8:	4b41      	ldr	r3, [pc, #260]	; (80024f0 <sampling+0x7c8>)
 80023ea:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
	note[5].tuned= (note[5].tuned*1200)>>10;  // modify different sample size , just need single cycle length and thats it
 80023ee:	4b40      	ldr	r3, [pc, #256]	; (80024f0 <sampling+0x7c8>)
 80023f0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80023f4:	461a      	mov	r2, r3
 80023f6:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 80023fa:	fb02 f303 	mul.w	r3, r2, r3
 80023fe:	129b      	asrs	r3, r3, #10
 8002400:	b29a      	uxth	r2, r3
 8002402:	4b3b      	ldr	r3, [pc, #236]	; (80024f0 <sampling+0x7c8>)
 8002404:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
		mask_result =0;
 8002408:	4b3e      	ldr	r3, [pc, #248]	; (8002504 <sampling+0x7dc>)
 800240a:	2200      	movs	r2, #0
 800240c:	801a      	strh	r2, [r3, #0]

		for (mask_i=0;mask_i<5;mask_i++)	{							// calc detune , slow ,also creates notes
 800240e:	2300      	movs	r3, #0
 8002410:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 8002414:	f102 021f 	add.w	r2, r2, #31
 8002418:	7013      	strb	r3, [r2, #0]
 800241a:	e042      	b.n	80024a2 <sampling+0x77a>

	if (note[mask_i].pitch) {
 800241c:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 8002420:	f103 031f 	add.w	r3, r3, #31
 8002424:	781a      	ldrb	r2, [r3, #0]
 8002426:	4932      	ldr	r1, [pc, #200]	; (80024f0 <sampling+0x7c8>)
 8002428:	4613      	mov	r3, r2
 800242a:	00db      	lsls	r3, r3, #3
 800242c:	1a9b      	subs	r3, r3, r2
 800242e:	005b      	lsls	r3, r3, #1
 8002430:	440b      	add	r3, r1
 8002432:	3302      	adds	r3, #2
 8002434:	781b      	ldrb	r3, [r3, #0]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d028      	beq.n	800248c <sampling+0x764>

	//	note[mask_i].pitch=(note[mask_i].pitch ;
		tune_Accu=sample_Noteadd[MajorNote[note[mask_i].pitch&15]];
 800243a:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 800243e:	f103 031f 	add.w	r3, r3, #31
 8002442:	781a      	ldrb	r2, [r3, #0]
 8002444:	492a      	ldr	r1, [pc, #168]	; (80024f0 <sampling+0x7c8>)
 8002446:	4613      	mov	r3, r2
 8002448:	00db      	lsls	r3, r3, #3
 800244a:	1a9b      	subs	r3, r3, r2
 800244c:	005b      	lsls	r3, r3, #1
 800244e:	440b      	add	r3, r1
 8002450:	3302      	adds	r3, #2
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	f003 030f 	and.w	r3, r3, #15
 8002458:	4a28      	ldr	r2, [pc, #160]	; (80024fc <sampling+0x7d4>)
 800245a:	5cd3      	ldrb	r3, [r2, r3]
 800245c:	461a      	mov	r2, r3
 800245e:	4b2a      	ldr	r3, [pc, #168]	; (8002508 <sampling+0x7e0>)
 8002460:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002464:	461a      	mov	r2, r3
 8002466:	4b29      	ldr	r3, [pc, #164]	; (800250c <sampling+0x7e4>)
 8002468:	601a      	str	r2, [r3, #0]


	note[mask_i].tuned=(tune_Accu);       } // relies on note channel clear , not good , clear not channel straight after
 800246a:	4b28      	ldr	r3, [pc, #160]	; (800250c <sampling+0x7e4>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 8002472:	f102 021f 	add.w	r2, r2, #31
 8002476:	7812      	ldrb	r2, [r2, #0]
 8002478:	b298      	uxth	r0, r3
 800247a:	491d      	ldr	r1, [pc, #116]	; (80024f0 <sampling+0x7c8>)
 800247c:	4613      	mov	r3, r2
 800247e:	00db      	lsls	r3, r3, #3
 8002480:	1a9b      	subs	r3, r3, r2
 8002482:	005b      	lsls	r3, r3, #1
 8002484:	440b      	add	r3, r1
 8002486:	330c      	adds	r3, #12
 8002488:	4602      	mov	r2, r0
 800248a:	801a      	strh	r2, [r3, #0]
		for (mask_i=0;mask_i<5;mask_i++)	{							// calc detune , slow ,also creates notes
 800248c:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 8002490:	f103 031f 	add.w	r3, r3, #31
 8002494:	781b      	ldrb	r3, [r3, #0]
 8002496:	3301      	adds	r3, #1
 8002498:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 800249c:	f102 021f 	add.w	r2, r2, #31
 80024a0:	7013      	strb	r3, [r2, #0]
 80024a2:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 80024a6:	f103 031f 	add.w	r3, r3, #31
 80024aa:	781b      	ldrb	r3, [r3, #0]
 80024ac:	2b04      	cmp	r3, #4
 80024ae:	d9b5      	bls.n	800241c <sampling+0x6f4>
		//note_tuned[3]=2751;
	} // end of note calcualte



	if ((i&63)==0)
 80024b0:	4b11      	ldr	r3, [pc, #68]	; (80024f8 <sampling+0x7d0>)
 80024b2:	881b      	ldrh	r3, [r3, #0]
 80024b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d101      	bne.n	80024c0 <sampling+0x798>
	{

		LFO_source(); // calculate lfo maybe 8 times for now
 80024bc:	f000 fc7c 	bl	8002db8 <LFO_source>
for (i=0;i<512;i++) {    // this should write 512 bytes , or about 15ms buffer ,works fine, too much scope
 80024c0:	4b0d      	ldr	r3, [pc, #52]	; (80024f8 <sampling+0x7d0>)
 80024c2:	881b      	ldrh	r3, [r3, #0]
 80024c4:	3301      	adds	r3, #1
 80024c6:	b29a      	uxth	r2, r3
 80024c8:	4b0b      	ldr	r3, [pc, #44]	; (80024f8 <sampling+0x7d0>)
 80024ca:	801a      	strh	r2, [r3, #0]
 80024cc:	4b0a      	ldr	r3, [pc, #40]	; (80024f8 <sampling+0x7d0>)
 80024ce:	881b      	ldrh	r3, [r3, #0]
 80024d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80024d4:	f4ff ae41 	bcc.w	800215a <sampling+0x432>
int32_t play_holder1[512];    // data banks
int32_t play_holder2[512];
uint8_t sine_zero;
int32_t  sample_temp1;
int32_t  sample_temp2;
for (i=0;i<512;i++) {    // this should write 512 bytes , or about 15ms buffer ,oscillators
 80024d8:	4b07      	ldr	r3, [pc, #28]	; (80024f8 <sampling+0x7d0>)
 80024da:	2200      	movs	r2, #0
 80024dc:	801a      	strh	r2, [r3, #0]
 80024de:	e13e      	b.n	800275e <sampling+0xa36>
 80024e0:	20001f1a 	.word	0x20001f1a
 80024e4:	20001eee 	.word	0x20001eee
 80024e8:	200037a8 	.word	0x200037a8
 80024ec:	200001a8 	.word	0x200001a8
 80024f0:	200001bc 	.word	0x200001bc
 80024f4:	20001ed8 	.word	0x20001ed8
 80024f8:	20000ac4 	.word	0x20000ac4
 80024fc:	08009ebc 	.word	0x08009ebc
 8002500:	20000144 	.word	0x20000144
 8002504:	200012d0 	.word	0x200012d0
 8002508:	08009ed8 	.word	0x08009ed8
 800250c:	20000a9c 	.word	0x20000a9c
	i_total=i+sample_pointB;
 8002510:	4ba2      	ldr	r3, [pc, #648]	; (800279c <sampling+0xa74>)
 8002512:	881a      	ldrh	r2, [r3, #0]
 8002514:	4ba2      	ldr	r3, [pc, #648]	; (80027a0 <sampling+0xa78>)
 8002516:	881b      	ldrh	r3, [r3, #0]
 8002518:	4413      	add	r3, r2
 800251a:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 800251e:	f102 020e 	add.w	r2, r2, #14
 8002522:	8013      	strh	r3, [r2, #0]
	sampling_position=(i>>6);
 8002524:	4b9d      	ldr	r3, [pc, #628]	; (800279c <sampling+0xa74>)
 8002526:	881b      	ldrh	r3, [r3, #0]
 8002528:	099b      	lsrs	r3, r3, #6
 800252a:	b29b      	uxth	r3, r3
 800252c:	b2da      	uxtb	r2, r3
 800252e:	4b9d      	ldr	r3, [pc, #628]	; (80027a4 <sampling+0xa7c>)
 8002530:	701a      	strb	r2, [r3, #0]

	if ((i&63)==0)	lfo_target_replace();    // update values , not too bad
 8002532:	4b9a      	ldr	r3, [pc, #616]	; (800279c <sampling+0xa74>)
 8002534:	881b      	ldrh	r3, [r3, #0]
 8002536:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800253a:	2b00      	cmp	r3, #0
 800253c:	d101      	bne.n	8002542 <sampling+0x81a>
 800253e:	f7fe fe15 	bl	800116c <lfo_target_replace>

// every step   1,110,928   >>20  ,per note
// New oscillators , sync, trigger input , waveshape ,zero cross
	sample_accus[0] = sample_accus[0] + note[0].tuned; //careful with signed bit shift,better compare
 8002542:	4b99      	ldr	r3, [pc, #612]	; (80027a8 <sampling+0xa80>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a99      	ldr	r2, [pc, #612]	; (80027ac <sampling+0xa84>)
 8002548:	8992      	ldrh	r2, [r2, #12]
 800254a:	4413      	add	r3, r2
 800254c:	4a96      	ldr	r2, [pc, #600]	; (80027a8 <sampling+0xa80>)
 800254e:	6013      	str	r3, [r2, #0]

	if (sample_accus[0]>524287) sample_accus[0] =-sample_accus[0] ; // faster >  than &  ,strange
 8002550:	4b95      	ldr	r3, [pc, #596]	; (80027a8 <sampling+0xa80>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002558:	db04      	blt.n	8002564 <sampling+0x83c>
 800255a:	4b93      	ldr	r3, [pc, #588]	; (80027a8 <sampling+0xa80>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	425b      	negs	r3, r3
 8002560:	4a91      	ldr	r2, [pc, #580]	; (80027a8 <sampling+0xa80>)
 8002562:	6013      	str	r3, [r2, #0]

	sample_accus[1] = sample_accus[1] + note[1].tuned;  // normal adder full volume
 8002564:	4b90      	ldr	r3, [pc, #576]	; (80027a8 <sampling+0xa80>)
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	4a90      	ldr	r2, [pc, #576]	; (80027ac <sampling+0xa84>)
 800256a:	8b52      	ldrh	r2, [r2, #26]
 800256c:	4413      	add	r3, r2
 800256e:	4a8e      	ldr	r2, [pc, #568]	; (80027a8 <sampling+0xa80>)
 8002570:	6053      	str	r3, [r2, #4]
		//	if (!(note[].pitch[0]))   sample_accus[1] =0;  // turn off with vel now , maybe use mask
			if (sample_accus[1]>524287) sample_accus[1] =-sample_accus[1] ; // faster >  than &  ,strange
 8002572:	4b8d      	ldr	r3, [pc, #564]	; (80027a8 <sampling+0xa80>)
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800257a:	db04      	blt.n	8002586 <sampling+0x85e>
 800257c:	4b8a      	ldr	r3, [pc, #552]	; (80027a8 <sampling+0xa80>)
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	425b      	negs	r3, r3
 8002582:	4a89      	ldr	r2, [pc, #548]	; (80027a8 <sampling+0xa80>)
 8002584:	6053      	str	r3, [r2, #4]

			sample_accus[2] = sample_accus[2] + note[2].tuned;
 8002586:	4b88      	ldr	r3, [pc, #544]	; (80027a8 <sampling+0xa80>)
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	4a88      	ldr	r2, [pc, #544]	; (80027ac <sampling+0xa84>)
 800258c:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800258e:	4413      	add	r3, r2
 8002590:	4a85      	ldr	r2, [pc, #532]	; (80027a8 <sampling+0xa80>)
 8002592:	6093      	str	r3, [r2, #8]
			//		if (!(note[].pitch[0]))   sample_accus[2] =0;  // turn off with vel now , maybe use mask
					if (sample_accus[2]>524287) sample_accus[2] =-sample_accus[2] ; // faster >  than &  ,strange
 8002594:	4b84      	ldr	r3, [pc, #528]	; (80027a8 <sampling+0xa80>)
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800259c:	db04      	blt.n	80025a8 <sampling+0x880>
 800259e:	4b82      	ldr	r3, [pc, #520]	; (80027a8 <sampling+0xa80>)
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	425b      	negs	r3, r3
 80025a4:	4a80      	ldr	r2, [pc, #512]	; (80027a8 <sampling+0xa80>)
 80025a6:	6093      	str	r3, [r2, #8]

					sample_accus[3] = sample_accus[3] + note[3].tuned; // bouncing somewhere
 80025a8:	4b7f      	ldr	r3, [pc, #508]	; (80027a8 <sampling+0xa80>)
 80025aa:	68db      	ldr	r3, [r3, #12]
 80025ac:	4a7f      	ldr	r2, [pc, #508]	; (80027ac <sampling+0xa84>)
 80025ae:	8ed2      	ldrh	r2, [r2, #54]	; 0x36
 80025b0:	4413      	add	r3, r2
 80025b2:	4a7d      	ldr	r2, [pc, #500]	; (80027a8 <sampling+0xa80>)
 80025b4:	60d3      	str	r3, [r2, #12]
					//sample_accus[3] = sample_accus[3] +4000;
					//	if (!(note[].pitch[0]))   sample_accus[3] =0;  // turn off with vel now , maybe use mask
							if (sample_accus[3]>524287) sample_accus[3] =-sample_accus[3] ; // faster >  than &  ,strange
 80025b6:	4b7c      	ldr	r3, [pc, #496]	; (80027a8 <sampling+0xa80>)
 80025b8:	68db      	ldr	r3, [r3, #12]
 80025ba:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80025be:	db04      	blt.n	80025ca <sampling+0x8a2>
 80025c0:	4b79      	ldr	r3, [pc, #484]	; (80027a8 <sampling+0xa80>)
 80025c2:	68db      	ldr	r3, [r3, #12]
 80025c4:	425b      	negs	r3, r3
 80025c6:	4a78      	ldr	r2, [pc, #480]	; (80027a8 <sampling+0xa80>)
 80025c8:	60d3      	str	r3, [r2, #12]

							sample_accus[4] = sample_accus[4] + note[4].tuned;
 80025ca:	4b77      	ldr	r3, [pc, #476]	; (80027a8 <sampling+0xa80>)
 80025cc:	691b      	ldr	r3, [r3, #16]
 80025ce:	4a77      	ldr	r2, [pc, #476]	; (80027ac <sampling+0xa84>)
 80025d0:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 80025d4:	4413      	add	r3, r2
 80025d6:	4a74      	ldr	r2, [pc, #464]	; (80027a8 <sampling+0xa80>)
 80025d8:	6113      	str	r3, [r2, #16]
								//	if (!(note[].pitch[4]))   sample_accus[4] =0;  // turn off with vel now , maybe use mask
									if (sample_accus[4]>524287) sample_accus[4] =-sample_accus[4] ; // faster >  than &  ,strange
 80025da:	4b73      	ldr	r3, [pc, #460]	; (80027a8 <sampling+0xa80>)
 80025dc:	691b      	ldr	r3, [r3, #16]
 80025de:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80025e2:	db04      	blt.n	80025ee <sampling+0x8c6>
 80025e4:	4b70      	ldr	r3, [pc, #448]	; (80027a8 <sampling+0xa80>)
 80025e6:	691b      	ldr	r3, [r3, #16]
 80025e8:	425b      	negs	r3, r3
 80025ea:	4a6f      	ldr	r2, [pc, #444]	; (80027a8 <sampling+0xa80>)
 80025ec:	6113      	str	r3, [r2, #16]

									sample_Accu[2] = 0;sample_Accu[0] =0;sample_Accu[3] =0; //all zeroed
 80025ee:	4b70      	ldr	r3, [pc, #448]	; (80027b0 <sampling+0xa88>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	609a      	str	r2, [r3, #8]
 80025f4:	4b6e      	ldr	r3, [pc, #440]	; (80027b0 <sampling+0xa88>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	601a      	str	r2, [r3, #0]
 80025fa:	4b6d      	ldr	r3, [pc, #436]	; (80027b0 <sampling+0xa88>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	60da      	str	r2, [r3, #12]
									//if (sample_accus[2]<0) sample_Accu[2]=+sample_accus[2]; else sample_Accu[2]=sample_accus[2]; // convert to triangle ?
									sample_temp1=sample_accus[2]>>10; // needs cut a bit  ,default 20bit
 8002600:	4b69      	ldr	r3, [pc, #420]	; (80027a8 <sampling+0xa80>)
 8002602:	689b      	ldr	r3, [r3, #8]
 8002604:	129b      	asrs	r3, r3, #10
 8002606:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 800260a:	f102 0208 	add.w	r2, r2, #8
 800260e:	6013      	str	r3, [r2, #0]

									sample_temp2=sample_temp1*note[2].velocity; // 20+8
 8002610:	4b66      	ldr	r3, [pc, #408]	; (80027ac <sampling+0xa84>)
 8002612:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002616:	461a      	mov	r2, r3
 8002618:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 800261c:	f103 0308 	add.w	r3, r3, #8
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	fb02 f303 	mul.w	r3, r2, r3
 8002626:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 800262a:	f102 0204 	add.w	r2, r2, #4
 800262e:	6013      	str	r3, [r2, #0]
									sample_Accu[0]=sample_temp2;
 8002630:	4a5f      	ldr	r2, [pc, #380]	; (80027b0 <sampling+0xa88>)
 8002632:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 8002636:	f103 0304 	add.w	r3, r3, #4
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	6013      	str	r3, [r2, #0]

									sample_temp1=sine_out*	note[5].velocity;  // sine out is 16bit, add 4 then 16+8
 800263e:	4b5b      	ldr	r3, [pc, #364]	; (80027ac <sampling+0xa84>)
 8002640:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8002644:	461a      	mov	r2, r3
 8002646:	4b5b      	ldr	r3, [pc, #364]	; (80027b4 <sampling+0xa8c>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	fb02 f303 	mul.w	r3, r2, r3
 800264e:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 8002652:	f102 0208 	add.w	r2, r2, #8
 8002656:	6013      	str	r3, [r2, #0]
									sine_out=sample_temp1>>4;
 8002658:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 800265c:	f103 0308 	add.w	r3, r3, #8
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	111b      	asrs	r3, r3, #4
 8002664:	4a53      	ldr	r2, [pc, #332]	; (80027b4 <sampling+0xa8c>)
 8002666:	6013      	str	r3, [r2, #0]

									sample_Accu[0] = ((sine_out+sample_Accu[0])*cross_fade[1]);   // sine input plus other
 8002668:	4b51      	ldr	r3, [pc, #324]	; (80027b0 <sampling+0xa88>)
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	4b51      	ldr	r3, [pc, #324]	; (80027b4 <sampling+0xa8c>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4413      	add	r3, r2
 8002672:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8002676:	f102 0219 	add.w	r2, r2, #25
 800267a:	7812      	ldrb	r2, [r2, #0]
 800267c:	fb02 f303 	mul.w	r3, r2, r3
 8002680:	4a4b      	ldr	r2, [pc, #300]	; (80027b0 <sampling+0xa88>)
 8002682:	6013      	str	r3, [r2, #0]

									sample_temp1=sample_accus[3]>>8;
 8002684:	4b48      	ldr	r3, [pc, #288]	; (80027a8 <sampling+0xa80>)
 8002686:	68db      	ldr	r3, [r3, #12]
 8002688:	121b      	asrs	r3, r3, #8
 800268a:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 800268e:	f102 0208 	add.w	r2, r2, #8
 8002692:	6013      	str	r3, [r2, #0]
									sample_temp2=sample_temp1*note[3].velocity;    // 64 default 20+8
 8002694:	4b45      	ldr	r3, [pc, #276]	; (80027ac <sampling+0xa84>)
 8002696:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800269a:	461a      	mov	r2, r3
 800269c:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 80026a0:	f103 0308 	add.w	r3, r3, #8
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	fb02 f303 	mul.w	r3, r2, r3
 80026aa:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 80026ae:	f102 0204 	add.w	r2, r2, #4
 80026b2:	6013      	str	r3, [r2, #0]
									sample_Accu[3] =sample_temp2;
 80026b4:	4a3e      	ldr	r2, [pc, #248]	; (80027b0 <sampling+0xa88>)
 80026b6:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 80026ba:	f103 0304 	add.w	r3, r3, #4
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	60d3      	str	r3, [r2, #12]



if (sine_counterB==0) 	sine_temp2=note[5].tuned;
 80026c2:	4b3d      	ldr	r3, [pc, #244]	; (80027b8 <sampling+0xa90>)
 80026c4:	881b      	ldrh	r3, [r3, #0]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d104      	bne.n	80026d4 <sampling+0x9ac>
 80026ca:	4b38      	ldr	r3, [pc, #224]	; (80027ac <sampling+0xa84>)
 80026cc:	f8b3 2052 	ldrh.w	r2, [r3, #82]	; 0x52
 80026d0:	4b3a      	ldr	r3, [pc, #232]	; (80027bc <sampling+0xa94>)
 80026d2:	801a      	strh	r2, [r3, #0]

	sine_counterB=sine_counterB+sine_temp2 ;  // sine up counter per cycle , however sine adder needs to wait
 80026d4:	4b38      	ldr	r3, [pc, #224]	; (80027b8 <sampling+0xa90>)
 80026d6:	881a      	ldrh	r2, [r3, #0]
 80026d8:	4b38      	ldr	r3, [pc, #224]	; (80027bc <sampling+0xa94>)
 80026da:	881b      	ldrh	r3, [r3, #0]
 80026dc:	4413      	add	r3, r2
 80026de:	b29a      	uxth	r2, r3
 80026e0:	4b35      	ldr	r3, [pc, #212]	; (80027b8 <sampling+0xa90>)
 80026e2:	801a      	strh	r2, [r3, #0]
	if (sine_counterB>>7) sine_zero=0; else sine_zero=1;
 80026e4:	4b34      	ldr	r3, [pc, #208]	; (80027b8 <sampling+0xa90>)
 80026e6:	881b      	ldrh	r3, [r3, #0]
 80026e8:	09db      	lsrs	r3, r3, #7
 80026ea:	b29b      	uxth	r3, r3
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d006      	beq.n	80026fe <sampling+0x9d6>
 80026f0:	2300      	movs	r3, #0
 80026f2:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 80026f6:	f102 0203 	add.w	r2, r2, #3
 80026fa:	7013      	strb	r3, [r2, #0]
 80026fc:	e005      	b.n	800270a <sampling+0x9e2>
 80026fe:	2301      	movs	r3, #1
 8002700:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 8002704:	f102 0203 	add.w	r2, r2, #3
 8002708:	7013      	strb	r3, [r2, #0]

if (sine_counterB>(sine_length<<5)) sine_counterB=0; //fixed for now
 800270a:	4b2b      	ldr	r3, [pc, #172]	; (80027b8 <sampling+0xa90>)
 800270c:	881b      	ldrh	r3, [r3, #0]
 800270e:	461a      	mov	r2, r3
 8002710:	4b2b      	ldr	r3, [pc, #172]	; (80027c0 <sampling+0xa98>)
 8002712:	881b      	ldrh	r3, [r3, #0]
 8002714:	015b      	lsls	r3, r3, #5
 8002716:	429a      	cmp	r2, r3
 8002718:	dd02      	ble.n	8002720 <sampling+0x9f8>
 800271a:	4b27      	ldr	r3, [pc, #156]	; (80027b8 <sampling+0xa90>)
 800271c:	2200      	movs	r2, #0
 800271e:	801a      	strh	r2, [r3, #0]
sine_count(); // calc sine   distortion out when hcagning note
 8002720:	f000 fadc 	bl	8002cdc <sine_count>
play_holder1[i]=sample_Accu[0];  // write to bank
 8002724:	4b1d      	ldr	r3, [pc, #116]	; (800279c <sampling+0xa74>)
 8002726:	881b      	ldrh	r3, [r3, #0]
 8002728:	4619      	mov	r1, r3
 800272a:	4b21      	ldr	r3, [pc, #132]	; (80027b0 <sampling+0xa88>)
 800272c:	681a      	ldr	r2, [r3, #0]
 800272e:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8002732:	f6a3 037c 	subw	r3, r3, #2172	; 0x87c
 8002736:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
play_holder2[i]=sample_Accu[3];
 800273a:	4b18      	ldr	r3, [pc, #96]	; (800279c <sampling+0xa74>)
 800273c:	881b      	ldrh	r3, [r3, #0]
 800273e:	4618      	mov	r0, r3
 8002740:	4b1b      	ldr	r3, [pc, #108]	; (80027b0 <sampling+0xa88>)
 8002742:	68da      	ldr	r2, [r3, #12]
 8002744:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002748:	4619      	mov	r1, r3
 800274a:	0083      	lsls	r3, r0, #2
 800274c:	440b      	add	r3, r1
 800274e:	f843 2c7c 	str.w	r2, [r3, #-124]
for (i=0;i<512;i++) {    // this should write 512 bytes , or about 15ms buffer ,oscillators
 8002752:	4b12      	ldr	r3, [pc, #72]	; (800279c <sampling+0xa74>)
 8002754:	881b      	ldrh	r3, [r3, #0]
 8002756:	3301      	adds	r3, #1
 8002758:	b29a      	uxth	r2, r3
 800275a:	4b10      	ldr	r3, [pc, #64]	; (800279c <sampling+0xa74>)
 800275c:	801a      	strh	r2, [r3, #0]
 800275e:	4b0f      	ldr	r3, [pc, #60]	; (800279c <sampling+0xa74>)
 8002760:	881b      	ldrh	r3, [r3, #0]
 8002762:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002766:	f4ff aed3 	bcc.w	8002510 <sampling+0x7e8>

int32_t filter_Accu;

//uint16_t* click=&input_holder[0];

uint16_t crap_hold=2000;
 800276a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800276e:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 8002772:	f102 0212 	add.w	r2, r2, #18
 8002776:	8013      	strh	r3, [r2, #0]

				uint16_t crap_hold1=2000;
 8002778:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800277c:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 8002780:	f102 0216 	add.w	r2, r2, #22
 8002784:	8013      	strh	r3, [r2, #0]
				uint16_t crap_hold2=2000;
 8002786:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800278a:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 800278e:	f102 0210 	add.w	r2, r2, #16
 8002792:	8013      	strh	r3, [r2, #0]

for (i=0;i<512;i++) // 15-20 tmr cycles (174)
 8002794:	4b01      	ldr	r3, [pc, #4]	; (800279c <sampling+0xa74>)
 8002796:	2200      	movs	r2, #0
 8002798:	801a      	strh	r2, [r3, #0]
 800279a:	e059      	b.n	8002850 <sampling+0xb28>
 800279c:	20000ac4 	.word	0x20000ac4
 80027a0:	20000ac2 	.word	0x20000ac2
 80027a4:	20003af4 	.word	0x20003af4
 80027a8:	20001ef4 	.word	0x20001ef4
 80027ac:	200001bc 	.word	0x200001bc
 80027b0:	20000aa4 	.word	0x20000aa4
 80027b4:	20000a8c 	.word	0x20000a8c
 80027b8:	20000a8a 	.word	0x20000a8a
 80027bc:	20000a90 	.word	0x20000a90
 80027c0:	20000142 	.word	0x20000142
			{
				crap_hold=((input_holder[i]*7)+crap_hold2)>>3;
 80027c4:	4b60      	ldr	r3, [pc, #384]	; (8002948 <sampling+0xc20>)
 80027c6:	881b      	ldrh	r3, [r3, #0]
 80027c8:	461a      	mov	r2, r3
 80027ca:	4b60      	ldr	r3, [pc, #384]	; (800294c <sampling+0xc24>)
 80027cc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80027d0:	461a      	mov	r2, r3
 80027d2:	4613      	mov	r3, r2
 80027d4:	00db      	lsls	r3, r3, #3
 80027d6:	1a9a      	subs	r2, r3, r2
 80027d8:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 80027dc:	f103 0310 	add.w	r3, r3, #16
 80027e0:	881b      	ldrh	r3, [r3, #0]
 80027e2:	4413      	add	r3, r2
 80027e4:	10db      	asrs	r3, r3, #3
 80027e6:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 80027ea:	f102 0212 	add.w	r2, r2, #18
 80027ee:	8013      	strh	r3, [r2, #0]
					crap_hold1=((crap_hold*7)+crap_hold1)>>3;
 80027f0:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 80027f4:	f103 0312 	add.w	r3, r3, #18
 80027f8:	881a      	ldrh	r2, [r3, #0]
 80027fa:	4613      	mov	r3, r2
 80027fc:	00db      	lsls	r3, r3, #3
 80027fe:	1a9a      	subs	r2, r3, r2
 8002800:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 8002804:	f103 0316 	add.w	r3, r3, #22
 8002808:	881b      	ldrh	r3, [r3, #0]
 800280a:	4413      	add	r3, r2
 800280c:	10db      	asrs	r3, r3, #3
 800280e:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 8002812:	f102 0216 	add.w	r2, r2, #22
 8002816:	8013      	strh	r3, [r2, #0]
					input_holder[i] =((crap_hold1*7)+crap_hold2)>>3;
 8002818:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 800281c:	f103 0316 	add.w	r3, r3, #22
 8002820:	881a      	ldrh	r2, [r3, #0]
 8002822:	4613      	mov	r3, r2
 8002824:	00db      	lsls	r3, r3, #3
 8002826:	1a9a      	subs	r2, r3, r2
 8002828:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 800282c:	f103 0310 	add.w	r3, r3, #16
 8002830:	881b      	ldrh	r3, [r3, #0]
 8002832:	4413      	add	r3, r2
 8002834:	10d9      	asrs	r1, r3, #3
 8002836:	4b44      	ldr	r3, [pc, #272]	; (8002948 <sampling+0xc20>)
 8002838:	881b      	ldrh	r3, [r3, #0]
 800283a:	461a      	mov	r2, r3
 800283c:	b289      	uxth	r1, r1
 800283e:	4b43      	ldr	r3, [pc, #268]	; (800294c <sampling+0xc24>)
 8002840:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
for (i=0;i<512;i++) // 15-20 tmr cycles (174)
 8002844:	4b40      	ldr	r3, [pc, #256]	; (8002948 <sampling+0xc20>)
 8002846:	881b      	ldrh	r3, [r3, #0]
 8002848:	3301      	adds	r3, #1
 800284a:	b29a      	uxth	r2, r3
 800284c:	4b3e      	ldr	r3, [pc, #248]	; (8002948 <sampling+0xc20>)
 800284e:	801a      	strh	r2, [r3, #0]
 8002850:	4b3d      	ldr	r3, [pc, #244]	; (8002948 <sampling+0xc20>)
 8002852:	881b      	ldrh	r3, [r3, #0]
 8002854:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002858:	d3b4      	bcc.n	80027c4 <sampling+0xa9c>
}
*/



for (i=0;i<512;i++) {    // this should write 512 bytes , or about 15ms buffer ,oscillators , filters and final out ,slow 133
 800285a:	4b3b      	ldr	r3, [pc, #236]	; (8002948 <sampling+0xc20>)
 800285c:	2200      	movs	r2, #0
 800285e:	801a      	strh	r2, [r3, #0]
 8002860:	e214      	b.n	8002c8c <sampling+0xf64>
	i_total=i+sample_pointB;
 8002862:	4b39      	ldr	r3, [pc, #228]	; (8002948 <sampling+0xc20>)
 8002864:	881a      	ldrh	r2, [r3, #0]
 8002866:	4b3a      	ldr	r3, [pc, #232]	; (8002950 <sampling+0xc28>)
 8002868:	881b      	ldrh	r3, [r3, #0]
 800286a:	4413      	add	r3, r2
 800286c:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 8002870:	f102 020e 	add.w	r2, r2, #14
 8002874:	8013      	strh	r3, [r2, #0]

sampling_position=(i>>6);
 8002876:	4b34      	ldr	r3, [pc, #208]	; (8002948 <sampling+0xc20>)
 8002878:	881b      	ldrh	r3, [r3, #0]
 800287a:	099b      	lsrs	r3, r3, #6
 800287c:	b29b      	uxth	r3, r3
 800287e:	b2da      	uxtb	r2, r3
 8002880:	4b34      	ldr	r3, [pc, #208]	; (8002954 <sampling+0xc2c>)
 8002882:	701a      	strb	r2, [r3, #0]
// filter 1
if (		(note_toggler[i>>5]	)==(1<<(i&31)	)) 				{ADSR[0].attack_trigger =0;  trigger_counter++; trigger_counter=trigger_counter&1023  ;}
 8002884:	4b30      	ldr	r3, [pc, #192]	; (8002948 <sampling+0xc20>)
 8002886:	881b      	ldrh	r3, [r3, #0]
 8002888:	095b      	lsrs	r3, r3, #5
 800288a:	b29b      	uxth	r3, r3
 800288c:	009b      	lsls	r3, r3, #2
 800288e:	f503 5384 	add.w	r3, r3, #4224	; 0x1080
 8002892:	443b      	add	r3, r7
 8002894:	f853 3c64 	ldr.w	r3, [r3, #-100]
 8002898:	4a2b      	ldr	r2, [pc, #172]	; (8002948 <sampling+0xc20>)
 800289a:	8812      	ldrh	r2, [r2, #0]
 800289c:	f002 021f 	and.w	r2, r2, #31
 80028a0:	2101      	movs	r1, #1
 80028a2:	fa01 f202 	lsl.w	r2, r1, r2
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d10f      	bne.n	80028ca <sampling+0xba2>
 80028aa:	4b2b      	ldr	r3, [pc, #172]	; (8002958 <sampling+0xc30>)
 80028ac:	2200      	movs	r2, #0
 80028ae:	711a      	strb	r2, [r3, #4]
 80028b0:	4b2a      	ldr	r3, [pc, #168]	; (800295c <sampling+0xc34>)
 80028b2:	881b      	ldrh	r3, [r3, #0]
 80028b4:	3301      	adds	r3, #1
 80028b6:	b29a      	uxth	r2, r3
 80028b8:	4b28      	ldr	r3, [pc, #160]	; (800295c <sampling+0xc34>)
 80028ba:	801a      	strh	r2, [r3, #0]
 80028bc:	4b27      	ldr	r3, [pc, #156]	; (800295c <sampling+0xc34>)
 80028be:	881b      	ldrh	r3, [r3, #0]
 80028c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80028c4:	b29a      	uxth	r2, r3
 80028c6:	4b25      	ldr	r3, [pc, #148]	; (800295c <sampling+0xc34>)
 80028c8:	801a      	strh	r2, [r3, #0]
//sample_Accu[1]=input_holder[i];

//sample_Accu[1]=(sample_Accu[1]-2020)<<14; // shift to correct level

//sample_Accu[1]=sample_Accu[1]-60000;
sample_Accu[1]=play_holder1[i];  // sine input
 80028ca:	4b1f      	ldr	r3, [pc, #124]	; (8002948 <sampling+0xc20>)
 80028cc:	881b      	ldrh	r3, [r3, #0]
 80028ce:	461a      	mov	r2, r3
 80028d0:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 80028d4:	f6a3 037c 	subw	r3, r3, #2172	; 0x87c
 80028d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028dc:	4a20      	ldr	r2, [pc, #128]	; (8002960 <sampling+0xc38>)
 80028de:	6053      	str	r3, [r2, #4]
sample_Accu[3]=play_holder2[i] ; // saw
 80028e0:	4b19      	ldr	r3, [pc, #100]	; (8002948 <sampling+0xc20>)
 80028e2:	881b      	ldrh	r3, [r3, #0]
 80028e4:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80028e8:	009b      	lsls	r3, r3, #2
 80028ea:	4413      	add	r3, r2
 80028ec:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 80028f0:	4a1b      	ldr	r2, [pc, #108]	; (8002960 <sampling+0xc38>)
 80028f2:	60d3      	str	r3, [r2, #12]

// this section is about 100 tmr cycles

freq_point[0]=freq_pointer[0] [sampling_position];; // load up coeffs
 80028f4:	4b17      	ldr	r3, [pc, #92]	; (8002954 <sampling+0xc2c>)
 80028f6:	781b      	ldrb	r3, [r3, #0]
 80028f8:	4a1a      	ldr	r2, [pc, #104]	; (8002964 <sampling+0xc3c>)
 80028fa:	009b      	lsls	r3, r3, #2
 80028fc:	4413      	add	r3, r2
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a19      	ldr	r2, [pc, #100]	; (8002968 <sampling+0xc40>)
 8002902:	6013      	str	r3, [r2, #0]
//freq_point[1]=freq_pointer[1] [sampling_position];
freq_point[2]=freq_pointer[2] [sampling_position];  // ok , array was too short
 8002904:	4b13      	ldr	r3, [pc, #76]	; (8002954 <sampling+0xc2c>)
 8002906:	781b      	ldrb	r3, [r3, #0]
 8002908:	4a16      	ldr	r2, [pc, #88]	; (8002964 <sampling+0xc3c>)
 800290a:	3312      	adds	r3, #18
 800290c:	009b      	lsls	r3, r3, #2
 800290e:	4413      	add	r3, r2
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a15      	ldr	r2, [pc, #84]	; (8002968 <sampling+0xc40>)
 8002914:	6093      	str	r3, [r2, #8]
//freq_point[3]=freq_pointer[3] [sampling_position];
//freq_point[0]=0.5;  //was ok with this
	//	freq_point[2]=0.5;


adsr_level[3] = adsr_lut	[i>>1];
 8002916:	4b0c      	ldr	r3, [pc, #48]	; (8002948 <sampling+0xc20>)
 8002918:	881b      	ldrh	r3, [r3, #0]
 800291a:	085b      	lsrs	r3, r3, #1
 800291c:	b29b      	uxth	r3, r3
 800291e:	4a13      	ldr	r2, [pc, #76]	; (800296c <sampling+0xc44>)
 8002920:	009b      	lsls	r3, r3, #2
 8002922:	4413      	add	r3, r2
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a12      	ldr	r2, [pc, #72]	; (8002970 <sampling+0xc48>)
 8002928:	60d3      	str	r3, [r2, #12]


if (freq_point[0]>1) freq_point[0]=1; else if (freq_point[0]<0) freq_point[0]=0;// just in case
 800292a:	4b0f      	ldr	r3, [pc, #60]	; (8002968 <sampling+0xc40>)
 800292c:	edd3 7a00 	vldr	s15, [r3]
 8002930:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002934:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800293c:	dd1a      	ble.n	8002974 <sampling+0xc4c>
 800293e:	4b0a      	ldr	r3, [pc, #40]	; (8002968 <sampling+0xc40>)
 8002940:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002944:	601a      	str	r2, [r3, #0]
 8002946:	e021      	b.n	800298c <sampling+0xc64>
 8002948:	20000ac4 	.word	0x20000ac4
 800294c:	200027c0 	.word	0x200027c0
 8002950:	20000ac2 	.word	0x20000ac2
 8002954:	20003af4 	.word	0x20003af4
 8002958:	20002d1c 	.word	0x20002d1c
 800295c:	20002028 	.word	0x20002028
 8002960:	20000aa4 	.word	0x20000aa4
 8002964:	20001f98 	.word	0x20001f98
 8002968:	20001f88 	.word	0x20001f88
 800296c:	20001ad8 	.word	0x20001ad8
 8002970:	2000278c 	.word	0x2000278c
 8002974:	4bac      	ldr	r3, [pc, #688]	; (8002c28 <sampling+0xf00>)
 8002976:	edd3 7a00 	vldr	s15, [r3]
 800297a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800297e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002982:	d503      	bpl.n	800298c <sampling+0xc64>
 8002984:	4ba8      	ldr	r3, [pc, #672]	; (8002c28 <sampling+0xf00>)
 8002986:	f04f 0200 	mov.w	r2, #0
 800298a:	601a      	str	r2, [r3, #0]
		//freq_point[0]=0.50;
		freq_point[1]=1-freq_point[0];
 800298c:	4ba6      	ldr	r3, [pc, #664]	; (8002c28 <sampling+0xf00>)
 800298e:	edd3 7a00 	vldr	s15, [r3]
 8002992:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002996:	ee77 7a67 	vsub.f32	s15, s14, s15
 800299a:	4ba3      	ldr	r3, [pc, #652]	; (8002c28 <sampling+0xf00>)
 800299c:	edc3 7a01 	vstr	s15, [r3, #4]

		//int16_t  ADSR[0].buffer_temp2=lfo_out [1] [i>>6];

		//ADSR[0].buffer_temp2=ADSR[0].buffer_temp2-8195;
		//sample_Accu[1] = sample_Accu[1] *lfo_out [0] [i>>6];     // vol lfo
		sample_Accu[1] = sample_Accu[1] ;
 80029a0:	4ba2      	ldr	r3, [pc, #648]	; (8002c2c <sampling+0xf04>)
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	4aa1      	ldr	r2, [pc, #644]	; (8002c2c <sampling+0xf04>)
 80029a6:	6053      	str	r3, [r2, #4]

		filter_accus[1]=sample_Accu[1]; // saw
 80029a8:	4ba0      	ldr	r3, [pc, #640]	; (8002c2c <sampling+0xf04>)
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	ee07 3a90 	vmov	s15, r3
 80029b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029b4:	4b9e      	ldr	r3, [pc, #632]	; (8002c30 <sampling+0xf08>)
 80029b6:	edc3 7a01 	vstr	s15, [r3, #4]
	//	filter_accus[1]=	filter_accus[1]*adsr_level[3][sampling_position];
		//filter_accus[1]=	filter_accus[1]*adsr_level[3];

		filter_accus[2]=(filter_accus[1]*freq_point[0])+(filter_accus[2]*freq_point[1]);					// maybe allow bandpass insted of lpf
 80029ba:	4b9d      	ldr	r3, [pc, #628]	; (8002c30 <sampling+0xf08>)
 80029bc:	ed93 7a01 	vldr	s14, [r3, #4]
 80029c0:	4b99      	ldr	r3, [pc, #612]	; (8002c28 <sampling+0xf00>)
 80029c2:	edd3 7a00 	vldr	s15, [r3]
 80029c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80029ca:	4b99      	ldr	r3, [pc, #612]	; (8002c30 <sampling+0xf08>)
 80029cc:	edd3 6a02 	vldr	s13, [r3, #8]
 80029d0:	4b95      	ldr	r3, [pc, #596]	; (8002c28 <sampling+0xf00>)
 80029d2:	edd3 7a01 	vldr	s15, [r3, #4]
 80029d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029de:	4b94      	ldr	r3, [pc, #592]	; (8002c30 <sampling+0xf08>)
 80029e0:	edc3 7a02 	vstr	s15, [r3, #8]
		filter_accus[3]=(filter_accus[2]*freq_point[0])+(filter_accus[3]*freq_point[1]);
 80029e4:	4b92      	ldr	r3, [pc, #584]	; (8002c30 <sampling+0xf08>)
 80029e6:	ed93 7a02 	vldr	s14, [r3, #8]
 80029ea:	4b8f      	ldr	r3, [pc, #572]	; (8002c28 <sampling+0xf00>)
 80029ec:	edd3 7a00 	vldr	s15, [r3]
 80029f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80029f4:	4b8e      	ldr	r3, [pc, #568]	; (8002c30 <sampling+0xf08>)
 80029f6:	edd3 6a03 	vldr	s13, [r3, #12]
 80029fa:	4b8b      	ldr	r3, [pc, #556]	; (8002c28 <sampling+0xf00>)
 80029fc:	edd3 7a01 	vldr	s15, [r3, #4]
 8002a00:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a08:	4b89      	ldr	r3, [pc, #548]	; (8002c30 <sampling+0xf08>)
 8002a0a:	edc3 7a03 	vstr	s15, [r3, #12]
		filter_accus[4]=(filter_accus[3]*freq_point[0])+(filter_accus[4]*freq_point[1]);
 8002a0e:	4b88      	ldr	r3, [pc, #544]	; (8002c30 <sampling+0xf08>)
 8002a10:	ed93 7a03 	vldr	s14, [r3, #12]
 8002a14:	4b84      	ldr	r3, [pc, #528]	; (8002c28 <sampling+0xf00>)
 8002a16:	edd3 7a00 	vldr	s15, [r3]
 8002a1a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a1e:	4b84      	ldr	r3, [pc, #528]	; (8002c30 <sampling+0xf08>)
 8002a20:	edd3 6a04 	vldr	s13, [r3, #16]
 8002a24:	4b80      	ldr	r3, [pc, #512]	; (8002c28 <sampling+0xf00>)
 8002a26:	edd3 7a01 	vldr	s15, [r3, #4]
 8002a2a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a32:	4b7f      	ldr	r3, [pc, #508]	; (8002c30 <sampling+0xf08>)
 8002a34:	edc3 7a04 	vstr	s15, [r3, #16]
		filter_accus[5]=(filter_accus[4]*freq_point[0])+(filter_accus[5]*freq_point[1]);
 8002a38:	4b7d      	ldr	r3, [pc, #500]	; (8002c30 <sampling+0xf08>)
 8002a3a:	ed93 7a04 	vldr	s14, [r3, #16]
 8002a3e:	4b7a      	ldr	r3, [pc, #488]	; (8002c28 <sampling+0xf00>)
 8002a40:	edd3 7a00 	vldr	s15, [r3]
 8002a44:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a48:	4b79      	ldr	r3, [pc, #484]	; (8002c30 <sampling+0xf08>)
 8002a4a:	edd3 6a05 	vldr	s13, [r3, #20]
 8002a4e:	4b76      	ldr	r3, [pc, #472]	; (8002c28 <sampling+0xf00>)
 8002a50:	edd3 7a01 	vldr	s15, [r3, #4]
 8002a54:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a5c:	4b74      	ldr	r3, [pc, #464]	; (8002c30 <sampling+0xf08>)
 8002a5e:	edc3 7a05 	vstr	s15, [r3, #20]
		filter_hold[0]=(filter_accus[5]+filter_accus[11])*0.5; //half sample , nice
 8002a62:	4b73      	ldr	r3, [pc, #460]	; (8002c30 <sampling+0xf08>)
 8002a64:	ed93 7a05 	vldr	s14, [r3, #20]
 8002a68:	4b71      	ldr	r3, [pc, #452]	; (8002c30 <sampling+0xf08>)
 8002a6a:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002a6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a72:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002a76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a7a:	4b6e      	ldr	r3, [pc, #440]	; (8002c34 <sampling+0xf0c>)
 8002a7c:	edc3 7a00 	vstr	s15, [r3]
		sample_Accu[0] =filter_accus[5]; // out
 8002a80:	4b6b      	ldr	r3, [pc, #428]	; (8002c30 <sampling+0xf08>)
 8002a82:	edd3 7a05 	vldr	s15, [r3, #20]
 8002a86:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a8a:	ee17 2a90 	vmov	r2, s15
 8002a8e:	4b67      	ldr	r3, [pc, #412]	; (8002c2c <sampling+0xf04>)
 8002a90:	601a      	str	r2, [r3, #0]
		filter_accus[11]=filter_accus[5]; //write back new value
 8002a92:	4b67      	ldr	r3, [pc, #412]	; (8002c30 <sampling+0xf08>)
 8002a94:	695b      	ldr	r3, [r3, #20]
 8002a96:	4a66      	ldr	r2, [pc, #408]	; (8002c30 <sampling+0xf08>)
 8002a98:	62d3      	str	r3, [r2, #44]	; 0x2c
		//sample_Accu[0] =sample_Accu[1];

		//filter 2
		sample_Accu[3]=play_holder2[i] >>5; // sine
 8002a9a:	4b67      	ldr	r3, [pc, #412]	; (8002c38 <sampling+0xf10>)
 8002a9c:	881b      	ldrh	r3, [r3, #0]
 8002a9e:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002aa2:	009b      	lsls	r3, r3, #2
 8002aa4:	4413      	add	r3, r2
 8002aa6:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 8002aaa:	115b      	asrs	r3, r3, #5
 8002aac:	4a5f      	ldr	r2, [pc, #380]	; (8002c2c <sampling+0xf04>)
 8002aae:	60d3      	str	r3, [r2, #12]


				if (freq_point[2]>1) freq_point[2]=1;
 8002ab0:	4b5d      	ldr	r3, [pc, #372]	; (8002c28 <sampling+0xf00>)
 8002ab2:	edd3 7a02 	vldr	s15, [r3, #8]
 8002ab6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002aba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002abe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ac2:	dd03      	ble.n	8002acc <sampling+0xda4>
 8002ac4:	4b58      	ldr	r3, [pc, #352]	; (8002c28 <sampling+0xf00>)
 8002ac6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002aca:	609a      	str	r2, [r3, #8]

				freq_point[3]=1-freq_point[2];
 8002acc:	4b56      	ldr	r3, [pc, #344]	; (8002c28 <sampling+0xf00>)
 8002ace:	edd3 7a02 	vldr	s15, [r3, #8]
 8002ad2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002ad6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ada:	4b53      	ldr	r3, [pc, #332]	; (8002c28 <sampling+0xf00>)
 8002adc:	edc3 7a03 	vstr	s15, [r3, #12]
				filter_accus[6]=sample_Accu[3];
 8002ae0:	4b52      	ldr	r3, [pc, #328]	; (8002c2c <sampling+0xf04>)
 8002ae2:	68db      	ldr	r3, [r3, #12]
 8002ae4:	ee07 3a90 	vmov	s15, r3
 8002ae8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002aec:	4b50      	ldr	r3, [pc, #320]	; (8002c30 <sampling+0xf08>)
 8002aee:	edc3 7a06 	vstr	s15, [r3, #24]
			//	filter_accus[6]= filter_accus[6]*adsr_level[3]; // add adsr envelope

				filter_accus[7]=(filter_accus[6]*freq_point[2])+(filter_accus[7]*freq_point[3]);
 8002af2:	4b4f      	ldr	r3, [pc, #316]	; (8002c30 <sampling+0xf08>)
 8002af4:	ed93 7a06 	vldr	s14, [r3, #24]
 8002af8:	4b4b      	ldr	r3, [pc, #300]	; (8002c28 <sampling+0xf00>)
 8002afa:	edd3 7a02 	vldr	s15, [r3, #8]
 8002afe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b02:	4b4b      	ldr	r3, [pc, #300]	; (8002c30 <sampling+0xf08>)
 8002b04:	edd3 6a07 	vldr	s13, [r3, #28]
 8002b08:	4b47      	ldr	r3, [pc, #284]	; (8002c28 <sampling+0xf00>)
 8002b0a:	edd3 7a03 	vldr	s15, [r3, #12]
 8002b0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b16:	4b46      	ldr	r3, [pc, #280]	; (8002c30 <sampling+0xf08>)
 8002b18:	edc3 7a07 	vstr	s15, [r3, #28]
				filter_accus[8]=(filter_accus[7]*freq_point[2])+(filter_accus[8]*freq_point[3]);
 8002b1c:	4b44      	ldr	r3, [pc, #272]	; (8002c30 <sampling+0xf08>)
 8002b1e:	ed93 7a07 	vldr	s14, [r3, #28]
 8002b22:	4b41      	ldr	r3, [pc, #260]	; (8002c28 <sampling+0xf00>)
 8002b24:	edd3 7a02 	vldr	s15, [r3, #8]
 8002b28:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b2c:	4b40      	ldr	r3, [pc, #256]	; (8002c30 <sampling+0xf08>)
 8002b2e:	edd3 6a08 	vldr	s13, [r3, #32]
 8002b32:	4b3d      	ldr	r3, [pc, #244]	; (8002c28 <sampling+0xf00>)
 8002b34:	edd3 7a03 	vldr	s15, [r3, #12]
 8002b38:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b40:	4b3b      	ldr	r3, [pc, #236]	; (8002c30 <sampling+0xf08>)
 8002b42:	edc3 7a08 	vstr	s15, [r3, #32]
				filter_accus[9]=(filter_accus[8]*freq_point[2])+(filter_accus[9]*freq_point[3]);
 8002b46:	4b3a      	ldr	r3, [pc, #232]	; (8002c30 <sampling+0xf08>)
 8002b48:	ed93 7a08 	vldr	s14, [r3, #32]
 8002b4c:	4b36      	ldr	r3, [pc, #216]	; (8002c28 <sampling+0xf00>)
 8002b4e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002b52:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b56:	4b36      	ldr	r3, [pc, #216]	; (8002c30 <sampling+0xf08>)
 8002b58:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8002b5c:	4b32      	ldr	r3, [pc, #200]	; (8002c28 <sampling+0xf00>)
 8002b5e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002b62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b6a:	4b31      	ldr	r3, [pc, #196]	; (8002c30 <sampling+0xf08>)
 8002b6c:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
				filter_accus[10]=(filter_accus[9]*freq_point[2])+(filter_accus[10]*freq_point[3]);
 8002b70:	4b2f      	ldr	r3, [pc, #188]	; (8002c30 <sampling+0xf08>)
 8002b72:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8002b76:	4b2c      	ldr	r3, [pc, #176]	; (8002c28 <sampling+0xf00>)
 8002b78:	edd3 7a02 	vldr	s15, [r3, #8]
 8002b7c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b80:	4b2b      	ldr	r3, [pc, #172]	; (8002c30 <sampling+0xf08>)
 8002b82:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8002b86:	4b28      	ldr	r3, [pc, #160]	; (8002c28 <sampling+0xf00>)
 8002b88:	edd3 7a03 	vldr	s15, [r3, #12]
 8002b8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b94:	4b26      	ldr	r3, [pc, #152]	; (8002c30 <sampling+0xf08>)
 8002b96:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
				filter_hold[1]=(filter_accus[10]+filter_accus[12])*0.5; //half sample
 8002b9a:	4b25      	ldr	r3, [pc, #148]	; (8002c30 <sampling+0xf08>)
 8002b9c:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8002ba0:	4b23      	ldr	r3, [pc, #140]	; (8002c30 <sampling+0xf08>)
 8002ba2:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8002ba6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002baa:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002bae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bb2:	4b20      	ldr	r3, [pc, #128]	; (8002c34 <sampling+0xf0c>)
 8002bb4:	edc3 7a01 	vstr	s15, [r3, #4]
				sample_Accu[2] =filter_accus[10]; //out
 8002bb8:	4b1d      	ldr	r3, [pc, #116]	; (8002c30 <sampling+0xf08>)
 8002bba:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8002bbe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002bc2:	ee17 2a90 	vmov	r2, s15
 8002bc6:	4b19      	ldr	r3, [pc, #100]	; (8002c2c <sampling+0xf04>)
 8002bc8:	609a      	str	r2, [r3, #8]
				filter_accus[12]=filter_accus[10]; //write back new value
 8002bca:	4b19      	ldr	r3, [pc, #100]	; (8002c30 <sampling+0xf08>)
 8002bcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bce:	4a18      	ldr	r2, [pc, #96]	; (8002c30 <sampling+0xf08>)
 8002bd0:	6313      	str	r3, [r2, #48]	; 0x30


filter_Accu=0;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 8002bd8:	f102 0218 	add.w	r2, r2, #24
 8002bdc:	6013      	str	r3, [r2, #0]
filter_Accu=(sample_Accu[0]+sample_Accu[2])>>8; //filter + drum out
 8002bde:	4b13      	ldr	r3, [pc, #76]	; (8002c2c <sampling+0xf04>)
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	4b12      	ldr	r3, [pc, #72]	; (8002c2c <sampling+0xf04>)
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	4413      	add	r3, r2
 8002be8:	121b      	asrs	r3, r3, #8
 8002bea:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 8002bee:	f102 0218 	add.w	r2, r2, #24
 8002bf2:	6013      	str	r3, [r2, #0]
//filter_Accu=(sample_Accu[1]+sample_Accu[3])>>8; //filter + drum out ,clean out
 //filter_Accu=sample_Accu[1]>>7;

// filter_Accu=sample_Accu[2]>>11;
//filter_Accu=(sample_Accu[1]>>7)+(sample_Accu[3]>>8); //filter + drum out
 if (one_shot!=199)   one_shot++;  //play one attack then stop
 8002bf4:	4b11      	ldr	r3, [pc, #68]	; (8002c3c <sampling+0xf14>)
 8002bf6:	781b      	ldrb	r3, [r3, #0]
 8002bf8:	2bc7      	cmp	r3, #199	; 0xc7
 8002bfa:	d005      	beq.n	8002c08 <sampling+0xee0>
 8002bfc:	4b0f      	ldr	r3, [pc, #60]	; (8002c3c <sampling+0xf14>)
 8002bfe:	781b      	ldrb	r3, [r3, #0]
 8002c00:	3301      	adds	r3, #1
 8002c02:	b2da      	uxtb	r2, r3
 8002c04:	4b0d      	ldr	r3, [pc, #52]	; (8002c3c <sampling+0xf14>)
 8002c06:	701a      	strb	r2, [r3, #0]

 if (filter_Accu>0xFFFF) filter_Accu=0xFFFF; else if (filter_Accu<-65535) filter_Accu=-65535;  // limiter to 16 bits
 8002c08:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 8002c0c:	f103 0318 	add.w	r3, r3, #24
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c16:	db13      	blt.n	8002c40 <sampling+0xf18>
 8002c18:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c1c:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 8002c20:	f102 0218 	add.w	r2, r2, #24
 8002c24:	6013      	str	r3, [r2, #0]
 8002c26:	e019      	b.n	8002c5c <sampling+0xf34>
 8002c28:	20001f88 	.word	0x20001f88
 8002c2c:	20000aa4 	.word	0x20000aa4
 8002c30:	20001f38 	.word	0x20001f38
 8002c34:	20001f74 	.word	0x20001f74
 8002c38:	20000ac4 	.word	0x20000ac4
 8002c3c:	20001f0c 	.word	0x20001f0c
 8002c40:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 8002c44:	f103 0318 	add.w	r3, r3, #24
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002c4e:	dc05      	bgt.n	8002c5c <sampling+0xf34>
 8002c50:	4b1b      	ldr	r3, [pc, #108]	; (8002cc0 <sampling+0xf98>)
 8002c52:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 8002c56:	f102 0218 	add.w	r2, r2, #24
 8002c5a:	6013      	str	r3, [r2, #0]


 play_sample[i_total]=(filter_Accu>>6)+1024;   // final output disable for now 2544
 8002c5c:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 8002c60:	f103 0318 	add.w	r3, r3, #24
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	119b      	asrs	r3, r3, #6
 8002c68:	b29a      	uxth	r2, r3
 8002c6a:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 8002c6e:	f103 030e 	add.w	r3, r3, #14
 8002c72:	881b      	ldrh	r3, [r3, #0]
 8002c74:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002c78:	b291      	uxth	r1, r2
 8002c7a:	4a12      	ldr	r2, [pc, #72]	; (8002cc4 <sampling+0xf9c>)
 8002c7c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
for (i=0;i<512;i++) {    // this should write 512 bytes , or about 15ms buffer ,oscillators , filters and final out ,slow 133
 8002c80:	4b11      	ldr	r3, [pc, #68]	; (8002cc8 <sampling+0xfa0>)
 8002c82:	881b      	ldrh	r3, [r3, #0]
 8002c84:	3301      	adds	r3, #1
 8002c86:	b29a      	uxth	r2, r3
 8002c88:	4b0f      	ldr	r3, [pc, #60]	; (8002cc8 <sampling+0xfa0>)
 8002c8a:	801a      	strh	r2, [r3, #0]
 8002c8c:	4b0e      	ldr	r3, [pc, #56]	; (8002cc8 <sampling+0xfa0>)
 8002c8e:	881b      	ldrh	r3, [r3, #0]
 8002c90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c94:	f4ff ade5 	bcc.w	8002862 <sampling+0xb3a>
} // end of filer


//time_final=time_proc;   // in samples

if (bank_write)   error_count++;  // if bank write is high it means too much stall here
 8002c98:	4b0c      	ldr	r3, [pc, #48]	; (8002ccc <sampling+0xfa4>)
 8002c9a:	881b      	ldrh	r3, [r3, #0]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d005      	beq.n	8002cac <sampling+0xf84>
 8002ca0:	4b0b      	ldr	r3, [pc, #44]	; (8002cd0 <sampling+0xfa8>)
 8002ca2:	881b      	ldrh	r3, [r3, #0]
 8002ca4:	3301      	adds	r3, #1
 8002ca6:	b29a      	uxth	r2, r3
 8002ca8:	4b09      	ldr	r3, [pc, #36]	; (8002cd0 <sampling+0xfa8>)
 8002caa:	801a      	strh	r2, [r3, #0]
time_final[0]=time_proc;
 8002cac:	4b09      	ldr	r3, [pc, #36]	; (8002cd4 <sampling+0xfac>)
 8002cae:	881a      	ldrh	r2, [r3, #0]
 8002cb0:	4b09      	ldr	r3, [pc, #36]	; (8002cd8 <sampling+0xfb0>)
 8002cb2:	801a      	strh	r2, [r3, #0]


//bank_write=0;   /// total 320 sample time (39khz)
}
 8002cb4:	bf00      	nop
 8002cb6:	f507 5784 	add.w	r7, r7, #4224	; 0x1080
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bdb0      	pop	{r4, r5, r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	ffff0001 	.word	0xffff0001
 8002cc4:	20000ac8 	.word	0x20000ac8
 8002cc8:	20000ac4 	.word	0x20000ac4
 8002ccc:	200001b2 	.word	0x200001b2
 8002cd0:	20002bda 	.word	0x20002bda
 8002cd4:	20002bd8 	.word	0x20002bd8
 8002cd8:	20002bd4 	.word	0x20002bd4

08002cdc <sine_count>:
mask_result=mask_tempB &1;


}

void sine_count(void) {         // sine_out is the output 9  bit  , works
 8002cdc:	b480      	push	{r7}
 8002cde:	b085      	sub	sp, #20
 8002ce0:	af00      	add	r7, sp, #0
int32_t sine_tempA;
int32_t sine_tempB;
int8_t sine_frac;


sine_counter=(sine_counterB>>5);  // up countr controlled by counter
 8002ce2:	4b2f      	ldr	r3, [pc, #188]	; (8002da0 <sine_count+0xc4>)
 8002ce4:	881b      	ldrh	r3, [r3, #0]
 8002ce6:	095b      	lsrs	r3, r3, #5
 8002ce8:	b29a      	uxth	r2, r3
 8002cea:	4b2e      	ldr	r3, [pc, #184]	; (8002da4 <sine_count+0xc8>)
 8002cec:	801a      	strh	r2, [r3, #0]
sine_frac=sine_counterB & 31;  // grab last 5 bits, actual position for linear interpol,fractional
 8002cee:	4b2c      	ldr	r3, [pc, #176]	; (8002da0 <sine_count+0xc4>)
 8002cf0:	881b      	ldrh	r3, [r3, #0]
 8002cf2:	b25b      	sxtb	r3, r3
 8002cf4:	f003 031f 	and.w	r3, r3, #31
 8002cf8:	73fb      	strb	r3, [r7, #15]

	if (sine_counter>sine_length) sine_counter = sine_length;		// seems to be faster than using a for loop to calculate both values
 8002cfa:	4b2a      	ldr	r3, [pc, #168]	; (8002da4 <sine_count+0xc8>)
 8002cfc:	881a      	ldrh	r2, [r3, #0]
 8002cfe:	4b2a      	ldr	r3, [pc, #168]	; (8002da8 <sine_count+0xcc>)
 8002d00:	881b      	ldrh	r3, [r3, #0]
 8002d02:	429a      	cmp	r2, r3
 8002d04:	d903      	bls.n	8002d0e <sine_count+0x32>
 8002d06:	4b28      	ldr	r3, [pc, #160]	; (8002da8 <sine_count+0xcc>)
 8002d08:	881a      	ldrh	r2, [r3, #0]
 8002d0a:	4b26      	ldr	r3, [pc, #152]	; (8002da4 <sine_count+0xc8>)
 8002d0c:	801a      	strh	r2, [r3, #0]

	sine_out = sine_block[sine_counter];  // 0- 40000
 8002d0e:	4b25      	ldr	r3, [pc, #148]	; (8002da4 <sine_count+0xc8>)
 8002d10:	881b      	ldrh	r3, [r3, #0]
 8002d12:	461a      	mov	r2, r3
 8002d14:	4b25      	ldr	r3, [pc, #148]	; (8002dac <sine_count+0xd0>)
 8002d16:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002d1a:	461a      	mov	r2, r3
 8002d1c:	4b24      	ldr	r3, [pc, #144]	; (8002db0 <sine_count+0xd4>)
 8002d1e:	601a      	str	r2, [r3, #0]
	sine_tempA=sine_out; // grab first value , needs to be always plus
 8002d20:	4b23      	ldr	r3, [pc, #140]	; (8002db0 <sine_count+0xd4>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	60bb      	str	r3, [r7, #8]
	sine_tempA=sine_tempA-20000; //convert to signed
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	f5a3 439c 	sub.w	r3, r3, #19968	; 0x4e00
 8002d2c:	3b20      	subs	r3, #32
 8002d2e:	60bb      	str	r3, [r7, #8]

	sine_counter++;
 8002d30:	4b1c      	ldr	r3, [pc, #112]	; (8002da4 <sine_count+0xc8>)
 8002d32:	881b      	ldrh	r3, [r3, #0]
 8002d34:	3301      	adds	r3, #1
 8002d36:	b29a      	uxth	r2, r3
 8002d38:	4b1a      	ldr	r3, [pc, #104]	; (8002da4 <sine_count+0xc8>)
 8002d3a:	801a      	strh	r2, [r3, #0]
	if (sine_counter>=sine_length)  sine_counter=0; // set to sample length
 8002d3c:	4b19      	ldr	r3, [pc, #100]	; (8002da4 <sine_count+0xc8>)
 8002d3e:	881a      	ldrh	r2, [r3, #0]
 8002d40:	4b19      	ldr	r3, [pc, #100]	; (8002da8 <sine_count+0xcc>)
 8002d42:	881b      	ldrh	r3, [r3, #0]
 8002d44:	429a      	cmp	r2, r3
 8002d46:	d302      	bcc.n	8002d4e <sine_count+0x72>
 8002d48:	4b16      	ldr	r3, [pc, #88]	; (8002da4 <sine_count+0xc8>)
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	801a      	strh	r2, [r3, #0]

			sine_out = sine_block[sine_counter];  // grab second value
 8002d4e:	4b15      	ldr	r3, [pc, #84]	; (8002da4 <sine_count+0xc8>)
 8002d50:	881b      	ldrh	r3, [r3, #0]
 8002d52:	461a      	mov	r2, r3
 8002d54:	4b15      	ldr	r3, [pc, #84]	; (8002dac <sine_count+0xd0>)
 8002d56:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002d5a:	461a      	mov	r2, r3
 8002d5c:	4b14      	ldr	r3, [pc, #80]	; (8002db0 <sine_count+0xd4>)
 8002d5e:	601a      	str	r2, [r3, #0]

		sine_tempB=sine_out; // grab first value
 8002d60:	4b13      	ldr	r3, [pc, #76]	; (8002db0 <sine_count+0xd4>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	607b      	str	r3, [r7, #4]
			sine_tempB=sine_tempB-20000;  // convert to signed and +256 to -256
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	f5a3 439c 	sub.w	r3, r3, #19968	; 0x4e00
 8002d6c:	3b20      	subs	r3, #32
 8002d6e:	607b      	str	r3, [r7, #4]

			sine_tempB=	sine_tempB-sine_tempA;   // calculate fraction then add
 8002d70:	687a      	ldr	r2, [r7, #4]
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	1ad3      	subs	r3, r2, r3
 8002d76:	607b      	str	r3, [r7, #4]
			sine_tempB=sine_tempB>>5; // div 32 or 32 upsample
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	115b      	asrs	r3, r3, #5
 8002d7c:	607b      	str	r3, [r7, #4]

			sine_tempB=sine_tempB*sine_frac; // mult by steps , can overshoot !!
 8002d7e:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	fb02 f303 	mul.w	r3, r2, r3
 8002d88:	607b      	str	r3, [r7, #4]

			sine_out=(sine_tempA+sine_tempB);   // add back to start value -20k-20k  or about 16bit
 8002d8a:	68ba      	ldr	r2, [r7, #8]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	4413      	add	r3, r2
 8002d90:	4a07      	ldr	r2, [pc, #28]	; (8002db0 <sine_count+0xd4>)
 8002d92:	6013      	str	r3, [r2, #0]
			//sine_tempA=sine_tempA; //needs

			//sine_out=sine_tempA;


}
 8002d94:	bf00      	nop
 8002d96:	3714      	adds	r7, #20
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9e:	4770      	bx	lr
 8002da0:	20000a8a 	.word	0x20000a8a
 8002da4:	20000a88 	.word	0x20000a88
 8002da8:	20000142 	.word	0x20000142
 8002dac:	0800a420 	.word	0x0800a420
 8002db0:	20000a8c 	.word	0x20000a8c
 8002db4:	00000000 	.word	0x00000000

08002db8 <LFO_source>:


void LFO_source(void){     // lfo
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b088      	sub	sp, #32
 8002dbc:	af00      	add	r7, sp, #0


float	freq_temp=0;
 8002dbe:	f04f 0300 	mov.w	r3, #0
 8002dc2:	613b      	str	r3, [r7, #16]
float 	freq2_temp=0;
 8002dc4:	f04f 0300 	mov.w	r3, #0
 8002dc8:	61fb      	str	r3, [r7, #28]
uint8_t l ;
float offset=0;
 8002dca:	f04f 0300 	mov.w	r3, #0
 8002dce:	60fb      	str	r3, [r7, #12]
uint32_t lfo_accu_temp;
	uint32_t freq3_temp;
	uint32_t freq4_temp;

for (l=0;l<10;l++){   //current lfo setup , needs sampling position 0-8  and tempo_sync
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	76fb      	strb	r3, [r7, #27]
 8002dd4:	e0b8      	b.n	8002f48 <LFO_source+0x190>



	lfo_accu_temp=	lfo_accu[l][sampling_position];  // hold
 8002dd6:	7efa      	ldrb	r2, [r7, #27]
 8002dd8:	4b69      	ldr	r3, [pc, #420]	; (8002f80 <LFO_source+0x1c8>)
 8002dda:	781b      	ldrb	r3, [r3, #0]
 8002ddc:	4618      	mov	r0, r3
 8002dde:	4969      	ldr	r1, [pc, #420]	; (8002f84 <LFO_source+0x1cc>)
 8002de0:	4613      	mov	r3, r2
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	4413      	add	r3, r2
 8002de6:	005b      	lsls	r3, r3, #1
 8002de8:	4403      	add	r3, r0
 8002dea:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002dee:	617b      	str	r3, [r7, #20]

	freq3_temp=LFO[l].rate +1;  // rate. this needs a little log
 8002df0:	7efb      	ldrb	r3, [r7, #27]
 8002df2:	4a65      	ldr	r2, [pc, #404]	; (8002f88 <LFO_source+0x1d0>)
 8002df4:	015b      	lsls	r3, r3, #5
 8002df6:	4413      	add	r3, r2
 8002df8:	781b      	ldrb	r3, [r3, #0]
 8002dfa:	3301      	adds	r3, #1
 8002dfc:	60bb      	str	r3, [r7, #8]
		freq4_temp=freq3_temp*freq3_temp;  // multiply the rate +32 000 max
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	fb03 f303 	mul.w	r3, r3, r3
 8002e04:	607b      	str	r3, [r7, #4]


			freq3_temp=lfo_accu_temp+ freq4_temp;// get lfo value plus rate , will try to get related to tempo for easier sync , at potS 80?/8192/8notes/ 1 bar
 8002e06:	697a      	ldr	r2, [r7, #20]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	4413      	add	r3, r2
 8002e0c:	60bb      	str	r3, [r7, #8]


///  counts from -16k to +16 k   @ + 0.03125      to   +400    *10    or 13 ms *8 (10 hz ? fastest  )
		if (freq3_temp>62831) lfo_accu_temp=0; else lfo_accu_temp=freq3_temp; // write back value  counts -16000 to +16000
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	f24f 526f 	movw	r2, #62831	; 0xf56f
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d902      	bls.n	8002e1e <LFO_source+0x66>
 8002e18:	2300      	movs	r3, #0
 8002e1a:	617b      	str	r3, [r7, #20]
 8002e1c:	e001      	b.n	8002e22 <LFO_source+0x6a>
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	617b      	str	r3, [r7, #20]

		lfo_accu[l][sampling_position]=lfo_accu_temp;
 8002e22:	7efa      	ldrb	r2, [r7, #27]
 8002e24:	4b56      	ldr	r3, [pc, #344]	; (8002f80 <LFO_source+0x1c8>)
 8002e26:	781b      	ldrb	r3, [r3, #0]
 8002e28:	4618      	mov	r0, r3
 8002e2a:	4956      	ldr	r1, [pc, #344]	; (8002f84 <LFO_source+0x1cc>)
 8002e2c:	4613      	mov	r3, r2
 8002e2e:	009b      	lsls	r3, r3, #2
 8002e30:	4413      	add	r3, r2
 8002e32:	005b      	lsls	r3, r3, #1
 8002e34:	4403      	add	r3, r0
 8002e36:	697a      	ldr	r2, [r7, #20]
 8002e38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		freq_temp=lfo_accu_temp;
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	ee07 3a90 	vmov	s15, r3
 8002e42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e46:	edc7 7a04 	vstr	s15, [r7, #16]
		freq2_temp=(freq_temp*0.0001);  //0-360
 8002e4a:	6938      	ldr	r0, [r7, #16]
 8002e4c:	f7fd fc5a 	bl	8000704 <__aeabi_f2d>
 8002e50:	a349      	add	r3, pc, #292	; (adr r3, 8002f78 <LFO_source+0x1c0>)
 8002e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e56:	f7fd f9c7 	bl	80001e8 <__aeabi_dmul>
 8002e5a:	4602      	mov	r2, r0
 8002e5c:	460b      	mov	r3, r1
 8002e5e:	4610      	mov	r0, r2
 8002e60:	4619      	mov	r1, r3
 8002e62:	f7fd fca7 	bl	80007b4 <__aeabi_d2f>
 8002e66:	4603      	mov	r3, r0
 8002e68:	61fb      	str	r3, [r7, #28]
		freq_temp =arm_sin_f32(freq2_temp); // seems ok   , cmsis is ok  RADIANS !!!!!
 8002e6a:	ed97 0a07 	vldr	s0, [r7, #28]
 8002e6e:	f006 fde5 	bl	8009a3c <arm_sin_f32>
 8002e72:	ed87 0a04 	vstr	s0, [r7, #16]
		freq2_temp=freq_temp*LFO[l].depth*51;
 8002e76:	7efb      	ldrb	r3, [r7, #27]
 8002e78:	4a43      	ldr	r2, [pc, #268]	; (8002f88 <LFO_source+0x1d0>)
 8002e7a:	015b      	lsls	r3, r3, #5
 8002e7c:	4413      	add	r3, r2
 8002e7e:	3301      	adds	r3, #1
 8002e80:	781b      	ldrb	r3, [r3, #0]
 8002e82:	ee07 3a90 	vmov	s15, r3
 8002e86:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e8a:	edd7 7a04 	vldr	s15, [r7, #16]
 8002e8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e92:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8002f8c <LFO_source+0x1d4>
 8002e96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e9a:	edc7 7a07 	vstr	s15, [r7, #28]

		if (!LFO[l].offset)    LFO[l].offset=0;   // set to 64 if its at 0
 8002e9e:	7efb      	ldrb	r3, [r7, #27]
 8002ea0:	4a39      	ldr	r2, [pc, #228]	; (8002f88 <LFO_source+0x1d0>)
 8002ea2:	015b      	lsls	r3, r3, #5
 8002ea4:	4413      	add	r3, r2
 8002ea6:	3303      	adds	r3, #3
 8002ea8:	781b      	ldrb	r3, [r3, #0]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d106      	bne.n	8002ebc <LFO_source+0x104>
 8002eae:	7efb      	ldrb	r3, [r7, #27]
 8002eb0:	4a35      	ldr	r2, [pc, #212]	; (8002f88 <LFO_source+0x1d0>)
 8002eb2:	015b      	lsls	r3, r3, #5
 8002eb4:	4413      	add	r3, r2
 8002eb6:	3303      	adds	r3, #3
 8002eb8:	2200      	movs	r2, #0
 8002eba:	701a      	strb	r2, [r3, #0]
 		offset=(LFO[l].offset<<5)-2048; //  limit now for finetuning
 8002ebc:	7efb      	ldrb	r3, [r7, #27]
 8002ebe:	4a32      	ldr	r2, [pc, #200]	; (8002f88 <LFO_source+0x1d0>)
 8002ec0:	015b      	lsls	r3, r3, #5
 8002ec2:	4413      	add	r3, r2
 8002ec4:	3303      	adds	r3, #3
 8002ec6:	781b      	ldrb	r3, [r3, #0]
 8002ec8:	015b      	lsls	r3, r3, #5
 8002eca:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8002ece:	ee07 3a90 	vmov	s15, r3
 8002ed2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ed6:	edc7 7a03 	vstr	s15, [r7, #12]
			freq2_temp=(freq2_temp+offset);
 8002eda:	ed97 7a07 	vldr	s14, [r7, #28]
 8002ede:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ee2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ee6:	edc7 7a07 	vstr	s15, [r7, #28]

		if (freq2_temp>8195)  freq2_temp=8195;
 8002eea:	edd7 7a07 	vldr	s15, [r7, #28]
 8002eee:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8002f90 <LFO_source+0x1d8>
 8002ef2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ef6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002efa:	dd01      	ble.n	8002f00 <LFO_source+0x148>
 8002efc:	4b25      	ldr	r3, [pc, #148]	; (8002f94 <LFO_source+0x1dc>)
 8002efe:	61fb      	str	r3, [r7, #28]
		if (freq2_temp<-8195)  freq2_temp=-8195;   // clip to 13bit -/+ 8000
 8002f00:	edd7 7a07 	vldr	s15, [r7, #28]
 8002f04:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8002f98 <LFO_source+0x1e0>
 8002f08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f10:	d501      	bpl.n	8002f16 <LFO_source+0x15e>
 8002f12:	4b22      	ldr	r3, [pc, #136]	; (8002f9c <LFO_source+0x1e4>)
 8002f14:	61fb      	str	r3, [r7, #28]


				   LFO[l].out[sampling_position]=freq2_temp+8196;
 8002f16:	edd7 7a07 	vldr	s15, [r7, #28]
 8002f1a:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8002fa0 <LFO_source+0x1e8>
 8002f1e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002f22:	7efb      	ldrb	r3, [r7, #27]
 8002f24:	4a16      	ldr	r2, [pc, #88]	; (8002f80 <LFO_source+0x1c8>)
 8002f26:	7812      	ldrb	r2, [r2, #0]
 8002f28:	4610      	mov	r0, r2
 8002f2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f2e:	ee17 2a90 	vmov	r2, s15
 8002f32:	b291      	uxth	r1, r2
 8002f34:	4a14      	ldr	r2, [pc, #80]	; (8002f88 <LFO_source+0x1d0>)
 8002f36:	011b      	lsls	r3, r3, #4
 8002f38:	4403      	add	r3, r0
 8002f3a:	005b      	lsls	r3, r3, #1
 8002f3c:	4413      	add	r3, r2
 8002f3e:	460a      	mov	r2, r1
 8002f40:	80da      	strh	r2, [r3, #6]
for (l=0;l<10;l++){   //current lfo setup , needs sampling position 0-8  and tempo_sync
 8002f42:	7efb      	ldrb	r3, [r7, #27]
 8002f44:	3301      	adds	r3, #1
 8002f46:	76fb      	strb	r3, [r7, #27]
 8002f48:	7efb      	ldrb	r3, [r7, #27]
 8002f4a:	2b09      	cmp	r3, #9
 8002f4c:	f67f af43 	bls.w	8002dd6 <LFO_source+0x1e>


		} // lfo gen : 0=f1 , 1=tempo,2=pitch


			freq_pointer[0] [sampling_position]=0.99; // problem was selecting accu instead of out , good now
 8002f50:	4b0b      	ldr	r3, [pc, #44]	; (8002f80 <LFO_source+0x1c8>)
 8002f52:	781b      	ldrb	r3, [r3, #0]
 8002f54:	4a13      	ldr	r2, [pc, #76]	; (8002fa4 <LFO_source+0x1ec>)
 8002f56:	009b      	lsls	r3, r3, #2
 8002f58:	4413      	add	r3, r2
 8002f5a:	4a13      	ldr	r2, [pc, #76]	; (8002fa8 <LFO_source+0x1f0>)
 8002f5c:	601a      	str	r2, [r3, #0]
	freq_pointer[2] [sampling_position] =0.99; // filter lfos
 8002f5e:	4b08      	ldr	r3, [pc, #32]	; (8002f80 <LFO_source+0x1c8>)
 8002f60:	781b      	ldrb	r3, [r3, #0]
 8002f62:	4a10      	ldr	r2, [pc, #64]	; (8002fa4 <LFO_source+0x1ec>)
 8002f64:	3312      	adds	r3, #18
 8002f66:	009b      	lsls	r3, r3, #2
 8002f68:	4413      	add	r3, r2
 8002f6a:	4a0f      	ldr	r2, [pc, #60]	; (8002fa8 <LFO_source+0x1f0>)
 8002f6c:	601a      	str	r2, [r3, #0]

	}
 8002f6e:	bf00      	nop
 8002f70:	3720      	adds	r7, #32
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	bf00      	nop
 8002f78:	eb1c432d 	.word	0xeb1c432d
 8002f7c:	3f1a36e2 	.word	0x3f1a36e2
 8002f80:	20003af4 	.word	0x20003af4
 8002f84:	2000202c 	.word	0x2000202c
 8002f88:	20002bdc 	.word	0x20002bdc
 8002f8c:	424c0000 	.word	0x424c0000
 8002f90:	46000c00 	.word	0x46000c00
 8002f94:	46000c00 	.word	0x46000c00
 8002f98:	c6000c00 	.word	0xc6000c00
 8002f9c:	c6000c00 	.word	0xc6000c00
 8002fa0:	46001000 	.word	0x46001000
 8002fa4:	20001f98 	.word	0x20001f98
 8002fa8:	3f7d70a4 	.word	0x3f7d70a4
 8002fac:	00000000 	.word	0x00000000

08002fb0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002fb0:	b5b0      	push	{r4, r5, r7, lr}
 8002fb2:	b0b2      	sub	sp, #200	; 0xc8
 8002fb4:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002fb6:	f001 fb31 	bl	800461c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002fba:	f000 fcf9 	bl	80039b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002fbe:	f000 ffbf 	bl	8003f40 <MX_GPIO_Init>
  MX_DMA_Init();
 8002fc2:	f000 ff9d 	bl	8003f00 <MX_DMA_Init>
  MX_ADC1_Init();
 8002fc6:	f000 fd5d 	bl	8003a84 <MX_ADC1_Init>
  MX_SPI2_Init();
 8002fca:	f000 fe45 	bl	8003c58 <MX_SPI2_Init>
  MX_TIM3_Init();
 8002fce:	f000 fecd 	bl	8003d6c <MX_TIM3_Init>
  MX_TIM4_Init();
 8002fd2:	f000 ff41 	bl	8003e58 <MX_TIM4_Init>
  MX_I2C2_Init();
 8002fd6:	f000 fddb 	bl	8003b90 <MX_I2C2_Init>
  MX_TIM2_Init();
 8002fda:	f000 fe73 	bl	8003cc4 <MX_TIM2_Init>
  MX_SPI1_Init();
 8002fde:	f000 fe05 	bl	8003bec <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  const volatile uint8_t *userConfig=(const volatile uint8_t *)0x0800D2F0;
 8002fe2:	4bc1      	ldr	r3, [pc, #772]	; (80032e8 <main+0x338>)
 8002fe4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac



//LL_SPI_Enable(SPI2);

  HAL_SPI_Init(&hspi2); // write to register hspi2
 8002fe8:	48c0      	ldr	r0, [pc, #768]	; (80032ec <main+0x33c>)
 8002fea:	f004 febb 	bl	8007d64 <HAL_SPI_Init>
  HAL_SPI_Init(&hspi1); // write to register hspi2
 8002fee:	48c0      	ldr	r0, [pc, #768]	; (80032f0 <main+0x340>)
 8002ff0:	f004 feb8 	bl	8007d64 <HAL_SPI_Init>
  // lcd_init(); // keep this late or have issues
//HAL_TIM_Base_Start_IT(&htim1);  // This needs to work for irq   ,disbling tim1 made loop a lot faster
//TIM1->CCER=0;
HAL_TIM_Base_Start_IT(&htim3);  // This needs to work for irq
 8002ff4:	48bf      	ldr	r0, [pc, #764]	; (80032f4 <main+0x344>)
 8002ff6:	f005 fd07 	bl	8008a08 <HAL_TIM_Base_Start_IT>
TIM3->CCER=0;
 8002ffa:	4bbf      	ldr	r3, [pc, #764]	; (80032f8 <main+0x348>)
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	621a      	str	r2, [r3, #32]
HAL_TIM_Base_Start(&htim2);
 8003000:	48be      	ldr	r0, [pc, #760]	; (80032fc <main+0x34c>)
 8003002:	f005 fca7 	bl	8008954 <HAL_TIM_Base_Start>
HAL_TIM_Base_Start(&htim4);
 8003006:	48be      	ldr	r0, [pc, #760]	; (8003300 <main+0x350>)
 8003008:	f005 fca4 	bl	8008954 <HAL_TIM_Base_Start>
//HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);  // they both work fine together
HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_3);
 800300c:	2108      	movs	r1, #8
 800300e:	48b9      	ldr	r0, [pc, #740]	; (80032f4 <main+0x344>)
 8003010:	f005 fdb6 	bl	8008b80 <HAL_TIM_PWM_Start>
//HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_4,pData, 63);
TIM2->CNT=32000;
 8003014:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003018:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 800301c:	625a      	str	r2, [r3, #36]	; 0x24
HAL_ADC_Start(&hadc1);
 800301e:	48b9      	ldr	r0, [pc, #740]	; (8003304 <main+0x354>)
 8003020:	f001 fbd6 	bl	80047d0 <HAL_ADC_Start>
HAL_ADC_Start_DMA(&hadc1, adc_source, 1024); //dma start ,needs this and adc start ,set sampling time to very long or it will fail
 8003024:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003028:	49b7      	ldr	r1, [pc, #732]	; (8003308 <main+0x358>)
 800302a:	48b6      	ldr	r0, [pc, #728]	; (8003304 <main+0x354>)
 800302c:	f001 fd10 	bl	8004a50 <HAL_ADC_Start_DMA>
//HAL_DMA_Init(&hdma_spi2_tx);

HAL_I2C_MspInit(&hi2c2);
 8003030:	48b6      	ldr	r0, [pc, #728]	; (800330c <main+0x35c>)
 8003032:	f001 f8bf 	bl	80041b4 <HAL_I2C_MspInit>
uint8_t send_spi1[5]={0x90,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,};
 8003036:	4ab6      	ldr	r2, [pc, #728]	; (8003310 <main+0x360>)
 8003038:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800303c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003040:	6018      	str	r0, [r3, #0]
 8003042:	3304      	adds	r3, #4
 8003044:	7019      	strb	r1, [r3, #0]





HAL_Delay(5);
 8003046:	2005      	movs	r0, #5
 8003048:	f001 fb5a 	bl	8004700 <HAL_Delay>


send_spi1[0]=0x06; //enable write  , only lasts for single operation
 800304c:	2306      	movs	r3, #6
 800304e:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, 0);
 8003052:	2200      	movs	r2, #0
 8003054:	2110      	movs	r1, #16
 8003056:	48af      	ldr	r0, [pc, #700]	; (8003314 <main+0x364>)
 8003058:	f003 fa66 	bl	8006528 <HAL_GPIO_WritePin>
HAL_SPI_Transmit(&hspi1, send_spi1, 1, 1000);
 800305c:	f107 0194 	add.w	r1, r7, #148	; 0x94
 8003060:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003064:	2201      	movs	r2, #1
 8003066:	48a2      	ldr	r0, [pc, #648]	; (80032f0 <main+0x340>)
 8003068:	f004 ff05 	bl	8007e76 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, 1);
 800306c:	2201      	movs	r2, #1
 800306e:	2110      	movs	r1, #16
 8003070:	48a8      	ldr	r0, [pc, #672]	; (8003314 <main+0x364>)
 8003072:	f003 fa59 	bl	8006528 <HAL_GPIO_WritePin>
HAL_Delay(5);
 8003076:	2005      	movs	r0, #5
 8003078:	f001 fb42 	bl	8004700 <HAL_Delay>
send_spi1[0]=0x20; //sector erase
 800307c:	2320      	movs	r3, #32
 800307e:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
send_spi1[1]=0; //24bit address msb
 8003082:	2300      	movs	r3, #0
 8003084:	f887 3095 	strb.w	r3, [r7, #149]	; 0x95
send_spi1[2]=0; //24bit address
 8003088:	2300      	movs	r3, #0
 800308a:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
send_spi1[3]=1; //24bit address lsb
 800308e:	2301      	movs	r3, #1
 8003090:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, 0);         // enable for sector erase   , stays empty when enabled
 8003094:	2200      	movs	r2, #0
 8003096:	2110      	movs	r1, #16
 8003098:	489e      	ldr	r0, [pc, #632]	; (8003314 <main+0x364>)
 800309a:	f003 fa45 	bl	8006528 <HAL_GPIO_WritePin>
HAL_SPI_Transmit(&hspi1, send_spi1, 4, 1000);   //erase sector ,works
 800309e:	f107 0194 	add.w	r1, r7, #148	; 0x94
 80030a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80030a6:	2204      	movs	r2, #4
 80030a8:	4891      	ldr	r0, [pc, #580]	; (80032f0 <main+0x340>)
 80030aa:	f004 fee4 	bl	8007e76 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, 1);
 80030ae:	2201      	movs	r2, #1
 80030b0:	2110      	movs	r1, #16
 80030b2:	4898      	ldr	r0, [pc, #608]	; (8003314 <main+0x364>)
 80030b4:	f003 fa38 	bl	8006528 <HAL_GPIO_WritePin>


send_spi1[0]=0x05; //read status register  if writing
 80030b8:	2305      	movs	r3, #5
 80030ba:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
send_spi1[1]=0; //24bit address msb
 80030be:	2300      	movs	r3, #0
 80030c0:	f887 3095 	strb.w	r3, [r7, #149]	; 0x95
status_reg[1]=1; // set busy on
 80030c4:	4b94      	ldr	r3, [pc, #592]	; (8003318 <main+0x368>)
 80030c6:	2201      	movs	r2, #1
 80030c8:	705a      	strb	r2, [r3, #1]

while (status_reg[1]&1){								// check if write busy
 80030ca:	e012      	b.n	80030f2 <main+0x142>
HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, 0);
 80030cc:	2200      	movs	r2, #0
 80030ce:	2110      	movs	r1, #16
 80030d0:	4890      	ldr	r0, [pc, #576]	; (8003314 <main+0x364>)
 80030d2:	f003 fa29 	bl	8006528 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, send_spi1, status_reg,2, 200);
 80030d6:	f107 0194 	add.w	r1, r7, #148	; 0x94
 80030da:	23c8      	movs	r3, #200	; 0xc8
 80030dc:	9300      	str	r3, [sp, #0]
 80030de:	2302      	movs	r3, #2
 80030e0:	4a8d      	ldr	r2, [pc, #564]	; (8003318 <main+0x368>)
 80030e2:	4883      	ldr	r0, [pc, #524]	; (80032f0 <main+0x340>)
 80030e4:	f005 f914 	bl	8008310 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, 1);
 80030e8:	2201      	movs	r2, #1
 80030ea:	2110      	movs	r1, #16
 80030ec:	4889      	ldr	r0, [pc, #548]	; (8003314 <main+0x364>)
 80030ee:	f003 fa1b 	bl	8006528 <HAL_GPIO_WritePin>
while (status_reg[1]&1){								// check if write busy
 80030f2:	4b89      	ldr	r3, [pc, #548]	; (8003318 <main+0x368>)
 80030f4:	785b      	ldrb	r3, [r3, #1]
 80030f6:	f003 0301 	and.w	r3, r3, #1
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d1e6      	bne.n	80030cc <main+0x11c>
}

send_spi1[0]=0x06; //enable write again
 80030fe:	2306      	movs	r3, #6
 8003100:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, 0);
 8003104:	2200      	movs	r2, #0
 8003106:	2110      	movs	r1, #16
 8003108:	4882      	ldr	r0, [pc, #520]	; (8003314 <main+0x364>)
 800310a:	f003 fa0d 	bl	8006528 <HAL_GPIO_WritePin>
HAL_SPI_Transmit(&hspi1, send_spi1, 1, 1000);
 800310e:	f107 0194 	add.w	r1, r7, #148	; 0x94
 8003112:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003116:	2201      	movs	r2, #1
 8003118:	4875      	ldr	r0, [pc, #468]	; (80032f0 <main+0x340>)
 800311a:	f004 feac 	bl	8007e76 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, 1);
 800311e:	2201      	movs	r2, #1
 8003120:	2110      	movs	r1, #16
 8003122:	487c      	ldr	r0, [pc, #496]	; (8003314 <main+0x364>)
 8003124:	f003 fa00 	bl	8006528 <HAL_GPIO_WritePin>
HAL_Delay(5);
 8003128:	2005      	movs	r0, #5
 800312a:	f001 fae9 	bl	8004700 <HAL_Delay>




//uint8_t temp_spi1[]={0x02,0,0,1,"H","E","L","L","O"," ","W","O","R","L","D",250,0,0} ; //page progrram ,24bit(address)  +1-255 byte data  (page)
uint8_t temp_spi1[]={0x02,0,0,1,128,129,130,131,132,133,134,135,136,137,138,250,0,0} ; //page progrram ,24bit(address)  +1-255 byte data  (page)
 800312e:	4b7b      	ldr	r3, [pc, #492]	; (800331c <main+0x36c>)
 8003130:	f107 0480 	add.w	r4, r7, #128	; 0x80
 8003134:	461d      	mov	r5, r3
 8003136:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003138:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800313a:	682b      	ldr	r3, [r5, #0]
 800313c:	8023      	strh	r3, [r4, #0]
memcpy  (send_spi1,temp_spi1, 14);   // copy new array over old
 800313e:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8003142:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8003146:	220e      	movs	r2, #14
 8003148:	4618      	mov	r0, r3
 800314a:	f006 fce9 	bl	8009b20 <memcpy>

HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, 0);
 800314e:	2200      	movs	r2, #0
 8003150:	2110      	movs	r1, #16
 8003152:	4870      	ldr	r0, [pc, #448]	; (8003314 <main+0x364>)
 8003154:	f003 f9e8 	bl	8006528 <HAL_GPIO_WritePin>
HAL_SPI_Transmit(&hspi1, send_spi1, 14, 1000);  //address,page program
 8003158:	f107 0194 	add.w	r1, r7, #148	; 0x94
 800315c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003160:	220e      	movs	r2, #14
 8003162:	4863      	ldr	r0, [pc, #396]	; (80032f0 <main+0x340>)
 8003164:	f004 fe87 	bl	8007e76 <HAL_SPI_Transmit>

HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, 1);
 8003168:	2201      	movs	r2, #1
 800316a:	2110      	movs	r1, #16
 800316c:	4869      	ldr	r0, [pc, #420]	; (8003314 <main+0x364>)
 800316e:	f003 f9db 	bl	8006528 <HAL_GPIO_WritePin>




HAL_Delay(25);
 8003172:	2019      	movs	r0, #25
 8003174:	f001 fac4 	bl	8004700 <HAL_Delay>
send_spi1[0]=0x04; //disable write
 8003178:	2304      	movs	r3, #4
 800317a:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, 0);
 800317e:	2200      	movs	r2, #0
 8003180:	2110      	movs	r1, #16
 8003182:	4864      	ldr	r0, [pc, #400]	; (8003314 <main+0x364>)
 8003184:	f003 f9d0 	bl	8006528 <HAL_GPIO_WritePin>
HAL_SPI_Transmit(&hspi1, send_spi1, 1, 1000);
 8003188:	f107 0194 	add.w	r1, r7, #148	; 0x94
 800318c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003190:	2201      	movs	r2, #1
 8003192:	4857      	ldr	r0, [pc, #348]	; (80032f0 <main+0x340>)
 8003194:	f004 fe6f 	bl	8007e76 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, 1);
 8003198:	2201      	movs	r2, #1
 800319a:	2110      	movs	r1, #16
 800319c:	485d      	ldr	r0, [pc, #372]	; (8003314 <main+0x364>)
 800319e:	f003 f9c3 	bl	8006528 <HAL_GPIO_WritePin>

HAL_Delay(5);
 80031a2:	2005      	movs	r0, #5
 80031a4:	f001 faac 	bl	8004700 <HAL_Delay>
memcpy  (send_spi1,return_spi1, 14);   // clear out
 80031a8:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80031ac:	220e      	movs	r2, #14
 80031ae:	495c      	ldr	r1, [pc, #368]	; (8003320 <main+0x370>)
 80031b0:	4618      	mov	r0, r3
 80031b2:	f006 fcb5 	bl	8009b20 <memcpy>
send_spi1[0]=0x03; //read page 1
 80031b6:	2303      	movs	r3, #3
 80031b8:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
send_spi1[1]=0; //24bit address msb
 80031bc:	2300      	movs	r3, #0
 80031be:	f887 3095 	strb.w	r3, [r7, #149]	; 0x95
send_spi1[2]=0; //24bit address
 80031c2:	2300      	movs	r3, #0
 80031c4:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
send_spi1[3]=1; //24bit address lsb
 80031c8:	2301      	movs	r3, #1
 80031ca:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97

HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, 0);  // when readin low till the end
 80031ce:	2200      	movs	r2, #0
 80031d0:	2110      	movs	r1, #16
 80031d2:	4850      	ldr	r0, [pc, #320]	; (8003314 <main+0x364>)
 80031d4:	f003 f9a8 	bl	8006528 <HAL_GPIO_WritePin>

HAL_SPI_Transmit (&hspi1, send_spi1, 4, 100);
 80031d8:	f107 0194 	add.w	r1, r7, #148	; 0x94
 80031dc:	2364      	movs	r3, #100	; 0x64
 80031de:	2204      	movs	r2, #4
 80031e0:	4843      	ldr	r0, [pc, #268]	; (80032f0 <main+0x340>)
 80031e2:	f004 fe48 	bl	8007e76 <HAL_SPI_Transmit>
HAL_SPI_Receive (&hspi1, return_spi1, 10, 100);   // works fine
 80031e6:	2364      	movs	r3, #100	; 0x64
 80031e8:	220a      	movs	r2, #10
 80031ea:	494d      	ldr	r1, [pc, #308]	; (8003320 <main+0x370>)
 80031ec:	4840      	ldr	r0, [pc, #256]	; (80032f0 <main+0x340>)
 80031ee:	f004 ff7e 	bl	80080ee <HAL_SPI_Receive>

//HAL_SPI_TransmitReceive(&hspi1, send_spi1, return_spi1,14, 100);  // better in case skip , 4 bytes is null then data , slow
//HAL_Delay(5);

//HAL_SPI_Receive(&hspi1, return_spi1, 12, 1000);  // reverse msb ?
HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, 1);
 80031f2:	2201      	movs	r2, #1
 80031f4:	2110      	movs	r1, #16
 80031f6:	4847      	ldr	r0, [pc, #284]	; (8003314 <main+0x364>)
 80031f8:	f003 f996 	bl	8006528 <HAL_GPIO_WritePin>



HAL_SPI_Transmit(&hspi1, send_spi1, 1, 1000);
 80031fc:	f107 0194 	add.w	r1, r7, #148	; 0x94
 8003200:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003204:	2201      	movs	r2, #1
 8003206:	483a      	ldr	r0, [pc, #232]	; (80032f0 <main+0x340>)
 8003208:	f004 fe35 	bl	8007e76 <HAL_SPI_Transmit>


uint8_t potSource2[120];    // { [0 ... 112] = 64 };

	for(i=0;i<5;i++){     // 256
 800320c:	4b45      	ldr	r3, [pc, #276]	; (8003324 <main+0x374>)
 800320e:	2200      	movs	r2, #0
 8003210:	801a      	strh	r2, [r3, #0]
 8003212:	e025      	b.n	8003260 <main+0x2b0>
	HAL_I2C_Mem_Read(&hi2c2, 160, 64+(i*64), 2,&potSource2, 64,1000);		// all good readin eeprom  values
 8003214:	4b43      	ldr	r3, [pc, #268]	; (8003324 <main+0x374>)
 8003216:	881b      	ldrh	r3, [r3, #0]
 8003218:	3301      	adds	r3, #1
 800321a:	b29b      	uxth	r3, r3
 800321c:	019b      	lsls	r3, r3, #6
 800321e:	b29a      	uxth	r2, r3
 8003220:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003224:	9302      	str	r3, [sp, #8]
 8003226:	2340      	movs	r3, #64	; 0x40
 8003228:	9301      	str	r3, [sp, #4]
 800322a:	f107 0308 	add.w	r3, r7, #8
 800322e:	9300      	str	r3, [sp, #0]
 8003230:	2302      	movs	r3, #2
 8003232:	21a0      	movs	r1, #160	; 0xa0
 8003234:	4835      	ldr	r0, [pc, #212]	; (800330c <main+0x35c>)
 8003236:	f003 fbcf 	bl	80069d8 <HAL_I2C_Mem_Read>

	memcpy (potSource+(i*64),potSource2,sizeof(potSource2));   //this works  ok now ,leave it alone
 800323a:	4b3a      	ldr	r3, [pc, #232]	; (8003324 <main+0x374>)
 800323c:	881b      	ldrh	r3, [r3, #0]
 800323e:	019b      	lsls	r3, r3, #6
 8003240:	461a      	mov	r2, r3
 8003242:	4b39      	ldr	r3, [pc, #228]	; (8003328 <main+0x378>)
 8003244:	4413      	add	r3, r2
 8003246:	4618      	mov	r0, r3
 8003248:	f107 0308 	add.w	r3, r7, #8
 800324c:	2278      	movs	r2, #120	; 0x78
 800324e:	4619      	mov	r1, r3
 8003250:	f006 fc66 	bl	8009b20 <memcpy>
	for(i=0;i<5;i++){     // 256
 8003254:	4b33      	ldr	r3, [pc, #204]	; (8003324 <main+0x374>)
 8003256:	881b      	ldrh	r3, [r3, #0]
 8003258:	3301      	adds	r3, #1
 800325a:	b29a      	uxth	r2, r3
 800325c:	4b31      	ldr	r3, [pc, #196]	; (8003324 <main+0x374>)
 800325e:	801a      	strh	r2, [r3, #0]
 8003260:	4b30      	ldr	r3, [pc, #192]	; (8003324 <main+0x374>)
 8003262:	881b      	ldrh	r3, [r3, #0]
 8003264:	2b04      	cmp	r3, #4
 8003266:	d9d5      	bls.n	8003214 <main+0x264>


	}
	for(i=0;i<260;i++){			// write potvalues ,for display ,also filter bad data IMPORTANT !!!
 8003268:	4b2e      	ldr	r3, [pc, #184]	; (8003324 <main+0x374>)
 800326a:	2200      	movs	r2, #0
 800326c:	801a      	strh	r2, [r3, #0]
 800326e:	e01d      	b.n	80032ac <main+0x2fc>

		if (potSource[i]>159) potSource[i]=0;
 8003270:	4b2c      	ldr	r3, [pc, #176]	; (8003324 <main+0x374>)
 8003272:	881b      	ldrh	r3, [r3, #0]
 8003274:	461a      	mov	r2, r3
 8003276:	4b2c      	ldr	r3, [pc, #176]	; (8003328 <main+0x378>)
 8003278:	5c9b      	ldrb	r3, [r3, r2]
 800327a:	2b9f      	cmp	r3, #159	; 0x9f
 800327c:	d905      	bls.n	800328a <main+0x2da>
 800327e:	4b29      	ldr	r3, [pc, #164]	; (8003324 <main+0x374>)
 8003280:	881b      	ldrh	r3, [r3, #0]
 8003282:	461a      	mov	r2, r3
 8003284:	4b28      	ldr	r3, [pc, #160]	; (8003328 <main+0x378>)
 8003286:	2100      	movs	r1, #0
 8003288:	5499      	strb	r1, [r3, r2]
		potValues[i]=potSource[i]>>4;
 800328a:	4b26      	ldr	r3, [pc, #152]	; (8003324 <main+0x374>)
 800328c:	881b      	ldrh	r3, [r3, #0]
 800328e:	461a      	mov	r2, r3
 8003290:	4b25      	ldr	r3, [pc, #148]	; (8003328 <main+0x378>)
 8003292:	5c9b      	ldrb	r3, [r3, r2]
 8003294:	4a23      	ldr	r2, [pc, #140]	; (8003324 <main+0x374>)
 8003296:	8812      	ldrh	r2, [r2, #0]
 8003298:	091b      	lsrs	r3, r3, #4
 800329a:	b2d9      	uxtb	r1, r3
 800329c:	4b23      	ldr	r3, [pc, #140]	; (800332c <main+0x37c>)
 800329e:	5499      	strb	r1, [r3, r2]
	for(i=0;i<260;i++){			// write potvalues ,for display ,also filter bad data IMPORTANT !!!
 80032a0:	4b20      	ldr	r3, [pc, #128]	; (8003324 <main+0x374>)
 80032a2:	881b      	ldrh	r3, [r3, #0]
 80032a4:	3301      	adds	r3, #1
 80032a6:	b29a      	uxth	r2, r3
 80032a8:	4b1e      	ldr	r3, [pc, #120]	; (8003324 <main+0x374>)
 80032aa:	801a      	strh	r2, [r3, #0]
 80032ac:	4b1d      	ldr	r3, [pc, #116]	; (8003324 <main+0x374>)
 80032ae:	881b      	ldrh	r3, [r3, #0]
 80032b0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80032b4:	d3dc      	bcc.n	8003270 <main+0x2c0>

	}

	uint16_t mem_counter=0;
 80032b6:	2300      	movs	r3, #0
 80032b8:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6
	memcpy(&seq,potSource,46 );  // load from potSource  ,, causes problems with memory ,NEEDS TO BE CONTINUOS OR  WILL  GET CORRUPT
 80032bc:	4a1c      	ldr	r2, [pc, #112]	; (8003330 <main+0x380>)
 80032be:	4b1a      	ldr	r3, [pc, #104]	; (8003328 <main+0x378>)
 80032c0:	4614      	mov	r4, r2
 80032c2:	461d      	mov	r5, r3
 80032c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80032c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80032c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80032ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80032cc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80032d0:	c407      	stmia	r4!, {r0, r1, r2}
 80032d2:	8023      	strh	r3, [r4, #0]
    memcpy(&note,potSource+156,104 );   // this works but keep checking for fragmentation
 80032d4:	4b17      	ldr	r3, [pc, #92]	; (8003334 <main+0x384>)
 80032d6:	2268      	movs	r2, #104	; 0x68
 80032d8:	4619      	mov	r1, r3
 80032da:	4817      	ldr	r0, [pc, #92]	; (8003338 <main+0x388>)
 80032dc:	f006 fc20 	bl	8009b20 <memcpy>

    for(mem_counter=0;mem_counter<10;mem_counter++){
 80032e0:	2300      	movs	r3, #0
 80032e2:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6
 80032e6:	e054      	b.n	8003392 <main+0x3e2>
 80032e8:	0800d2f0 	.word	0x0800d2f0
 80032ec:	2000404c 	.word	0x2000404c
 80032f0:	20003ff4 	.word	0x20003ff4
 80032f4:	200040ec 	.word	0x200040ec
 80032f8:	40000400 	.word	0x40000400
 80032fc:	200040a4 	.word	0x200040a4
 8003300:	20004134 	.word	0x20004134
 8003304:	20003ef8 	.word	0x20003ef8
 8003308:	200012d4 	.word	0x200012d4
 800330c:	20003fa0 	.word	0x20003fa0
 8003310:	08009ea0 	.word	0x08009ea0
 8003314:	40020000 	.word	0x40020000
 8003318:	200001b8 	.word	0x200001b8
 800331c:	08009ea8 	.word	0x08009ea8
 8003320:	20002bc4 	.word	0x20002bc4
 8003324:	20000ac4 	.word	0x20000ac4
 8003328:	20000908 	.word	0x20000908
 800332c:	20000788 	.word	0x20000788
 8003330:	200037a8 	.word	0x200037a8
 8003334:	200009a4 	.word	0x200009a4
 8003338:	200001bc 	.word	0x200001bc

		memcpy(&LFO[mem_counter],potSource+46+(mem_counter*6),6 );  // + 60 ,ok here
 800333c:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8003340:	015b      	lsls	r3, r3, #5
 8003342:	4aa9      	ldr	r2, [pc, #676]	; (80035e8 <main+0x638>)
 8003344:	1898      	adds	r0, r3, r2
 8003346:	f8b7 20b6 	ldrh.w	r2, [r7, #182]	; 0xb6
 800334a:	4613      	mov	r3, r2
 800334c:	005b      	lsls	r3, r3, #1
 800334e:	4413      	add	r3, r2
 8003350:	005b      	lsls	r3, r3, #1
 8003352:	332e      	adds	r3, #46	; 0x2e
 8003354:	4aa5      	ldr	r2, [pc, #660]	; (80035ec <main+0x63c>)
 8003356:	4413      	add	r3, r2
 8003358:	2206      	movs	r2, #6
 800335a:	4619      	mov	r1, r3
 800335c:	f006 fbe0 	bl	8009b20 <memcpy>

		memcpy(&ADSR[mem_counter],potSource+106+(mem_counter*5),5 );  // +50  ,
 8003360:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8003364:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8003368:	fb02 f303 	mul.w	r3, r2, r3
 800336c:	4aa0      	ldr	r2, [pc, #640]	; (80035f0 <main+0x640>)
 800336e:	1898      	adds	r0, r3, r2
 8003370:	f8b7 20b6 	ldrh.w	r2, [r7, #182]	; 0xb6
 8003374:	4613      	mov	r3, r2
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	4413      	add	r3, r2
 800337a:	336a      	adds	r3, #106	; 0x6a
 800337c:	4a9b      	ldr	r2, [pc, #620]	; (80035ec <main+0x63c>)
 800337e:	4413      	add	r3, r2
 8003380:	2205      	movs	r2, #5
 8003382:	4619      	mov	r1, r3
 8003384:	f006 fbcc 	bl	8009b20 <memcpy>
    for(mem_counter=0;mem_counter<10;mem_counter++){
 8003388:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800338c:	3301      	adds	r3, #1
 800338e:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6
 8003392:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8003396:	2b09      	cmp	r3, #9
 8003398:	d9d0      	bls.n	800333c <main+0x38c>

	}

	for(i=0;i<64;i++){       //   fill with characters also add lcd command ,ok
 800339a:	4b96      	ldr	r3, [pc, #600]	; (80035f4 <main+0x644>)
 800339c:	2200      	movs	r2, #0
 800339e:	801a      	strh	r2, [r3, #0]
 80033a0:	e057      	b.n	8003452 <main+0x4a2>

	for 	(n=0;n<18;n++){					// this is ok
 80033a2:	4b95      	ldr	r3, [pc, #596]	; (80035f8 <main+0x648>)
 80033a4:	2200      	movs	r2, #0
 80033a6:	801a      	strh	r2, [r3, #0]
 80033a8:	e049      	b.n	800343e <main+0x48e>
		if (n==0) gfx_ram[(i*18)+n] = 128+(i&31);   // half page
 80033aa:	4b93      	ldr	r3, [pc, #588]	; (80035f8 <main+0x648>)
 80033ac:	881b      	ldrh	r3, [r3, #0]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d114      	bne.n	80033dc <main+0x42c>
 80033b2:	4b90      	ldr	r3, [pc, #576]	; (80035f4 <main+0x644>)
 80033b4:	881b      	ldrh	r3, [r3, #0]
 80033b6:	b2db      	uxtb	r3, r3
 80033b8:	f003 031f 	and.w	r3, r3, #31
 80033bc:	b2da      	uxtb	r2, r3
 80033be:	4b8d      	ldr	r3, [pc, #564]	; (80035f4 <main+0x644>)
 80033c0:	881b      	ldrh	r3, [r3, #0]
 80033c2:	4619      	mov	r1, r3
 80033c4:	460b      	mov	r3, r1
 80033c6:	00db      	lsls	r3, r3, #3
 80033c8:	440b      	add	r3, r1
 80033ca:	005b      	lsls	r3, r3, #1
 80033cc:	4619      	mov	r1, r3
 80033ce:	4b8a      	ldr	r3, [pc, #552]	; (80035f8 <main+0x648>)
 80033d0:	881b      	ldrh	r3, [r3, #0]
 80033d2:	440b      	add	r3, r1
 80033d4:	3a80      	subs	r2, #128	; 0x80
 80033d6:	b2d1      	uxtb	r1, r2
 80033d8:	4a88      	ldr	r2, [pc, #544]	; (80035fc <main+0x64c>)
 80033da:	54d1      	strb	r1, [r2, r3]
		if (n==1) gfx_ram[(i*18)+n] = 128+((i>>5)*8);    // change x to 8
 80033dc:	4b86      	ldr	r3, [pc, #536]	; (80035f8 <main+0x648>)
 80033de:	881b      	ldrh	r3, [r3, #0]
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d114      	bne.n	800340e <main+0x45e>
 80033e4:	4b83      	ldr	r3, [pc, #524]	; (80035f4 <main+0x644>)
 80033e6:	881b      	ldrh	r3, [r3, #0]
 80033e8:	095b      	lsrs	r3, r3, #5
 80033ea:	b29b      	uxth	r3, r3
 80033ec:	3310      	adds	r3, #16
 80033ee:	b2da      	uxtb	r2, r3
 80033f0:	4b80      	ldr	r3, [pc, #512]	; (80035f4 <main+0x644>)
 80033f2:	881b      	ldrh	r3, [r3, #0]
 80033f4:	4619      	mov	r1, r3
 80033f6:	460b      	mov	r3, r1
 80033f8:	00db      	lsls	r3, r3, #3
 80033fa:	440b      	add	r3, r1
 80033fc:	005b      	lsls	r3, r3, #1
 80033fe:	4619      	mov	r1, r3
 8003400:	4b7d      	ldr	r3, [pc, #500]	; (80035f8 <main+0x648>)
 8003402:	881b      	ldrh	r3, [r3, #0]
 8003404:	440b      	add	r3, r1
 8003406:	00d2      	lsls	r2, r2, #3
 8003408:	b2d1      	uxtb	r1, r2
 800340a:	4a7c      	ldr	r2, [pc, #496]	; (80035fc <main+0x64c>)
 800340c:	54d1      	strb	r1, [r2, r3]
		if (n>1)  gfx_ram[(i*18)+n] = 255;
 800340e:	4b7a      	ldr	r3, [pc, #488]	; (80035f8 <main+0x648>)
 8003410:	881b      	ldrh	r3, [r3, #0]
 8003412:	2b01      	cmp	r3, #1
 8003414:	d90d      	bls.n	8003432 <main+0x482>
 8003416:	4b77      	ldr	r3, [pc, #476]	; (80035f4 <main+0x644>)
 8003418:	881b      	ldrh	r3, [r3, #0]
 800341a:	461a      	mov	r2, r3
 800341c:	4613      	mov	r3, r2
 800341e:	00db      	lsls	r3, r3, #3
 8003420:	4413      	add	r3, r2
 8003422:	005b      	lsls	r3, r3, #1
 8003424:	461a      	mov	r2, r3
 8003426:	4b74      	ldr	r3, [pc, #464]	; (80035f8 <main+0x648>)
 8003428:	881b      	ldrh	r3, [r3, #0]
 800342a:	4413      	add	r3, r2
 800342c:	4a73      	ldr	r2, [pc, #460]	; (80035fc <main+0x64c>)
 800342e:	21ff      	movs	r1, #255	; 0xff
 8003430:	54d1      	strb	r1, [r2, r3]
	for 	(n=0;n<18;n++){					// this is ok
 8003432:	4b71      	ldr	r3, [pc, #452]	; (80035f8 <main+0x648>)
 8003434:	881b      	ldrh	r3, [r3, #0]
 8003436:	3301      	adds	r3, #1
 8003438:	b29a      	uxth	r2, r3
 800343a:	4b6f      	ldr	r3, [pc, #444]	; (80035f8 <main+0x648>)
 800343c:	801a      	strh	r2, [r3, #0]
 800343e:	4b6e      	ldr	r3, [pc, #440]	; (80035f8 <main+0x648>)
 8003440:	881b      	ldrh	r3, [r3, #0]
 8003442:	2b11      	cmp	r3, #17
 8003444:	d9b1      	bls.n	80033aa <main+0x3fa>
	for(i=0;i<64;i++){       //   fill with characters also add lcd command ,ok
 8003446:	4b6b      	ldr	r3, [pc, #428]	; (80035f4 <main+0x644>)
 8003448:	881b      	ldrh	r3, [r3, #0]
 800344a:	3301      	adds	r3, #1
 800344c:	b29a      	uxth	r2, r3
 800344e:	4b69      	ldr	r3, [pc, #420]	; (80035f4 <main+0x644>)
 8003450:	801a      	strh	r2, [r3, #0]
 8003452:	4b68      	ldr	r3, [pc, #416]	; (80035f4 <main+0x644>)
 8003454:	881b      	ldrh	r3, [r3, #0]
 8003456:	2b3f      	cmp	r3, #63	; 0x3f
 8003458:	d9a3      	bls.n	80033a2 <main+0x3f2>

	}

	}
seq.pos=0;
 800345a:	4b69      	ldr	r3, [pc, #420]	; (8003600 <main+0x650>)
 800345c:	2200      	movs	r2, #0
 800345e:	701a      	strb	r2, [r3, #0]


float tempo_hold;  // calculate tempo look up


	for (i=0;i<161;i++) {
 8003460:	4b64      	ldr	r3, [pc, #400]	; (80035f4 <main+0x644>)
 8003462:	2200      	movs	r2, #0
 8003464:	801a      	strh	r2, [r3, #0]
 8003466:	e040      	b.n	80034ea <main+0x53a>

	tempo_hold=(i+180)*0.0166666666;
 8003468:	4b62      	ldr	r3, [pc, #392]	; (80035f4 <main+0x644>)
 800346a:	881b      	ldrh	r3, [r3, #0]
 800346c:	33b4      	adds	r3, #180	; 0xb4
 800346e:	4618      	mov	r0, r3
 8003470:	f7fd f936 	bl	80006e0 <__aeabi_i2d>
 8003474:	a358      	add	r3, pc, #352	; (adr r3, 80035d8 <main+0x628>)
 8003476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800347a:	f7fc feb5 	bl	80001e8 <__aeabi_dmul>
 800347e:	4602      	mov	r2, r0
 8003480:	460b      	mov	r3, r1
 8003482:	4610      	mov	r0, r2
 8003484:	4619      	mov	r1, r3
 8003486:	f7fd f995 	bl	80007b4 <__aeabi_d2f>
 800348a:	4603      	mov	r3, r0
 800348c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

	tempo_hold=	1/tempo_hold;
 8003490:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003494:	ed97 7a27 	vldr	s14, [r7, #156]	; 0x9c
 8003498:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800349c:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
	//tempo_hold=	tempo_hold*2187.6*4;      // change for the sake of note length
	tempo_hold=	tempo_hold*2187.6*1;      // change for the sake of note length
 80034a0:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 80034a4:	f7fd f92e 	bl	8000704 <__aeabi_f2d>
 80034a8:	a34d      	add	r3, pc, #308	; (adr r3, 80035e0 <main+0x630>)
 80034aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ae:	f7fc fe9b 	bl	80001e8 <__aeabi_dmul>
 80034b2:	4602      	mov	r2, r0
 80034b4:	460b      	mov	r3, r1
 80034b6:	4610      	mov	r0, r2
 80034b8:	4619      	mov	r1, r3
 80034ba:	f7fd f97b 	bl	80007b4 <__aeabi_d2f>
 80034be:	4603      	mov	r3, r0
 80034c0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	tempo_lut[i]=tempo_hold;
 80034c4:	4b4b      	ldr	r3, [pc, #300]	; (80035f4 <main+0x644>)
 80034c6:	881b      	ldrh	r3, [r3, #0]
 80034c8:	461a      	mov	r2, r3
 80034ca:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 80034ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034d2:	ee17 3a90 	vmov	r3, s15
 80034d6:	b299      	uxth	r1, r3
 80034d8:	4b4a      	ldr	r3, [pc, #296]	; (8003604 <main+0x654>)
 80034da:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (i=0;i<161;i++) {
 80034de:	4b45      	ldr	r3, [pc, #276]	; (80035f4 <main+0x644>)
 80034e0:	881b      	ldrh	r3, [r3, #0]
 80034e2:	3301      	adds	r3, #1
 80034e4:	b29a      	uxth	r2, r3
 80034e6:	4b43      	ldr	r3, [pc, #268]	; (80035f4 <main+0x644>)
 80034e8:	801a      	strh	r2, [r3, #0]
 80034ea:	4b42      	ldr	r3, [pc, #264]	; (80035f4 <main+0x644>)
 80034ec:	881b      	ldrh	r3, [r3, #0]
 80034ee:	2ba0      	cmp	r3, #160	; 0xa0
 80034f0:	d9ba      	bls.n	8003468 <main+0x4b8>
	}

isrMask=571; // def tempo 571=180bpm , 20 ms /isrcount
 80034f2:	4b45      	ldr	r3, [pc, #276]	; (8003608 <main+0x658>)
 80034f4:	f240 223b 	movw	r2, #571	; 0x23b
 80034f8:	801a      	strh	r2, [r3, #0]

	noteTiming=24;
 80034fa:	4b44      	ldr	r3, [pc, #272]	; (800360c <main+0x65c>)
 80034fc:	2218      	movs	r2, #24
 80034fe:	701a      	strb	r2, [r3, #0]
	for (i=0;i<320;i++)	{	// write C into whole section,useful ornot
 8003500:	4b3c      	ldr	r3, [pc, #240]	; (80035f4 <main+0x644>)
 8003502:	2200      	movs	r2, #0
 8003504:	801a      	strh	r2, [r3, #0]
 8003506:	e00b      	b.n	8003520 <main+0x570>
		spell[i]=67;
 8003508:	4b3a      	ldr	r3, [pc, #232]	; (80035f4 <main+0x644>)
 800350a:	881b      	ldrh	r3, [r3, #0]
 800350c:	461a      	mov	r2, r3
 800350e:	4b40      	ldr	r3, [pc, #256]	; (8003610 <main+0x660>)
 8003510:	2143      	movs	r1, #67	; 0x43
 8003512:	5499      	strb	r1, [r3, r2]
	for (i=0;i<320;i++)	{	// write C into whole section,useful ornot
 8003514:	4b37      	ldr	r3, [pc, #220]	; (80035f4 <main+0x644>)
 8003516:	881b      	ldrh	r3, [r3, #0]
 8003518:	3301      	adds	r3, #1
 800351a:	b29a      	uxth	r2, r3
 800351c:	4b35      	ldr	r3, [pc, #212]	; (80035f4 <main+0x644>)
 800351e:	801a      	strh	r2, [r3, #0]
 8003520:	4b34      	ldr	r3, [pc, #208]	; (80035f4 <main+0x644>)
 8003522:	881b      	ldrh	r3, [r3, #0]
 8003524:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8003528:	d3ee      	bcc.n	8003508 <main+0x558>

	}

	gfx_clear();
 800352a:	f7fe f885 	bl	8001638 <gfx_clear>
uint16_t pars_counter;

for (pars_counter=0;pars_counter<512;pars_counter++)	{   // fill up display data , needs to run a lot more though or wont finish string_search
 800352e:	2300      	movs	r3, #0
 8003530:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
 8003534:	e00e      	b.n	8003554 <main+0x5a4>

		menu_parser();  // run it closer to default_menu size ,times, if default_menu is corrupt gfx breaks pretty bad
 8003536:	f7fd fcc3 	bl	8000ec0 <menu_parser>
		default_menu3[pars_counter>>1]=64;
 800353a:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 800353e:	085b      	lsrs	r3, r3, #1
 8003540:	b29b      	uxth	r3, r3
 8003542:	461a      	mov	r2, r3
 8003544:	4b33      	ldr	r3, [pc, #204]	; (8003614 <main+0x664>)
 8003546:	2140      	movs	r1, #64	; 0x40
 8003548:	5499      	strb	r1, [r3, r2]
for (pars_counter=0;pars_counter<512;pars_counter++)	{   // fill up display data , needs to run a lot more though or wont finish string_search
 800354a:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 800354e:	3301      	adds	r3, #1
 8003550:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
 8003554:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8003558:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800355c:	d3eb      	bcc.n	8003536 <main+0x586>
	}
	default_menu3_size = strlen(default_menu3);  // grab menu size , this is needed
 800355e:	482d      	ldr	r0, [pc, #180]	; (8003614 <main+0x664>)
 8003560:	f7fc fe3a 	bl	80001d8 <strlen>
 8003564:	4603      	mov	r3, r0
 8003566:	b29a      	uxth	r2, r3
 8003568:	4b2b      	ldr	r3, [pc, #172]	; (8003618 <main+0x668>)
 800356a:	801a      	strh	r2, [r3, #0]
	menu_title_count--;  //count back one
 800356c:	4b2b      	ldr	r3, [pc, #172]	; (800361c <main+0x66c>)
 800356e:	781b      	ldrb	r3, [r3, #0]
 8003570:	3b01      	subs	r3, #1
 8003572:	b2da      	uxtb	r2, r3
 8003574:	4b29      	ldr	r3, [pc, #164]	; (800361c <main+0x66c>)
 8003576:	701a      	strb	r2, [r3, #0]
	display_clear ();
 8003578:	f7fe f8a0 	bl	80016bc <display_clear>

uint16_t lut_temp2=0;
 800357c:	2300      	movs	r3, #0
 800357e:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
uint16_t lut_temp3=0;
 8003582:	2300      	movs	r3, #0
 8003584:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8


menuSelect=0;
 8003588:	4b25      	ldr	r3, [pc, #148]	; (8003620 <main+0x670>)
 800358a:	2200      	movs	r2, #0
 800358c:	701a      	strb	r2, [r3, #0]
// fill up sample
firstbarLoop=0;
 800358e:	4b25      	ldr	r3, [pc, #148]	; (8003624 <main+0x674>)
 8003590:	2200      	movs	r2, #0
 8003592:	701a      	strb	r2, [r3, #0]
  while (1)																																																		//   while loop , random 20+ms freeze around 0.5 sec
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  loop_counter++ ;
 8003594:	4b24      	ldr	r3, [pc, #144]	; (8003628 <main+0x678>)
 8003596:	781b      	ldrb	r3, [r3, #0]
 8003598:	3301      	adds	r3, #1
 800359a:	b2da      	uxtb	r2, r3
 800359c:	4b22      	ldr	r3, [pc, #136]	; (8003628 <main+0x678>)
 800359e:	701a      	strb	r2, [r3, #0]
	  loop_counter2++;// this pretty slow now thanks to gfx , no skips though
 80035a0:	4b22      	ldr	r3, [pc, #136]	; (800362c <main+0x67c>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	3301      	adds	r3, #1
 80035a6:	4a21      	ldr	r2, [pc, #132]	; (800362c <main+0x67c>)
 80035a8:	6013      	str	r3, [r2, #0]

	  // if (menu_page<320) lcd_feedback();  //curious no issues with lcd without this  , maybe spell writing

	  if 	((loop_counter2&7)==6)      {analoginputloopb();} // this is ok , plenty quick , no freeze here
 80035aa:	4b20      	ldr	r3, [pc, #128]	; (800362c <main+0x67c>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f003 0307 	and.w	r3, r3, #7
 80035b2:	2b06      	cmp	r3, #6
 80035b4:	d101      	bne.n	80035ba <main+0x60a>
 80035b6:	f7fd fecd 	bl	8001354 <analoginputloopb>


if (loop_counter2==4024) {    //   4096=1min=32bytes so 4mins per 128 bank or 15 writes/hour , no freeze here
 80035ba:	4b1c      	ldr	r3, [pc, #112]	; (800362c <main+0x67c>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f640 72b8 	movw	r2, #4024	; 0xfb8
 80035c2:	4293      	cmp	r3, r2
 80035c4:	f040 80e1 	bne.w	800378a <main+0x7da>
	  if (mem_count>255) mem_count=0; else mem_count++; // write to first this was moved for no logical reason ?
 80035c8:	4b19      	ldr	r3, [pc, #100]	; (8003630 <main+0x680>)
 80035ca:	881b      	ldrh	r3, [r3, #0]
 80035cc:	2bff      	cmp	r3, #255	; 0xff
 80035ce:	d931      	bls.n	8003634 <main+0x684>
 80035d0:	4b17      	ldr	r3, [pc, #92]	; (8003630 <main+0x680>)
 80035d2:	2200      	movs	r2, #0
 80035d4:	801a      	strh	r2, [r3, #0]
 80035d6:	e033      	b.n	8003640 <main+0x690>
 80035d8:	0febdd13 	.word	0x0febdd13
 80035dc:	3f911111 	.word	0x3f911111
 80035e0:	33333333 	.word	0x33333333
 80035e4:	40a11733 	.word	0x40a11733
 80035e8:	20002bdc 	.word	0x20002bdc
 80035ec:	20000908 	.word	0x20000908
 80035f0:	20002d1c 	.word	0x20002d1c
 80035f4:	20000ac4 	.word	0x20000ac4
 80035f8:	20000aa2 	.word	0x20000aa2
 80035fc:	20002300 	.word	0x20002300
 8003600:	200037a8 	.word	0x200037a8
 8003604:	200021bc 	.word	0x200021bc
 8003608:	20000a94 	.word	0x20000a94
 800360c:	20000784 	.word	0x20000784
 8003610:	20000000 	.word	0x20000000
 8003614:	20003af8 	.word	0x20003af8
 8003618:	20003aea 	.word	0x20003aea
 800361c:	200037db 	.word	0x200037db
 8003620:	20000a92 	.word	0x20000a92
 8003624:	20000a96 	.word	0x20000a96
 8003628:	20000ac0 	.word	0x20000ac0
 800362c:	20001f30 	.word	0x20001f30
 8003630:	20001f2e 	.word	0x20001f2e
 8003634:	4b5c      	ldr	r3, [pc, #368]	; (80037a8 <main+0x7f8>)
 8003636:	881b      	ldrh	r3, [r3, #0]
 8003638:	3301      	adds	r3, #1
 800363a:	b29a      	uxth	r2, r3
 800363c:	4b5a      	ldr	r3, [pc, #360]	; (80037a8 <main+0x7f8>)
 800363e:	801a      	strh	r2, [r3, #0]
	  lfo_target_parse(); //
 8003640:	f7fd fd0c 	bl	800105c <lfo_target_parse>
	// read values from stored

	memcpy(potSource,&seq,46); // about 35
 8003644:	4a59      	ldr	r2, [pc, #356]	; (80037ac <main+0x7fc>)
 8003646:	4b5a      	ldr	r3, [pc, #360]	; (80037b0 <main+0x800>)
 8003648:	4614      	mov	r4, r2
 800364a:	461d      	mov	r5, r3
 800364c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800364e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003650:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003652:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003654:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003658:	c407      	stmia	r4!, {r0, r1, r2}
 800365a:	8023      	strh	r3, [r4, #0]

	for(i=0;i<10;i++){
 800365c:	4b55      	ldr	r3, [pc, #340]	; (80037b4 <main+0x804>)
 800365e:	2200      	movs	r2, #0
 8003660:	801a      	strh	r2, [r3, #0]
 8003662:	e04a      	b.n	80036fa <main+0x74a>
		if (i<8){    memcpy(potSource+156+(i*13),&note[i],13 );}  //grab note settings ,112 total , works
 8003664:	4b53      	ldr	r3, [pc, #332]	; (80037b4 <main+0x804>)
 8003666:	881b      	ldrh	r3, [r3, #0]
 8003668:	2b07      	cmp	r3, #7
 800366a:	d817      	bhi.n	800369c <main+0x6ec>
 800366c:	4b51      	ldr	r3, [pc, #324]	; (80037b4 <main+0x804>)
 800366e:	881b      	ldrh	r3, [r3, #0]
 8003670:	461a      	mov	r2, r3
 8003672:	4613      	mov	r3, r2
 8003674:	005b      	lsls	r3, r3, #1
 8003676:	4413      	add	r3, r2
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	4413      	add	r3, r2
 800367c:	339c      	adds	r3, #156	; 0x9c
 800367e:	4a4b      	ldr	r2, [pc, #300]	; (80037ac <main+0x7fc>)
 8003680:	1898      	adds	r0, r3, r2
 8003682:	4b4c      	ldr	r3, [pc, #304]	; (80037b4 <main+0x804>)
 8003684:	881b      	ldrh	r3, [r3, #0]
 8003686:	461a      	mov	r2, r3
 8003688:	4613      	mov	r3, r2
 800368a:	00db      	lsls	r3, r3, #3
 800368c:	1a9b      	subs	r3, r3, r2
 800368e:	005b      	lsls	r3, r3, #1
 8003690:	4a49      	ldr	r2, [pc, #292]	; (80037b8 <main+0x808>)
 8003692:	4413      	add	r3, r2
 8003694:	220d      	movs	r2, #13
 8003696:	4619      	mov	r1, r3
 8003698:	f006 fa42 	bl	8009b20 <memcpy>

		memcpy(potSource+46+(i*6),&LFO[i],6 );  // + 60  ,ok
 800369c:	4b45      	ldr	r3, [pc, #276]	; (80037b4 <main+0x804>)
 800369e:	881b      	ldrh	r3, [r3, #0]
 80036a0:	461a      	mov	r2, r3
 80036a2:	4613      	mov	r3, r2
 80036a4:	005b      	lsls	r3, r3, #1
 80036a6:	4413      	add	r3, r2
 80036a8:	005b      	lsls	r3, r3, #1
 80036aa:	332e      	adds	r3, #46	; 0x2e
 80036ac:	4a3f      	ldr	r2, [pc, #252]	; (80037ac <main+0x7fc>)
 80036ae:	1898      	adds	r0, r3, r2
 80036b0:	4b40      	ldr	r3, [pc, #256]	; (80037b4 <main+0x804>)
 80036b2:	881b      	ldrh	r3, [r3, #0]
 80036b4:	015b      	lsls	r3, r3, #5
 80036b6:	4a41      	ldr	r2, [pc, #260]	; (80037bc <main+0x80c>)
 80036b8:	4413      	add	r3, r2
 80036ba:	2206      	movs	r2, #6
 80036bc:	4619      	mov	r1, r3
 80036be:	f006 fa2f 	bl	8009b20 <memcpy>
		memcpy(potSource+106+(i*5),&ADSR[i],5 );  // +50  ,
 80036c2:	4b3c      	ldr	r3, [pc, #240]	; (80037b4 <main+0x804>)
 80036c4:	881b      	ldrh	r3, [r3, #0]
 80036c6:	461a      	mov	r2, r3
 80036c8:	4613      	mov	r3, r2
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	4413      	add	r3, r2
 80036ce:	336a      	adds	r3, #106	; 0x6a
 80036d0:	4a36      	ldr	r2, [pc, #216]	; (80037ac <main+0x7fc>)
 80036d2:	1898      	adds	r0, r3, r2
 80036d4:	4b37      	ldr	r3, [pc, #220]	; (80037b4 <main+0x804>)
 80036d6:	881b      	ldrh	r3, [r3, #0]
 80036d8:	461a      	mov	r2, r3
 80036da:	f44f 7307 	mov.w	r3, #540	; 0x21c
 80036de:	fb02 f303 	mul.w	r3, r2, r3
 80036e2:	4a37      	ldr	r2, [pc, #220]	; (80037c0 <main+0x810>)
 80036e4:	4413      	add	r3, r2
 80036e6:	2205      	movs	r2, #5
 80036e8:	4619      	mov	r1, r3
 80036ea:	f006 fa19 	bl	8009b20 <memcpy>
	for(i=0;i<10;i++){
 80036ee:	4b31      	ldr	r3, [pc, #196]	; (80037b4 <main+0x804>)
 80036f0:	881b      	ldrh	r3, [r3, #0]
 80036f2:	3301      	adds	r3, #1
 80036f4:	b29a      	uxth	r2, r3
 80036f6:	4b2f      	ldr	r3, [pc, #188]	; (80037b4 <main+0x804>)
 80036f8:	801a      	strh	r2, [r3, #0]
 80036fa:	4b2e      	ldr	r3, [pc, #184]	; (80037b4 <main+0x804>)
 80036fc:	881b      	ldrh	r3, [r3, #0]
 80036fe:	2b09      	cmp	r3, #9
 8003700:	d9b0      	bls.n	8003664 <main+0x6b4>

	}	// copy vars into potSource



		uint16_t mem_count2=0;
 8003702:	2300      	movs	r3, #0
 8003704:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
	//	mem_buf=0;
			// mem_verify=0;


				 mem_buf=potSource[mem_count];
 8003708:	4b27      	ldr	r3, [pc, #156]	; (80037a8 <main+0x7f8>)
 800370a:	881b      	ldrh	r3, [r3, #0]
 800370c:	461a      	mov	r2, r3
 800370e:	4b27      	ldr	r3, [pc, #156]	; (80037ac <main+0x7fc>)
 8003710:	5c9a      	ldrb	r2, [r3, r2]
 8003712:	4b2c      	ldr	r3, [pc, #176]	; (80037c4 <main+0x814>)
 8003714:	701a      	strb	r2, [r3, #0]
				 if (mem_buf>160) mem_buf=160;
 8003716:	4b2b      	ldr	r3, [pc, #172]	; (80037c4 <main+0x814>)
 8003718:	781b      	ldrb	r3, [r3, #0]
 800371a:	2ba0      	cmp	r3, #160	; 0xa0
 800371c:	d902      	bls.n	8003724 <main+0x774>
 800371e:	4b29      	ldr	r3, [pc, #164]	; (80037c4 <main+0x814>)
 8003720:	22a0      	movs	r2, #160	; 0xa0
 8003722:	701a      	strb	r2, [r3, #0]
				 mem_count2=((1+(mem_count>>6))<<6)+(mem_count&63);
 8003724:	4b20      	ldr	r3, [pc, #128]	; (80037a8 <main+0x7f8>)
 8003726:	881b      	ldrh	r3, [r3, #0]
 8003728:	099b      	lsrs	r3, r3, #6
 800372a:	b29b      	uxth	r3, r3
 800372c:	3301      	adds	r3, #1
 800372e:	b29b      	uxth	r3, r3
 8003730:	019b      	lsls	r3, r3, #6
 8003732:	b29a      	uxth	r2, r3
 8003734:	4b1c      	ldr	r3, [pc, #112]	; (80037a8 <main+0x7f8>)
 8003736:	881b      	ldrh	r3, [r3, #0]
 8003738:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800373c:	b29b      	uxth	r3, r3
 800373e:	4413      	add	r3, r2
 8003740:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
				 HAL_I2C_Mem_Read(&hi2c2, 160,mem_count2, 2,&mem_verify, 1,100);
 8003744:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	; 0xa6
 8003748:	2364      	movs	r3, #100	; 0x64
 800374a:	9302      	str	r3, [sp, #8]
 800374c:	2301      	movs	r3, #1
 800374e:	9301      	str	r3, [sp, #4]
 8003750:	4b1d      	ldr	r3, [pc, #116]	; (80037c8 <main+0x818>)
 8003752:	9300      	str	r3, [sp, #0]
 8003754:	2302      	movs	r3, #2
 8003756:	21a0      	movs	r1, #160	; 0xa0
 8003758:	481c      	ldr	r0, [pc, #112]	; (80037cc <main+0x81c>)
 800375a:	f003 f93d 	bl	80069d8 <HAL_I2C_Mem_Read>
				 if (mem_verify!=mem_buf) HAL_I2C_Mem_Write(&hi2c2, 160,mem_count2 , 2, &mem_buf, 1, 100);
 800375e:	4b1a      	ldr	r3, [pc, #104]	; (80037c8 <main+0x818>)
 8003760:	781a      	ldrb	r2, [r3, #0]
 8003762:	4b18      	ldr	r3, [pc, #96]	; (80037c4 <main+0x814>)
 8003764:	781b      	ldrb	r3, [r3, #0]
 8003766:	429a      	cmp	r2, r3
 8003768:	d00c      	beq.n	8003784 <main+0x7d4>
 800376a:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	; 0xa6
 800376e:	2364      	movs	r3, #100	; 0x64
 8003770:	9302      	str	r3, [sp, #8]
 8003772:	2301      	movs	r3, #1
 8003774:	9301      	str	r3, [sp, #4]
 8003776:	4b13      	ldr	r3, [pc, #76]	; (80037c4 <main+0x814>)
 8003778:	9300      	str	r3, [sp, #0]
 800377a:	2302      	movs	r3, #2
 800377c:	21a0      	movs	r1, #160	; 0xa0
 800377e:	4813      	ldr	r0, [pc, #76]	; (80037cc <main+0x81c>)
 8003780:	f003 f830 	bl	80067e4 <HAL_I2C_Mem_Write>



//if (mem_buf!=mem_verify)	 mem_errors++;  // check writes

loop_counter2=0; //reset
 8003784:	4b12      	ldr	r3, [pc, #72]	; (80037d0 <main+0x820>)
 8003786:	2200      	movs	r2, #0
 8003788:	601a      	str	r2, [r3, #0]

}


	  if (disp_end==1)	  display_generate();      // run this after gfx draw page finish
 800378a:	4b12      	ldr	r3, [pc, #72]	; (80037d4 <main+0x824>)
 800378c:	781b      	ldrb	r3, [r3, #0]
 800378e:	2b01      	cmp	r3, #1
 8003790:	d101      	bne.n	8003796 <main+0x7e6>
 8003792:	f7fd ffb3 	bl	80016fc <display_generate>




	  if (init<6)				// after 6 its done for good   // no freeze here
 8003796:	4b10      	ldr	r3, [pc, #64]	; (80037d8 <main+0x828>)
 8003798:	781b      	ldrb	r3, [r3, #0]
 800379a:	2b05      	cmp	r3, #5
 800379c:	d82a      	bhi.n	80037f4 <main+0x844>
{
	  for (i=0;i<6;i++) {display_init();}  //1-2ms ?  change length if flickering ,maybe initial data
 800379e:	4b05      	ldr	r3, [pc, #20]	; (80037b4 <main+0x804>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	801a      	strh	r2, [r3, #0]
 80037a4:	e022      	b.n	80037ec <main+0x83c>
 80037a6:	bf00      	nop
 80037a8:	20001f2e 	.word	0x20001f2e
 80037ac:	20000908 	.word	0x20000908
 80037b0:	200037a8 	.word	0x200037a8
 80037b4:	20000ac4 	.word	0x20000ac4
 80037b8:	200001bc 	.word	0x200001bc
 80037bc:	20002bdc 	.word	0x20002bdc
 80037c0:	20002d1c 	.word	0x20002d1c
 80037c4:	20001f34 	.word	0x20001f34
 80037c8:	20003af6 	.word	0x20003af6
 80037cc:	20003fa0 	.word	0x20003fa0
 80037d0:	20001f30 	.word	0x20001f30
 80037d4:	200027be 	.word	0x200027be
 80037d8:	20001f25 	.word	0x20001f25
 80037dc:	f7fd fe7e 	bl	80014dc <display_init>
 80037e0:	4b63      	ldr	r3, [pc, #396]	; (8003970 <main+0x9c0>)
 80037e2:	881b      	ldrh	r3, [r3, #0]
 80037e4:	3301      	adds	r3, #1
 80037e6:	b29a      	uxth	r2, r3
 80037e8:	4b61      	ldr	r3, [pc, #388]	; (8003970 <main+0x9c0>)
 80037ea:	801a      	strh	r2, [r3, #0]
 80037ec:	4b60      	ldr	r3, [pc, #384]	; (8003970 <main+0x9c0>)
 80037ee:	881b      	ldrh	r3, [r3, #0]
 80037f0:	2b05      	cmp	r3, #5
 80037f2:	d9f3      	bls.n	80037dc <main+0x82c>
}

	  if (init > 5) {    //  around 3 cycles per single transmit  , plenty quick as is , spi lcd can really slow things down
 80037f4:	4b5f      	ldr	r3, [pc, #380]	; (8003974 <main+0x9c4>)
 80037f6:	781b      	ldrb	r3, [r3, #0]
 80037f8:	2b05      	cmp	r3, #5
 80037fa:	d92a      	bls.n	8003852 <main+0x8a2>


		  if (gfx_send_swap==2) gfx_send_lines++;		// this is ok for now
 80037fc:	4b5e      	ldr	r3, [pc, #376]	; (8003978 <main+0x9c8>)
 80037fe:	781b      	ldrb	r3, [r3, #0]
 8003800:	2b02      	cmp	r3, #2
 8003802:	d105      	bne.n	8003810 <main+0x860>
 8003804:	4b5d      	ldr	r3, [pc, #372]	; (800397c <main+0x9cc>)
 8003806:	781b      	ldrb	r3, [r3, #0]
 8003808:	3301      	adds	r3, #1
 800380a:	b2da      	uxtb	r2, r3
 800380c:	4b5b      	ldr	r3, [pc, #364]	; (800397c <main+0x9cc>)
 800380e:	701a      	strb	r2, [r3, #0]
		  if (gfx_send_swap==1)  { gfx_send_counter=gfx_send_cursor*144; gfx_send_swap=2; } // jump to cursor pixel line
 8003810:	4b59      	ldr	r3, [pc, #356]	; (8003978 <main+0x9c8>)
 8003812:	781b      	ldrb	r3, [r3, #0]
 8003814:	2b01      	cmp	r3, #1
 8003816:	d10c      	bne.n	8003832 <main+0x882>
 8003818:	4b59      	ldr	r3, [pc, #356]	; (8003980 <main+0x9d0>)
 800381a:	781b      	ldrb	r3, [r3, #0]
 800381c:	b29b      	uxth	r3, r3
 800381e:	461a      	mov	r2, r3
 8003820:	00d2      	lsls	r2, r2, #3
 8003822:	4413      	add	r3, r2
 8003824:	011b      	lsls	r3, r3, #4
 8003826:	b29a      	uxth	r2, r3
 8003828:	4b56      	ldr	r3, [pc, #344]	; (8003984 <main+0x9d4>)
 800382a:	801a      	strh	r2, [r3, #0]
 800382c:	4b52      	ldr	r3, [pc, #328]	; (8003978 <main+0x9c8>)
 800382e:	2202      	movs	r2, #2
 8003830:	701a      	strb	r2, [r3, #0]
	      if (gfx_send_lines==144)   { gfx_send_lines=0; gfx_send_counter=1008; gfx_send_swap=0;}  // skip to last char line
 8003832:	4b52      	ldr	r3, [pc, #328]	; (800397c <main+0x9cc>)
 8003834:	781b      	ldrb	r3, [r3, #0]
 8003836:	2b90      	cmp	r3, #144	; 0x90
 8003838:	d109      	bne.n	800384e <main+0x89e>
 800383a:	4b50      	ldr	r3, [pc, #320]	; (800397c <main+0x9cc>)
 800383c:	2200      	movs	r2, #0
 800383e:	701a      	strb	r2, [r3, #0]
 8003840:	4b50      	ldr	r3, [pc, #320]	; (8003984 <main+0x9d4>)
 8003842:	f44f 727c 	mov.w	r2, #1008	; 0x3f0
 8003846:	801a      	strh	r2, [r3, #0]
 8003848:	4b4b      	ldr	r3, [pc, #300]	; (8003978 <main+0x9c8>)
 800384a:	2200      	movs	r2, #0
 800384c:	701a      	strb	r2, [r3, #0]
				gfx_send();    // don't loop this without using dma  , just makes things really slow
 800384e:	f7fd fe9b 	bl	8001588 <gfx_send>

	}


	  if (loop_counter == 255)	{ // grab adc readings + 3ms , 32 step  // no freeze
 8003852:	4b4d      	ldr	r3, [pc, #308]	; (8003988 <main+0x9d8>)
 8003854:	781b      	ldrb	r3, [r3, #0]
 8003856:	2bff      	cmp	r3, #255	; 0xff
 8003858:	d128      	bne.n	80038ac <main+0x8fc>



		  //HAL_ADC_Stop_DMA(&hadc1); // a lot more stable this way , also sampling time no more than /8 +  144 or no go

		  HAL_ADCEx_InjectedStart(&hadc1) ;  // start injected mode normal conversion
 800385a:	484c      	ldr	r0, [pc, #304]	; (800398c <main+0x9dc>)
 800385c:	f001 fd06 	bl	800526c <HAL_ADCEx_InjectedStart>
		  uint16_t adc_temp1[4]={0,0,0,0};
 8003860:	463b      	mov	r3, r7
 8003862:	2200      	movs	r2, #0
 8003864:	601a      	str	r2, [r3, #0]
 8003866:	605a      	str	r2, [r3, #4]

		  HAL_ADC_PollForConversion(&hadc1,1);  // works but  slow ,blocking very slow, set quick time out
 8003868:	2101      	movs	r1, #1
 800386a:	4848      	ldr	r0, [pc, #288]	; (800398c <main+0x9dc>)
 800386c:	f001 f864 	bl	8004938 <HAL_ADC_PollForConversion>

		  adc_temp1[0]=HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 8003870:	2101      	movs	r1, #1
 8003872:	4846      	ldr	r0, [pc, #280]	; (800398c <main+0x9dc>)
 8003874:	f001 fe10 	bl	8005498 <HAL_ADCEx_InjectedGetValue>
 8003878:	4603      	mov	r3, r0
 800387a:	b29b      	uxth	r3, r3
 800387c:	803b      	strh	r3, [r7, #0]
		  adc_temp1[1] =HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_2);
 800387e:	2102      	movs	r1, #2
 8003880:	4842      	ldr	r0, [pc, #264]	; (800398c <main+0x9dc>)
 8003882:	f001 fe09 	bl	8005498 <HAL_ADCEx_InjectedGetValue>
 8003886:	4603      	mov	r3, r0
 8003888:	b29b      	uxth	r3, r3
 800388a:	807b      	strh	r3, [r7, #2]
		//  adc_temp1[2] =HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_3);
		  adc_values[0]=	  adc_temp1[0]>>7;
 800388c:	883b      	ldrh	r3, [r7, #0]
 800388e:	09db      	lsrs	r3, r3, #7
 8003890:	b29a      	uxth	r2, r3
 8003892:	4b3f      	ldr	r3, [pc, #252]	; (8003990 <main+0x9e0>)
 8003894:	801a      	strh	r2, [r3, #0]
		  adc_values[1]=	  adc_temp1[1]>>7;
 8003896:	887b      	ldrh	r3, [r7, #2]
 8003898:	09db      	lsrs	r3, r3, #7
 800389a:	b29a      	uxth	r2, r3
 800389c:	4b3c      	ldr	r3, [pc, #240]	; (8003990 <main+0x9e0>)
 800389e:	805a      	strh	r2, [r3, #2]
		//  adc_values[2]=	  adc_temp1[2]>>7;
		  HAL_ADCEx_InjectedStop(&hadc1) ;
 80038a0:	483a      	ldr	r0, [pc, #232]	; (800398c <main+0x9dc>)
 80038a2:	f001 fdad 	bl	8005400 <HAL_ADCEx_InjectedStop>


		  //HAL_ADC_Start_DMA(&hadc1, adc_source, 512);


	  	loop_counter=0;
 80038a6:	4b38      	ldr	r3, [pc, #224]	; (8003988 <main+0x9d8>)
 80038a8:	2200      	movs	r2, #0
 80038aa:	701a      	strb	r2, [r3, #0]
	  }

	  if ((seq.pos==7) && (lcd_send==0)) {lcd_send=1;} // runs just once
 80038ac:	4b39      	ldr	r3, [pc, #228]	; (8003994 <main+0x9e4>)
 80038ae:	781b      	ldrb	r3, [r3, #0]
 80038b0:	2b07      	cmp	r3, #7
 80038b2:	d106      	bne.n	80038c2 <main+0x912>
 80038b4:	4b38      	ldr	r3, [pc, #224]	; (8003998 <main+0x9e8>)
 80038b6:	881b      	ldrh	r3, [r3, #0]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d102      	bne.n	80038c2 <main+0x912>
 80038bc:	4b36      	ldr	r3, [pc, #216]	; (8003998 <main+0x9e8>)
 80038be:	2201      	movs	r2, #1
 80038c0:	801a      	strh	r2, [r3, #0]
	   if (promValue<64) promValue=promValue+1 ; else promValue=0;  // fetch eeprom   nogo
	  	  if ((promValues[promValue] ) !=(potValues[promValue]))  EEPROM.write(promValue,(potValues[promValue]));   //  not too happy can totally kill speed  will have to put elsewhere
	  	  promValues[promValue] =potValues[promValue];
	  	   */

	  	     HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin,(seq.pos & 1)); // easy skip ?
 80038c2:	4b34      	ldr	r3, [pc, #208]	; (8003994 <main+0x9e4>)
 80038c4:	781b      	ldrb	r3, [r3, #0]
 80038c6:	f003 0301 	and.w	r3, r3, #1
 80038ca:	b2db      	uxtb	r3, r3
 80038cc:	461a      	mov	r2, r3
 80038ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80038d2:	4832      	ldr	r0, [pc, #200]	; (800399c <main+0x9ec>)
 80038d4:	f002 fe28 	bl	8006528 <HAL_GPIO_WritePin>


	//  if (sample_pointB!=sample_pointD) bank_write=1; // set start of buffer ,grab , works ok

	  	//	adc_flag=0;
	  		if (adc_flag) {
 80038d8:	4b31      	ldr	r3, [pc, #196]	; (80039a0 <main+0x9f0>)
 80038da:	781b      	ldrb	r3, [r3, #0]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d041      	beq.n	8003964 <main+0x9b4>
	  		HAL_ADC_Stop_DMA(&hadc1); // a lot more stable this way , also sampling time no more than /8 +  144 or no go
 80038e0:	482a      	ldr	r0, [pc, #168]	; (800398c <main+0x9dc>)
 80038e2:	f001 f9a5 	bl	8004c30 <HAL_ADC_Stop_DMA>
	  		HAL_ADC_Start_DMA(&hadc1, adc_source, 1024); //dma start ,needs this and adc start ,set sampling time
 80038e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80038ea:	492e      	ldr	r1, [pc, #184]	; (80039a4 <main+0x9f4>)
 80038ec:	4827      	ldr	r0, [pc, #156]	; (800398c <main+0x9dc>)
 80038ee:	f001 f8af 	bl	8004a50 <HAL_ADC_Start_DMA>

	  			uint16_t* click=&adc_source[0];
 80038f2:	4b2c      	ldr	r3, [pc, #176]	; (80039a4 <main+0x9f4>)
 80038f4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

	  			for (i=0;i<512;i++)
 80038f8:	4b1d      	ldr	r3, [pc, #116]	; (8003970 <main+0x9c0>)
 80038fa:	2200      	movs	r2, #0
 80038fc:	801a      	strh	r2, [r3, #0]
 80038fe:	e029      	b.n	8003954 <main+0x9a4>
	  			{

	  				uint16_t crap_hold=*click;
 8003900:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003904:	881b      	ldrh	r3, [r3, #0]
 8003906:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4

	  			uint16_t crap_hold1=*(++click);
 800390a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800390e:	3302      	adds	r3, #2
 8003910:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003914:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003918:	881b      	ldrh	r3, [r3, #0]
 800391a:	f8a7 30a2 	strh.w	r3, [r7, #162]	; 0xa2
	  		click++;
 800391e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003922:	3302      	adds	r3, #2
 8003924:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

	  	//			uint16_t crap_hold=adc_source[i*2];

	  				 // 				uint16_t crap_hold1=adc_source[(i*2)+1];

	  				input_holder[i] = (crap_hold+crap_hold1 )>>1;
 8003928:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 800392c:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 8003930:	4413      	add	r3, r2
 8003932:	1059      	asrs	r1, r3, #1
 8003934:	4b0e      	ldr	r3, [pc, #56]	; (8003970 <main+0x9c0>)
 8003936:	881b      	ldrh	r3, [r3, #0]
 8003938:	461a      	mov	r2, r3
 800393a:	b289      	uxth	r1, r1
 800393c:	4b1a      	ldr	r3, [pc, #104]	; (80039a8 <main+0x9f8>)
 800393e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	  				adc_flag=0;
 8003942:	4b17      	ldr	r3, [pc, #92]	; (80039a0 <main+0x9f0>)
 8003944:	2200      	movs	r2, #0
 8003946:	701a      	strb	r2, [r3, #0]
	  			for (i=0;i<512;i++)
 8003948:	4b09      	ldr	r3, [pc, #36]	; (8003970 <main+0x9c0>)
 800394a:	881b      	ldrh	r3, [r3, #0]
 800394c:	3301      	adds	r3, #1
 800394e:	b29a      	uxth	r2, r3
 8003950:	4b07      	ldr	r3, [pc, #28]	; (8003970 <main+0x9c0>)
 8003952:	801a      	strh	r2, [r3, #0]
 8003954:	4b06      	ldr	r3, [pc, #24]	; (8003970 <main+0x9c0>)
 8003956:	881b      	ldrh	r3, [r3, #0]
 8003958:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800395c:	d3d0      	bcc.n	8003900 <main+0x950>
	  			}
	  		}

	while  (bank_write)                         {							// wait for adc , priority
 800395e:	e001      	b.n	8003964 <main+0x9b4>



		  //HAL_Delay(4);
	  		//sample_point=sample_point&768 ;
	  		sampling();
 8003960:	f7fe f9e2 	bl	8001d28 <sampling>
	while  (bank_write)                         {							// wait for adc , priority
 8003964:	4b11      	ldr	r3, [pc, #68]	; (80039ac <main+0x9fc>)
 8003966:	881b      	ldrh	r3, [r3, #0]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d1f9      	bne.n	8003960 <main+0x9b0>
	  loop_counter++ ;
 800396c:	e612      	b.n	8003594 <main+0x5e4>
 800396e:	bf00      	nop
 8003970:	20000ac4 	.word	0x20000ac4
 8003974:	20001f25 	.word	0x20001f25
 8003978:	20002786 	.word	0x20002786
 800397c:	20002787 	.word	0x20002787
 8003980:	20002785 	.word	0x20002785
 8003984:	20002782 	.word	0x20002782
 8003988:	20000ac0 	.word	0x20000ac0
 800398c:	20003ef8 	.word	0x20003ef8
 8003990:	200001a8 	.word	0x200001a8
 8003994:	200037a8 	.word	0x200037a8
 8003998:	20001f1c 	.word	0x20001f1c
 800399c:	40020800 	.word	0x40020800
 80039a0:	20002bc0 	.word	0x20002bc0
 80039a4:	200012d4 	.word	0x200012d4
 80039a8:	200027c0 	.word	0x200027c0
 80039ac:	200001b2 	.word	0x200001b2

080039b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b094      	sub	sp, #80	; 0x50
 80039b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80039b6:	f107 0320 	add.w	r3, r7, #32
 80039ba:	2230      	movs	r2, #48	; 0x30
 80039bc:	2100      	movs	r1, #0
 80039be:	4618      	mov	r0, r3
 80039c0:	f006 f8bc 	bl	8009b3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80039c4:	f107 030c 	add.w	r3, r7, #12
 80039c8:	2200      	movs	r2, #0
 80039ca:	601a      	str	r2, [r3, #0]
 80039cc:	605a      	str	r2, [r3, #4]
 80039ce:	609a      	str	r2, [r3, #8]
 80039d0:	60da      	str	r2, [r3, #12]
 80039d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80039d4:	2300      	movs	r3, #0
 80039d6:	60bb      	str	r3, [r7, #8]
 80039d8:	4b28      	ldr	r3, [pc, #160]	; (8003a7c <SystemClock_Config+0xcc>)
 80039da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039dc:	4a27      	ldr	r2, [pc, #156]	; (8003a7c <SystemClock_Config+0xcc>)
 80039de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039e2:	6413      	str	r3, [r2, #64]	; 0x40
 80039e4:	4b25      	ldr	r3, [pc, #148]	; (8003a7c <SystemClock_Config+0xcc>)
 80039e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039ec:	60bb      	str	r3, [r7, #8]
 80039ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80039f0:	2300      	movs	r3, #0
 80039f2:	607b      	str	r3, [r7, #4]
 80039f4:	4b22      	ldr	r3, [pc, #136]	; (8003a80 <SystemClock_Config+0xd0>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a21      	ldr	r2, [pc, #132]	; (8003a80 <SystemClock_Config+0xd0>)
 80039fa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80039fe:	6013      	str	r3, [r2, #0]
 8003a00:	4b1f      	ldr	r3, [pc, #124]	; (8003a80 <SystemClock_Config+0xd0>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003a08:	607b      	str	r3, [r7, #4]
 8003a0a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003a0c:	2302      	movs	r3, #2
 8003a0e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003a10:	2301      	movs	r3, #1
 8003a12:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003a14:	2310      	movs	r3, #16
 8003a16:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003a18:	2302      	movs	r3, #2
 8003a1a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003a20:	2308      	movs	r3, #8
 8003a22:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8003a24:	2364      	movs	r3, #100	; 0x64
 8003a26:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003a28:	2302      	movs	r3, #2
 8003a2a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003a2c:	2304      	movs	r3, #4
 8003a2e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003a30:	f107 0320 	add.w	r3, r7, #32
 8003a34:	4618      	mov	r0, r3
 8003a36:	f003 fd51 	bl	80074dc <HAL_RCC_OscConfig>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d001      	beq.n	8003a44 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003a40:	f000 faf6 	bl	8004030 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003a44:	230f      	movs	r3, #15
 8003a46:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003a48:	2302      	movs	r3, #2
 8003a4a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003a50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a54:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003a56:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a5a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8003a5c:	f107 030c 	add.w	r3, r7, #12
 8003a60:	2103      	movs	r1, #3
 8003a62:	4618      	mov	r0, r3
 8003a64:	f003 ffb2 	bl	80079cc <HAL_RCC_ClockConfig>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d001      	beq.n	8003a72 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8003a6e:	f000 fadf 	bl	8004030 <Error_Handler>
  }
}
 8003a72:	bf00      	nop
 8003a74:	3750      	adds	r7, #80	; 0x50
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}
 8003a7a:	bf00      	nop
 8003a7c:	40023800 	.word	0x40023800
 8003a80:	40007000 	.word	0x40007000

08003a84 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b08c      	sub	sp, #48	; 0x30
 8003a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003a8a:	f107 0320 	add.w	r3, r7, #32
 8003a8e:	2200      	movs	r2, #0
 8003a90:	601a      	str	r2, [r3, #0]
 8003a92:	605a      	str	r2, [r3, #4]
 8003a94:	609a      	str	r2, [r3, #8]
 8003a96:	60da      	str	r2, [r3, #12]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8003a98:	463b      	mov	r3, r7
 8003a9a:	2220      	movs	r2, #32
 8003a9c:	2100      	movs	r1, #0
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f006 f84c 	bl	8009b3c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003aa4:	4b36      	ldr	r3, [pc, #216]	; (8003b80 <MX_ADC1_Init+0xfc>)
 8003aa6:	4a37      	ldr	r2, [pc, #220]	; (8003b84 <MX_ADC1_Init+0x100>)
 8003aa8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003aaa:	4b35      	ldr	r3, [pc, #212]	; (8003b80 <MX_ADC1_Init+0xfc>)
 8003aac:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003ab0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003ab2:	4b33      	ldr	r3, [pc, #204]	; (8003b80 <MX_ADC1_Init+0xfc>)
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8003ab8:	4b31      	ldr	r3, [pc, #196]	; (8003b80 <MX_ADC1_Init+0xfc>)
 8003aba:	2201      	movs	r2, #1
 8003abc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003abe:	4b30      	ldr	r3, [pc, #192]	; (8003b80 <MX_ADC1_Init+0xfc>)
 8003ac0:	2201      	movs	r2, #1
 8003ac2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003ac4:	4b2e      	ldr	r3, [pc, #184]	; (8003b80 <MX_ADC1_Init+0xfc>)
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003acc:	4b2c      	ldr	r3, [pc, #176]	; (8003b80 <MX_ADC1_Init+0xfc>)
 8003ace:	2200      	movs	r2, #0
 8003ad0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003ad2:	4b2b      	ldr	r3, [pc, #172]	; (8003b80 <MX_ADC1_Init+0xfc>)
 8003ad4:	4a2c      	ldr	r2, [pc, #176]	; (8003b88 <MX_ADC1_Init+0x104>)
 8003ad6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003ad8:	4b29      	ldr	r3, [pc, #164]	; (8003b80 <MX_ADC1_Init+0xfc>)
 8003ada:	2200      	movs	r2, #0
 8003adc:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8003ade:	4b28      	ldr	r3, [pc, #160]	; (8003b80 <MX_ADC1_Init+0xfc>)
 8003ae0:	2201      	movs	r2, #1
 8003ae2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8003ae4:	4b26      	ldr	r3, [pc, #152]	; (8003b80 <MX_ADC1_Init+0xfc>)
 8003ae6:	2201      	movs	r2, #1
 8003ae8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8003aec:	4b24      	ldr	r3, [pc, #144]	; (8003b80 <MX_ADC1_Init+0xfc>)
 8003aee:	2200      	movs	r2, #0
 8003af0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003af2:	4823      	ldr	r0, [pc, #140]	; (8003b80 <MX_ADC1_Init+0xfc>)
 8003af4:	f000 fe28 	bl	8004748 <HAL_ADC_Init>
 8003af8:	4603      	mov	r3, r0
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d001      	beq.n	8003b02 <MX_ADC1_Init+0x7e>
  {
    Error_Handler();
 8003afe:	f000 fa97 	bl	8004030 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8003b02:	2309      	movs	r3, #9
 8003b04:	623b      	str	r3, [r7, #32]
  sConfig.Rank = 1;
 8003b06:	2301      	movs	r3, #1
 8003b08:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8003b0a:	2306      	movs	r3, #6
 8003b0c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003b0e:	f107 0320 	add.w	r3, r7, #32
 8003b12:	4619      	mov	r1, r3
 8003b14:	481a      	ldr	r0, [pc, #104]	; (8003b80 <MX_ADC1_Init+0xfc>)
 8003b16:	f001 f8f9 	bl	8004d0c <HAL_ADC_ConfigChannel>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d001      	beq.n	8003b24 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 8003b20:	f000 fa86 	bl	8004030 <Error_Handler>
  }

  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_0;
 8003b24:	2300      	movs	r3, #0
 8003b26:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 1;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedNbrOfConversion = 2;
 8003b2c:	2302      	movs	r3, #2
 8003b2e:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_56CYCLES;
 8003b30:	2303      	movs	r3, #3
 8003b32:	60bb      	str	r3, [r7, #8]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONVEDGE_NONE;
 8003b34:	2300      	movs	r3, #0
 8003b36:	61fb      	str	r3, [r7, #28]
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8003b38:	4b14      	ldr	r3, [pc, #80]	; (8003b8c <MX_ADC1_Init+0x108>)
 8003b3a:	61bb      	str	r3, [r7, #24]
  sConfigInjected.AutoInjectedConv = DISABLE;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	757b      	strb	r3, [r7, #21]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8003b40:	2300      	movs	r3, #0
 8003b42:	753b      	strb	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 8003b44:	2300      	movs	r3, #0
 8003b46:	60fb      	str	r3, [r7, #12]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8003b48:	463b      	mov	r3, r7
 8003b4a:	4619      	mov	r1, r3
 8003b4c:	480c      	ldr	r0, [pc, #48]	; (8003b80 <MX_ADC1_Init+0xfc>)
 8003b4e:	f001 fcdb 	bl	8005508 <HAL_ADCEx_InjectedConfigChannel>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d001      	beq.n	8003b5c <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8003b58:	f000 fa6a 	bl	8004030 <Error_Handler>
  }

  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 8003b5c:	2302      	movs	r3, #2
 8003b5e:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 2;
 8003b60:	2302      	movs	r3, #2
 8003b62:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8003b64:	463b      	mov	r3, r7
 8003b66:	4619      	mov	r1, r3
 8003b68:	4805      	ldr	r0, [pc, #20]	; (8003b80 <MX_ADC1_Init+0xfc>)
 8003b6a:	f001 fccd 	bl	8005508 <HAL_ADCEx_InjectedConfigChannel>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d001      	beq.n	8003b78 <MX_ADC1_Init+0xf4>
  {
    Error_Handler();
 8003b74:	f000 fa5c 	bl	8004030 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003b78:	bf00      	nop
 8003b7a:	3730      	adds	r7, #48	; 0x30
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bd80      	pop	{r7, pc}
 8003b80:	20003ef8 	.word	0x20003ef8
 8003b84:	40012000 	.word	0x40012000
 8003b88:	0f000001 	.word	0x0f000001
 8003b8c:	000f0001 	.word	0x000f0001

08003b90 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003b94:	4b12      	ldr	r3, [pc, #72]	; (8003be0 <MX_I2C2_Init+0x50>)
 8003b96:	4a13      	ldr	r2, [pc, #76]	; (8003be4 <MX_I2C2_Init+0x54>)
 8003b98:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8003b9a:	4b11      	ldr	r3, [pc, #68]	; (8003be0 <MX_I2C2_Init+0x50>)
 8003b9c:	4a12      	ldr	r2, [pc, #72]	; (8003be8 <MX_I2C2_Init+0x58>)
 8003b9e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003ba0:	4b0f      	ldr	r3, [pc, #60]	; (8003be0 <MX_I2C2_Init+0x50>)
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8003ba6:	4b0e      	ldr	r3, [pc, #56]	; (8003be0 <MX_I2C2_Init+0x50>)
 8003ba8:	2200      	movs	r2, #0
 8003baa:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003bac:	4b0c      	ldr	r3, [pc, #48]	; (8003be0 <MX_I2C2_Init+0x50>)
 8003bae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003bb2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003bb4:	4b0a      	ldr	r3, [pc, #40]	; (8003be0 <MX_I2C2_Init+0x50>)
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8003bba:	4b09      	ldr	r3, [pc, #36]	; (8003be0 <MX_I2C2_Init+0x50>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003bc0:	4b07      	ldr	r3, [pc, #28]	; (8003be0 <MX_I2C2_Init+0x50>)
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003bc6:	4b06      	ldr	r3, [pc, #24]	; (8003be0 <MX_I2C2_Init+0x50>)
 8003bc8:	2200      	movs	r2, #0
 8003bca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003bcc:	4804      	ldr	r0, [pc, #16]	; (8003be0 <MX_I2C2_Init+0x50>)
 8003bce:	f002 fcc5 	bl	800655c <HAL_I2C_Init>
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d001      	beq.n	8003bdc <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8003bd8:	f000 fa2a 	bl	8004030 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8003bdc:	bf00      	nop
 8003bde:	bd80      	pop	{r7, pc}
 8003be0:	20003fa0 	.word	0x20003fa0
 8003be4:	40005800 	.word	0x40005800
 8003be8:	00061a80 	.word	0x00061a80

08003bec <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003bf0:	4b17      	ldr	r3, [pc, #92]	; (8003c50 <MX_SPI1_Init+0x64>)
 8003bf2:	4a18      	ldr	r2, [pc, #96]	; (8003c54 <MX_SPI1_Init+0x68>)
 8003bf4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003bf6:	4b16      	ldr	r3, [pc, #88]	; (8003c50 <MX_SPI1_Init+0x64>)
 8003bf8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003bfc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003bfe:	4b14      	ldr	r3, [pc, #80]	; (8003c50 <MX_SPI1_Init+0x64>)
 8003c00:	2200      	movs	r2, #0
 8003c02:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003c04:	4b12      	ldr	r3, [pc, #72]	; (8003c50 <MX_SPI1_Init+0x64>)
 8003c06:	2200      	movs	r2, #0
 8003c08:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003c0a:	4b11      	ldr	r3, [pc, #68]	; (8003c50 <MX_SPI1_Init+0x64>)
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003c10:	4b0f      	ldr	r3, [pc, #60]	; (8003c50 <MX_SPI1_Init+0x64>)
 8003c12:	2200      	movs	r2, #0
 8003c14:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003c16:	4b0e      	ldr	r3, [pc, #56]	; (8003c50 <MX_SPI1_Init+0x64>)
 8003c18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c1c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8003c1e:	4b0c      	ldr	r3, [pc, #48]	; (8003c50 <MX_SPI1_Init+0x64>)
 8003c20:	2208      	movs	r2, #8
 8003c22:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003c24:	4b0a      	ldr	r3, [pc, #40]	; (8003c50 <MX_SPI1_Init+0x64>)
 8003c26:	2200      	movs	r2, #0
 8003c28:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003c2a:	4b09      	ldr	r3, [pc, #36]	; (8003c50 <MX_SPI1_Init+0x64>)
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c30:	4b07      	ldr	r3, [pc, #28]	; (8003c50 <MX_SPI1_Init+0x64>)
 8003c32:	2200      	movs	r2, #0
 8003c34:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003c36:	4b06      	ldr	r3, [pc, #24]	; (8003c50 <MX_SPI1_Init+0x64>)
 8003c38:	220a      	movs	r2, #10
 8003c3a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003c3c:	4804      	ldr	r0, [pc, #16]	; (8003c50 <MX_SPI1_Init+0x64>)
 8003c3e:	f004 f891 	bl	8007d64 <HAL_SPI_Init>
 8003c42:	4603      	mov	r3, r0
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d001      	beq.n	8003c4c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003c48:	f000 f9f2 	bl	8004030 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003c4c:	bf00      	nop
 8003c4e:	bd80      	pop	{r7, pc}
 8003c50:	20003ff4 	.word	0x20003ff4
 8003c54:	40013000 	.word	0x40013000

08003c58 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003c5c:	4b17      	ldr	r3, [pc, #92]	; (8003cbc <MX_SPI2_Init+0x64>)
 8003c5e:	4a18      	ldr	r2, [pc, #96]	; (8003cc0 <MX_SPI2_Init+0x68>)
 8003c60:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003c62:	4b16      	ldr	r3, [pc, #88]	; (8003cbc <MX_SPI2_Init+0x64>)
 8003c64:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003c68:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003c6a:	4b14      	ldr	r3, [pc, #80]	; (8003cbc <MX_SPI2_Init+0x64>)
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003c70:	4b12      	ldr	r3, [pc, #72]	; (8003cbc <MX_SPI2_Init+0x64>)
 8003c72:	2200      	movs	r2, #0
 8003c74:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003c76:	4b11      	ldr	r3, [pc, #68]	; (8003cbc <MX_SPI2_Init+0x64>)
 8003c78:	2200      	movs	r2, #0
 8003c7a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003c7c:	4b0f      	ldr	r3, [pc, #60]	; (8003cbc <MX_SPI2_Init+0x64>)
 8003c7e:	2200      	movs	r2, #0
 8003c80:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003c82:	4b0e      	ldr	r3, [pc, #56]	; (8003cbc <MX_SPI2_Init+0x64>)
 8003c84:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c88:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8003c8a:	4b0c      	ldr	r3, [pc, #48]	; (8003cbc <MX_SPI2_Init+0x64>)
 8003c8c:	2230      	movs	r2, #48	; 0x30
 8003c8e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003c90:	4b0a      	ldr	r3, [pc, #40]	; (8003cbc <MX_SPI2_Init+0x64>)
 8003c92:	2200      	movs	r2, #0
 8003c94:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003c96:	4b09      	ldr	r3, [pc, #36]	; (8003cbc <MX_SPI2_Init+0x64>)
 8003c98:	2200      	movs	r2, #0
 8003c9a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c9c:	4b07      	ldr	r3, [pc, #28]	; (8003cbc <MX_SPI2_Init+0x64>)
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003ca2:	4b06      	ldr	r3, [pc, #24]	; (8003cbc <MX_SPI2_Init+0x64>)
 8003ca4:	220a      	movs	r2, #10
 8003ca6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003ca8:	4804      	ldr	r0, [pc, #16]	; (8003cbc <MX_SPI2_Init+0x64>)
 8003caa:	f004 f85b 	bl	8007d64 <HAL_SPI_Init>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d001      	beq.n	8003cb8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003cb4:	f000 f9bc 	bl	8004030 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003cb8:	bf00      	nop
 8003cba:	bd80      	pop	{r7, pc}
 8003cbc:	2000404c 	.word	0x2000404c
 8003cc0:	40003800 	.word	0x40003800

08003cc4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b08c      	sub	sp, #48	; 0x30
 8003cc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003cca:	f107 030c 	add.w	r3, r7, #12
 8003cce:	2224      	movs	r2, #36	; 0x24
 8003cd0:	2100      	movs	r1, #0
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f005 ff32 	bl	8009b3c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003cd8:	1d3b      	adds	r3, r7, #4
 8003cda:	2200      	movs	r2, #0
 8003cdc:	601a      	str	r2, [r3, #0]
 8003cde:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003ce0:	4b21      	ldr	r3, [pc, #132]	; (8003d68 <MX_TIM2_Init+0xa4>)
 8003ce2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003ce6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003ce8:	4b1f      	ldr	r3, [pc, #124]	; (8003d68 <MX_TIM2_Init+0xa4>)
 8003cea:	2200      	movs	r2, #0
 8003cec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003cee:	4b1e      	ldr	r3, [pc, #120]	; (8003d68 <MX_TIM2_Init+0xa4>)
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8003cf4:	4b1c      	ldr	r3, [pc, #112]	; (8003d68 <MX_TIM2_Init+0xa4>)
 8003cf6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003cfa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8003cfc:	4b1a      	ldr	r3, [pc, #104]	; (8003d68 <MX_TIM2_Init+0xa4>)
 8003cfe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d02:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d04:	4b18      	ldr	r3, [pc, #96]	; (8003d68 <MX_TIM2_Init+0xa4>)
 8003d06:	2200      	movs	r2, #0
 8003d08:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8003d0e:	2302      	movs	r3, #2
 8003d10:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003d12:	2301      	movs	r3, #1
 8003d14:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003d16:	2300      	movs	r3, #0
 8003d18:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 2;
 8003d1a:	2302      	movs	r3, #2
 8003d1c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8003d1e:	2302      	movs	r3, #2
 8003d20:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003d22:	2301      	movs	r3, #1
 8003d24:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003d26:	2300      	movs	r3, #0
 8003d28:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 2;
 8003d2a:	2302      	movs	r3, #2
 8003d2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8003d2e:	f107 030c 	add.w	r3, r7, #12
 8003d32:	4619      	mov	r1, r3
 8003d34:	480c      	ldr	r0, [pc, #48]	; (8003d68 <MX_TIM2_Init+0xa4>)
 8003d36:	f004 ffd3 	bl	8008ce0 <HAL_TIM_Encoder_Init>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d001      	beq.n	8003d44 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8003d40:	f000 f976 	bl	8004030 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003d44:	2300      	movs	r3, #0
 8003d46:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003d4c:	1d3b      	adds	r3, r7, #4
 8003d4e:	4619      	mov	r1, r3
 8003d50:	4805      	ldr	r0, [pc, #20]	; (8003d68 <MX_TIM2_Init+0xa4>)
 8003d52:	f005 fdf1 	bl	8009938 <HAL_TIMEx_MasterConfigSynchronization>
 8003d56:	4603      	mov	r3, r0
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d001      	beq.n	8003d60 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8003d5c:	f000 f968 	bl	8004030 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003d60:	bf00      	nop
 8003d62:	3730      	adds	r7, #48	; 0x30
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}
 8003d68:	200040a4 	.word	0x200040a4

08003d6c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b08e      	sub	sp, #56	; 0x38
 8003d70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003d72:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003d76:	2200      	movs	r2, #0
 8003d78:	601a      	str	r2, [r3, #0]
 8003d7a:	605a      	str	r2, [r3, #4]
 8003d7c:	609a      	str	r2, [r3, #8]
 8003d7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003d80:	f107 0320 	add.w	r3, r7, #32
 8003d84:	2200      	movs	r2, #0
 8003d86:	601a      	str	r2, [r3, #0]
 8003d88:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003d8a:	1d3b      	adds	r3, r7, #4
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	601a      	str	r2, [r3, #0]
 8003d90:	605a      	str	r2, [r3, #4]
 8003d92:	609a      	str	r2, [r3, #8]
 8003d94:	60da      	str	r2, [r3, #12]
 8003d96:	611a      	str	r2, [r3, #16]
 8003d98:	615a      	str	r2, [r3, #20]
 8003d9a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003d9c:	4b2c      	ldr	r3, [pc, #176]	; (8003e50 <MX_TIM3_Init+0xe4>)
 8003d9e:	4a2d      	ldr	r2, [pc, #180]	; (8003e54 <MX_TIM3_Init+0xe8>)
 8003da0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003da2:	4b2b      	ldr	r3, [pc, #172]	; (8003e50 <MX_TIM3_Init+0xe4>)
 8003da4:	2200      	movs	r2, #0
 8003da6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003da8:	4b29      	ldr	r3, [pc, #164]	; (8003e50 <MX_TIM3_Init+0xe4>)
 8003daa:	2200      	movs	r2, #0
 8003dac:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2544;
 8003dae:	4b28      	ldr	r3, [pc, #160]	; (8003e50 <MX_TIM3_Init+0xe4>)
 8003db0:	f44f 621f 	mov.w	r2, #2544	; 0x9f0
 8003db4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003db6:	4b26      	ldr	r3, [pc, #152]	; (8003e50 <MX_TIM3_Init+0xe4>)
 8003db8:	2200      	movs	r2, #0
 8003dba:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003dbc:	4b24      	ldr	r3, [pc, #144]	; (8003e50 <MX_TIM3_Init+0xe4>)
 8003dbe:	2280      	movs	r2, #128	; 0x80
 8003dc0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003dc2:	4823      	ldr	r0, [pc, #140]	; (8003e50 <MX_TIM3_Init+0xe4>)
 8003dc4:	f004 fd76 	bl	80088b4 <HAL_TIM_Base_Init>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d001      	beq.n	8003dd2 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8003dce:	f000 f92f 	bl	8004030 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003dd2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003dd6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003dd8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003ddc:	4619      	mov	r1, r3
 8003dde:	481c      	ldr	r0, [pc, #112]	; (8003e50 <MX_TIM3_Init+0xe4>)
 8003de0:	f005 f9ee 	bl	80091c0 <HAL_TIM_ConfigClockSource>
 8003de4:	4603      	mov	r3, r0
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d001      	beq.n	8003dee <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8003dea:	f000 f921 	bl	8004030 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003dee:	4818      	ldr	r0, [pc, #96]	; (8003e50 <MX_TIM3_Init+0xe4>)
 8003df0:	f004 fe6c 	bl	8008acc <HAL_TIM_PWM_Init>
 8003df4:	4603      	mov	r3, r0
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d001      	beq.n	8003dfe <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8003dfa:	f000 f919 	bl	8004030 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003e02:	2300      	movs	r3, #0
 8003e04:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003e06:	f107 0320 	add.w	r3, r7, #32
 8003e0a:	4619      	mov	r1, r3
 8003e0c:	4810      	ldr	r0, [pc, #64]	; (8003e50 <MX_TIM3_Init+0xe4>)
 8003e0e:	f005 fd93 	bl	8009938 <HAL_TIMEx_MasterConfigSynchronization>
 8003e12:	4603      	mov	r3, r0
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d001      	beq.n	8003e1c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8003e18:	f000 f90a 	bl	8004030 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8003e1c:	2370      	movs	r3, #112	; 0x70
 8003e1e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003e20:	2300      	movs	r3, #0
 8003e22:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003e24:	2300      	movs	r3, #0
 8003e26:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003e2c:	1d3b      	adds	r3, r7, #4
 8003e2e:	2208      	movs	r2, #8
 8003e30:	4619      	mov	r1, r3
 8003e32:	4807      	ldr	r0, [pc, #28]	; (8003e50 <MX_TIM3_Init+0xe4>)
 8003e34:	f005 f902 	bl	800903c <HAL_TIM_PWM_ConfigChannel>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d001      	beq.n	8003e42 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8003e3e:	f000 f8f7 	bl	8004030 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003e42:	4803      	ldr	r0, [pc, #12]	; (8003e50 <MX_TIM3_Init+0xe4>)
 8003e44:	f000 fb32 	bl	80044ac <HAL_TIM_MspPostInit>

}
 8003e48:	bf00      	nop
 8003e4a:	3738      	adds	r7, #56	; 0x38
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}
 8003e50:	200040ec 	.word	0x200040ec
 8003e54:	40000400 	.word	0x40000400

08003e58 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b08c      	sub	sp, #48	; 0x30
 8003e5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003e5e:	f107 030c 	add.w	r3, r7, #12
 8003e62:	2224      	movs	r2, #36	; 0x24
 8003e64:	2100      	movs	r1, #0
 8003e66:	4618      	mov	r0, r3
 8003e68:	f005 fe68 	bl	8009b3c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003e6c:	1d3b      	adds	r3, r7, #4
 8003e6e:	2200      	movs	r2, #0
 8003e70:	601a      	str	r2, [r3, #0]
 8003e72:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003e74:	4b20      	ldr	r3, [pc, #128]	; (8003ef8 <MX_TIM4_Init+0xa0>)
 8003e76:	4a21      	ldr	r2, [pc, #132]	; (8003efc <MX_TIM4_Init+0xa4>)
 8003e78:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8003e7a:	4b1f      	ldr	r3, [pc, #124]	; (8003ef8 <MX_TIM4_Init+0xa0>)
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e80:	4b1d      	ldr	r3, [pc, #116]	; (8003ef8 <MX_TIM4_Init+0xa0>)
 8003e82:	2200      	movs	r2, #0
 8003e84:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8003e86:	4b1c      	ldr	r3, [pc, #112]	; (8003ef8 <MX_TIM4_Init+0xa0>)
 8003e88:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003e8c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e8e:	4b1a      	ldr	r3, [pc, #104]	; (8003ef8 <MX_TIM4_Init+0xa0>)
 8003e90:	2200      	movs	r2, #0
 8003e92:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e94:	4b18      	ldr	r3, [pc, #96]	; (8003ef8 <MX_TIM4_Init+0xa0>)
 8003e96:	2200      	movs	r2, #0
 8003e98:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8003e9e:	2302      	movs	r3, #2
 8003ea0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 2;
 8003eaa:	2302      	movs	r3, #2
 8003eac:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8003eae:	2302      	movs	r3, #2
 8003eb0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 2;
 8003eba:	2302      	movs	r3, #2
 8003ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8003ebe:	f107 030c 	add.w	r3, r7, #12
 8003ec2:	4619      	mov	r1, r3
 8003ec4:	480c      	ldr	r0, [pc, #48]	; (8003ef8 <MX_TIM4_Init+0xa0>)
 8003ec6:	f004 ff0b 	bl	8008ce0 <HAL_TIM_Encoder_Init>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d001      	beq.n	8003ed4 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8003ed0:	f000 f8ae 	bl	8004030 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003edc:	1d3b      	adds	r3, r7, #4
 8003ede:	4619      	mov	r1, r3
 8003ee0:	4805      	ldr	r0, [pc, #20]	; (8003ef8 <MX_TIM4_Init+0xa0>)
 8003ee2:	f005 fd29 	bl	8009938 <HAL_TIMEx_MasterConfigSynchronization>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d001      	beq.n	8003ef0 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8003eec:	f000 f8a0 	bl	8004030 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003ef0:	bf00      	nop
 8003ef2:	3730      	adds	r7, #48	; 0x30
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}
 8003ef8:	20004134 	.word	0x20004134
 8003efc:	40000800 	.word	0x40000800

08003f00 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b082      	sub	sp, #8
 8003f04:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003f06:	2300      	movs	r3, #0
 8003f08:	607b      	str	r3, [r7, #4]
 8003f0a:	4b0c      	ldr	r3, [pc, #48]	; (8003f3c <MX_DMA_Init+0x3c>)
 8003f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f0e:	4a0b      	ldr	r2, [pc, #44]	; (8003f3c <MX_DMA_Init+0x3c>)
 8003f10:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003f14:	6313      	str	r3, [r2, #48]	; 0x30
 8003f16:	4b09      	ldr	r3, [pc, #36]	; (8003f3c <MX_DMA_Init+0x3c>)
 8003f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f1e:	607b      	str	r3, [r7, #4]
 8003f20:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 8003f22:	2200      	movs	r2, #0
 8003f24:	2100      	movs	r1, #0
 8003f26:	203c      	movs	r0, #60	; 0x3c
 8003f28:	f001 fd63 	bl	80059f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8003f2c:	203c      	movs	r0, #60	; 0x3c
 8003f2e:	f001 fd7c 	bl	8005a2a <HAL_NVIC_EnableIRQ>

}
 8003f32:	bf00      	nop
 8003f34:	3708      	adds	r7, #8
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}
 8003f3a:	bf00      	nop
 8003f3c:	40023800 	.word	0x40023800

08003f40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b088      	sub	sp, #32
 8003f44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f46:	f107 030c 	add.w	r3, r7, #12
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	601a      	str	r2, [r3, #0]
 8003f4e:	605a      	str	r2, [r3, #4]
 8003f50:	609a      	str	r2, [r3, #8]
 8003f52:	60da      	str	r2, [r3, #12]
 8003f54:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f56:	2300      	movs	r3, #0
 8003f58:	60bb      	str	r3, [r7, #8]
 8003f5a:	4b2a      	ldr	r3, [pc, #168]	; (8004004 <MX_GPIO_Init+0xc4>)
 8003f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f5e:	4a29      	ldr	r2, [pc, #164]	; (8004004 <MX_GPIO_Init+0xc4>)
 8003f60:	f043 0301 	orr.w	r3, r3, #1
 8003f64:	6313      	str	r3, [r2, #48]	; 0x30
 8003f66:	4b27      	ldr	r3, [pc, #156]	; (8004004 <MX_GPIO_Init+0xc4>)
 8003f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f6a:	f003 0301 	and.w	r3, r3, #1
 8003f6e:	60bb      	str	r3, [r7, #8]
 8003f70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f72:	2300      	movs	r3, #0
 8003f74:	607b      	str	r3, [r7, #4]
 8003f76:	4b23      	ldr	r3, [pc, #140]	; (8004004 <MX_GPIO_Init+0xc4>)
 8003f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f7a:	4a22      	ldr	r2, [pc, #136]	; (8004004 <MX_GPIO_Init+0xc4>)
 8003f7c:	f043 0302 	orr.w	r3, r3, #2
 8003f80:	6313      	str	r3, [r2, #48]	; 0x30
 8003f82:	4b20      	ldr	r3, [pc, #128]	; (8004004 <MX_GPIO_Init+0xc4>)
 8003f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f86:	f003 0302 	and.w	r3, r3, #2
 8003f8a:	607b      	str	r3, [r7, #4]
 8003f8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f8e:	2300      	movs	r3, #0
 8003f90:	603b      	str	r3, [r7, #0]
 8003f92:	4b1c      	ldr	r3, [pc, #112]	; (8004004 <MX_GPIO_Init+0xc4>)
 8003f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f96:	4a1b      	ldr	r2, [pc, #108]	; (8004004 <MX_GPIO_Init+0xc4>)
 8003f98:	f043 0304 	orr.w	r3, r3, #4
 8003f9c:	6313      	str	r3, [r2, #48]	; 0x30
 8003f9e:	4b19      	ldr	r3, [pc, #100]	; (8004004 <MX_GPIO_Init+0xc4>)
 8003fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fa2:	f003 0304 	and.w	r3, r3, #4
 8003fa6:	603b      	str	r3, [r7, #0]
 8003fa8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8003faa:	2200      	movs	r2, #0
 8003fac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003fb0:	4815      	ldr	r0, [pc, #84]	; (8004008 <MX_GPIO_Init+0xc8>)
 8003fb2:	f002 fab9 	bl	8006528 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, GPIO_PIN_SET);
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	2110      	movs	r1, #16
 8003fba:	4814      	ldr	r0, [pc, #80]	; (800400c <MX_GPIO_Init+0xcc>)
 8003fbc:	f002 fab4 	bl	8006528 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8003fc0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003fc4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8003fd2:	f107 030c 	add.w	r3, r7, #12
 8003fd6:	4619      	mov	r1, r3
 8003fd8:	480b      	ldr	r0, [pc, #44]	; (8004008 <MX_GPIO_Init+0xc8>)
 8003fda:	f002 f921 	bl	8006220 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS1_Pin */
  GPIO_InitStruct.Pin = CS1_Pin;
 8003fde:	2310      	movs	r3, #16
 8003fe0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fea:	2303      	movs	r3, #3
 8003fec:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CS1_GPIO_Port, &GPIO_InitStruct);
 8003fee:	f107 030c 	add.w	r3, r7, #12
 8003ff2:	4619      	mov	r1, r3
 8003ff4:	4805      	ldr	r0, [pc, #20]	; (800400c <MX_GPIO_Init+0xcc>)
 8003ff6:	f002 f913 	bl	8006220 <HAL_GPIO_Init>

}
 8003ffa:	bf00      	nop
 8003ffc:	3720      	adds	r7, #32
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}
 8004002:	bf00      	nop
 8004004:	40023800 	.word	0x40023800
 8004008:	40020800 	.word	0x40020800
 800400c:	40020000 	.word	0x40020000

08004010 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)   // get data after conversion
{
 8004010:	b480      	push	{r7}
 8004012:	b083      	sub	sp, #12
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
adc_flag=1;
 8004018:	4b04      	ldr	r3, [pc, #16]	; (800402c <HAL_ADC_ConvCpltCallback+0x1c>)
 800401a:	2201      	movs	r2, #1
 800401c:	701a      	strb	r2, [r3, #0]


}
 800401e:	bf00      	nop
 8004020:	370c      	adds	r7, #12
 8004022:	46bd      	mov	sp, r7
 8004024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004028:	4770      	bx	lr
 800402a:	bf00      	nop
 800402c:	20002bc0 	.word	0x20002bc0

08004030 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004030:	b480      	push	{r7}
 8004032:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004034:	b672      	cpsid	i
}
 8004036:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004038:	e7fe      	b.n	8004038 <Error_Handler+0x8>
	...

0800403c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800403c:	b480      	push	{r7}
 800403e:	b083      	sub	sp, #12
 8004040:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004042:	2300      	movs	r3, #0
 8004044:	607b      	str	r3, [r7, #4]
 8004046:	4b10      	ldr	r3, [pc, #64]	; (8004088 <HAL_MspInit+0x4c>)
 8004048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800404a:	4a0f      	ldr	r2, [pc, #60]	; (8004088 <HAL_MspInit+0x4c>)
 800404c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004050:	6453      	str	r3, [r2, #68]	; 0x44
 8004052:	4b0d      	ldr	r3, [pc, #52]	; (8004088 <HAL_MspInit+0x4c>)
 8004054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004056:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800405a:	607b      	str	r3, [r7, #4]
 800405c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800405e:	2300      	movs	r3, #0
 8004060:	603b      	str	r3, [r7, #0]
 8004062:	4b09      	ldr	r3, [pc, #36]	; (8004088 <HAL_MspInit+0x4c>)
 8004064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004066:	4a08      	ldr	r2, [pc, #32]	; (8004088 <HAL_MspInit+0x4c>)
 8004068:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800406c:	6413      	str	r3, [r2, #64]	; 0x40
 800406e:	4b06      	ldr	r3, [pc, #24]	; (8004088 <HAL_MspInit+0x4c>)
 8004070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004072:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004076:	603b      	str	r3, [r7, #0]
 8004078:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800407a:	bf00      	nop
 800407c:	370c      	adds	r7, #12
 800407e:	46bd      	mov	sp, r7
 8004080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004084:	4770      	bx	lr
 8004086:	bf00      	nop
 8004088:	40023800 	.word	0x40023800

0800408c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b08a      	sub	sp, #40	; 0x28
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004094:	f107 0314 	add.w	r3, r7, #20
 8004098:	2200      	movs	r2, #0
 800409a:	601a      	str	r2, [r3, #0]
 800409c:	605a      	str	r2, [r3, #4]
 800409e:	609a      	str	r2, [r3, #8]
 80040a0:	60da      	str	r2, [r3, #12]
 80040a2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a3c      	ldr	r2, [pc, #240]	; (800419c <HAL_ADC_MspInit+0x110>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d171      	bne.n	8004192 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80040ae:	2300      	movs	r3, #0
 80040b0:	613b      	str	r3, [r7, #16]
 80040b2:	4b3b      	ldr	r3, [pc, #236]	; (80041a0 <HAL_ADC_MspInit+0x114>)
 80040b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040b6:	4a3a      	ldr	r2, [pc, #232]	; (80041a0 <HAL_ADC_MspInit+0x114>)
 80040b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040bc:	6453      	str	r3, [r2, #68]	; 0x44
 80040be:	4b38      	ldr	r3, [pc, #224]	; (80041a0 <HAL_ADC_MspInit+0x114>)
 80040c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040c6:	613b      	str	r3, [r7, #16]
 80040c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040ca:	2300      	movs	r3, #0
 80040cc:	60fb      	str	r3, [r7, #12]
 80040ce:	4b34      	ldr	r3, [pc, #208]	; (80041a0 <HAL_ADC_MspInit+0x114>)
 80040d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d2:	4a33      	ldr	r2, [pc, #204]	; (80041a0 <HAL_ADC_MspInit+0x114>)
 80040d4:	f043 0301 	orr.w	r3, r3, #1
 80040d8:	6313      	str	r3, [r2, #48]	; 0x30
 80040da:	4b31      	ldr	r3, [pc, #196]	; (80041a0 <HAL_ADC_MspInit+0x114>)
 80040dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040de:	f003 0301 	and.w	r3, r3, #1
 80040e2:	60fb      	str	r3, [r7, #12]
 80040e4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040e6:	2300      	movs	r3, #0
 80040e8:	60bb      	str	r3, [r7, #8]
 80040ea:	4b2d      	ldr	r3, [pc, #180]	; (80041a0 <HAL_ADC_MspInit+0x114>)
 80040ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ee:	4a2c      	ldr	r2, [pc, #176]	; (80041a0 <HAL_ADC_MspInit+0x114>)
 80040f0:	f043 0302 	orr.w	r3, r3, #2
 80040f4:	6313      	str	r3, [r2, #48]	; 0x30
 80040f6:	4b2a      	ldr	r3, [pc, #168]	; (80041a0 <HAL_ADC_MspInit+0x114>)
 80040f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040fa:	f003 0302 	and.w	r3, r3, #2
 80040fe:	60bb      	str	r3, [r7, #8]
 8004100:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    PA0-WKUP     ------> ADC1_IN0
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_0;
 8004102:	2305      	movs	r3, #5
 8004104:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004106:	2303      	movs	r3, #3
 8004108:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800410a:	2300      	movs	r3, #0
 800410c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800410e:	f107 0314 	add.w	r3, r7, #20
 8004112:	4619      	mov	r1, r3
 8004114:	4823      	ldr	r0, [pc, #140]	; (80041a4 <HAL_ADC_MspInit+0x118>)
 8004116:	f002 f883 	bl	8006220 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800411a:	2302      	movs	r3, #2
 800411c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800411e:	2303      	movs	r3, #3
 8004120:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004122:	2300      	movs	r3, #0
 8004124:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004126:	f107 0314 	add.w	r3, r7, #20
 800412a:	4619      	mov	r1, r3
 800412c:	481e      	ldr	r0, [pc, #120]	; (80041a8 <HAL_ADC_MspInit+0x11c>)
 800412e:	f002 f877 	bl	8006220 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream4;
 8004132:	4b1e      	ldr	r3, [pc, #120]	; (80041ac <HAL_ADC_MspInit+0x120>)
 8004134:	4a1e      	ldr	r2, [pc, #120]	; (80041b0 <HAL_ADC_MspInit+0x124>)
 8004136:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8004138:	4b1c      	ldr	r3, [pc, #112]	; (80041ac <HAL_ADC_MspInit+0x120>)
 800413a:	2200      	movs	r2, #0
 800413c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800413e:	4b1b      	ldr	r3, [pc, #108]	; (80041ac <HAL_ADC_MspInit+0x120>)
 8004140:	2200      	movs	r2, #0
 8004142:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004144:	4b19      	ldr	r3, [pc, #100]	; (80041ac <HAL_ADC_MspInit+0x120>)
 8004146:	2200      	movs	r2, #0
 8004148:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800414a:	4b18      	ldr	r3, [pc, #96]	; (80041ac <HAL_ADC_MspInit+0x120>)
 800414c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004150:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004152:	4b16      	ldr	r3, [pc, #88]	; (80041ac <HAL_ADC_MspInit+0x120>)
 8004154:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004158:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800415a:	4b14      	ldr	r3, [pc, #80]	; (80041ac <HAL_ADC_MspInit+0x120>)
 800415c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004160:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004162:	4b12      	ldr	r3, [pc, #72]	; (80041ac <HAL_ADC_MspInit+0x120>)
 8004164:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004168:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800416a:	4b10      	ldr	r3, [pc, #64]	; (80041ac <HAL_ADC_MspInit+0x120>)
 800416c:	2200      	movs	r2, #0
 800416e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004170:	4b0e      	ldr	r3, [pc, #56]	; (80041ac <HAL_ADC_MspInit+0x120>)
 8004172:	2200      	movs	r2, #0
 8004174:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004176:	480d      	ldr	r0, [pc, #52]	; (80041ac <HAL_ADC_MspInit+0x120>)
 8004178:	f001 fc72 	bl	8005a60 <HAL_DMA_Init>
 800417c:	4603      	mov	r3, r0
 800417e:	2b00      	cmp	r3, #0
 8004180:	d001      	beq.n	8004186 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8004182:	f7ff ff55 	bl	8004030 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	4a08      	ldr	r2, [pc, #32]	; (80041ac <HAL_ADC_MspInit+0x120>)
 800418a:	639a      	str	r2, [r3, #56]	; 0x38
 800418c:	4a07      	ldr	r2, [pc, #28]	; (80041ac <HAL_ADC_MspInit+0x120>)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004192:	bf00      	nop
 8004194:	3728      	adds	r7, #40	; 0x28
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}
 800419a:	bf00      	nop
 800419c:	40012000 	.word	0x40012000
 80041a0:	40023800 	.word	0x40023800
 80041a4:	40020000 	.word	0x40020000
 80041a8:	40020400 	.word	0x40020400
 80041ac:	20003f40 	.word	0x20003f40
 80041b0:	40026470 	.word	0x40026470

080041b4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b08a      	sub	sp, #40	; 0x28
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041bc:	f107 0314 	add.w	r3, r7, #20
 80041c0:	2200      	movs	r2, #0
 80041c2:	601a      	str	r2, [r3, #0]
 80041c4:	605a      	str	r2, [r3, #4]
 80041c6:	609a      	str	r2, [r3, #8]
 80041c8:	60da      	str	r2, [r3, #12]
 80041ca:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a22      	ldr	r2, [pc, #136]	; (800425c <HAL_I2C_MspInit+0xa8>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d13d      	bne.n	8004252 <HAL_I2C_MspInit+0x9e>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041d6:	2300      	movs	r3, #0
 80041d8:	613b      	str	r3, [r7, #16]
 80041da:	4b21      	ldr	r3, [pc, #132]	; (8004260 <HAL_I2C_MspInit+0xac>)
 80041dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041de:	4a20      	ldr	r2, [pc, #128]	; (8004260 <HAL_I2C_MspInit+0xac>)
 80041e0:	f043 0302 	orr.w	r3, r3, #2
 80041e4:	6313      	str	r3, [r2, #48]	; 0x30
 80041e6:	4b1e      	ldr	r3, [pc, #120]	; (8004260 <HAL_I2C_MspInit+0xac>)
 80041e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ea:	f003 0302 	and.w	r3, r3, #2
 80041ee:	613b      	str	r3, [r7, #16]
 80041f0:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB9     ------> I2C2_SDA
    PB10     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80041f2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80041f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80041f8:	2312      	movs	r3, #18
 80041fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041fc:	2300      	movs	r3, #0
 80041fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004200:	2303      	movs	r3, #3
 8004202:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8004204:	2309      	movs	r3, #9
 8004206:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004208:	f107 0314 	add.w	r3, r7, #20
 800420c:	4619      	mov	r1, r3
 800420e:	4815      	ldr	r0, [pc, #84]	; (8004264 <HAL_I2C_MspInit+0xb0>)
 8004210:	f002 f806 	bl	8006220 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004214:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004218:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800421a:	2312      	movs	r3, #18
 800421c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800421e:	2300      	movs	r3, #0
 8004220:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004222:	2303      	movs	r3, #3
 8004224:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004226:	2304      	movs	r3, #4
 8004228:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800422a:	f107 0314 	add.w	r3, r7, #20
 800422e:	4619      	mov	r1, r3
 8004230:	480c      	ldr	r0, [pc, #48]	; (8004264 <HAL_I2C_MspInit+0xb0>)
 8004232:	f001 fff5 	bl	8006220 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004236:	2300      	movs	r3, #0
 8004238:	60fb      	str	r3, [r7, #12]
 800423a:	4b09      	ldr	r3, [pc, #36]	; (8004260 <HAL_I2C_MspInit+0xac>)
 800423c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423e:	4a08      	ldr	r2, [pc, #32]	; (8004260 <HAL_I2C_MspInit+0xac>)
 8004240:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004244:	6413      	str	r3, [r2, #64]	; 0x40
 8004246:	4b06      	ldr	r3, [pc, #24]	; (8004260 <HAL_I2C_MspInit+0xac>)
 8004248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800424a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800424e:	60fb      	str	r3, [r7, #12]
 8004250:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8004252:	bf00      	nop
 8004254:	3728      	adds	r7, #40	; 0x28
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}
 800425a:	bf00      	nop
 800425c:	40005800 	.word	0x40005800
 8004260:	40023800 	.word	0x40023800
 8004264:	40020400 	.word	0x40020400

08004268 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b08c      	sub	sp, #48	; 0x30
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004270:	f107 031c 	add.w	r3, r7, #28
 8004274:	2200      	movs	r2, #0
 8004276:	601a      	str	r2, [r3, #0]
 8004278:	605a      	str	r2, [r3, #4]
 800427a:	609a      	str	r2, [r3, #8]
 800427c:	60da      	str	r2, [r3, #12]
 800427e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a32      	ldr	r2, [pc, #200]	; (8004350 <HAL_SPI_MspInit+0xe8>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d12c      	bne.n	80042e4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800428a:	2300      	movs	r3, #0
 800428c:	61bb      	str	r3, [r7, #24]
 800428e:	4b31      	ldr	r3, [pc, #196]	; (8004354 <HAL_SPI_MspInit+0xec>)
 8004290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004292:	4a30      	ldr	r2, [pc, #192]	; (8004354 <HAL_SPI_MspInit+0xec>)
 8004294:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004298:	6453      	str	r3, [r2, #68]	; 0x44
 800429a:	4b2e      	ldr	r3, [pc, #184]	; (8004354 <HAL_SPI_MspInit+0xec>)
 800429c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800429e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80042a2:	61bb      	str	r3, [r7, #24]
 80042a4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042a6:	2300      	movs	r3, #0
 80042a8:	617b      	str	r3, [r7, #20]
 80042aa:	4b2a      	ldr	r3, [pc, #168]	; (8004354 <HAL_SPI_MspInit+0xec>)
 80042ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ae:	4a29      	ldr	r2, [pc, #164]	; (8004354 <HAL_SPI_MspInit+0xec>)
 80042b0:	f043 0301 	orr.w	r3, r3, #1
 80042b4:	6313      	str	r3, [r2, #48]	; 0x30
 80042b6:	4b27      	ldr	r3, [pc, #156]	; (8004354 <HAL_SPI_MspInit+0xec>)
 80042b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ba:	f003 0301 	and.w	r3, r3, #1
 80042be:	617b      	str	r3, [r7, #20]
 80042c0:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA7     ------> SPI1_MOSI
    PA6     ------> SPI1_MISO
    PA5     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5;
 80042c2:	23e0      	movs	r3, #224	; 0xe0
 80042c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042c6:	2302      	movs	r3, #2
 80042c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042ca:	2300      	movs	r3, #0
 80042cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042ce:	2303      	movs	r3, #3
 80042d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80042d2:	2305      	movs	r3, #5
 80042d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042d6:	f107 031c 	add.w	r3, r7, #28
 80042da:	4619      	mov	r1, r3
 80042dc:	481e      	ldr	r0, [pc, #120]	; (8004358 <HAL_SPI_MspInit+0xf0>)
 80042de:	f001 ff9f 	bl	8006220 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80042e2:	e031      	b.n	8004348 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a1c      	ldr	r2, [pc, #112]	; (800435c <HAL_SPI_MspInit+0xf4>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d12c      	bne.n	8004348 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80042ee:	2300      	movs	r3, #0
 80042f0:	613b      	str	r3, [r7, #16]
 80042f2:	4b18      	ldr	r3, [pc, #96]	; (8004354 <HAL_SPI_MspInit+0xec>)
 80042f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f6:	4a17      	ldr	r2, [pc, #92]	; (8004354 <HAL_SPI_MspInit+0xec>)
 80042f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042fc:	6413      	str	r3, [r2, #64]	; 0x40
 80042fe:	4b15      	ldr	r3, [pc, #84]	; (8004354 <HAL_SPI_MspInit+0xec>)
 8004300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004302:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004306:	613b      	str	r3, [r7, #16]
 8004308:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800430a:	2300      	movs	r3, #0
 800430c:	60fb      	str	r3, [r7, #12]
 800430e:	4b11      	ldr	r3, [pc, #68]	; (8004354 <HAL_SPI_MspInit+0xec>)
 8004310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004312:	4a10      	ldr	r2, [pc, #64]	; (8004354 <HAL_SPI_MspInit+0xec>)
 8004314:	f043 0302 	orr.w	r3, r3, #2
 8004318:	6313      	str	r3, [r2, #48]	; 0x30
 800431a:	4b0e      	ldr	r3, [pc, #56]	; (8004354 <HAL_SPI_MspInit+0xec>)
 800431c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800431e:	f003 0302 	and.w	r3, r3, #2
 8004322:	60fb      	str	r3, [r7, #12]
 8004324:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_13;
 8004326:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 800432a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800432c:	2302      	movs	r3, #2
 800432e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004330:	2300      	movs	r3, #0
 8004332:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004334:	2303      	movs	r3, #3
 8004336:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004338:	2305      	movs	r3, #5
 800433a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800433c:	f107 031c 	add.w	r3, r7, #28
 8004340:	4619      	mov	r1, r3
 8004342:	4807      	ldr	r0, [pc, #28]	; (8004360 <HAL_SPI_MspInit+0xf8>)
 8004344:	f001 ff6c 	bl	8006220 <HAL_GPIO_Init>
}
 8004348:	bf00      	nop
 800434a:	3730      	adds	r7, #48	; 0x30
 800434c:	46bd      	mov	sp, r7
 800434e:	bd80      	pop	{r7, pc}
 8004350:	40013000 	.word	0x40013000
 8004354:	40023800 	.word	0x40023800
 8004358:	40020000 	.word	0x40020000
 800435c:	40003800 	.word	0x40003800
 8004360:	40020400 	.word	0x40020400

08004364 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b08c      	sub	sp, #48	; 0x30
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800436c:	f107 031c 	add.w	r3, r7, #28
 8004370:	2200      	movs	r2, #0
 8004372:	601a      	str	r2, [r3, #0]
 8004374:	605a      	str	r2, [r3, #4]
 8004376:	609a      	str	r2, [r3, #8]
 8004378:	60da      	str	r2, [r3, #12]
 800437a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004384:	d12d      	bne.n	80043e2 <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004386:	2300      	movs	r3, #0
 8004388:	61bb      	str	r3, [r7, #24]
 800438a:	4b30      	ldr	r3, [pc, #192]	; (800444c <HAL_TIM_Encoder_MspInit+0xe8>)
 800438c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800438e:	4a2f      	ldr	r2, [pc, #188]	; (800444c <HAL_TIM_Encoder_MspInit+0xe8>)
 8004390:	f043 0301 	orr.w	r3, r3, #1
 8004394:	6413      	str	r3, [r2, #64]	; 0x40
 8004396:	4b2d      	ldr	r3, [pc, #180]	; (800444c <HAL_TIM_Encoder_MspInit+0xe8>)
 8004398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800439a:	f003 0301 	and.w	r3, r3, #1
 800439e:	61bb      	str	r3, [r7, #24]
 80043a0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043a2:	2300      	movs	r3, #0
 80043a4:	617b      	str	r3, [r7, #20]
 80043a6:	4b29      	ldr	r3, [pc, #164]	; (800444c <HAL_TIM_Encoder_MspInit+0xe8>)
 80043a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043aa:	4a28      	ldr	r2, [pc, #160]	; (800444c <HAL_TIM_Encoder_MspInit+0xe8>)
 80043ac:	f043 0301 	orr.w	r3, r3, #1
 80043b0:	6313      	str	r3, [r2, #48]	; 0x30
 80043b2:	4b26      	ldr	r3, [pc, #152]	; (800444c <HAL_TIM_Encoder_MspInit+0xe8>)
 80043b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043b6:	f003 0301 	and.w	r3, r3, #1
 80043ba:	617b      	str	r3, [r7, #20]
 80043bc:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_1;
 80043be:	f248 0302 	movw	r3, #32770	; 0x8002
 80043c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043c4:	2302      	movs	r3, #2
 80043c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80043c8:	2301      	movs	r3, #1
 80043ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043cc:	2300      	movs	r3, #0
 80043ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80043d0:	2301      	movs	r3, #1
 80043d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043d4:	f107 031c 	add.w	r3, r7, #28
 80043d8:	4619      	mov	r1, r3
 80043da:	481d      	ldr	r0, [pc, #116]	; (8004450 <HAL_TIM_Encoder_MspInit+0xec>)
 80043dc:	f001 ff20 	bl	8006220 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80043e0:	e030      	b.n	8004444 <HAL_TIM_Encoder_MspInit+0xe0>
  else if(htim_encoder->Instance==TIM4)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a1b      	ldr	r2, [pc, #108]	; (8004454 <HAL_TIM_Encoder_MspInit+0xf0>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d12b      	bne.n	8004444 <HAL_TIM_Encoder_MspInit+0xe0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80043ec:	2300      	movs	r3, #0
 80043ee:	613b      	str	r3, [r7, #16]
 80043f0:	4b16      	ldr	r3, [pc, #88]	; (800444c <HAL_TIM_Encoder_MspInit+0xe8>)
 80043f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043f4:	4a15      	ldr	r2, [pc, #84]	; (800444c <HAL_TIM_Encoder_MspInit+0xe8>)
 80043f6:	f043 0304 	orr.w	r3, r3, #4
 80043fa:	6413      	str	r3, [r2, #64]	; 0x40
 80043fc:	4b13      	ldr	r3, [pc, #76]	; (800444c <HAL_TIM_Encoder_MspInit+0xe8>)
 80043fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004400:	f003 0304 	and.w	r3, r3, #4
 8004404:	613b      	str	r3, [r7, #16]
 8004406:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004408:	2300      	movs	r3, #0
 800440a:	60fb      	str	r3, [r7, #12]
 800440c:	4b0f      	ldr	r3, [pc, #60]	; (800444c <HAL_TIM_Encoder_MspInit+0xe8>)
 800440e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004410:	4a0e      	ldr	r2, [pc, #56]	; (800444c <HAL_TIM_Encoder_MspInit+0xe8>)
 8004412:	f043 0302 	orr.w	r3, r3, #2
 8004416:	6313      	str	r3, [r2, #48]	; 0x30
 8004418:	4b0c      	ldr	r3, [pc, #48]	; (800444c <HAL_TIM_Encoder_MspInit+0xe8>)
 800441a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800441c:	f003 0302 	and.w	r3, r3, #2
 8004420:	60fb      	str	r3, [r7, #12]
 8004422:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004424:	23c0      	movs	r3, #192	; 0xc0
 8004426:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004428:	2302      	movs	r3, #2
 800442a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800442c:	2301      	movs	r3, #1
 800442e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004430:	2300      	movs	r3, #0
 8004432:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004434:	2302      	movs	r3, #2
 8004436:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004438:	f107 031c 	add.w	r3, r7, #28
 800443c:	4619      	mov	r1, r3
 800443e:	4806      	ldr	r0, [pc, #24]	; (8004458 <HAL_TIM_Encoder_MspInit+0xf4>)
 8004440:	f001 feee 	bl	8006220 <HAL_GPIO_Init>
}
 8004444:	bf00      	nop
 8004446:	3730      	adds	r7, #48	; 0x30
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}
 800444c:	40023800 	.word	0x40023800
 8004450:	40020000 	.word	0x40020000
 8004454:	40000800 	.word	0x40000800
 8004458:	40020400 	.word	0x40020400

0800445c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b084      	sub	sp, #16
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a0e      	ldr	r2, [pc, #56]	; (80044a4 <HAL_TIM_Base_MspInit+0x48>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d115      	bne.n	800449a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800446e:	2300      	movs	r3, #0
 8004470:	60fb      	str	r3, [r7, #12]
 8004472:	4b0d      	ldr	r3, [pc, #52]	; (80044a8 <HAL_TIM_Base_MspInit+0x4c>)
 8004474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004476:	4a0c      	ldr	r2, [pc, #48]	; (80044a8 <HAL_TIM_Base_MspInit+0x4c>)
 8004478:	f043 0302 	orr.w	r3, r3, #2
 800447c:	6413      	str	r3, [r2, #64]	; 0x40
 800447e:	4b0a      	ldr	r3, [pc, #40]	; (80044a8 <HAL_TIM_Base_MspInit+0x4c>)
 8004480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004482:	f003 0302 	and.w	r3, r3, #2
 8004486:	60fb      	str	r3, [r7, #12]
 8004488:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800448a:	2200      	movs	r2, #0
 800448c:	2100      	movs	r1, #0
 800448e:	201d      	movs	r0, #29
 8004490:	f001 faaf 	bl	80059f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004494:	201d      	movs	r0, #29
 8004496:	f001 fac8 	bl	8005a2a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800449a:	bf00      	nop
 800449c:	3710      	adds	r7, #16
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}
 80044a2:	bf00      	nop
 80044a4:	40000400 	.word	0x40000400
 80044a8:	40023800 	.word	0x40023800

080044ac <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b088      	sub	sp, #32
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044b4:	f107 030c 	add.w	r3, r7, #12
 80044b8:	2200      	movs	r2, #0
 80044ba:	601a      	str	r2, [r3, #0]
 80044bc:	605a      	str	r2, [r3, #4]
 80044be:	609a      	str	r2, [r3, #8]
 80044c0:	60da      	str	r2, [r3, #12]
 80044c2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a12      	ldr	r2, [pc, #72]	; (8004514 <HAL_TIM_MspPostInit+0x68>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d11d      	bne.n	800450a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044ce:	2300      	movs	r3, #0
 80044d0:	60bb      	str	r3, [r7, #8]
 80044d2:	4b11      	ldr	r3, [pc, #68]	; (8004518 <HAL_TIM_MspPostInit+0x6c>)
 80044d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044d6:	4a10      	ldr	r2, [pc, #64]	; (8004518 <HAL_TIM_MspPostInit+0x6c>)
 80044d8:	f043 0302 	orr.w	r3, r3, #2
 80044dc:	6313      	str	r3, [r2, #48]	; 0x30
 80044de:	4b0e      	ldr	r3, [pc, #56]	; (8004518 <HAL_TIM_MspPostInit+0x6c>)
 80044e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044e2:	f003 0302 	and.w	r3, r3, #2
 80044e6:	60bb      	str	r3, [r7, #8]
 80044e8:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80044ea:	2301      	movs	r3, #1
 80044ec:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044ee:	2302      	movs	r3, #2
 80044f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044f2:	2300      	movs	r3, #0
 80044f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044f6:	2300      	movs	r3, #0
 80044f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80044fa:	2302      	movs	r3, #2
 80044fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80044fe:	f107 030c 	add.w	r3, r7, #12
 8004502:	4619      	mov	r1, r3
 8004504:	4805      	ldr	r0, [pc, #20]	; (800451c <HAL_TIM_MspPostInit+0x70>)
 8004506:	f001 fe8b 	bl	8006220 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800450a:	bf00      	nop
 800450c:	3720      	adds	r7, #32
 800450e:	46bd      	mov	sp, r7
 8004510:	bd80      	pop	{r7, pc}
 8004512:	bf00      	nop
 8004514:	40000400 	.word	0x40000400
 8004518:	40023800 	.word	0x40023800
 800451c:	40020400 	.word	0x40020400

08004520 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004520:	b480      	push	{r7}
 8004522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004524:	e7fe      	b.n	8004524 <NMI_Handler+0x4>

08004526 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004526:	b480      	push	{r7}
 8004528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800452a:	e7fe      	b.n	800452a <HardFault_Handler+0x4>

0800452c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800452c:	b480      	push	{r7}
 800452e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004530:	e7fe      	b.n	8004530 <MemManage_Handler+0x4>

08004532 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004532:	b480      	push	{r7}
 8004534:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004536:	e7fe      	b.n	8004536 <BusFault_Handler+0x4>

08004538 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004538:	b480      	push	{r7}
 800453a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800453c:	e7fe      	b.n	800453c <UsageFault_Handler+0x4>

0800453e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800453e:	b480      	push	{r7}
 8004540:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004542:	bf00      	nop
 8004544:	46bd      	mov	sp, r7
 8004546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454a:	4770      	bx	lr

0800454c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800454c:	b480      	push	{r7}
 800454e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004550:	bf00      	nop
 8004552:	46bd      	mov	sp, r7
 8004554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004558:	4770      	bx	lr

0800455a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800455a:	b480      	push	{r7}
 800455c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800455e:	bf00      	nop
 8004560:	46bd      	mov	sp, r7
 8004562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004566:	4770      	bx	lr

08004568 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800456c:	f000 f8a8 	bl	80046c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004570:	bf00      	nop
 8004572:	bd80      	pop	{r7, pc}

08004574 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004578:	4802      	ldr	r0, [pc, #8]	; (8004584 <TIM3_IRQHandler+0x10>)
 800457a:	f004 fc57 	bl	8008e2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800457e:	bf00      	nop
 8004580:	bd80      	pop	{r7, pc}
 8004582:	bf00      	nop
 8004584:	200040ec 	.word	0x200040ec

08004588 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800458c:	4802      	ldr	r0, [pc, #8]	; (8004598 <DMA2_Stream4_IRQHandler+0x10>)
 800458e:	f001 fbdd 	bl	8005d4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8004592:	bf00      	nop
 8004594:	bd80      	pop	{r7, pc}
 8004596:	bf00      	nop
 8004598:	20003f40 	.word	0x20003f40

0800459c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800459c:	b480      	push	{r7}
 800459e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80045a0:	4b08      	ldr	r3, [pc, #32]	; (80045c4 <SystemInit+0x28>)
 80045a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045a6:	4a07      	ldr	r2, [pc, #28]	; (80045c4 <SystemInit+0x28>)
 80045a8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80045ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80045b0:	4b04      	ldr	r3, [pc, #16]	; (80045c4 <SystemInit+0x28>)
 80045b2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80045b6:	609a      	str	r2, [r3, #8]
#endif
}
 80045b8:	bf00      	nop
 80045ba:	46bd      	mov	sp, r7
 80045bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c0:	4770      	bx	lr
 80045c2:	bf00      	nop
 80045c4:	e000ed00 	.word	0xe000ed00

080045c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80045c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004600 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80045cc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80045ce:	e003      	b.n	80045d8 <LoopCopyDataInit>

080045d0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80045d0:	4b0c      	ldr	r3, [pc, #48]	; (8004604 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80045d2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80045d4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80045d6:	3104      	adds	r1, #4

080045d8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80045d8:	480b      	ldr	r0, [pc, #44]	; (8004608 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80045da:	4b0c      	ldr	r3, [pc, #48]	; (800460c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80045dc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80045de:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80045e0:	d3f6      	bcc.n	80045d0 <CopyDataInit>
  ldr  r2, =_sbss
 80045e2:	4a0b      	ldr	r2, [pc, #44]	; (8004610 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80045e4:	e002      	b.n	80045ec <LoopFillZerobss>

080045e6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80045e6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80045e8:	f842 3b04 	str.w	r3, [r2], #4

080045ec <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80045ec:	4b09      	ldr	r3, [pc, #36]	; (8004614 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80045ee:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80045f0:	d3f9      	bcc.n	80045e6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80045f2:	f7ff ffd3 	bl	800459c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80045f6:	f005 fa6f 	bl	8009ad8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80045fa:	f7fe fcd9 	bl	8002fb0 <main>
  bx  lr    
 80045fe:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8004600:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004604:	0800b20c 	.word	0x0800b20c
  ldr  r0, =_sdata
 8004608:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800460c:	20000768 	.word	0x20000768
  ldr  r2, =_sbss
 8004610:	20000768 	.word	0x20000768
  ldr  r3, = _ebss
 8004614:	20004180 	.word	0x20004180

08004618 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004618:	e7fe      	b.n	8004618 <ADC_IRQHandler>
	...

0800461c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004620:	4b0e      	ldr	r3, [pc, #56]	; (800465c <HAL_Init+0x40>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a0d      	ldr	r2, [pc, #52]	; (800465c <HAL_Init+0x40>)
 8004626:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800462a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800462c:	4b0b      	ldr	r3, [pc, #44]	; (800465c <HAL_Init+0x40>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a0a      	ldr	r2, [pc, #40]	; (800465c <HAL_Init+0x40>)
 8004632:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004636:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004638:	4b08      	ldr	r3, [pc, #32]	; (800465c <HAL_Init+0x40>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4a07      	ldr	r2, [pc, #28]	; (800465c <HAL_Init+0x40>)
 800463e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004642:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004644:	2003      	movs	r0, #3
 8004646:	f001 f9c9 	bl	80059dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800464a:	2000      	movs	r0, #0
 800464c:	f000 f808 	bl	8004660 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004650:	f7ff fcf4 	bl	800403c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004654:	2300      	movs	r3, #0
}
 8004656:	4618      	mov	r0, r3
 8004658:	bd80      	pop	{r7, pc}
 800465a:	bf00      	nop
 800465c:	40023c00 	.word	0x40023c00

08004660 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b082      	sub	sp, #8
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004668:	4b12      	ldr	r3, [pc, #72]	; (80046b4 <HAL_InitTick+0x54>)
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	4b12      	ldr	r3, [pc, #72]	; (80046b8 <HAL_InitTick+0x58>)
 800466e:	781b      	ldrb	r3, [r3, #0]
 8004670:	4619      	mov	r1, r3
 8004672:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004676:	fbb3 f3f1 	udiv	r3, r3, r1
 800467a:	fbb2 f3f3 	udiv	r3, r2, r3
 800467e:	4618      	mov	r0, r3
 8004680:	f001 f9e1 	bl	8005a46 <HAL_SYSTICK_Config>
 8004684:	4603      	mov	r3, r0
 8004686:	2b00      	cmp	r3, #0
 8004688:	d001      	beq.n	800468e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	e00e      	b.n	80046ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2b0f      	cmp	r3, #15
 8004692:	d80a      	bhi.n	80046aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004694:	2200      	movs	r2, #0
 8004696:	6879      	ldr	r1, [r7, #4]
 8004698:	f04f 30ff 	mov.w	r0, #4294967295
 800469c:	f001 f9a9 	bl	80059f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80046a0:	4a06      	ldr	r2, [pc, #24]	; (80046bc <HAL_InitTick+0x5c>)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80046a6:	2300      	movs	r3, #0
 80046a8:	e000      	b.n	80046ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	3708      	adds	r7, #8
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}
 80046b4:	200006f8 	.word	0x200006f8
 80046b8:	20000700 	.word	0x20000700
 80046bc:	200006fc 	.word	0x200006fc

080046c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80046c0:	b480      	push	{r7}
 80046c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80046c4:	4b06      	ldr	r3, [pc, #24]	; (80046e0 <HAL_IncTick+0x20>)
 80046c6:	781b      	ldrb	r3, [r3, #0]
 80046c8:	461a      	mov	r2, r3
 80046ca:	4b06      	ldr	r3, [pc, #24]	; (80046e4 <HAL_IncTick+0x24>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	4413      	add	r3, r2
 80046d0:	4a04      	ldr	r2, [pc, #16]	; (80046e4 <HAL_IncTick+0x24>)
 80046d2:	6013      	str	r3, [r2, #0]
}
 80046d4:	bf00      	nop
 80046d6:	46bd      	mov	sp, r7
 80046d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046dc:	4770      	bx	lr
 80046de:	bf00      	nop
 80046e0:	20000700 	.word	0x20000700
 80046e4:	2000417c 	.word	0x2000417c

080046e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80046e8:	b480      	push	{r7}
 80046ea:	af00      	add	r7, sp, #0
  return uwTick;
 80046ec:	4b03      	ldr	r3, [pc, #12]	; (80046fc <HAL_GetTick+0x14>)
 80046ee:	681b      	ldr	r3, [r3, #0]
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	46bd      	mov	sp, r7
 80046f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f8:	4770      	bx	lr
 80046fa:	bf00      	nop
 80046fc:	2000417c 	.word	0x2000417c

08004700 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b084      	sub	sp, #16
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004708:	f7ff ffee 	bl	80046e8 <HAL_GetTick>
 800470c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004718:	d005      	beq.n	8004726 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800471a:	4b0a      	ldr	r3, [pc, #40]	; (8004744 <HAL_Delay+0x44>)
 800471c:	781b      	ldrb	r3, [r3, #0]
 800471e:	461a      	mov	r2, r3
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	4413      	add	r3, r2
 8004724:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004726:	bf00      	nop
 8004728:	f7ff ffde 	bl	80046e8 <HAL_GetTick>
 800472c:	4602      	mov	r2, r0
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	1ad3      	subs	r3, r2, r3
 8004732:	68fa      	ldr	r2, [r7, #12]
 8004734:	429a      	cmp	r2, r3
 8004736:	d8f7      	bhi.n	8004728 <HAL_Delay+0x28>
  {
  }
}
 8004738:	bf00      	nop
 800473a:	bf00      	nop
 800473c:	3710      	adds	r7, #16
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}
 8004742:	bf00      	nop
 8004744:	20000700 	.word	0x20000700

08004748 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b084      	sub	sp, #16
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004750:	2300      	movs	r3, #0
 8004752:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d101      	bne.n	800475e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	e033      	b.n	80047c6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004762:	2b00      	cmp	r3, #0
 8004764:	d109      	bne.n	800477a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	f7ff fc90 	bl	800408c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2200      	movs	r2, #0
 8004770:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2200      	movs	r2, #0
 8004776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800477e:	f003 0310 	and.w	r3, r3, #16
 8004782:	2b00      	cmp	r3, #0
 8004784:	d118      	bne.n	80047b8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800478a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800478e:	f023 0302 	bic.w	r3, r3, #2
 8004792:	f043 0202 	orr.w	r2, r3, #2
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800479a:	6878      	ldr	r0, [r7, #4]
 800479c:	f000 fbe8 	bl	8004f70 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2200      	movs	r2, #0
 80047a4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047aa:	f023 0303 	bic.w	r3, r3, #3
 80047ae:	f043 0201 	orr.w	r2, r3, #1
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	641a      	str	r2, [r3, #64]	; 0x40
 80047b6:	e001      	b.n	80047bc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2200      	movs	r2, #0
 80047c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80047c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80047c6:	4618      	mov	r0, r3
 80047c8:	3710      	adds	r7, #16
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bd80      	pop	{r7, pc}
	...

080047d0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b085      	sub	sp, #20
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80047d8:	2300      	movs	r3, #0
 80047da:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047e2:	2b01      	cmp	r3, #1
 80047e4:	d101      	bne.n	80047ea <HAL_ADC_Start+0x1a>
 80047e6:	2302      	movs	r3, #2
 80047e8:	e097      	b.n	800491a <HAL_ADC_Start+0x14a>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2201      	movs	r2, #1
 80047ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	689b      	ldr	r3, [r3, #8]
 80047f8:	f003 0301 	and.w	r3, r3, #1
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	d018      	beq.n	8004832 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	689a      	ldr	r2, [r3, #8]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f042 0201 	orr.w	r2, r2, #1
 800480e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004810:	4b45      	ldr	r3, [pc, #276]	; (8004928 <HAL_ADC_Start+0x158>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a45      	ldr	r2, [pc, #276]	; (800492c <HAL_ADC_Start+0x15c>)
 8004816:	fba2 2303 	umull	r2, r3, r2, r3
 800481a:	0c9a      	lsrs	r2, r3, #18
 800481c:	4613      	mov	r3, r2
 800481e:	005b      	lsls	r3, r3, #1
 8004820:	4413      	add	r3, r2
 8004822:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004824:	e002      	b.n	800482c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	3b01      	subs	r3, #1
 800482a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d1f9      	bne.n	8004826 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	689b      	ldr	r3, [r3, #8]
 8004838:	f003 0301 	and.w	r3, r3, #1
 800483c:	2b01      	cmp	r3, #1
 800483e:	d15f      	bne.n	8004900 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004844:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004848:	f023 0301 	bic.w	r3, r3, #1
 800484c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800485e:	2b00      	cmp	r3, #0
 8004860:	d007      	beq.n	8004872 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004866:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800486a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004876:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800487a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800487e:	d106      	bne.n	800488e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004884:	f023 0206 	bic.w	r2, r3, #6
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	645a      	str	r2, [r3, #68]	; 0x44
 800488c:	e002      	b.n	8004894 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2200      	movs	r2, #0
 8004892:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2200      	movs	r2, #0
 8004898:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800489c:	4b24      	ldr	r3, [pc, #144]	; (8004930 <HAL_ADC_Start+0x160>)
 800489e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80048a8:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	f003 031f 	and.w	r3, r3, #31
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d10f      	bne.n	80048d6 <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d129      	bne.n	8004918 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	689a      	ldr	r2, [r3, #8]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80048d2:	609a      	str	r2, [r3, #8]
 80048d4:	e020      	b.n	8004918 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a16      	ldr	r2, [pc, #88]	; (8004934 <HAL_ADC_Start+0x164>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d11b      	bne.n	8004918 <HAL_ADC_Start+0x148>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d114      	bne.n	8004918 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	689a      	ldr	r2, [r3, #8]
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80048fc:	609a      	str	r2, [r3, #8]
 80048fe:	e00b      	b.n	8004918 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004904:	f043 0210 	orr.w	r2, r3, #16
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004910:	f043 0201 	orr.w	r2, r3, #1
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004918:	2300      	movs	r3, #0
}
 800491a:	4618      	mov	r0, r3
 800491c:	3714      	adds	r7, #20
 800491e:	46bd      	mov	sp, r7
 8004920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004924:	4770      	bx	lr
 8004926:	bf00      	nop
 8004928:	200006f8 	.word	0x200006f8
 800492c:	431bde83 	.word	0x431bde83
 8004930:	40012300 	.word	0x40012300
 8004934:	40012000 	.word	0x40012000

08004938 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b084      	sub	sp, #16
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
 8004940:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004942:	2300      	movs	r3, #0
 8004944:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004950:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004954:	d113      	bne.n	800497e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004960:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004964:	d10b      	bne.n	800497e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800496a:	f043 0220 	orr.w	r2, r3, #32
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2200      	movs	r2, #0
 8004976:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e063      	b.n	8004a46 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800497e:	f7ff feb3 	bl	80046e8 <HAL_GetTick>
 8004982:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004984:	e021      	b.n	80049ca <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	f1b3 3fff 	cmp.w	r3, #4294967295
 800498c:	d01d      	beq.n	80049ca <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d007      	beq.n	80049a4 <HAL_ADC_PollForConversion+0x6c>
 8004994:	f7ff fea8 	bl	80046e8 <HAL_GetTick>
 8004998:	4602      	mov	r2, r0
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	1ad3      	subs	r3, r2, r3
 800499e:	683a      	ldr	r2, [r7, #0]
 80049a0:	429a      	cmp	r2, r3
 80049a2:	d212      	bcs.n	80049ca <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f003 0302 	and.w	r3, r3, #2
 80049ae:	2b02      	cmp	r3, #2
 80049b0:	d00b      	beq.n	80049ca <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b6:	f043 0204 	orr.w	r2, r3, #4
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2200      	movs	r2, #0
 80049c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80049c6:	2303      	movs	r3, #3
 80049c8:	e03d      	b.n	8004a46 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f003 0302 	and.w	r3, r3, #2
 80049d4:	2b02      	cmp	r3, #2
 80049d6:	d1d6      	bne.n	8004986 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f06f 0212 	mvn.w	r2, #18
 80049e0:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d123      	bne.n	8004a44 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d11f      	bne.n	8004a44 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a0a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d006      	beq.n	8004a20 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	689b      	ldr	r3, [r3, #8]
 8004a18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d111      	bne.n	8004a44 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a24:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a30:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d105      	bne.n	8004a44 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a3c:	f043 0201 	orr.w	r2, r3, #1
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8004a44:	2300      	movs	r3, #0
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	3710      	adds	r7, #16
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}
	...

08004a50 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b086      	sub	sp, #24
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	60f8      	str	r0, [r7, #12]
 8004a58:	60b9      	str	r1, [r7, #8]
 8004a5a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a66:	2b01      	cmp	r3, #1
 8004a68:	d101      	bne.n	8004a6e <HAL_ADC_Start_DMA+0x1e>
 8004a6a:	2302      	movs	r3, #2
 8004a6c:	e0ce      	b.n	8004c0c <HAL_ADC_Start_DMA+0x1bc>
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2201      	movs	r2, #1
 8004a72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	f003 0301 	and.w	r3, r3, #1
 8004a80:	2b01      	cmp	r3, #1
 8004a82:	d018      	beq.n	8004ab6 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	689a      	ldr	r2, [r3, #8]
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f042 0201 	orr.w	r2, r2, #1
 8004a92:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004a94:	4b5f      	ldr	r3, [pc, #380]	; (8004c14 <HAL_ADC_Start_DMA+0x1c4>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a5f      	ldr	r2, [pc, #380]	; (8004c18 <HAL_ADC_Start_DMA+0x1c8>)
 8004a9a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a9e:	0c9a      	lsrs	r2, r3, #18
 8004aa0:	4613      	mov	r3, r2
 8004aa2:	005b      	lsls	r3, r3, #1
 8004aa4:	4413      	add	r3, r2
 8004aa6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004aa8:	e002      	b.n	8004ab0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	3b01      	subs	r3, #1
 8004aae:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004ab0:	693b      	ldr	r3, [r7, #16]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d1f9      	bne.n	8004aaa <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	689b      	ldr	r3, [r3, #8]
 8004abc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ac0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ac4:	d107      	bne.n	8004ad6 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	689a      	ldr	r2, [r3, #8]
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004ad4:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	f003 0301 	and.w	r3, r3, #1
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	f040 8086 	bne.w	8004bf2 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aea:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004aee:	f023 0301 	bic.w	r3, r3, #1
 8004af2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d007      	beq.n	8004b18 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b0c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004b10:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b1c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b24:	d106      	bne.n	8004b34 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b2a:	f023 0206 	bic.w	r2, r3, #6
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	645a      	str	r2, [r3, #68]	; 0x44
 8004b32:	e002      	b.n	8004b3a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	2200      	movs	r2, #0
 8004b38:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004b42:	4b36      	ldr	r3, [pc, #216]	; (8004c1c <HAL_ADC_Start_DMA+0x1cc>)
 8004b44:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b4a:	4a35      	ldr	r2, [pc, #212]	; (8004c20 <HAL_ADC_Start_DMA+0x1d0>)
 8004b4c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b52:	4a34      	ldr	r2, [pc, #208]	; (8004c24 <HAL_ADC_Start_DMA+0x1d4>)
 8004b54:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b5a:	4a33      	ldr	r2, [pc, #204]	; (8004c28 <HAL_ADC_Start_DMA+0x1d8>)
 8004b5c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004b66:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	685a      	ldr	r2, [r3, #4]
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004b76:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	689a      	ldr	r2, [r3, #8]
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b86:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	334c      	adds	r3, #76	; 0x4c
 8004b92:	4619      	mov	r1, r3
 8004b94:	68ba      	ldr	r2, [r7, #8]
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	f001 f810 	bl	8005bbc <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004b9c:	697b      	ldr	r3, [r7, #20]
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	f003 031f 	and.w	r3, r3, #31
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d10f      	bne.n	8004bc8 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	689b      	ldr	r3, [r3, #8]
 8004bae:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d129      	bne.n	8004c0a <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	689a      	ldr	r2, [r3, #8]
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004bc4:	609a      	str	r2, [r3, #8]
 8004bc6:	e020      	b.n	8004c0a <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a17      	ldr	r2, [pc, #92]	; (8004c2c <HAL_ADC_Start_DMA+0x1dc>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d11b      	bne.n	8004c0a <HAL_ADC_Start_DMA+0x1ba>
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	689b      	ldr	r3, [r3, #8]
 8004bd8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d114      	bne.n	8004c0a <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	689a      	ldr	r2, [r3, #8]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004bee:	609a      	str	r2, [r3, #8]
 8004bf0:	e00b      	b.n	8004c0a <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bf6:	f043 0210 	orr.w	r2, r3, #16
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c02:	f043 0201 	orr.w	r2, r3, #1
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004c0a:	2300      	movs	r3, #0
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	3718      	adds	r7, #24
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}
 8004c14:	200006f8 	.word	0x200006f8
 8004c18:	431bde83 	.word	0x431bde83
 8004c1c:	40012300 	.word	0x40012300
 8004c20:	08005169 	.word	0x08005169
 8004c24:	08005223 	.word	0x08005223
 8004c28:	0800523f 	.word	0x0800523f
 8004c2c:	40012000 	.word	0x40012000

08004c30 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b084      	sub	sp, #16
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	d101      	bne.n	8004c4a <HAL_ADC_Stop_DMA+0x1a>
 8004c46:	2302      	movs	r3, #2
 8004c48:	e048      	b.n	8004cdc <HAL_ADC_Stop_DMA+0xac>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	689a      	ldr	r2, [r3, #8]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f022 0201 	bic.w	r2, r2, #1
 8004c60:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	f003 0301 	and.w	r3, r3, #1
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d130      	bne.n	8004cd2 <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	689a      	ldr	r2, [r3, #8]
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004c7e:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c84:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004c88:	b2db      	uxtb	r3, r3
 8004c8a:	2b02      	cmp	r3, #2
 8004c8c:	d10f      	bne.n	8004cae <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c92:	4618      	mov	r0, r3
 8004c94:	f000 ffea 	bl	8005c6c <HAL_DMA_Abort>
 8004c98:	4603      	mov	r3, r0
 8004c9a:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8004c9c:	7bfb      	ldrb	r3, [r7, #15]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d005      	beq.n	8004cae <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ca6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	685a      	ldr	r2, [r3, #4]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8004cbc:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004cc6:	f023 0301 	bic.w	r3, r3, #1
 8004cca:	f043 0201 	orr.w	r2, r3, #1
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8004cda:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cdc:	4618      	mov	r0, r3
 8004cde:	3710      	adds	r7, #16
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bd80      	pop	{r7, pc}

08004ce4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b083      	sub	sp, #12
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8004cec:	bf00      	nop
 8004cee:	370c      	adds	r7, #12
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf6:	4770      	bx	lr

08004cf8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	b083      	sub	sp, #12
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004d00:	bf00      	nop
 8004d02:	370c      	adds	r7, #12
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr

08004d0c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b085      	sub	sp, #20
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
 8004d14:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004d16:	2300      	movs	r3, #0
 8004d18:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	d101      	bne.n	8004d28 <HAL_ADC_ConfigChannel+0x1c>
 8004d24:	2302      	movs	r3, #2
 8004d26:	e113      	b.n	8004f50 <HAL_ADC_ConfigChannel+0x244>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	2b09      	cmp	r3, #9
 8004d36:	d925      	bls.n	8004d84 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	68d9      	ldr	r1, [r3, #12]
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	b29b      	uxth	r3, r3
 8004d44:	461a      	mov	r2, r3
 8004d46:	4613      	mov	r3, r2
 8004d48:	005b      	lsls	r3, r3, #1
 8004d4a:	4413      	add	r3, r2
 8004d4c:	3b1e      	subs	r3, #30
 8004d4e:	2207      	movs	r2, #7
 8004d50:	fa02 f303 	lsl.w	r3, r2, r3
 8004d54:	43da      	mvns	r2, r3
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	400a      	ands	r2, r1
 8004d5c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	68d9      	ldr	r1, [r3, #12]
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	689a      	ldr	r2, [r3, #8]
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	b29b      	uxth	r3, r3
 8004d6e:	4618      	mov	r0, r3
 8004d70:	4603      	mov	r3, r0
 8004d72:	005b      	lsls	r3, r3, #1
 8004d74:	4403      	add	r3, r0
 8004d76:	3b1e      	subs	r3, #30
 8004d78:	409a      	lsls	r2, r3
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	430a      	orrs	r2, r1
 8004d80:	60da      	str	r2, [r3, #12]
 8004d82:	e022      	b.n	8004dca <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	6919      	ldr	r1, [r3, #16]
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	b29b      	uxth	r3, r3
 8004d90:	461a      	mov	r2, r3
 8004d92:	4613      	mov	r3, r2
 8004d94:	005b      	lsls	r3, r3, #1
 8004d96:	4413      	add	r3, r2
 8004d98:	2207      	movs	r2, #7
 8004d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d9e:	43da      	mvns	r2, r3
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	400a      	ands	r2, r1
 8004da6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	6919      	ldr	r1, [r3, #16]
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	689a      	ldr	r2, [r3, #8]
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	b29b      	uxth	r3, r3
 8004db8:	4618      	mov	r0, r3
 8004dba:	4603      	mov	r3, r0
 8004dbc:	005b      	lsls	r3, r3, #1
 8004dbe:	4403      	add	r3, r0
 8004dc0:	409a      	lsls	r2, r3
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	430a      	orrs	r2, r1
 8004dc8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	2b06      	cmp	r3, #6
 8004dd0:	d824      	bhi.n	8004e1c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	685a      	ldr	r2, [r3, #4]
 8004ddc:	4613      	mov	r3, r2
 8004dde:	009b      	lsls	r3, r3, #2
 8004de0:	4413      	add	r3, r2
 8004de2:	3b05      	subs	r3, #5
 8004de4:	221f      	movs	r2, #31
 8004de6:	fa02 f303 	lsl.w	r3, r2, r3
 8004dea:	43da      	mvns	r2, r3
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	400a      	ands	r2, r1
 8004df2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	b29b      	uxth	r3, r3
 8004e00:	4618      	mov	r0, r3
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	685a      	ldr	r2, [r3, #4]
 8004e06:	4613      	mov	r3, r2
 8004e08:	009b      	lsls	r3, r3, #2
 8004e0a:	4413      	add	r3, r2
 8004e0c:	3b05      	subs	r3, #5
 8004e0e:	fa00 f203 	lsl.w	r2, r0, r3
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	430a      	orrs	r2, r1
 8004e18:	635a      	str	r2, [r3, #52]	; 0x34
 8004e1a:	e04c      	b.n	8004eb6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	2b0c      	cmp	r3, #12
 8004e22:	d824      	bhi.n	8004e6e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	685a      	ldr	r2, [r3, #4]
 8004e2e:	4613      	mov	r3, r2
 8004e30:	009b      	lsls	r3, r3, #2
 8004e32:	4413      	add	r3, r2
 8004e34:	3b23      	subs	r3, #35	; 0x23
 8004e36:	221f      	movs	r2, #31
 8004e38:	fa02 f303 	lsl.w	r3, r2, r3
 8004e3c:	43da      	mvns	r2, r3
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	400a      	ands	r2, r1
 8004e44:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	b29b      	uxth	r3, r3
 8004e52:	4618      	mov	r0, r3
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	685a      	ldr	r2, [r3, #4]
 8004e58:	4613      	mov	r3, r2
 8004e5a:	009b      	lsls	r3, r3, #2
 8004e5c:	4413      	add	r3, r2
 8004e5e:	3b23      	subs	r3, #35	; 0x23
 8004e60:	fa00 f203 	lsl.w	r2, r0, r3
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	430a      	orrs	r2, r1
 8004e6a:	631a      	str	r2, [r3, #48]	; 0x30
 8004e6c:	e023      	b.n	8004eb6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	685a      	ldr	r2, [r3, #4]
 8004e78:	4613      	mov	r3, r2
 8004e7a:	009b      	lsls	r3, r3, #2
 8004e7c:	4413      	add	r3, r2
 8004e7e:	3b41      	subs	r3, #65	; 0x41
 8004e80:	221f      	movs	r2, #31
 8004e82:	fa02 f303 	lsl.w	r3, r2, r3
 8004e86:	43da      	mvns	r2, r3
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	400a      	ands	r2, r1
 8004e8e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	b29b      	uxth	r3, r3
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	685a      	ldr	r2, [r3, #4]
 8004ea2:	4613      	mov	r3, r2
 8004ea4:	009b      	lsls	r3, r3, #2
 8004ea6:	4413      	add	r3, r2
 8004ea8:	3b41      	subs	r3, #65	; 0x41
 8004eaa:	fa00 f203 	lsl.w	r2, r0, r3
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	430a      	orrs	r2, r1
 8004eb4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004eb6:	4b29      	ldr	r3, [pc, #164]	; (8004f5c <HAL_ADC_ConfigChannel+0x250>)
 8004eb8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a28      	ldr	r2, [pc, #160]	; (8004f60 <HAL_ADC_ConfigChannel+0x254>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d10f      	bne.n	8004ee4 <HAL_ADC_ConfigChannel+0x1d8>
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	2b12      	cmp	r3, #18
 8004eca:	d10b      	bne.n	8004ee4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a1d      	ldr	r2, [pc, #116]	; (8004f60 <HAL_ADC_ConfigChannel+0x254>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d12b      	bne.n	8004f46 <HAL_ADC_ConfigChannel+0x23a>
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4a1c      	ldr	r2, [pc, #112]	; (8004f64 <HAL_ADC_ConfigChannel+0x258>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d003      	beq.n	8004f00 <HAL_ADC_ConfigChannel+0x1f4>
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	2b11      	cmp	r3, #17
 8004efe:	d122      	bne.n	8004f46 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	685b      	ldr	r3, [r3, #4]
 8004f10:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4a11      	ldr	r2, [pc, #68]	; (8004f64 <HAL_ADC_ConfigChannel+0x258>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d111      	bne.n	8004f46 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004f22:	4b11      	ldr	r3, [pc, #68]	; (8004f68 <HAL_ADC_ConfigChannel+0x25c>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a11      	ldr	r2, [pc, #68]	; (8004f6c <HAL_ADC_ConfigChannel+0x260>)
 8004f28:	fba2 2303 	umull	r2, r3, r2, r3
 8004f2c:	0c9a      	lsrs	r2, r3, #18
 8004f2e:	4613      	mov	r3, r2
 8004f30:	009b      	lsls	r3, r3, #2
 8004f32:	4413      	add	r3, r2
 8004f34:	005b      	lsls	r3, r3, #1
 8004f36:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004f38:	e002      	b.n	8004f40 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	3b01      	subs	r3, #1
 8004f3e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d1f9      	bne.n	8004f3a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004f4e:	2300      	movs	r3, #0
}
 8004f50:	4618      	mov	r0, r3
 8004f52:	3714      	adds	r7, #20
 8004f54:	46bd      	mov	sp, r7
 8004f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5a:	4770      	bx	lr
 8004f5c:	40012300 	.word	0x40012300
 8004f60:	40012000 	.word	0x40012000
 8004f64:	10000012 	.word	0x10000012
 8004f68:	200006f8 	.word	0x200006f8
 8004f6c:	431bde83 	.word	0x431bde83

08004f70 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b085      	sub	sp, #20
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004f78:	4b79      	ldr	r3, [pc, #484]	; (8005160 <ADC_Init+0x1f0>)
 8004f7a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	685a      	ldr	r2, [r3, #4]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	431a      	orrs	r2, r3
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	685a      	ldr	r2, [r3, #4]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004fa4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	6859      	ldr	r1, [r3, #4]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	691b      	ldr	r3, [r3, #16]
 8004fb0:	021a      	lsls	r2, r3, #8
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	430a      	orrs	r2, r1
 8004fb8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	685a      	ldr	r2, [r3, #4]
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004fc8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	6859      	ldr	r1, [r3, #4]
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	689a      	ldr	r2, [r3, #8]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	430a      	orrs	r2, r1
 8004fda:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	689a      	ldr	r2, [r3, #8]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004fea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	6899      	ldr	r1, [r3, #8]
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	68da      	ldr	r2, [r3, #12]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	430a      	orrs	r2, r1
 8004ffc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005002:	4a58      	ldr	r2, [pc, #352]	; (8005164 <ADC_Init+0x1f4>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d022      	beq.n	800504e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	689a      	ldr	r2, [r3, #8]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005016:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	6899      	ldr	r1, [r3, #8]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	430a      	orrs	r2, r1
 8005028:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	689a      	ldr	r2, [r3, #8]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005038:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	6899      	ldr	r1, [r3, #8]
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	430a      	orrs	r2, r1
 800504a:	609a      	str	r2, [r3, #8]
 800504c:	e00f      	b.n	800506e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	689a      	ldr	r2, [r3, #8]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800505c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	689a      	ldr	r2, [r3, #8]
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800506c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	689a      	ldr	r2, [r3, #8]
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f022 0202 	bic.w	r2, r2, #2
 800507c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	6899      	ldr	r1, [r3, #8]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	7e1b      	ldrb	r3, [r3, #24]
 8005088:	005a      	lsls	r2, r3, #1
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	430a      	orrs	r2, r1
 8005090:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d01b      	beq.n	80050d4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	685a      	ldr	r2, [r3, #4]
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80050aa:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	685a      	ldr	r2, [r3, #4]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80050ba:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	6859      	ldr	r1, [r3, #4]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c6:	3b01      	subs	r3, #1
 80050c8:	035a      	lsls	r2, r3, #13
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	430a      	orrs	r2, r1
 80050d0:	605a      	str	r2, [r3, #4]
 80050d2:	e007      	b.n	80050e4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	685a      	ldr	r2, [r3, #4]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80050e2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80050f2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	69db      	ldr	r3, [r3, #28]
 80050fe:	3b01      	subs	r3, #1
 8005100:	051a      	lsls	r2, r3, #20
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	430a      	orrs	r2, r1
 8005108:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	689a      	ldr	r2, [r3, #8]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005118:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	6899      	ldr	r1, [r3, #8]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005126:	025a      	lsls	r2, r3, #9
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	430a      	orrs	r2, r1
 800512e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	689a      	ldr	r2, [r3, #8]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800513e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	6899      	ldr	r1, [r3, #8]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	695b      	ldr	r3, [r3, #20]
 800514a:	029a      	lsls	r2, r3, #10
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	430a      	orrs	r2, r1
 8005152:	609a      	str	r2, [r3, #8]
}
 8005154:	bf00      	nop
 8005156:	3714      	adds	r7, #20
 8005158:	46bd      	mov	sp, r7
 800515a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515e:	4770      	bx	lr
 8005160:	40012300 	.word	0x40012300
 8005164:	0f000001 	.word	0x0f000001

08005168 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b084      	sub	sp, #16
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005174:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800517a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800517e:	2b00      	cmp	r3, #0
 8005180:	d13c      	bne.n	80051fc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005186:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	689b      	ldr	r3, [r3, #8]
 8005194:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005198:	2b00      	cmp	r3, #0
 800519a:	d12b      	bne.n	80051f4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d127      	bne.n	80051f4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051aa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d006      	beq.n	80051c0 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	689b      	ldr	r3, [r3, #8]
 80051b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d119      	bne.n	80051f4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	685a      	ldr	r2, [r3, #4]
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f022 0220 	bic.w	r2, r2, #32
 80051ce:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051d4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d105      	bne.n	80051f4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ec:	f043 0201 	orr.w	r2, r3, #1
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80051f4:	68f8      	ldr	r0, [r7, #12]
 80051f6:	f7fe ff0b 	bl	8004010 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80051fa:	e00e      	b.n	800521a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005200:	f003 0310 	and.w	r3, r3, #16
 8005204:	2b00      	cmp	r3, #0
 8005206:	d003      	beq.n	8005210 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8005208:	68f8      	ldr	r0, [r7, #12]
 800520a:	f7ff fd75 	bl	8004cf8 <HAL_ADC_ErrorCallback>
}
 800520e:	e004      	b.n	800521a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005214:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005216:	6878      	ldr	r0, [r7, #4]
 8005218:	4798      	blx	r3
}
 800521a:	bf00      	nop
 800521c:	3710      	adds	r7, #16
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}

08005222 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005222:	b580      	push	{r7, lr}
 8005224:	b084      	sub	sp, #16
 8005226:	af00      	add	r7, sp, #0
 8005228:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800522e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005230:	68f8      	ldr	r0, [r7, #12]
 8005232:	f7ff fd57 	bl	8004ce4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005236:	bf00      	nop
 8005238:	3710      	adds	r7, #16
 800523a:	46bd      	mov	sp, r7
 800523c:	bd80      	pop	{r7, pc}

0800523e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800523e:	b580      	push	{r7, lr}
 8005240:	b084      	sub	sp, #16
 8005242:	af00      	add	r7, sp, #0
 8005244:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800524a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2240      	movs	r2, #64	; 0x40
 8005250:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005256:	f043 0204 	orr.w	r2, r3, #4
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800525e:	68f8      	ldr	r0, [r7, #12]
 8005260:	f7ff fd4a 	bl	8004cf8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005264:	bf00      	nop
 8005266:	3710      	adds	r7, #16
 8005268:	46bd      	mov	sp, r7
 800526a:	bd80      	pop	{r7, pc}

0800526c <HAL_ADCEx_InjectedStart>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef* hadc)
{
 800526c:	b480      	push	{r7}
 800526e:	b087      	sub	sp, #28
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8005274:	2300      	movs	r3, #0
 8005276:	60bb      	str	r3, [r7, #8]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8005278:	2300      	movs	r3, #0
 800527a:	617b      	str	r3, [r7, #20]
 800527c:	2300      	movs	r3, #0
 800527e:	613b      	str	r3, [r7, #16]
  ADC_Common_TypeDef *tmpADC_Common;
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005286:	2b01      	cmp	r3, #1
 8005288:	d101      	bne.n	800528e <HAL_ADCEx_InjectedStart+0x22>
 800528a:	2302      	movs	r3, #2
 800528c:	e0aa      	b.n	80053e4 <HAL_ADCEx_InjectedStart+0x178>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2201      	movs	r2, #1
 8005292:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	f003 0301 	and.w	r3, r3, #1
 80052a0:	2b01      	cmp	r3, #1
 80052a2:	d018      	beq.n	80052d6 <HAL_ADCEx_InjectedStart+0x6a>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	689a      	ldr	r2, [r3, #8]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f042 0201 	orr.w	r2, r2, #1
 80052b2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80052b4:	4b4e      	ldr	r3, [pc, #312]	; (80053f0 <HAL_ADCEx_InjectedStart+0x184>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4a4e      	ldr	r2, [pc, #312]	; (80053f4 <HAL_ADCEx_InjectedStart+0x188>)
 80052ba:	fba2 2303 	umull	r2, r3, r2, r3
 80052be:	0c9a      	lsrs	r2, r3, #18
 80052c0:	4613      	mov	r3, r2
 80052c2:	005b      	lsls	r3, r3, #1
 80052c4:	4413      	add	r3, r2
 80052c6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80052c8:	e002      	b.n	80052d0 <HAL_ADCEx_InjectedStart+0x64>
    {
      counter--;
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	3b01      	subs	r3, #1
 80052ce:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d1f9      	bne.n	80052ca <HAL_ADCEx_InjectedStart+0x5e>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	689b      	ldr	r3, [r3, #8]
 80052dc:	f003 0301 	and.w	r3, r3, #1
 80052e0:	2b01      	cmp	r3, #1
 80052e2:	d172      	bne.n	80053ca <HAL_ADCEx_InjectedStart+0x15e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to injected group conversion results    */
    /* - Set state bitfield related to injected operation                     */
    ADC_STATE_CLR_SET(hadc->State,
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052e8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80052ec:	f023 0301 	bic.w	r3, r3, #1
 80052f0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Check if a regular conversion is ongoing */
    /* Note: On this device, there is no ADC error code fields related to     */
    /*       conversions on group injected only. In case of conversion on     */
    /*       going on group regular, no error code is reset.                  */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005300:	2b00      	cmp	r3, #0
 8005302:	d102      	bne.n	800530a <HAL_ADCEx_InjectedStart+0x9e>
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2200      	movs	r2, #0
 8005308:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2200      	movs	r2, #0
 800530e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear injected group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f06f 0204 	mvn.w	r2, #4
 800531a:	601a      	str	r2, [r3, #0]

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800531c:	4b36      	ldr	r3, [pc, #216]	; (80053f8 <HAL_ADCEx_InjectedStart+0x18c>)
 800531e:	60fb      	str	r3, [r7, #12]

    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	f003 031f 	and.w	r3, r3, #31
 8005328:	2b00      	cmp	r3, #0
 800532a:	d124      	bne.n	8005376 <HAL_ADCEx_InjectedStart+0x10a>
    {
      tmp1 = HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_JEXTEN);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8005336:	2b00      	cmp	r3, #0
 8005338:	bf0c      	ite	eq
 800533a:	2301      	moveq	r3, #1
 800533c:	2300      	movne	r3, #0
 800533e:	b2db      	uxtb	r3, r3
 8005340:	617b      	str	r3, [r7, #20]
      tmp2 = HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	685b      	ldr	r3, [r3, #4]
 8005348:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800534c:	2b00      	cmp	r3, #0
 800534e:	bf0c      	ite	eq
 8005350:	2301      	moveq	r3, #1
 8005352:	2300      	movne	r3, #0
 8005354:	b2db      	uxtb	r3, r3
 8005356:	613b      	str	r3, [r7, #16]
      if(tmp1 && tmp2)
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d041      	beq.n	80053e2 <HAL_ADCEx_InjectedStart+0x176>
 800535e:	693b      	ldr	r3, [r7, #16]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d03e      	beq.n	80053e2 <HAL_ADCEx_InjectedStart+0x176>
      {
        /* Enable the selected ADC software conversion for injected group */
        hadc->Instance->CR2 |= ADC_CR2_JSWSTART;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	689a      	ldr	r2, [r3, #8]
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8005372:	609a      	str	r2, [r3, #8]
 8005374:	e035      	b.n	80053e2 <HAL_ADCEx_InjectedStart+0x176>
      }
    }
    else
    {
      tmp1 = HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_JEXTEN);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8005380:	2b00      	cmp	r3, #0
 8005382:	bf0c      	ite	eq
 8005384:	2301      	moveq	r3, #1
 8005386:	2300      	movne	r3, #0
 8005388:	b2db      	uxtb	r3, r3
 800538a:	617b      	str	r3, [r7, #20]
      tmp2 = HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	685b      	ldr	r3, [r3, #4]
 8005392:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005396:	2b00      	cmp	r3, #0
 8005398:	bf0c      	ite	eq
 800539a:	2301      	moveq	r3, #1
 800539c:	2300      	movne	r3, #0
 800539e:	b2db      	uxtb	r3, r3
 80053a0:	613b      	str	r3, [r7, #16]
      if((hadc->Instance == ADC1) && tmp1 && tmp2)  
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	4a15      	ldr	r2, [pc, #84]	; (80053fc <HAL_ADCEx_InjectedStart+0x190>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d11a      	bne.n	80053e2 <HAL_ADCEx_InjectedStart+0x176>
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d017      	beq.n	80053e2 <HAL_ADCEx_InjectedStart+0x176>
 80053b2:	693b      	ldr	r3, [r7, #16]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d014      	beq.n	80053e2 <HAL_ADCEx_InjectedStart+0x176>
      {
        /* Enable the selected ADC software conversion for injected group */
        hadc->Instance->CR2 |= ADC_CR2_JSWSTART;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	689a      	ldr	r2, [r3, #8]
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80053c6:	609a      	str	r2, [r3, #8]
 80053c8:	e00b      	b.n	80053e2 <HAL_ADCEx_InjectedStart+0x176>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ce:	f043 0210 	orr.w	r2, r3, #16
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053da:	f043 0201 	orr.w	r2, r3, #1
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80053e2:	2300      	movs	r3, #0
}
 80053e4:	4618      	mov	r0, r3
 80053e6:	371c      	adds	r7, #28
 80053e8:	46bd      	mov	sp, r7
 80053ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ee:	4770      	bx	lr
 80053f0:	200006f8 	.word	0x200006f8
 80053f4:	431bde83 	.word	0x431bde83
 80053f8:	40012300 	.word	0x40012300
 80053fc:	40012000 	.word	0x40012000

08005400 <HAL_ADCEx_InjectedStop>:
  * @note   In case of auto-injection mode, HAL_ADC_Stop must be used.
  * @param  hadc ADC handle
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStop(ADC_HandleTypeDef* hadc)
{
 8005400:	b480      	push	{r7}
 8005402:	b085      	sub	sp, #20
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005408:	2300      	movs	r3, #0
 800540a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005412:	2b01      	cmp	r3, #1
 8005414:	d101      	bne.n	800541a <HAL_ADCEx_InjectedStop+0x1a>
 8005416:	2302      	movs	r3, #2
 8005418:	e037      	b.n	800548a <HAL_ADCEx_InjectedStop+0x8a>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2201      	movs	r2, #1
 800541e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Conditioned to:                                                          */
  /* - No conversion on the other group (regular group) is intended to        */
  /*   continue (injected and regular groups stop conversion and ADC disable  */
  /*   are common)                                                            */
  /* - In case of auto-injection mode, HAL_ADC_Stop must be used.             */
  if(((hadc->State & HAL_ADC_STATE_REG_BUSY) == RESET)  &&
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005426:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800542a:	2b00      	cmp	r3, #0
 800542c:	d120      	bne.n	8005470 <HAL_ADCEx_InjectedStop+0x70>
     HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO)   )
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  if(((hadc->State & HAL_ADC_STATE_REG_BUSY) == RESET)  &&
 8005438:	2b00      	cmp	r3, #0
 800543a:	d119      	bne.n	8005470 <HAL_ADCEx_InjectedStop+0x70>
  {
    /* Stop potential conversion on going, on regular and injected groups */
    /* Disable ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	689a      	ldr	r2, [r3, #8]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f022 0201 	bic.w	r2, r2, #1
 800544a:	609a      	str	r2, [r3, #8]
    
    /* Check if ADC is effectively disabled */
    if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	f003 0301 	and.w	r3, r3, #1
 8005456:	2b00      	cmp	r3, #0
 8005458:	d112      	bne.n	8005480 <HAL_ADCEx_InjectedStop+0x80>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800545e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005462:	f023 0301 	bic.w	r3, r3, #1
 8005466:	f043 0201 	orr.w	r2, r3, #1
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	641a      	str	r2, [r3, #64]	; 0x40
    if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800546e:	e007      	b.n	8005480 <HAL_ADCEx_InjectedStop+0x80>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005474:	f043 0220 	orr.w	r2, r3, #32
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	641a      	str	r2, [r3, #64]	; 0x40
      
    tmp_hal_status = HAL_ERROR;
 800547c:	2301      	movs	r3, #1
 800547e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2200      	movs	r2, #0
 8005484:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8005488:	7bfb      	ldrb	r3, [r7, #15]
}
 800548a:	4618      	mov	r0, r3
 800548c:	3714      	adds	r7, #20
 800548e:	46bd      	mov	sp, r7
 8005490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005494:	4770      	bx	lr
	...

08005498 <HAL_ADCEx_InjectedGetValue>:
  *            @arg ADC_INJECTED_RANK_3: Injected Channel3 selected
  *            @arg ADC_INJECTED_RANK_4: Injected Channel4 selected
  * @retval None
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef* hadc, uint32_t InjectedRank)
{
 8005498:	b480      	push	{r7}
 800549a:	b085      	sub	sp, #20
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
 80054a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t tmp = 0U;
 80054a2:	2300      	movs	r3, #0
 80054a4:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));
  
  /* Clear injected group conversion flag to have similar behaviour as        */
  /* regular group: reading data register also clears end of conversion flag. */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f06f 0204 	mvn.w	r2, #4
 80054ae:	601a      	str	r2, [r3, #0]
  
  /* Return the selected ADC converted value */ 
  switch(InjectedRank)
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	3b01      	subs	r3, #1
 80054b4:	2b03      	cmp	r3, #3
 80054b6:	d81f      	bhi.n	80054f8 <HAL_ADCEx_InjectedGetValue+0x60>
 80054b8:	a201      	add	r2, pc, #4	; (adr r2, 80054c0 <HAL_ADCEx_InjectedGetValue+0x28>)
 80054ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054be:	bf00      	nop
 80054c0:	080054ef 	.word	0x080054ef
 80054c4:	080054e5 	.word	0x080054e5
 80054c8:	080054db 	.word	0x080054db
 80054cc:	080054d1 	.word	0x080054d1
  {  
    case ADC_INJECTED_RANK_4:
    {
      tmp =  hadc->Instance->JDR4;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054d6:	60fb      	str	r3, [r7, #12]
    }  
    break;
 80054d8:	e00f      	b.n	80054fa <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_3: 
    {  
      tmp =  hadc->Instance->JDR3;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054e0:	60fb      	str	r3, [r7, #12]
    }  
    break;
 80054e2:	e00a      	b.n	80054fa <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_2: 
    {  
      tmp =  hadc->Instance->JDR2;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ea:	60fb      	str	r3, [r7, #12]
    }
    break;
 80054ec:	e005      	b.n	80054fa <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_1:
    {
      tmp =  hadc->Instance->JDR1;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054f4:	60fb      	str	r3, [r7, #12]
    }
    break;
 80054f6:	e000      	b.n	80054fa <HAL_ADCEx_InjectedGetValue+0x62>
    default:
    break;  
 80054f8:	bf00      	nop
  }
  return tmp;
 80054fa:	68fb      	ldr	r3, [r7, #12]
}
 80054fc:	4618      	mov	r0, r3
 80054fe:	3714      	adds	r7, #20
 8005500:	46bd      	mov	sp, r7
 8005502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005506:	4770      	bx	lr

08005508 <HAL_ADCEx_InjectedConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfigInjected ADC configuration structure for injected channel. 
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 8005508:	b480      	push	{r7}
 800550a:	b085      	sub	sp, #20
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
 8005510:	6039      	str	r1, [r7, #0]
  {
    assert_param(IS_ADC_EXT_INJEC_TRIG_EDGE(sConfigInjected->ExternalTrigInjecConvEdge));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005518:	2b01      	cmp	r3, #1
 800551a:	d101      	bne.n	8005520 <HAL_ADCEx_InjectedConfigChannel+0x18>
 800551c:	2302      	movs	r3, #2
 800551e:	e17e      	b.n	800581e <HAL_ADCEx_InjectedConfigChannel+0x316>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2201      	movs	r2, #1
 8005524:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfigInjected->InjectedChannel > ADC_CHANNEL_9)
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	2b09      	cmp	r3, #9
 800552e:	d925      	bls.n	800557c <HAL_ADCEx_InjectedConfigChannel+0x74>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	68d9      	ldr	r1, [r3, #12]
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	b29b      	uxth	r3, r3
 800553c:	461a      	mov	r2, r3
 800553e:	4613      	mov	r3, r2
 8005540:	005b      	lsls	r3, r3, #1
 8005542:	4413      	add	r3, r2
 8005544:	3b1e      	subs	r3, #30
 8005546:	2207      	movs	r2, #7
 8005548:	fa02 f303 	lsl.w	r3, r2, r3
 800554c:	43da      	mvns	r2, r3
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	400a      	ands	r2, r1
 8005554:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	68d9      	ldr	r1, [r3, #12]
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	689a      	ldr	r2, [r3, #8]
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	b29b      	uxth	r3, r3
 8005566:	4618      	mov	r0, r3
 8005568:	4603      	mov	r3, r0
 800556a:	005b      	lsls	r3, r3, #1
 800556c:	4403      	add	r3, r0
 800556e:	3b1e      	subs	r3, #30
 8005570:	409a      	lsls	r2, r3
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	430a      	orrs	r2, r1
 8005578:	60da      	str	r2, [r3, #12]
 800557a:	e022      	b.n	80055c2 <HAL_ADCEx_InjectedConfigChannel+0xba>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfigInjected->InjectedChannel);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	6919      	ldr	r1, [r3, #16]
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	b29b      	uxth	r3, r3
 8005588:	461a      	mov	r2, r3
 800558a:	4613      	mov	r3, r2
 800558c:	005b      	lsls	r3, r3, #1
 800558e:	4413      	add	r3, r2
 8005590:	2207      	movs	r2, #7
 8005592:	fa02 f303 	lsl.w	r3, r2, r3
 8005596:	43da      	mvns	r2, r3
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	400a      	ands	r2, r1
 800559e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	6919      	ldr	r1, [r3, #16]
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	689a      	ldr	r2, [r3, #8]
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	b29b      	uxth	r3, r3
 80055b0:	4618      	mov	r0, r3
 80055b2:	4603      	mov	r3, r0
 80055b4:	005b      	lsls	r3, r3, #1
 80055b6:	4403      	add	r3, r0
 80055b8:	409a      	lsls	r2, r3
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	430a      	orrs	r2, r1
 80055c0:	611a      	str	r2, [r3, #16]
  }
  
  /*---------------------------- ADCx JSQR Configuration -----------------*/
  hadc->Instance->JSQR &= ~(ADC_JSQR_JL);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80055d0:	639a      	str	r2, [r3, #56]	; 0x38
  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	691b      	ldr	r3, [r3, #16]
 80055dc:	3b01      	subs	r3, #1
 80055de:	051a      	lsls	r2, r3, #20
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	430a      	orrs	r2, r1
 80055e6:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Rank configuration */
  
  /* Clear the old SQx bits for the selected rank */
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	b2da      	uxtb	r2, r3
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	691b      	ldr	r3, [r3, #16]
 80055f8:	b2db      	uxtb	r3, r3
 80055fa:	1ad3      	subs	r3, r2, r3
 80055fc:	b2db      	uxtb	r3, r3
 80055fe:	3303      	adds	r3, #3
 8005600:	b2db      	uxtb	r3, r3
 8005602:	461a      	mov	r2, r3
 8005604:	4613      	mov	r3, r2
 8005606:	009b      	lsls	r3, r3, #2
 8005608:	4413      	add	r3, r2
 800560a:	221f      	movs	r2, #31
 800560c:	fa02 f303 	lsl.w	r3, r2, r3
 8005610:	43da      	mvns	r2, r3
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	400a      	ands	r2, r1
 8005618:	639a      	str	r2, [r3, #56]	; 0x38
   
  /* Set the SQx bits for the selected rank */
  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	b29b      	uxth	r3, r3
 8005626:	4618      	mov	r0, r3
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	b2da      	uxtb	r2, r3
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	691b      	ldr	r3, [r3, #16]
 8005632:	b2db      	uxtb	r3, r3
 8005634:	1ad3      	subs	r3, r2, r3
 8005636:	b2db      	uxtb	r3, r3
 8005638:	3303      	adds	r3, #3
 800563a:	b2db      	uxtb	r3, r3
 800563c:	461a      	mov	r2, r3
 800563e:	4613      	mov	r3, r2
 8005640:	009b      	lsls	r3, r3, #2
 8005642:	4413      	add	r3, r2
 8005644:	fa00 f203 	lsl.w	r2, r0, r3
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	430a      	orrs	r2, r1
 800564e:	639a      	str	r2, [r3, #56]	; 0x38
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */ 
  if(sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	699b      	ldr	r3, [r3, #24]
 8005654:	4a75      	ldr	r2, [pc, #468]	; (800582c <HAL_ADCEx_InjectedConfigChannel+0x324>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d022      	beq.n	80056a0 <HAL_ADCEx_InjectedConfigChannel+0x198>
  {  
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	689a      	ldr	r2, [r3, #8]
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8005668:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |=  sConfigInjected->ExternalTrigInjecConv;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	6899      	ldr	r1, [r3, #8]
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	699a      	ldr	r2, [r3, #24]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	430a      	orrs	r2, r1
 800567a:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	689a      	ldr	r2, [r3, #8]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800568a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= sConfigInjected->ExternalTrigInjecConvEdge;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	6899      	ldr	r1, [r3, #8]
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	69da      	ldr	r2, [r3, #28]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	430a      	orrs	r2, r1
 800569c:	609a      	str	r2, [r3, #8]
 800569e:	e00f      	b.n	80056c0 <HAL_ADCEx_InjectedConfigChannel+0x1b8>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	689a      	ldr	r2, [r3, #8]
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 80056ae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);  
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	689a      	ldr	r2, [r3, #8]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80056be:	609a      	str	r2, [r3, #8]
  }
  
  if (sConfigInjected->AutoInjectedConv != DISABLE)
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	7d5b      	ldrb	r3, [r3, #21]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d008      	beq.n	80056da <HAL_ADCEx_InjectedConfigChannel+0x1d2>
  {
    /* Enable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 |= ADC_CR1_JAUTO;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	685a      	ldr	r2, [r3, #4]
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80056d6:	605a      	str	r2, [r3, #4]
 80056d8:	e007      	b.n	80056ea <HAL_ADCEx_InjectedConfigChannel+0x1e2>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 &= ~(ADC_CR1_JAUTO);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	685a      	ldr	r2, [r3, #4]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056e8:	605a      	str	r2, [r3, #4]
  }
  
  if (sConfigInjected->InjectedDiscontinuousConvMode != DISABLE)
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	7d1b      	ldrb	r3, [r3, #20]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d008      	beq.n	8005704 <HAL_ADCEx_InjectedConfigChannel+0x1fc>
  {
    /* Enable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 |= ADC_CR1_JDISCEN;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	685a      	ldr	r2, [r3, #4]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005700:	605a      	str	r2, [r3, #4]
 8005702:	e007      	b.n	8005714 <HAL_ADCEx_InjectedConfigChannel+0x20c>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_JDISCEN);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	685a      	ldr	r2, [r3, #4]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005712:	605a      	str	r2, [r3, #4]
  }
  
  switch(sConfigInjected->InjectedRank)
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	685b      	ldr	r3, [r3, #4]
 8005718:	2b03      	cmp	r3, #3
 800571a:	d02e      	beq.n	800577a <HAL_ADCEx_InjectedConfigChannel+0x272>
 800571c:	2b03      	cmp	r3, #3
 800571e:	d840      	bhi.n	80057a2 <HAL_ADCEx_InjectedConfigChannel+0x29a>
 8005720:	2b01      	cmp	r3, #1
 8005722:	d002      	beq.n	800572a <HAL_ADCEx_InjectedConfigChannel+0x222>
 8005724:	2b02      	cmp	r3, #2
 8005726:	d014      	beq.n	8005752 <HAL_ADCEx_InjectedConfigChannel+0x24a>
 8005728:	e03b      	b.n	80057a2 <HAL_ADCEx_InjectedConfigChannel+0x29a>
  {
    case 1U:
      /* Set injected channel 1 offset */
      hadc->Instance->JOFR1 &= ~(ADC_JOFR1_JOFFSET1);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	695b      	ldr	r3, [r3, #20]
 8005730:	687a      	ldr	r2, [r7, #4]
 8005732:	6812      	ldr	r2, [r2, #0]
 8005734:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8005738:	f023 030f 	bic.w	r3, r3, #15
 800573c:	6153      	str	r3, [r2, #20]
      hadc->Instance->JOFR1 |= sConfigInjected->InjectedOffset;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	6959      	ldr	r1, [r3, #20]
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	68da      	ldr	r2, [r3, #12]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	430a      	orrs	r2, r1
 800574e:	615a      	str	r2, [r3, #20]
      break;
 8005750:	e03b      	b.n	80057ca <HAL_ADCEx_InjectedConfigChannel+0x2c2>
    case 2U:
      /* Set injected channel 2 offset */
      hadc->Instance->JOFR2 &= ~(ADC_JOFR2_JOFFSET2);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	699b      	ldr	r3, [r3, #24]
 8005758:	687a      	ldr	r2, [r7, #4]
 800575a:	6812      	ldr	r2, [r2, #0]
 800575c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8005760:	f023 030f 	bic.w	r3, r3, #15
 8005764:	6193      	str	r3, [r2, #24]
      hadc->Instance->JOFR2 |= sConfigInjected->InjectedOffset;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	6999      	ldr	r1, [r3, #24]
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	68da      	ldr	r2, [r3, #12]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	430a      	orrs	r2, r1
 8005776:	619a      	str	r2, [r3, #24]
      break;
 8005778:	e027      	b.n	80057ca <HAL_ADCEx_InjectedConfigChannel+0x2c2>
    case 3U:
      /* Set injected channel 3 offset */
      hadc->Instance->JOFR3 &= ~(ADC_JOFR3_JOFFSET3);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	69db      	ldr	r3, [r3, #28]
 8005780:	687a      	ldr	r2, [r7, #4]
 8005782:	6812      	ldr	r2, [r2, #0]
 8005784:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8005788:	f023 030f 	bic.w	r3, r3, #15
 800578c:	61d3      	str	r3, [r2, #28]
      hadc->Instance->JOFR3 |= sConfigInjected->InjectedOffset;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	69d9      	ldr	r1, [r3, #28]
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	68da      	ldr	r2, [r3, #12]
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	430a      	orrs	r2, r1
 800579e:	61da      	str	r2, [r3, #28]
      break;
 80057a0:	e013      	b.n	80057ca <HAL_ADCEx_InjectedConfigChannel+0x2c2>
    default:
      /* Set injected channel 4 offset */
      hadc->Instance->JOFR4 &= ~(ADC_JOFR4_JOFFSET4);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	6a1b      	ldr	r3, [r3, #32]
 80057a8:	687a      	ldr	r2, [r7, #4]
 80057aa:	6812      	ldr	r2, [r2, #0]
 80057ac:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80057b0:	f023 030f 	bic.w	r3, r3, #15
 80057b4:	6213      	str	r3, [r2, #32]
      hadc->Instance->JOFR4 |= sConfigInjected->InjectedOffset;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	6a19      	ldr	r1, [r3, #32]
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	68da      	ldr	r2, [r3, #12]
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	430a      	orrs	r2, r1
 80057c6:	621a      	str	r2, [r3, #32]
      break;
 80057c8:	bf00      	nop
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
  /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80057ca:	4b19      	ldr	r3, [pc, #100]	; (8005830 <HAL_ADCEx_InjectedConfigChannel+0x328>)
 80057cc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT))
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4a18      	ldr	r2, [pc, #96]	; (8005834 <HAL_ADCEx_InjectedConfigChannel+0x32c>)
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d109      	bne.n	80057ec <HAL_ADCEx_InjectedConfigChannel+0x2e4>
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	2b12      	cmp	r3, #18
 80057de:	d105      	bne.n	80057ec <HAL_ADCEx_InjectedConfigChannel+0x2e4>
  {
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) || (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)))
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4a10      	ldr	r2, [pc, #64]	; (8005834 <HAL_ADCEx_InjectedConfigChannel+0x32c>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d10e      	bne.n	8005814 <HAL_ADCEx_InjectedConfigChannel+0x30c>
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4a0f      	ldr	r2, [pc, #60]	; (8005838 <HAL_ADCEx_InjectedConfigChannel+0x330>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d003      	beq.n	8005808 <HAL_ADCEx_InjectedConfigChannel+0x300>
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	2b11      	cmp	r3, #17
 8005806:	d105      	bne.n	8005814 <HAL_ADCEx_InjectedConfigChannel+0x30c>
  {
    /* Enable the TSVREFE channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	605a      	str	r2, [r3, #4]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2200      	movs	r2, #0
 8005818:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800581c:	2300      	movs	r3, #0
}
 800581e:	4618      	mov	r0, r3
 8005820:	3714      	adds	r7, #20
 8005822:	46bd      	mov	sp, r7
 8005824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005828:	4770      	bx	lr
 800582a:	bf00      	nop
 800582c:	000f0001 	.word	0x000f0001
 8005830:	40012300 	.word	0x40012300
 8005834:	40012000 	.word	0x40012000
 8005838:	10000012 	.word	0x10000012

0800583c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800583c:	b480      	push	{r7}
 800583e:	b085      	sub	sp, #20
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	f003 0307 	and.w	r3, r3, #7
 800584a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800584c:	4b0c      	ldr	r3, [pc, #48]	; (8005880 <__NVIC_SetPriorityGrouping+0x44>)
 800584e:	68db      	ldr	r3, [r3, #12]
 8005850:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005852:	68ba      	ldr	r2, [r7, #8]
 8005854:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005858:	4013      	ands	r3, r2
 800585a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005864:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005868:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800586c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800586e:	4a04      	ldr	r2, [pc, #16]	; (8005880 <__NVIC_SetPriorityGrouping+0x44>)
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	60d3      	str	r3, [r2, #12]
}
 8005874:	bf00      	nop
 8005876:	3714      	adds	r7, #20
 8005878:	46bd      	mov	sp, r7
 800587a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587e:	4770      	bx	lr
 8005880:	e000ed00 	.word	0xe000ed00

08005884 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005884:	b480      	push	{r7}
 8005886:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005888:	4b04      	ldr	r3, [pc, #16]	; (800589c <__NVIC_GetPriorityGrouping+0x18>)
 800588a:	68db      	ldr	r3, [r3, #12]
 800588c:	0a1b      	lsrs	r3, r3, #8
 800588e:	f003 0307 	and.w	r3, r3, #7
}
 8005892:	4618      	mov	r0, r3
 8005894:	46bd      	mov	sp, r7
 8005896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589a:	4770      	bx	lr
 800589c:	e000ed00 	.word	0xe000ed00

080058a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80058a0:	b480      	push	{r7}
 80058a2:	b083      	sub	sp, #12
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	4603      	mov	r3, r0
 80058a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80058aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	db0b      	blt.n	80058ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80058b2:	79fb      	ldrb	r3, [r7, #7]
 80058b4:	f003 021f 	and.w	r2, r3, #31
 80058b8:	4907      	ldr	r1, [pc, #28]	; (80058d8 <__NVIC_EnableIRQ+0x38>)
 80058ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058be:	095b      	lsrs	r3, r3, #5
 80058c0:	2001      	movs	r0, #1
 80058c2:	fa00 f202 	lsl.w	r2, r0, r2
 80058c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80058ca:	bf00      	nop
 80058cc:	370c      	adds	r7, #12
 80058ce:	46bd      	mov	sp, r7
 80058d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d4:	4770      	bx	lr
 80058d6:	bf00      	nop
 80058d8:	e000e100 	.word	0xe000e100

080058dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80058dc:	b480      	push	{r7}
 80058de:	b083      	sub	sp, #12
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	4603      	mov	r3, r0
 80058e4:	6039      	str	r1, [r7, #0]
 80058e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80058e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	db0a      	blt.n	8005906 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	b2da      	uxtb	r2, r3
 80058f4:	490c      	ldr	r1, [pc, #48]	; (8005928 <__NVIC_SetPriority+0x4c>)
 80058f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058fa:	0112      	lsls	r2, r2, #4
 80058fc:	b2d2      	uxtb	r2, r2
 80058fe:	440b      	add	r3, r1
 8005900:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005904:	e00a      	b.n	800591c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	b2da      	uxtb	r2, r3
 800590a:	4908      	ldr	r1, [pc, #32]	; (800592c <__NVIC_SetPriority+0x50>)
 800590c:	79fb      	ldrb	r3, [r7, #7]
 800590e:	f003 030f 	and.w	r3, r3, #15
 8005912:	3b04      	subs	r3, #4
 8005914:	0112      	lsls	r2, r2, #4
 8005916:	b2d2      	uxtb	r2, r2
 8005918:	440b      	add	r3, r1
 800591a:	761a      	strb	r2, [r3, #24]
}
 800591c:	bf00      	nop
 800591e:	370c      	adds	r7, #12
 8005920:	46bd      	mov	sp, r7
 8005922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005926:	4770      	bx	lr
 8005928:	e000e100 	.word	0xe000e100
 800592c:	e000ed00 	.word	0xe000ed00

08005930 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005930:	b480      	push	{r7}
 8005932:	b089      	sub	sp, #36	; 0x24
 8005934:	af00      	add	r7, sp, #0
 8005936:	60f8      	str	r0, [r7, #12]
 8005938:	60b9      	str	r1, [r7, #8]
 800593a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	f003 0307 	and.w	r3, r3, #7
 8005942:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005944:	69fb      	ldr	r3, [r7, #28]
 8005946:	f1c3 0307 	rsb	r3, r3, #7
 800594a:	2b04      	cmp	r3, #4
 800594c:	bf28      	it	cs
 800594e:	2304      	movcs	r3, #4
 8005950:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005952:	69fb      	ldr	r3, [r7, #28]
 8005954:	3304      	adds	r3, #4
 8005956:	2b06      	cmp	r3, #6
 8005958:	d902      	bls.n	8005960 <NVIC_EncodePriority+0x30>
 800595a:	69fb      	ldr	r3, [r7, #28]
 800595c:	3b03      	subs	r3, #3
 800595e:	e000      	b.n	8005962 <NVIC_EncodePriority+0x32>
 8005960:	2300      	movs	r3, #0
 8005962:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005964:	f04f 32ff 	mov.w	r2, #4294967295
 8005968:	69bb      	ldr	r3, [r7, #24]
 800596a:	fa02 f303 	lsl.w	r3, r2, r3
 800596e:	43da      	mvns	r2, r3
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	401a      	ands	r2, r3
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005978:	f04f 31ff 	mov.w	r1, #4294967295
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	fa01 f303 	lsl.w	r3, r1, r3
 8005982:	43d9      	mvns	r1, r3
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005988:	4313      	orrs	r3, r2
         );
}
 800598a:	4618      	mov	r0, r3
 800598c:	3724      	adds	r7, #36	; 0x24
 800598e:	46bd      	mov	sp, r7
 8005990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005994:	4770      	bx	lr
	...

08005998 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b082      	sub	sp, #8
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	3b01      	subs	r3, #1
 80059a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80059a8:	d301      	bcc.n	80059ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80059aa:	2301      	movs	r3, #1
 80059ac:	e00f      	b.n	80059ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80059ae:	4a0a      	ldr	r2, [pc, #40]	; (80059d8 <SysTick_Config+0x40>)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	3b01      	subs	r3, #1
 80059b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80059b6:	210f      	movs	r1, #15
 80059b8:	f04f 30ff 	mov.w	r0, #4294967295
 80059bc:	f7ff ff8e 	bl	80058dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80059c0:	4b05      	ldr	r3, [pc, #20]	; (80059d8 <SysTick_Config+0x40>)
 80059c2:	2200      	movs	r2, #0
 80059c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80059c6:	4b04      	ldr	r3, [pc, #16]	; (80059d8 <SysTick_Config+0x40>)
 80059c8:	2207      	movs	r2, #7
 80059ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80059cc:	2300      	movs	r3, #0
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	3708      	adds	r7, #8
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd80      	pop	{r7, pc}
 80059d6:	bf00      	nop
 80059d8:	e000e010 	.word	0xe000e010

080059dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b082      	sub	sp, #8
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80059e4:	6878      	ldr	r0, [r7, #4]
 80059e6:	f7ff ff29 	bl	800583c <__NVIC_SetPriorityGrouping>
}
 80059ea:	bf00      	nop
 80059ec:	3708      	adds	r7, #8
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bd80      	pop	{r7, pc}

080059f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80059f2:	b580      	push	{r7, lr}
 80059f4:	b086      	sub	sp, #24
 80059f6:	af00      	add	r7, sp, #0
 80059f8:	4603      	mov	r3, r0
 80059fa:	60b9      	str	r1, [r7, #8]
 80059fc:	607a      	str	r2, [r7, #4]
 80059fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005a00:	2300      	movs	r3, #0
 8005a02:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005a04:	f7ff ff3e 	bl	8005884 <__NVIC_GetPriorityGrouping>
 8005a08:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005a0a:	687a      	ldr	r2, [r7, #4]
 8005a0c:	68b9      	ldr	r1, [r7, #8]
 8005a0e:	6978      	ldr	r0, [r7, #20]
 8005a10:	f7ff ff8e 	bl	8005930 <NVIC_EncodePriority>
 8005a14:	4602      	mov	r2, r0
 8005a16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005a1a:	4611      	mov	r1, r2
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	f7ff ff5d 	bl	80058dc <__NVIC_SetPriority>
}
 8005a22:	bf00      	nop
 8005a24:	3718      	adds	r7, #24
 8005a26:	46bd      	mov	sp, r7
 8005a28:	bd80      	pop	{r7, pc}

08005a2a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a2a:	b580      	push	{r7, lr}
 8005a2c:	b082      	sub	sp, #8
 8005a2e:	af00      	add	r7, sp, #0
 8005a30:	4603      	mov	r3, r0
 8005a32:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005a34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a38:	4618      	mov	r0, r3
 8005a3a:	f7ff ff31 	bl	80058a0 <__NVIC_EnableIRQ>
}
 8005a3e:	bf00      	nop
 8005a40:	3708      	adds	r7, #8
 8005a42:	46bd      	mov	sp, r7
 8005a44:	bd80      	pop	{r7, pc}

08005a46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005a46:	b580      	push	{r7, lr}
 8005a48:	b082      	sub	sp, #8
 8005a4a:	af00      	add	r7, sp, #0
 8005a4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f7ff ffa2 	bl	8005998 <SysTick_Config>
 8005a54:	4603      	mov	r3, r0
}
 8005a56:	4618      	mov	r0, r3
 8005a58:	3708      	adds	r7, #8
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}
	...

08005a60 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b086      	sub	sp, #24
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005a68:	2300      	movs	r3, #0
 8005a6a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005a6c:	f7fe fe3c 	bl	80046e8 <HAL_GetTick>
 8005a70:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d101      	bne.n	8005a7c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005a78:	2301      	movs	r3, #1
 8005a7a:	e099      	b.n	8005bb0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2202      	movs	r2, #2
 8005a80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2200      	movs	r2, #0
 8005a88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	681a      	ldr	r2, [r3, #0]
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f022 0201 	bic.w	r2, r2, #1
 8005a9a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005a9c:	e00f      	b.n	8005abe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005a9e:	f7fe fe23 	bl	80046e8 <HAL_GetTick>
 8005aa2:	4602      	mov	r2, r0
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	1ad3      	subs	r3, r2, r3
 8005aa8:	2b05      	cmp	r3, #5
 8005aaa:	d908      	bls.n	8005abe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2220      	movs	r2, #32
 8005ab0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2203      	movs	r2, #3
 8005ab6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005aba:	2303      	movs	r3, #3
 8005abc:	e078      	b.n	8005bb0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f003 0301 	and.w	r3, r3, #1
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d1e8      	bne.n	8005a9e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005ad4:	697a      	ldr	r2, [r7, #20]
 8005ad6:	4b38      	ldr	r3, [pc, #224]	; (8005bb8 <HAL_DMA_Init+0x158>)
 8005ad8:	4013      	ands	r3, r2
 8005ada:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	685a      	ldr	r2, [r3, #4]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	689b      	ldr	r3, [r3, #8]
 8005ae4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005aea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	691b      	ldr	r3, [r3, #16]
 8005af0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005af6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	699b      	ldr	r3, [r3, #24]
 8005afc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b02:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6a1b      	ldr	r3, [r3, #32]
 8005b08:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005b0a:	697a      	ldr	r2, [r7, #20]
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b14:	2b04      	cmp	r3, #4
 8005b16:	d107      	bne.n	8005b28 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b20:	4313      	orrs	r3, r2
 8005b22:	697a      	ldr	r2, [r7, #20]
 8005b24:	4313      	orrs	r3, r2
 8005b26:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	697a      	ldr	r2, [r7, #20]
 8005b2e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	695b      	ldr	r3, [r3, #20]
 8005b36:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	f023 0307 	bic.w	r3, r3, #7
 8005b3e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b44:	697a      	ldr	r2, [r7, #20]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b4e:	2b04      	cmp	r3, #4
 8005b50:	d117      	bne.n	8005b82 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b56:	697a      	ldr	r2, [r7, #20]
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d00e      	beq.n	8005b82 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005b64:	6878      	ldr	r0, [r7, #4]
 8005b66:	f000 fadf 	bl	8006128 <DMA_CheckFifoParam>
 8005b6a:	4603      	mov	r3, r0
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d008      	beq.n	8005b82 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2240      	movs	r2, #64	; 0x40
 8005b74:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2201      	movs	r2, #1
 8005b7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005b7e:	2301      	movs	r3, #1
 8005b80:	e016      	b.n	8005bb0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	697a      	ldr	r2, [r7, #20]
 8005b88:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005b8a:	6878      	ldr	r0, [r7, #4]
 8005b8c:	f000 fa96 	bl	80060bc <DMA_CalcBaseAndBitshift>
 8005b90:	4603      	mov	r3, r0
 8005b92:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b98:	223f      	movs	r2, #63	; 0x3f
 8005b9a:	409a      	lsls	r2, r3
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2201      	movs	r2, #1
 8005baa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005bae:	2300      	movs	r3, #0
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	3718      	adds	r7, #24
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bd80      	pop	{r7, pc}
 8005bb8:	f010803f 	.word	0xf010803f

08005bbc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b086      	sub	sp, #24
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	60f8      	str	r0, [r7, #12]
 8005bc4:	60b9      	str	r1, [r7, #8]
 8005bc6:	607a      	str	r2, [r7, #4]
 8005bc8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bd2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005bda:	2b01      	cmp	r3, #1
 8005bdc:	d101      	bne.n	8005be2 <HAL_DMA_Start_IT+0x26>
 8005bde:	2302      	movs	r3, #2
 8005be0:	e040      	b.n	8005c64 <HAL_DMA_Start_IT+0xa8>
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	2201      	movs	r2, #1
 8005be6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005bf0:	b2db      	uxtb	r3, r3
 8005bf2:	2b01      	cmp	r3, #1
 8005bf4:	d12f      	bne.n	8005c56 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2202      	movs	r2, #2
 8005bfa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	2200      	movs	r2, #0
 8005c02:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	687a      	ldr	r2, [r7, #4]
 8005c08:	68b9      	ldr	r1, [r7, #8]
 8005c0a:	68f8      	ldr	r0, [r7, #12]
 8005c0c:	f000 fa28 	bl	8006060 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c14:	223f      	movs	r2, #63	; 0x3f
 8005c16:	409a      	lsls	r2, r3
 8005c18:	693b      	ldr	r3, [r7, #16]
 8005c1a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	681a      	ldr	r2, [r3, #0]
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f042 0216 	orr.w	r2, r2, #22
 8005c2a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d007      	beq.n	8005c44 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	681a      	ldr	r2, [r3, #0]
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f042 0208 	orr.w	r2, r2, #8
 8005c42:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	681a      	ldr	r2, [r3, #0]
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f042 0201 	orr.w	r2, r2, #1
 8005c52:	601a      	str	r2, [r3, #0]
 8005c54:	e005      	b.n	8005c62 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005c5e:	2302      	movs	r3, #2
 8005c60:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005c62:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c64:	4618      	mov	r0, r3
 8005c66:	3718      	adds	r7, #24
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	bd80      	pop	{r7, pc}

08005c6c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b084      	sub	sp, #16
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c78:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005c7a:	f7fe fd35 	bl	80046e8 <HAL_GetTick>
 8005c7e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005c86:	b2db      	uxtb	r3, r3
 8005c88:	2b02      	cmp	r3, #2
 8005c8a:	d008      	beq.n	8005c9e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2280      	movs	r2, #128	; 0x80
 8005c90:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2200      	movs	r2, #0
 8005c96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	e052      	b.n	8005d44 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	681a      	ldr	r2, [r3, #0]
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f022 0216 	bic.w	r2, r2, #22
 8005cac:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	695a      	ldr	r2, [r3, #20]
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005cbc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d103      	bne.n	8005cce <HAL_DMA_Abort+0x62>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d007      	beq.n	8005cde <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	681a      	ldr	r2, [r3, #0]
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f022 0208 	bic.w	r2, r2, #8
 8005cdc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f022 0201 	bic.w	r2, r2, #1
 8005cec:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005cee:	e013      	b.n	8005d18 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005cf0:	f7fe fcfa 	bl	80046e8 <HAL_GetTick>
 8005cf4:	4602      	mov	r2, r0
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	1ad3      	subs	r3, r2, r3
 8005cfa:	2b05      	cmp	r3, #5
 8005cfc:	d90c      	bls.n	8005d18 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2220      	movs	r2, #32
 8005d02:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2203      	movs	r2, #3
 8005d08:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005d14:	2303      	movs	r3, #3
 8005d16:	e015      	b.n	8005d44 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f003 0301 	and.w	r3, r3, #1
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d1e4      	bne.n	8005cf0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d2a:	223f      	movs	r2, #63	; 0x3f
 8005d2c:	409a      	lsls	r2, r3
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2201      	movs	r2, #1
 8005d36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005d42:	2300      	movs	r3, #0
}
 8005d44:	4618      	mov	r0, r3
 8005d46:	3710      	adds	r7, #16
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bd80      	pop	{r7, pc}

08005d4c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b086      	sub	sp, #24
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005d54:	2300      	movs	r3, #0
 8005d56:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005d58:	4b8e      	ldr	r3, [pc, #568]	; (8005f94 <HAL_DMA_IRQHandler+0x248>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a8e      	ldr	r2, [pc, #568]	; (8005f98 <HAL_DMA_IRQHandler+0x24c>)
 8005d5e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d62:	0a9b      	lsrs	r3, r3, #10
 8005d64:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d6a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005d6c:	693b      	ldr	r3, [r7, #16]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d76:	2208      	movs	r2, #8
 8005d78:	409a      	lsls	r2, r3
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	4013      	ands	r3, r2
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d01a      	beq.n	8005db8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f003 0304 	and.w	r3, r3, #4
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d013      	beq.n	8005db8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	681a      	ldr	r2, [r3, #0]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f022 0204 	bic.w	r2, r2, #4
 8005d9e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005da4:	2208      	movs	r2, #8
 8005da6:	409a      	lsls	r2, r3
 8005da8:	693b      	ldr	r3, [r7, #16]
 8005daa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005db0:	f043 0201 	orr.w	r2, r3, #1
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005dbc:	2201      	movs	r2, #1
 8005dbe:	409a      	lsls	r2, r3
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	4013      	ands	r3, r2
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d012      	beq.n	8005dee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	695b      	ldr	r3, [r3, #20]
 8005dce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d00b      	beq.n	8005dee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005dda:	2201      	movs	r2, #1
 8005ddc:	409a      	lsls	r2, r3
 8005dde:	693b      	ldr	r3, [r7, #16]
 8005de0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005de6:	f043 0202 	orr.w	r2, r3, #2
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005df2:	2204      	movs	r2, #4
 8005df4:	409a      	lsls	r2, r3
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	4013      	ands	r3, r2
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d012      	beq.n	8005e24 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f003 0302 	and.w	r3, r3, #2
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d00b      	beq.n	8005e24 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e10:	2204      	movs	r2, #4
 8005e12:	409a      	lsls	r2, r3
 8005e14:	693b      	ldr	r3, [r7, #16]
 8005e16:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e1c:	f043 0204 	orr.w	r2, r3, #4
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e28:	2210      	movs	r2, #16
 8005e2a:	409a      	lsls	r2, r3
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	4013      	ands	r3, r2
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d043      	beq.n	8005ebc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f003 0308 	and.w	r3, r3, #8
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d03c      	beq.n	8005ebc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e46:	2210      	movs	r2, #16
 8005e48:	409a      	lsls	r2, r3
 8005e4a:	693b      	ldr	r3, [r7, #16]
 8005e4c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d018      	beq.n	8005e8e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d108      	bne.n	8005e7c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d024      	beq.n	8005ebc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e76:	6878      	ldr	r0, [r7, #4]
 8005e78:	4798      	blx	r3
 8005e7a:	e01f      	b.n	8005ebc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d01b      	beq.n	8005ebc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e88:	6878      	ldr	r0, [r7, #4]
 8005e8a:	4798      	blx	r3
 8005e8c:	e016      	b.n	8005ebc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d107      	bne.n	8005eac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	681a      	ldr	r2, [r3, #0]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f022 0208 	bic.w	r2, r2, #8
 8005eaa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d003      	beq.n	8005ebc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eb8:	6878      	ldr	r0, [r7, #4]
 8005eba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ec0:	2220      	movs	r2, #32
 8005ec2:	409a      	lsls	r2, r3
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	4013      	ands	r3, r2
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	f000 808f 	beq.w	8005fec <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f003 0310 	and.w	r3, r3, #16
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	f000 8087 	beq.w	8005fec <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ee2:	2220      	movs	r2, #32
 8005ee4:	409a      	lsls	r2, r3
 8005ee6:	693b      	ldr	r3, [r7, #16]
 8005ee8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005ef0:	b2db      	uxtb	r3, r3
 8005ef2:	2b05      	cmp	r3, #5
 8005ef4:	d136      	bne.n	8005f64 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	681a      	ldr	r2, [r3, #0]
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f022 0216 	bic.w	r2, r2, #22
 8005f04:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	695a      	ldr	r2, [r3, #20]
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005f14:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d103      	bne.n	8005f26 <HAL_DMA_IRQHandler+0x1da>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d007      	beq.n	8005f36 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	681a      	ldr	r2, [r3, #0]
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f022 0208 	bic.w	r2, r2, #8
 8005f34:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f3a:	223f      	movs	r2, #63	; 0x3f
 8005f3c:	409a      	lsls	r2, r3
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2201      	movs	r2, #1
 8005f46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d07e      	beq.n	8006058 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f5e:	6878      	ldr	r0, [r7, #4]
 8005f60:	4798      	blx	r3
        }
        return;
 8005f62:	e079      	b.n	8006058 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d01d      	beq.n	8005fae <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d10d      	bne.n	8005f9c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d031      	beq.n	8005fec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f8c:	6878      	ldr	r0, [r7, #4]
 8005f8e:	4798      	blx	r3
 8005f90:	e02c      	b.n	8005fec <HAL_DMA_IRQHandler+0x2a0>
 8005f92:	bf00      	nop
 8005f94:	200006f8 	.word	0x200006f8
 8005f98:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d023      	beq.n	8005fec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fa8:	6878      	ldr	r0, [r7, #4]
 8005faa:	4798      	blx	r3
 8005fac:	e01e      	b.n	8005fec <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d10f      	bne.n	8005fdc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	681a      	ldr	r2, [r3, #0]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f022 0210 	bic.w	r2, r2, #16
 8005fca:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2201      	movs	r2, #1
 8005fd0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d003      	beq.n	8005fec <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fe8:	6878      	ldr	r0, [r7, #4]
 8005fea:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d032      	beq.n	800605a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ff8:	f003 0301 	and.w	r3, r3, #1
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d022      	beq.n	8006046 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2205      	movs	r2, #5
 8006004:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	681a      	ldr	r2, [r3, #0]
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f022 0201 	bic.w	r2, r2, #1
 8006016:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	3301      	adds	r3, #1
 800601c:	60bb      	str	r3, [r7, #8]
 800601e:	697a      	ldr	r2, [r7, #20]
 8006020:	429a      	cmp	r2, r3
 8006022:	d307      	bcc.n	8006034 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f003 0301 	and.w	r3, r3, #1
 800602e:	2b00      	cmp	r3, #0
 8006030:	d1f2      	bne.n	8006018 <HAL_DMA_IRQHandler+0x2cc>
 8006032:	e000      	b.n	8006036 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006034:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2201      	movs	r2, #1
 800603a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2200      	movs	r2, #0
 8006042:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800604a:	2b00      	cmp	r3, #0
 800604c:	d005      	beq.n	800605a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006052:	6878      	ldr	r0, [r7, #4]
 8006054:	4798      	blx	r3
 8006056:	e000      	b.n	800605a <HAL_DMA_IRQHandler+0x30e>
        return;
 8006058:	bf00      	nop
    }
  }
}
 800605a:	3718      	adds	r7, #24
 800605c:	46bd      	mov	sp, r7
 800605e:	bd80      	pop	{r7, pc}

08006060 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006060:	b480      	push	{r7}
 8006062:	b085      	sub	sp, #20
 8006064:	af00      	add	r7, sp, #0
 8006066:	60f8      	str	r0, [r7, #12]
 8006068:	60b9      	str	r1, [r7, #8]
 800606a:	607a      	str	r2, [r7, #4]
 800606c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	681a      	ldr	r2, [r3, #0]
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800607c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	683a      	ldr	r2, [r7, #0]
 8006084:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	689b      	ldr	r3, [r3, #8]
 800608a:	2b40      	cmp	r3, #64	; 0x40
 800608c:	d108      	bne.n	80060a0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	687a      	ldr	r2, [r7, #4]
 8006094:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	68ba      	ldr	r2, [r7, #8]
 800609c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800609e:	e007      	b.n	80060b0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	68ba      	ldr	r2, [r7, #8]
 80060a6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	687a      	ldr	r2, [r7, #4]
 80060ae:	60da      	str	r2, [r3, #12]
}
 80060b0:	bf00      	nop
 80060b2:	3714      	adds	r7, #20
 80060b4:	46bd      	mov	sp, r7
 80060b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ba:	4770      	bx	lr

080060bc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80060bc:	b480      	push	{r7}
 80060be:	b085      	sub	sp, #20
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	b2db      	uxtb	r3, r3
 80060ca:	3b10      	subs	r3, #16
 80060cc:	4a14      	ldr	r2, [pc, #80]	; (8006120 <DMA_CalcBaseAndBitshift+0x64>)
 80060ce:	fba2 2303 	umull	r2, r3, r2, r3
 80060d2:	091b      	lsrs	r3, r3, #4
 80060d4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80060d6:	4a13      	ldr	r2, [pc, #76]	; (8006124 <DMA_CalcBaseAndBitshift+0x68>)
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	4413      	add	r3, r2
 80060dc:	781b      	ldrb	r3, [r3, #0]
 80060de:	461a      	mov	r2, r3
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	2b03      	cmp	r3, #3
 80060e8:	d909      	bls.n	80060fe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80060f2:	f023 0303 	bic.w	r3, r3, #3
 80060f6:	1d1a      	adds	r2, r3, #4
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	659a      	str	r2, [r3, #88]	; 0x58
 80060fc:	e007      	b.n	800610e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006106:	f023 0303 	bic.w	r3, r3, #3
 800610a:	687a      	ldr	r2, [r7, #4]
 800610c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006112:	4618      	mov	r0, r3
 8006114:	3714      	adds	r7, #20
 8006116:	46bd      	mov	sp, r7
 8006118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611c:	4770      	bx	lr
 800611e:	bf00      	nop
 8006120:	aaaaaaab 	.word	0xaaaaaaab
 8006124:	0800a8ec 	.word	0x0800a8ec

08006128 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006128:	b480      	push	{r7}
 800612a:	b085      	sub	sp, #20
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006130:	2300      	movs	r3, #0
 8006132:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006138:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	699b      	ldr	r3, [r3, #24]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d11f      	bne.n	8006182 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006142:	68bb      	ldr	r3, [r7, #8]
 8006144:	2b03      	cmp	r3, #3
 8006146:	d856      	bhi.n	80061f6 <DMA_CheckFifoParam+0xce>
 8006148:	a201      	add	r2, pc, #4	; (adr r2, 8006150 <DMA_CheckFifoParam+0x28>)
 800614a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800614e:	bf00      	nop
 8006150:	08006161 	.word	0x08006161
 8006154:	08006173 	.word	0x08006173
 8006158:	08006161 	.word	0x08006161
 800615c:	080061f7 	.word	0x080061f7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006164:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006168:	2b00      	cmp	r3, #0
 800616a:	d046      	beq.n	80061fa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800616c:	2301      	movs	r3, #1
 800616e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006170:	e043      	b.n	80061fa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006176:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800617a:	d140      	bne.n	80061fe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800617c:	2301      	movs	r3, #1
 800617e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006180:	e03d      	b.n	80061fe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	699b      	ldr	r3, [r3, #24]
 8006186:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800618a:	d121      	bne.n	80061d0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800618c:	68bb      	ldr	r3, [r7, #8]
 800618e:	2b03      	cmp	r3, #3
 8006190:	d837      	bhi.n	8006202 <DMA_CheckFifoParam+0xda>
 8006192:	a201      	add	r2, pc, #4	; (adr r2, 8006198 <DMA_CheckFifoParam+0x70>)
 8006194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006198:	080061a9 	.word	0x080061a9
 800619c:	080061af 	.word	0x080061af
 80061a0:	080061a9 	.word	0x080061a9
 80061a4:	080061c1 	.word	0x080061c1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80061a8:	2301      	movs	r3, #1
 80061aa:	73fb      	strb	r3, [r7, #15]
      break;
 80061ac:	e030      	b.n	8006210 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d025      	beq.n	8006206 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80061ba:	2301      	movs	r3, #1
 80061bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80061be:	e022      	b.n	8006206 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061c4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80061c8:	d11f      	bne.n	800620a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80061ca:	2301      	movs	r3, #1
 80061cc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80061ce:	e01c      	b.n	800620a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	2b02      	cmp	r3, #2
 80061d4:	d903      	bls.n	80061de <DMA_CheckFifoParam+0xb6>
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	2b03      	cmp	r3, #3
 80061da:	d003      	beq.n	80061e4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80061dc:	e018      	b.n	8006210 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80061de:	2301      	movs	r3, #1
 80061e0:	73fb      	strb	r3, [r7, #15]
      break;
 80061e2:	e015      	b.n	8006210 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d00e      	beq.n	800620e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80061f0:	2301      	movs	r3, #1
 80061f2:	73fb      	strb	r3, [r7, #15]
      break;
 80061f4:	e00b      	b.n	800620e <DMA_CheckFifoParam+0xe6>
      break;
 80061f6:	bf00      	nop
 80061f8:	e00a      	b.n	8006210 <DMA_CheckFifoParam+0xe8>
      break;
 80061fa:	bf00      	nop
 80061fc:	e008      	b.n	8006210 <DMA_CheckFifoParam+0xe8>
      break;
 80061fe:	bf00      	nop
 8006200:	e006      	b.n	8006210 <DMA_CheckFifoParam+0xe8>
      break;
 8006202:	bf00      	nop
 8006204:	e004      	b.n	8006210 <DMA_CheckFifoParam+0xe8>
      break;
 8006206:	bf00      	nop
 8006208:	e002      	b.n	8006210 <DMA_CheckFifoParam+0xe8>
      break;   
 800620a:	bf00      	nop
 800620c:	e000      	b.n	8006210 <DMA_CheckFifoParam+0xe8>
      break;
 800620e:	bf00      	nop
    }
  } 
  
  return status; 
 8006210:	7bfb      	ldrb	r3, [r7, #15]
}
 8006212:	4618      	mov	r0, r3
 8006214:	3714      	adds	r7, #20
 8006216:	46bd      	mov	sp, r7
 8006218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621c:	4770      	bx	lr
 800621e:	bf00      	nop

08006220 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006220:	b480      	push	{r7}
 8006222:	b089      	sub	sp, #36	; 0x24
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
 8006228:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800622a:	2300      	movs	r3, #0
 800622c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800622e:	2300      	movs	r3, #0
 8006230:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006232:	2300      	movs	r3, #0
 8006234:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006236:	2300      	movs	r3, #0
 8006238:	61fb      	str	r3, [r7, #28]
 800623a:	e159      	b.n	80064f0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800623c:	2201      	movs	r2, #1
 800623e:	69fb      	ldr	r3, [r7, #28]
 8006240:	fa02 f303 	lsl.w	r3, r2, r3
 8006244:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	697a      	ldr	r2, [r7, #20]
 800624c:	4013      	ands	r3, r2
 800624e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006250:	693a      	ldr	r2, [r7, #16]
 8006252:	697b      	ldr	r3, [r7, #20]
 8006254:	429a      	cmp	r2, r3
 8006256:	f040 8148 	bne.w	80064ea <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	685b      	ldr	r3, [r3, #4]
 800625e:	f003 0303 	and.w	r3, r3, #3
 8006262:	2b01      	cmp	r3, #1
 8006264:	d005      	beq.n	8006272 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	685b      	ldr	r3, [r3, #4]
 800626a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800626e:	2b02      	cmp	r3, #2
 8006270:	d130      	bne.n	80062d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	689b      	ldr	r3, [r3, #8]
 8006276:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006278:	69fb      	ldr	r3, [r7, #28]
 800627a:	005b      	lsls	r3, r3, #1
 800627c:	2203      	movs	r2, #3
 800627e:	fa02 f303 	lsl.w	r3, r2, r3
 8006282:	43db      	mvns	r3, r3
 8006284:	69ba      	ldr	r2, [r7, #24]
 8006286:	4013      	ands	r3, r2
 8006288:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	68da      	ldr	r2, [r3, #12]
 800628e:	69fb      	ldr	r3, [r7, #28]
 8006290:	005b      	lsls	r3, r3, #1
 8006292:	fa02 f303 	lsl.w	r3, r2, r3
 8006296:	69ba      	ldr	r2, [r7, #24]
 8006298:	4313      	orrs	r3, r2
 800629a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	69ba      	ldr	r2, [r7, #24]
 80062a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	685b      	ldr	r3, [r3, #4]
 80062a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80062a8:	2201      	movs	r2, #1
 80062aa:	69fb      	ldr	r3, [r7, #28]
 80062ac:	fa02 f303 	lsl.w	r3, r2, r3
 80062b0:	43db      	mvns	r3, r3
 80062b2:	69ba      	ldr	r2, [r7, #24]
 80062b4:	4013      	ands	r3, r2
 80062b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	091b      	lsrs	r3, r3, #4
 80062be:	f003 0201 	and.w	r2, r3, #1
 80062c2:	69fb      	ldr	r3, [r7, #28]
 80062c4:	fa02 f303 	lsl.w	r3, r2, r3
 80062c8:	69ba      	ldr	r2, [r7, #24]
 80062ca:	4313      	orrs	r3, r2
 80062cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	69ba      	ldr	r2, [r7, #24]
 80062d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	f003 0303 	and.w	r3, r3, #3
 80062dc:	2b03      	cmp	r3, #3
 80062de:	d017      	beq.n	8006310 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	68db      	ldr	r3, [r3, #12]
 80062e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80062e6:	69fb      	ldr	r3, [r7, #28]
 80062e8:	005b      	lsls	r3, r3, #1
 80062ea:	2203      	movs	r2, #3
 80062ec:	fa02 f303 	lsl.w	r3, r2, r3
 80062f0:	43db      	mvns	r3, r3
 80062f2:	69ba      	ldr	r2, [r7, #24]
 80062f4:	4013      	ands	r3, r2
 80062f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	689a      	ldr	r2, [r3, #8]
 80062fc:	69fb      	ldr	r3, [r7, #28]
 80062fe:	005b      	lsls	r3, r3, #1
 8006300:	fa02 f303 	lsl.w	r3, r2, r3
 8006304:	69ba      	ldr	r2, [r7, #24]
 8006306:	4313      	orrs	r3, r2
 8006308:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	69ba      	ldr	r2, [r7, #24]
 800630e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	685b      	ldr	r3, [r3, #4]
 8006314:	f003 0303 	and.w	r3, r3, #3
 8006318:	2b02      	cmp	r3, #2
 800631a:	d123      	bne.n	8006364 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800631c:	69fb      	ldr	r3, [r7, #28]
 800631e:	08da      	lsrs	r2, r3, #3
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	3208      	adds	r2, #8
 8006324:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006328:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800632a:	69fb      	ldr	r3, [r7, #28]
 800632c:	f003 0307 	and.w	r3, r3, #7
 8006330:	009b      	lsls	r3, r3, #2
 8006332:	220f      	movs	r2, #15
 8006334:	fa02 f303 	lsl.w	r3, r2, r3
 8006338:	43db      	mvns	r3, r3
 800633a:	69ba      	ldr	r2, [r7, #24]
 800633c:	4013      	ands	r3, r2
 800633e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	691a      	ldr	r2, [r3, #16]
 8006344:	69fb      	ldr	r3, [r7, #28]
 8006346:	f003 0307 	and.w	r3, r3, #7
 800634a:	009b      	lsls	r3, r3, #2
 800634c:	fa02 f303 	lsl.w	r3, r2, r3
 8006350:	69ba      	ldr	r2, [r7, #24]
 8006352:	4313      	orrs	r3, r2
 8006354:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006356:	69fb      	ldr	r3, [r7, #28]
 8006358:	08da      	lsrs	r2, r3, #3
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	3208      	adds	r2, #8
 800635e:	69b9      	ldr	r1, [r7, #24]
 8006360:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800636a:	69fb      	ldr	r3, [r7, #28]
 800636c:	005b      	lsls	r3, r3, #1
 800636e:	2203      	movs	r2, #3
 8006370:	fa02 f303 	lsl.w	r3, r2, r3
 8006374:	43db      	mvns	r3, r3
 8006376:	69ba      	ldr	r2, [r7, #24]
 8006378:	4013      	ands	r3, r2
 800637a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	f003 0203 	and.w	r2, r3, #3
 8006384:	69fb      	ldr	r3, [r7, #28]
 8006386:	005b      	lsls	r3, r3, #1
 8006388:	fa02 f303 	lsl.w	r3, r2, r3
 800638c:	69ba      	ldr	r2, [r7, #24]
 800638e:	4313      	orrs	r3, r2
 8006390:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	69ba      	ldr	r2, [r7, #24]
 8006396:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	685b      	ldr	r3, [r3, #4]
 800639c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	f000 80a2 	beq.w	80064ea <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80063a6:	2300      	movs	r3, #0
 80063a8:	60fb      	str	r3, [r7, #12]
 80063aa:	4b57      	ldr	r3, [pc, #348]	; (8006508 <HAL_GPIO_Init+0x2e8>)
 80063ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063ae:	4a56      	ldr	r2, [pc, #344]	; (8006508 <HAL_GPIO_Init+0x2e8>)
 80063b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80063b4:	6453      	str	r3, [r2, #68]	; 0x44
 80063b6:	4b54      	ldr	r3, [pc, #336]	; (8006508 <HAL_GPIO_Init+0x2e8>)
 80063b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80063be:	60fb      	str	r3, [r7, #12]
 80063c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80063c2:	4a52      	ldr	r2, [pc, #328]	; (800650c <HAL_GPIO_Init+0x2ec>)
 80063c4:	69fb      	ldr	r3, [r7, #28]
 80063c6:	089b      	lsrs	r3, r3, #2
 80063c8:	3302      	adds	r3, #2
 80063ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80063ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80063d0:	69fb      	ldr	r3, [r7, #28]
 80063d2:	f003 0303 	and.w	r3, r3, #3
 80063d6:	009b      	lsls	r3, r3, #2
 80063d8:	220f      	movs	r2, #15
 80063da:	fa02 f303 	lsl.w	r3, r2, r3
 80063de:	43db      	mvns	r3, r3
 80063e0:	69ba      	ldr	r2, [r7, #24]
 80063e2:	4013      	ands	r3, r2
 80063e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	4a49      	ldr	r2, [pc, #292]	; (8006510 <HAL_GPIO_Init+0x2f0>)
 80063ea:	4293      	cmp	r3, r2
 80063ec:	d019      	beq.n	8006422 <HAL_GPIO_Init+0x202>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	4a48      	ldr	r2, [pc, #288]	; (8006514 <HAL_GPIO_Init+0x2f4>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d013      	beq.n	800641e <HAL_GPIO_Init+0x1fe>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	4a47      	ldr	r2, [pc, #284]	; (8006518 <HAL_GPIO_Init+0x2f8>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d00d      	beq.n	800641a <HAL_GPIO_Init+0x1fa>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	4a46      	ldr	r2, [pc, #280]	; (800651c <HAL_GPIO_Init+0x2fc>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d007      	beq.n	8006416 <HAL_GPIO_Init+0x1f6>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	4a45      	ldr	r2, [pc, #276]	; (8006520 <HAL_GPIO_Init+0x300>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d101      	bne.n	8006412 <HAL_GPIO_Init+0x1f2>
 800640e:	2304      	movs	r3, #4
 8006410:	e008      	b.n	8006424 <HAL_GPIO_Init+0x204>
 8006412:	2307      	movs	r3, #7
 8006414:	e006      	b.n	8006424 <HAL_GPIO_Init+0x204>
 8006416:	2303      	movs	r3, #3
 8006418:	e004      	b.n	8006424 <HAL_GPIO_Init+0x204>
 800641a:	2302      	movs	r3, #2
 800641c:	e002      	b.n	8006424 <HAL_GPIO_Init+0x204>
 800641e:	2301      	movs	r3, #1
 8006420:	e000      	b.n	8006424 <HAL_GPIO_Init+0x204>
 8006422:	2300      	movs	r3, #0
 8006424:	69fa      	ldr	r2, [r7, #28]
 8006426:	f002 0203 	and.w	r2, r2, #3
 800642a:	0092      	lsls	r2, r2, #2
 800642c:	4093      	lsls	r3, r2
 800642e:	69ba      	ldr	r2, [r7, #24]
 8006430:	4313      	orrs	r3, r2
 8006432:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006434:	4935      	ldr	r1, [pc, #212]	; (800650c <HAL_GPIO_Init+0x2ec>)
 8006436:	69fb      	ldr	r3, [r7, #28]
 8006438:	089b      	lsrs	r3, r3, #2
 800643a:	3302      	adds	r3, #2
 800643c:	69ba      	ldr	r2, [r7, #24]
 800643e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006442:	4b38      	ldr	r3, [pc, #224]	; (8006524 <HAL_GPIO_Init+0x304>)
 8006444:	689b      	ldr	r3, [r3, #8]
 8006446:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006448:	693b      	ldr	r3, [r7, #16]
 800644a:	43db      	mvns	r3, r3
 800644c:	69ba      	ldr	r2, [r7, #24]
 800644e:	4013      	ands	r3, r2
 8006450:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	685b      	ldr	r3, [r3, #4]
 8006456:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800645a:	2b00      	cmp	r3, #0
 800645c:	d003      	beq.n	8006466 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800645e:	69ba      	ldr	r2, [r7, #24]
 8006460:	693b      	ldr	r3, [r7, #16]
 8006462:	4313      	orrs	r3, r2
 8006464:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006466:	4a2f      	ldr	r2, [pc, #188]	; (8006524 <HAL_GPIO_Init+0x304>)
 8006468:	69bb      	ldr	r3, [r7, #24]
 800646a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800646c:	4b2d      	ldr	r3, [pc, #180]	; (8006524 <HAL_GPIO_Init+0x304>)
 800646e:	68db      	ldr	r3, [r3, #12]
 8006470:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006472:	693b      	ldr	r3, [r7, #16]
 8006474:	43db      	mvns	r3, r3
 8006476:	69ba      	ldr	r2, [r7, #24]
 8006478:	4013      	ands	r3, r2
 800647a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006484:	2b00      	cmp	r3, #0
 8006486:	d003      	beq.n	8006490 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8006488:	69ba      	ldr	r2, [r7, #24]
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	4313      	orrs	r3, r2
 800648e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006490:	4a24      	ldr	r2, [pc, #144]	; (8006524 <HAL_GPIO_Init+0x304>)
 8006492:	69bb      	ldr	r3, [r7, #24]
 8006494:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006496:	4b23      	ldr	r3, [pc, #140]	; (8006524 <HAL_GPIO_Init+0x304>)
 8006498:	685b      	ldr	r3, [r3, #4]
 800649a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800649c:	693b      	ldr	r3, [r7, #16]
 800649e:	43db      	mvns	r3, r3
 80064a0:	69ba      	ldr	r2, [r7, #24]
 80064a2:	4013      	ands	r3, r2
 80064a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	685b      	ldr	r3, [r3, #4]
 80064aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d003      	beq.n	80064ba <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80064b2:	69ba      	ldr	r2, [r7, #24]
 80064b4:	693b      	ldr	r3, [r7, #16]
 80064b6:	4313      	orrs	r3, r2
 80064b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80064ba:	4a1a      	ldr	r2, [pc, #104]	; (8006524 <HAL_GPIO_Init+0x304>)
 80064bc:	69bb      	ldr	r3, [r7, #24]
 80064be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80064c0:	4b18      	ldr	r3, [pc, #96]	; (8006524 <HAL_GPIO_Init+0x304>)
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	43db      	mvns	r3, r3
 80064ca:	69ba      	ldr	r2, [r7, #24]
 80064cc:	4013      	ands	r3, r2
 80064ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d003      	beq.n	80064e4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80064dc:	69ba      	ldr	r2, [r7, #24]
 80064de:	693b      	ldr	r3, [r7, #16]
 80064e0:	4313      	orrs	r3, r2
 80064e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80064e4:	4a0f      	ldr	r2, [pc, #60]	; (8006524 <HAL_GPIO_Init+0x304>)
 80064e6:	69bb      	ldr	r3, [r7, #24]
 80064e8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80064ea:	69fb      	ldr	r3, [r7, #28]
 80064ec:	3301      	adds	r3, #1
 80064ee:	61fb      	str	r3, [r7, #28]
 80064f0:	69fb      	ldr	r3, [r7, #28]
 80064f2:	2b0f      	cmp	r3, #15
 80064f4:	f67f aea2 	bls.w	800623c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80064f8:	bf00      	nop
 80064fa:	bf00      	nop
 80064fc:	3724      	adds	r7, #36	; 0x24
 80064fe:	46bd      	mov	sp, r7
 8006500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006504:	4770      	bx	lr
 8006506:	bf00      	nop
 8006508:	40023800 	.word	0x40023800
 800650c:	40013800 	.word	0x40013800
 8006510:	40020000 	.word	0x40020000
 8006514:	40020400 	.word	0x40020400
 8006518:	40020800 	.word	0x40020800
 800651c:	40020c00 	.word	0x40020c00
 8006520:	40021000 	.word	0x40021000
 8006524:	40013c00 	.word	0x40013c00

08006528 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006528:	b480      	push	{r7}
 800652a:	b083      	sub	sp, #12
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
 8006530:	460b      	mov	r3, r1
 8006532:	807b      	strh	r3, [r7, #2]
 8006534:	4613      	mov	r3, r2
 8006536:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006538:	787b      	ldrb	r3, [r7, #1]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d003      	beq.n	8006546 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800653e:	887a      	ldrh	r2, [r7, #2]
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006544:	e003      	b.n	800654e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006546:	887b      	ldrh	r3, [r7, #2]
 8006548:	041a      	lsls	r2, r3, #16
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	619a      	str	r2, [r3, #24]
}
 800654e:	bf00      	nop
 8006550:	370c      	adds	r7, #12
 8006552:	46bd      	mov	sp, r7
 8006554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006558:	4770      	bx	lr
	...

0800655c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b084      	sub	sp, #16
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d101      	bne.n	800656e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800656a:	2301      	movs	r3, #1
 800656c:	e12b      	b.n	80067c6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006574:	b2db      	uxtb	r3, r3
 8006576:	2b00      	cmp	r3, #0
 8006578:	d106      	bne.n	8006588 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2200      	movs	r2, #0
 800657e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	f7fd fe16 	bl	80041b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2224      	movs	r2, #36	; 0x24
 800658c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	681a      	ldr	r2, [r3, #0]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f022 0201 	bic.w	r2, r2, #1
 800659e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	681a      	ldr	r2, [r3, #0]
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80065ae:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	681a      	ldr	r2, [r3, #0]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80065be:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80065c0:	f001 fbbc 	bl	8007d3c <HAL_RCC_GetPCLK1Freq>
 80065c4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	4a81      	ldr	r2, [pc, #516]	; (80067d0 <HAL_I2C_Init+0x274>)
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d807      	bhi.n	80065e0 <HAL_I2C_Init+0x84>
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	4a80      	ldr	r2, [pc, #512]	; (80067d4 <HAL_I2C_Init+0x278>)
 80065d4:	4293      	cmp	r3, r2
 80065d6:	bf94      	ite	ls
 80065d8:	2301      	movls	r3, #1
 80065da:	2300      	movhi	r3, #0
 80065dc:	b2db      	uxtb	r3, r3
 80065de:	e006      	b.n	80065ee <HAL_I2C_Init+0x92>
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	4a7d      	ldr	r2, [pc, #500]	; (80067d8 <HAL_I2C_Init+0x27c>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	bf94      	ite	ls
 80065e8:	2301      	movls	r3, #1
 80065ea:	2300      	movhi	r3, #0
 80065ec:	b2db      	uxtb	r3, r3
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d001      	beq.n	80065f6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80065f2:	2301      	movs	r3, #1
 80065f4:	e0e7      	b.n	80067c6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	4a78      	ldr	r2, [pc, #480]	; (80067dc <HAL_I2C_Init+0x280>)
 80065fa:	fba2 2303 	umull	r2, r3, r2, r3
 80065fe:	0c9b      	lsrs	r3, r3, #18
 8006600:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	685b      	ldr	r3, [r3, #4]
 8006608:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	68ba      	ldr	r2, [r7, #8]
 8006612:	430a      	orrs	r2, r1
 8006614:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	6a1b      	ldr	r3, [r3, #32]
 800661c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	4a6a      	ldr	r2, [pc, #424]	; (80067d0 <HAL_I2C_Init+0x274>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d802      	bhi.n	8006630 <HAL_I2C_Init+0xd4>
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	3301      	adds	r3, #1
 800662e:	e009      	b.n	8006644 <HAL_I2C_Init+0xe8>
 8006630:	68bb      	ldr	r3, [r7, #8]
 8006632:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006636:	fb02 f303 	mul.w	r3, r2, r3
 800663a:	4a69      	ldr	r2, [pc, #420]	; (80067e0 <HAL_I2C_Init+0x284>)
 800663c:	fba2 2303 	umull	r2, r3, r2, r3
 8006640:	099b      	lsrs	r3, r3, #6
 8006642:	3301      	adds	r3, #1
 8006644:	687a      	ldr	r2, [r7, #4]
 8006646:	6812      	ldr	r2, [r2, #0]
 8006648:	430b      	orrs	r3, r1
 800664a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	69db      	ldr	r3, [r3, #28]
 8006652:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006656:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	685b      	ldr	r3, [r3, #4]
 800665e:	495c      	ldr	r1, [pc, #368]	; (80067d0 <HAL_I2C_Init+0x274>)
 8006660:	428b      	cmp	r3, r1
 8006662:	d819      	bhi.n	8006698 <HAL_I2C_Init+0x13c>
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	1e59      	subs	r1, r3, #1
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	685b      	ldr	r3, [r3, #4]
 800666c:	005b      	lsls	r3, r3, #1
 800666e:	fbb1 f3f3 	udiv	r3, r1, r3
 8006672:	1c59      	adds	r1, r3, #1
 8006674:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006678:	400b      	ands	r3, r1
 800667a:	2b00      	cmp	r3, #0
 800667c:	d00a      	beq.n	8006694 <HAL_I2C_Init+0x138>
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	1e59      	subs	r1, r3, #1
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	685b      	ldr	r3, [r3, #4]
 8006686:	005b      	lsls	r3, r3, #1
 8006688:	fbb1 f3f3 	udiv	r3, r1, r3
 800668c:	3301      	adds	r3, #1
 800668e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006692:	e051      	b.n	8006738 <HAL_I2C_Init+0x1dc>
 8006694:	2304      	movs	r3, #4
 8006696:	e04f      	b.n	8006738 <HAL_I2C_Init+0x1dc>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	689b      	ldr	r3, [r3, #8]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d111      	bne.n	80066c4 <HAL_I2C_Init+0x168>
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	1e58      	subs	r0, r3, #1
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6859      	ldr	r1, [r3, #4]
 80066a8:	460b      	mov	r3, r1
 80066aa:	005b      	lsls	r3, r3, #1
 80066ac:	440b      	add	r3, r1
 80066ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80066b2:	3301      	adds	r3, #1
 80066b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	bf0c      	ite	eq
 80066bc:	2301      	moveq	r3, #1
 80066be:	2300      	movne	r3, #0
 80066c0:	b2db      	uxtb	r3, r3
 80066c2:	e012      	b.n	80066ea <HAL_I2C_Init+0x18e>
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	1e58      	subs	r0, r3, #1
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6859      	ldr	r1, [r3, #4]
 80066cc:	460b      	mov	r3, r1
 80066ce:	009b      	lsls	r3, r3, #2
 80066d0:	440b      	add	r3, r1
 80066d2:	0099      	lsls	r1, r3, #2
 80066d4:	440b      	add	r3, r1
 80066d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80066da:	3301      	adds	r3, #1
 80066dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	bf0c      	ite	eq
 80066e4:	2301      	moveq	r3, #1
 80066e6:	2300      	movne	r3, #0
 80066e8:	b2db      	uxtb	r3, r3
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d001      	beq.n	80066f2 <HAL_I2C_Init+0x196>
 80066ee:	2301      	movs	r3, #1
 80066f0:	e022      	b.n	8006738 <HAL_I2C_Init+0x1dc>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	689b      	ldr	r3, [r3, #8]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d10e      	bne.n	8006718 <HAL_I2C_Init+0x1bc>
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	1e58      	subs	r0, r3, #1
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6859      	ldr	r1, [r3, #4]
 8006702:	460b      	mov	r3, r1
 8006704:	005b      	lsls	r3, r3, #1
 8006706:	440b      	add	r3, r1
 8006708:	fbb0 f3f3 	udiv	r3, r0, r3
 800670c:	3301      	adds	r3, #1
 800670e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006712:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006716:	e00f      	b.n	8006738 <HAL_I2C_Init+0x1dc>
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	1e58      	subs	r0, r3, #1
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6859      	ldr	r1, [r3, #4]
 8006720:	460b      	mov	r3, r1
 8006722:	009b      	lsls	r3, r3, #2
 8006724:	440b      	add	r3, r1
 8006726:	0099      	lsls	r1, r3, #2
 8006728:	440b      	add	r3, r1
 800672a:	fbb0 f3f3 	udiv	r3, r0, r3
 800672e:	3301      	adds	r3, #1
 8006730:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006734:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006738:	6879      	ldr	r1, [r7, #4]
 800673a:	6809      	ldr	r1, [r1, #0]
 800673c:	4313      	orrs	r3, r2
 800673e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	69da      	ldr	r2, [r3, #28]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6a1b      	ldr	r3, [r3, #32]
 8006752:	431a      	orrs	r2, r3
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	430a      	orrs	r2, r1
 800675a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	689b      	ldr	r3, [r3, #8]
 8006762:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006766:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800676a:	687a      	ldr	r2, [r7, #4]
 800676c:	6911      	ldr	r1, [r2, #16]
 800676e:	687a      	ldr	r2, [r7, #4]
 8006770:	68d2      	ldr	r2, [r2, #12]
 8006772:	4311      	orrs	r1, r2
 8006774:	687a      	ldr	r2, [r7, #4]
 8006776:	6812      	ldr	r2, [r2, #0]
 8006778:	430b      	orrs	r3, r1
 800677a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	68db      	ldr	r3, [r3, #12]
 8006782:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	695a      	ldr	r2, [r3, #20]
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	699b      	ldr	r3, [r3, #24]
 800678e:	431a      	orrs	r2, r3
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	430a      	orrs	r2, r1
 8006796:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f042 0201 	orr.w	r2, r2, #1
 80067a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2200      	movs	r2, #0
 80067ac:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2220      	movs	r2, #32
 80067b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	2200      	movs	r2, #0
 80067ba:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2200      	movs	r2, #0
 80067c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80067c4:	2300      	movs	r3, #0
}
 80067c6:	4618      	mov	r0, r3
 80067c8:	3710      	adds	r7, #16
 80067ca:	46bd      	mov	sp, r7
 80067cc:	bd80      	pop	{r7, pc}
 80067ce:	bf00      	nop
 80067d0:	000186a0 	.word	0x000186a0
 80067d4:	001e847f 	.word	0x001e847f
 80067d8:	003d08ff 	.word	0x003d08ff
 80067dc:	431bde83 	.word	0x431bde83
 80067e0:	10624dd3 	.word	0x10624dd3

080067e4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b088      	sub	sp, #32
 80067e8:	af02      	add	r7, sp, #8
 80067ea:	60f8      	str	r0, [r7, #12]
 80067ec:	4608      	mov	r0, r1
 80067ee:	4611      	mov	r1, r2
 80067f0:	461a      	mov	r2, r3
 80067f2:	4603      	mov	r3, r0
 80067f4:	817b      	strh	r3, [r7, #10]
 80067f6:	460b      	mov	r3, r1
 80067f8:	813b      	strh	r3, [r7, #8]
 80067fa:	4613      	mov	r3, r2
 80067fc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80067fe:	f7fd ff73 	bl	80046e8 <HAL_GetTick>
 8006802:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800680a:	b2db      	uxtb	r3, r3
 800680c:	2b20      	cmp	r3, #32
 800680e:	f040 80d9 	bne.w	80069c4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	9300      	str	r3, [sp, #0]
 8006816:	2319      	movs	r3, #25
 8006818:	2201      	movs	r2, #1
 800681a:	496d      	ldr	r1, [pc, #436]	; (80069d0 <HAL_I2C_Mem_Write+0x1ec>)
 800681c:	68f8      	ldr	r0, [r7, #12]
 800681e:	f000 fc7f 	bl	8007120 <I2C_WaitOnFlagUntilTimeout>
 8006822:	4603      	mov	r3, r0
 8006824:	2b00      	cmp	r3, #0
 8006826:	d001      	beq.n	800682c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006828:	2302      	movs	r3, #2
 800682a:	e0cc      	b.n	80069c6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006832:	2b01      	cmp	r3, #1
 8006834:	d101      	bne.n	800683a <HAL_I2C_Mem_Write+0x56>
 8006836:	2302      	movs	r3, #2
 8006838:	e0c5      	b.n	80069c6 <HAL_I2C_Mem_Write+0x1e2>
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	2201      	movs	r2, #1
 800683e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f003 0301 	and.w	r3, r3, #1
 800684c:	2b01      	cmp	r3, #1
 800684e:	d007      	beq.n	8006860 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	681a      	ldr	r2, [r3, #0]
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f042 0201 	orr.w	r2, r2, #1
 800685e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	681a      	ldr	r2, [r3, #0]
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800686e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	2221      	movs	r2, #33	; 0x21
 8006874:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	2240      	movs	r2, #64	; 0x40
 800687c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	2200      	movs	r2, #0
 8006884:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	6a3a      	ldr	r2, [r7, #32]
 800688a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006890:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006896:	b29a      	uxth	r2, r3
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	4a4d      	ldr	r2, [pc, #308]	; (80069d4 <HAL_I2C_Mem_Write+0x1f0>)
 80068a0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80068a2:	88f8      	ldrh	r0, [r7, #6]
 80068a4:	893a      	ldrh	r2, [r7, #8]
 80068a6:	8979      	ldrh	r1, [r7, #10]
 80068a8:	697b      	ldr	r3, [r7, #20]
 80068aa:	9301      	str	r3, [sp, #4]
 80068ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068ae:	9300      	str	r3, [sp, #0]
 80068b0:	4603      	mov	r3, r0
 80068b2:	68f8      	ldr	r0, [r7, #12]
 80068b4:	f000 fab6 	bl	8006e24 <I2C_RequestMemoryWrite>
 80068b8:	4603      	mov	r3, r0
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d052      	beq.n	8006964 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80068be:	2301      	movs	r3, #1
 80068c0:	e081      	b.n	80069c6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80068c2:	697a      	ldr	r2, [r7, #20]
 80068c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80068c6:	68f8      	ldr	r0, [r7, #12]
 80068c8:	f000 fd00 	bl	80072cc <I2C_WaitOnTXEFlagUntilTimeout>
 80068cc:	4603      	mov	r3, r0
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d00d      	beq.n	80068ee <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068d6:	2b04      	cmp	r3, #4
 80068d8:	d107      	bne.n	80068ea <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	681a      	ldr	r2, [r3, #0]
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80068e8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80068ea:	2301      	movs	r3, #1
 80068ec:	e06b      	b.n	80069c6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068f2:	781a      	ldrb	r2, [r3, #0]
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068fe:	1c5a      	adds	r2, r3, #1
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006908:	3b01      	subs	r3, #1
 800690a:	b29a      	uxth	r2, r3
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006914:	b29b      	uxth	r3, r3
 8006916:	3b01      	subs	r3, #1
 8006918:	b29a      	uxth	r2, r3
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	695b      	ldr	r3, [r3, #20]
 8006924:	f003 0304 	and.w	r3, r3, #4
 8006928:	2b04      	cmp	r3, #4
 800692a:	d11b      	bne.n	8006964 <HAL_I2C_Mem_Write+0x180>
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006930:	2b00      	cmp	r3, #0
 8006932:	d017      	beq.n	8006964 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006938:	781a      	ldrb	r2, [r3, #0]
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006944:	1c5a      	adds	r2, r3, #1
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800694e:	3b01      	subs	r3, #1
 8006950:	b29a      	uxth	r2, r3
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800695a:	b29b      	uxth	r3, r3
 800695c:	3b01      	subs	r3, #1
 800695e:	b29a      	uxth	r2, r3
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006968:	2b00      	cmp	r3, #0
 800696a:	d1aa      	bne.n	80068c2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800696c:	697a      	ldr	r2, [r7, #20]
 800696e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006970:	68f8      	ldr	r0, [r7, #12]
 8006972:	f000 fcec 	bl	800734e <I2C_WaitOnBTFFlagUntilTimeout>
 8006976:	4603      	mov	r3, r0
 8006978:	2b00      	cmp	r3, #0
 800697a:	d00d      	beq.n	8006998 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006980:	2b04      	cmp	r3, #4
 8006982:	d107      	bne.n	8006994 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	681a      	ldr	r2, [r3, #0]
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006992:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006994:	2301      	movs	r3, #1
 8006996:	e016      	b.n	80069c6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	681a      	ldr	r2, [r3, #0]
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80069a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	2220      	movs	r2, #32
 80069ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	2200      	movs	r2, #0
 80069b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	2200      	movs	r2, #0
 80069bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80069c0:	2300      	movs	r3, #0
 80069c2:	e000      	b.n	80069c6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80069c4:	2302      	movs	r3, #2
  }
}
 80069c6:	4618      	mov	r0, r3
 80069c8:	3718      	adds	r7, #24
 80069ca:	46bd      	mov	sp, r7
 80069cc:	bd80      	pop	{r7, pc}
 80069ce:	bf00      	nop
 80069d0:	00100002 	.word	0x00100002
 80069d4:	ffff0000 	.word	0xffff0000

080069d8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b08c      	sub	sp, #48	; 0x30
 80069dc:	af02      	add	r7, sp, #8
 80069de:	60f8      	str	r0, [r7, #12]
 80069e0:	4608      	mov	r0, r1
 80069e2:	4611      	mov	r1, r2
 80069e4:	461a      	mov	r2, r3
 80069e6:	4603      	mov	r3, r0
 80069e8:	817b      	strh	r3, [r7, #10]
 80069ea:	460b      	mov	r3, r1
 80069ec:	813b      	strh	r3, [r7, #8]
 80069ee:	4613      	mov	r3, r2
 80069f0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80069f2:	f7fd fe79 	bl	80046e8 <HAL_GetTick>
 80069f6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069fe:	b2db      	uxtb	r3, r3
 8006a00:	2b20      	cmp	r3, #32
 8006a02:	f040 8208 	bne.w	8006e16 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a08:	9300      	str	r3, [sp, #0]
 8006a0a:	2319      	movs	r3, #25
 8006a0c:	2201      	movs	r2, #1
 8006a0e:	497b      	ldr	r1, [pc, #492]	; (8006bfc <HAL_I2C_Mem_Read+0x224>)
 8006a10:	68f8      	ldr	r0, [r7, #12]
 8006a12:	f000 fb85 	bl	8007120 <I2C_WaitOnFlagUntilTimeout>
 8006a16:	4603      	mov	r3, r0
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d001      	beq.n	8006a20 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006a1c:	2302      	movs	r3, #2
 8006a1e:	e1fb      	b.n	8006e18 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a26:	2b01      	cmp	r3, #1
 8006a28:	d101      	bne.n	8006a2e <HAL_I2C_Mem_Read+0x56>
 8006a2a:	2302      	movs	r3, #2
 8006a2c:	e1f4      	b.n	8006e18 <HAL_I2C_Mem_Read+0x440>
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	2201      	movs	r2, #1
 8006a32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f003 0301 	and.w	r3, r3, #1
 8006a40:	2b01      	cmp	r3, #1
 8006a42:	d007      	beq.n	8006a54 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	681a      	ldr	r2, [r3, #0]
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f042 0201 	orr.w	r2, r2, #1
 8006a52:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	681a      	ldr	r2, [r3, #0]
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006a62:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2222      	movs	r2, #34	; 0x22
 8006a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	2240      	movs	r2, #64	; 0x40
 8006a70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	2200      	movs	r2, #0
 8006a78:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a7e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006a84:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a8a:	b29a      	uxth	r2, r3
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	4a5b      	ldr	r2, [pc, #364]	; (8006c00 <HAL_I2C_Mem_Read+0x228>)
 8006a94:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006a96:	88f8      	ldrh	r0, [r7, #6]
 8006a98:	893a      	ldrh	r2, [r7, #8]
 8006a9a:	8979      	ldrh	r1, [r7, #10]
 8006a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a9e:	9301      	str	r3, [sp, #4]
 8006aa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006aa2:	9300      	str	r3, [sp, #0]
 8006aa4:	4603      	mov	r3, r0
 8006aa6:	68f8      	ldr	r0, [r7, #12]
 8006aa8:	f000 fa52 	bl	8006f50 <I2C_RequestMemoryRead>
 8006aac:	4603      	mov	r3, r0
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d001      	beq.n	8006ab6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	e1b0      	b.n	8006e18 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d113      	bne.n	8006ae6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006abe:	2300      	movs	r3, #0
 8006ac0:	623b      	str	r3, [r7, #32]
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	695b      	ldr	r3, [r3, #20]
 8006ac8:	623b      	str	r3, [r7, #32]
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	699b      	ldr	r3, [r3, #24]
 8006ad0:	623b      	str	r3, [r7, #32]
 8006ad2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	681a      	ldr	r2, [r3, #0]
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ae2:	601a      	str	r2, [r3, #0]
 8006ae4:	e184      	b.n	8006df0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006aea:	2b01      	cmp	r3, #1
 8006aec:	d11b      	bne.n	8006b26 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	681a      	ldr	r2, [r3, #0]
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006afc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006afe:	2300      	movs	r3, #0
 8006b00:	61fb      	str	r3, [r7, #28]
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	695b      	ldr	r3, [r3, #20]
 8006b08:	61fb      	str	r3, [r7, #28]
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	699b      	ldr	r3, [r3, #24]
 8006b10:	61fb      	str	r3, [r7, #28]
 8006b12:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	681a      	ldr	r2, [r3, #0]
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b22:	601a      	str	r2, [r3, #0]
 8006b24:	e164      	b.n	8006df0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b2a:	2b02      	cmp	r3, #2
 8006b2c:	d11b      	bne.n	8006b66 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	681a      	ldr	r2, [r3, #0]
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b3c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	681a      	ldr	r2, [r3, #0]
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b4c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b4e:	2300      	movs	r3, #0
 8006b50:	61bb      	str	r3, [r7, #24]
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	695b      	ldr	r3, [r3, #20]
 8006b58:	61bb      	str	r3, [r7, #24]
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	699b      	ldr	r3, [r3, #24]
 8006b60:	61bb      	str	r3, [r7, #24]
 8006b62:	69bb      	ldr	r3, [r7, #24]
 8006b64:	e144      	b.n	8006df0 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b66:	2300      	movs	r3, #0
 8006b68:	617b      	str	r3, [r7, #20]
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	695b      	ldr	r3, [r3, #20]
 8006b70:	617b      	str	r3, [r7, #20]
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	699b      	ldr	r3, [r3, #24]
 8006b78:	617b      	str	r3, [r7, #20]
 8006b7a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006b7c:	e138      	b.n	8006df0 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b82:	2b03      	cmp	r3, #3
 8006b84:	f200 80f1 	bhi.w	8006d6a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b8c:	2b01      	cmp	r3, #1
 8006b8e:	d123      	bne.n	8006bd8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006b90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b92:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006b94:	68f8      	ldr	r0, [r7, #12]
 8006b96:	f000 fc1b 	bl	80073d0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006b9a:	4603      	mov	r3, r0
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d001      	beq.n	8006ba4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006ba0:	2301      	movs	r3, #1
 8006ba2:	e139      	b.n	8006e18 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	691a      	ldr	r2, [r3, #16]
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bae:	b2d2      	uxtb	r2, r2
 8006bb0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bb6:	1c5a      	adds	r2, r3, #1
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bc0:	3b01      	subs	r3, #1
 8006bc2:	b29a      	uxth	r2, r3
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bcc:	b29b      	uxth	r3, r3
 8006bce:	3b01      	subs	r3, #1
 8006bd0:	b29a      	uxth	r2, r3
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006bd6:	e10b      	b.n	8006df0 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bdc:	2b02      	cmp	r3, #2
 8006bde:	d14e      	bne.n	8006c7e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006be2:	9300      	str	r3, [sp, #0]
 8006be4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006be6:	2200      	movs	r2, #0
 8006be8:	4906      	ldr	r1, [pc, #24]	; (8006c04 <HAL_I2C_Mem_Read+0x22c>)
 8006bea:	68f8      	ldr	r0, [r7, #12]
 8006bec:	f000 fa98 	bl	8007120 <I2C_WaitOnFlagUntilTimeout>
 8006bf0:	4603      	mov	r3, r0
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d008      	beq.n	8006c08 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	e10e      	b.n	8006e18 <HAL_I2C_Mem_Read+0x440>
 8006bfa:	bf00      	nop
 8006bfc:	00100002 	.word	0x00100002
 8006c00:	ffff0000 	.word	0xffff0000
 8006c04:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	681a      	ldr	r2, [r3, #0]
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c16:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	691a      	ldr	r2, [r3, #16]
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c22:	b2d2      	uxtb	r2, r2
 8006c24:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c2a:	1c5a      	adds	r2, r3, #1
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c34:	3b01      	subs	r3, #1
 8006c36:	b29a      	uxth	r2, r3
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c40:	b29b      	uxth	r3, r3
 8006c42:	3b01      	subs	r3, #1
 8006c44:	b29a      	uxth	r2, r3
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	691a      	ldr	r2, [r3, #16]
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c54:	b2d2      	uxtb	r2, r2
 8006c56:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c5c:	1c5a      	adds	r2, r3, #1
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c66:	3b01      	subs	r3, #1
 8006c68:	b29a      	uxth	r2, r3
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c72:	b29b      	uxth	r3, r3
 8006c74:	3b01      	subs	r3, #1
 8006c76:	b29a      	uxth	r2, r3
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006c7c:	e0b8      	b.n	8006df0 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c80:	9300      	str	r3, [sp, #0]
 8006c82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c84:	2200      	movs	r2, #0
 8006c86:	4966      	ldr	r1, [pc, #408]	; (8006e20 <HAL_I2C_Mem_Read+0x448>)
 8006c88:	68f8      	ldr	r0, [r7, #12]
 8006c8a:	f000 fa49 	bl	8007120 <I2C_WaitOnFlagUntilTimeout>
 8006c8e:	4603      	mov	r3, r0
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d001      	beq.n	8006c98 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006c94:	2301      	movs	r3, #1
 8006c96:	e0bf      	b.n	8006e18 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	681a      	ldr	r2, [r3, #0]
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ca6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	691a      	ldr	r2, [r3, #16]
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cb2:	b2d2      	uxtb	r2, r2
 8006cb4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cba:	1c5a      	adds	r2, r3, #1
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cc4:	3b01      	subs	r3, #1
 8006cc6:	b29a      	uxth	r2, r3
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cd0:	b29b      	uxth	r3, r3
 8006cd2:	3b01      	subs	r3, #1
 8006cd4:	b29a      	uxth	r2, r3
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cdc:	9300      	str	r3, [sp, #0]
 8006cde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	494f      	ldr	r1, [pc, #316]	; (8006e20 <HAL_I2C_Mem_Read+0x448>)
 8006ce4:	68f8      	ldr	r0, [r7, #12]
 8006ce6:	f000 fa1b 	bl	8007120 <I2C_WaitOnFlagUntilTimeout>
 8006cea:	4603      	mov	r3, r0
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d001      	beq.n	8006cf4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	e091      	b.n	8006e18 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	681a      	ldr	r2, [r3, #0]
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d02:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	691a      	ldr	r2, [r3, #16]
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d0e:	b2d2      	uxtb	r2, r2
 8006d10:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d16:	1c5a      	adds	r2, r3, #1
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d20:	3b01      	subs	r3, #1
 8006d22:	b29a      	uxth	r2, r3
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d2c:	b29b      	uxth	r3, r3
 8006d2e:	3b01      	subs	r3, #1
 8006d30:	b29a      	uxth	r2, r3
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	691a      	ldr	r2, [r3, #16]
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d40:	b2d2      	uxtb	r2, r2
 8006d42:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d48:	1c5a      	adds	r2, r3, #1
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d52:	3b01      	subs	r3, #1
 8006d54:	b29a      	uxth	r2, r3
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d5e:	b29b      	uxth	r3, r3
 8006d60:	3b01      	subs	r3, #1
 8006d62:	b29a      	uxth	r2, r3
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006d68:	e042      	b.n	8006df0 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d6c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006d6e:	68f8      	ldr	r0, [r7, #12]
 8006d70:	f000 fb2e 	bl	80073d0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006d74:	4603      	mov	r3, r0
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d001      	beq.n	8006d7e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	e04c      	b.n	8006e18 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	691a      	ldr	r2, [r3, #16]
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d88:	b2d2      	uxtb	r2, r2
 8006d8a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d90:	1c5a      	adds	r2, r3, #1
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d9a:	3b01      	subs	r3, #1
 8006d9c:	b29a      	uxth	r2, r3
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006da6:	b29b      	uxth	r3, r3
 8006da8:	3b01      	subs	r3, #1
 8006daa:	b29a      	uxth	r2, r3
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	695b      	ldr	r3, [r3, #20]
 8006db6:	f003 0304 	and.w	r3, r3, #4
 8006dba:	2b04      	cmp	r3, #4
 8006dbc:	d118      	bne.n	8006df0 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	691a      	ldr	r2, [r3, #16]
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dc8:	b2d2      	uxtb	r2, r2
 8006dca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dd0:	1c5a      	adds	r2, r3, #1
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006dda:	3b01      	subs	r3, #1
 8006ddc:	b29a      	uxth	r2, r3
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006de6:	b29b      	uxth	r3, r3
 8006de8:	3b01      	subs	r3, #1
 8006dea:	b29a      	uxth	r2, r3
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	f47f aec2 	bne.w	8006b7e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	2220      	movs	r2, #32
 8006dfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	2200      	movs	r2, #0
 8006e06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006e12:	2300      	movs	r3, #0
 8006e14:	e000      	b.n	8006e18 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006e16:	2302      	movs	r3, #2
  }
}
 8006e18:	4618      	mov	r0, r3
 8006e1a:	3728      	adds	r7, #40	; 0x28
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	bd80      	pop	{r7, pc}
 8006e20:	00010004 	.word	0x00010004

08006e24 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b088      	sub	sp, #32
 8006e28:	af02      	add	r7, sp, #8
 8006e2a:	60f8      	str	r0, [r7, #12]
 8006e2c:	4608      	mov	r0, r1
 8006e2e:	4611      	mov	r1, r2
 8006e30:	461a      	mov	r2, r3
 8006e32:	4603      	mov	r3, r0
 8006e34:	817b      	strh	r3, [r7, #10]
 8006e36:	460b      	mov	r3, r1
 8006e38:	813b      	strh	r3, [r7, #8]
 8006e3a:	4613      	mov	r3, r2
 8006e3c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	681a      	ldr	r2, [r3, #0]
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e4c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e50:	9300      	str	r3, [sp, #0]
 8006e52:	6a3b      	ldr	r3, [r7, #32]
 8006e54:	2200      	movs	r2, #0
 8006e56:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006e5a:	68f8      	ldr	r0, [r7, #12]
 8006e5c:	f000 f960 	bl	8007120 <I2C_WaitOnFlagUntilTimeout>
 8006e60:	4603      	mov	r3, r0
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d00d      	beq.n	8006e82 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e70:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e74:	d103      	bne.n	8006e7e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006e7c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006e7e:	2303      	movs	r3, #3
 8006e80:	e05f      	b.n	8006f42 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006e82:	897b      	ldrh	r3, [r7, #10]
 8006e84:	b2db      	uxtb	r3, r3
 8006e86:	461a      	mov	r2, r3
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006e90:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e94:	6a3a      	ldr	r2, [r7, #32]
 8006e96:	492d      	ldr	r1, [pc, #180]	; (8006f4c <I2C_RequestMemoryWrite+0x128>)
 8006e98:	68f8      	ldr	r0, [r7, #12]
 8006e9a:	f000 f998 	bl	80071ce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d001      	beq.n	8006ea8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006ea4:	2301      	movs	r3, #1
 8006ea6:	e04c      	b.n	8006f42 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	617b      	str	r3, [r7, #20]
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	695b      	ldr	r3, [r3, #20]
 8006eb2:	617b      	str	r3, [r7, #20]
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	699b      	ldr	r3, [r3, #24]
 8006eba:	617b      	str	r3, [r7, #20]
 8006ebc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006ebe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ec0:	6a39      	ldr	r1, [r7, #32]
 8006ec2:	68f8      	ldr	r0, [r7, #12]
 8006ec4:	f000 fa02 	bl	80072cc <I2C_WaitOnTXEFlagUntilTimeout>
 8006ec8:	4603      	mov	r3, r0
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d00d      	beq.n	8006eea <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ed2:	2b04      	cmp	r3, #4
 8006ed4:	d107      	bne.n	8006ee6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	681a      	ldr	r2, [r3, #0]
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ee4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	e02b      	b.n	8006f42 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006eea:	88fb      	ldrh	r3, [r7, #6]
 8006eec:	2b01      	cmp	r3, #1
 8006eee:	d105      	bne.n	8006efc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006ef0:	893b      	ldrh	r3, [r7, #8]
 8006ef2:	b2da      	uxtb	r2, r3
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	611a      	str	r2, [r3, #16]
 8006efa:	e021      	b.n	8006f40 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006efc:	893b      	ldrh	r3, [r7, #8]
 8006efe:	0a1b      	lsrs	r3, r3, #8
 8006f00:	b29b      	uxth	r3, r3
 8006f02:	b2da      	uxtb	r2, r3
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f0c:	6a39      	ldr	r1, [r7, #32]
 8006f0e:	68f8      	ldr	r0, [r7, #12]
 8006f10:	f000 f9dc 	bl	80072cc <I2C_WaitOnTXEFlagUntilTimeout>
 8006f14:	4603      	mov	r3, r0
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d00d      	beq.n	8006f36 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f1e:	2b04      	cmp	r3, #4
 8006f20:	d107      	bne.n	8006f32 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	681a      	ldr	r2, [r3, #0]
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f30:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006f32:	2301      	movs	r3, #1
 8006f34:	e005      	b.n	8006f42 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006f36:	893b      	ldrh	r3, [r7, #8]
 8006f38:	b2da      	uxtb	r2, r3
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006f40:	2300      	movs	r3, #0
}
 8006f42:	4618      	mov	r0, r3
 8006f44:	3718      	adds	r7, #24
 8006f46:	46bd      	mov	sp, r7
 8006f48:	bd80      	pop	{r7, pc}
 8006f4a:	bf00      	nop
 8006f4c:	00010002 	.word	0x00010002

08006f50 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b088      	sub	sp, #32
 8006f54:	af02      	add	r7, sp, #8
 8006f56:	60f8      	str	r0, [r7, #12]
 8006f58:	4608      	mov	r0, r1
 8006f5a:	4611      	mov	r1, r2
 8006f5c:	461a      	mov	r2, r3
 8006f5e:	4603      	mov	r3, r0
 8006f60:	817b      	strh	r3, [r7, #10]
 8006f62:	460b      	mov	r3, r1
 8006f64:	813b      	strh	r3, [r7, #8]
 8006f66:	4613      	mov	r3, r2
 8006f68:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	681a      	ldr	r2, [r3, #0]
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006f78:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	681a      	ldr	r2, [r3, #0]
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006f88:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f8c:	9300      	str	r3, [sp, #0]
 8006f8e:	6a3b      	ldr	r3, [r7, #32]
 8006f90:	2200      	movs	r2, #0
 8006f92:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006f96:	68f8      	ldr	r0, [r7, #12]
 8006f98:	f000 f8c2 	bl	8007120 <I2C_WaitOnFlagUntilTimeout>
 8006f9c:	4603      	mov	r3, r0
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d00d      	beq.n	8006fbe <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006fb0:	d103      	bne.n	8006fba <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006fb8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006fba:	2303      	movs	r3, #3
 8006fbc:	e0aa      	b.n	8007114 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006fbe:	897b      	ldrh	r3, [r7, #10]
 8006fc0:	b2db      	uxtb	r3, r3
 8006fc2:	461a      	mov	r2, r3
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006fcc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fd0:	6a3a      	ldr	r2, [r7, #32]
 8006fd2:	4952      	ldr	r1, [pc, #328]	; (800711c <I2C_RequestMemoryRead+0x1cc>)
 8006fd4:	68f8      	ldr	r0, [r7, #12]
 8006fd6:	f000 f8fa 	bl	80071ce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006fda:	4603      	mov	r3, r0
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d001      	beq.n	8006fe4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	e097      	b.n	8007114 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	617b      	str	r3, [r7, #20]
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	695b      	ldr	r3, [r3, #20]
 8006fee:	617b      	str	r3, [r7, #20]
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	699b      	ldr	r3, [r3, #24]
 8006ff6:	617b      	str	r3, [r7, #20]
 8006ff8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006ffa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ffc:	6a39      	ldr	r1, [r7, #32]
 8006ffe:	68f8      	ldr	r0, [r7, #12]
 8007000:	f000 f964 	bl	80072cc <I2C_WaitOnTXEFlagUntilTimeout>
 8007004:	4603      	mov	r3, r0
 8007006:	2b00      	cmp	r3, #0
 8007008:	d00d      	beq.n	8007026 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800700e:	2b04      	cmp	r3, #4
 8007010:	d107      	bne.n	8007022 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	681a      	ldr	r2, [r3, #0]
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007020:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007022:	2301      	movs	r3, #1
 8007024:	e076      	b.n	8007114 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007026:	88fb      	ldrh	r3, [r7, #6]
 8007028:	2b01      	cmp	r3, #1
 800702a:	d105      	bne.n	8007038 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800702c:	893b      	ldrh	r3, [r7, #8]
 800702e:	b2da      	uxtb	r2, r3
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	611a      	str	r2, [r3, #16]
 8007036:	e021      	b.n	800707c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007038:	893b      	ldrh	r3, [r7, #8]
 800703a:	0a1b      	lsrs	r3, r3, #8
 800703c:	b29b      	uxth	r3, r3
 800703e:	b2da      	uxtb	r2, r3
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007046:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007048:	6a39      	ldr	r1, [r7, #32]
 800704a:	68f8      	ldr	r0, [r7, #12]
 800704c:	f000 f93e 	bl	80072cc <I2C_WaitOnTXEFlagUntilTimeout>
 8007050:	4603      	mov	r3, r0
 8007052:	2b00      	cmp	r3, #0
 8007054:	d00d      	beq.n	8007072 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800705a:	2b04      	cmp	r3, #4
 800705c:	d107      	bne.n	800706e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	681a      	ldr	r2, [r3, #0]
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800706c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800706e:	2301      	movs	r3, #1
 8007070:	e050      	b.n	8007114 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007072:	893b      	ldrh	r3, [r7, #8]
 8007074:	b2da      	uxtb	r2, r3
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800707c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800707e:	6a39      	ldr	r1, [r7, #32]
 8007080:	68f8      	ldr	r0, [r7, #12]
 8007082:	f000 f923 	bl	80072cc <I2C_WaitOnTXEFlagUntilTimeout>
 8007086:	4603      	mov	r3, r0
 8007088:	2b00      	cmp	r3, #0
 800708a:	d00d      	beq.n	80070a8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007090:	2b04      	cmp	r3, #4
 8007092:	d107      	bne.n	80070a4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	681a      	ldr	r2, [r3, #0]
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80070a2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80070a4:	2301      	movs	r3, #1
 80070a6:	e035      	b.n	8007114 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	681a      	ldr	r2, [r3, #0]
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80070b6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80070b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070ba:	9300      	str	r3, [sp, #0]
 80070bc:	6a3b      	ldr	r3, [r7, #32]
 80070be:	2200      	movs	r2, #0
 80070c0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80070c4:	68f8      	ldr	r0, [r7, #12]
 80070c6:	f000 f82b 	bl	8007120 <I2C_WaitOnFlagUntilTimeout>
 80070ca:	4603      	mov	r3, r0
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d00d      	beq.n	80070ec <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80070de:	d103      	bne.n	80070e8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80070e6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80070e8:	2303      	movs	r3, #3
 80070ea:	e013      	b.n	8007114 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80070ec:	897b      	ldrh	r3, [r7, #10]
 80070ee:	b2db      	uxtb	r3, r3
 80070f0:	f043 0301 	orr.w	r3, r3, #1
 80070f4:	b2da      	uxtb	r2, r3
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80070fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070fe:	6a3a      	ldr	r2, [r7, #32]
 8007100:	4906      	ldr	r1, [pc, #24]	; (800711c <I2C_RequestMemoryRead+0x1cc>)
 8007102:	68f8      	ldr	r0, [r7, #12]
 8007104:	f000 f863 	bl	80071ce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007108:	4603      	mov	r3, r0
 800710a:	2b00      	cmp	r3, #0
 800710c:	d001      	beq.n	8007112 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800710e:	2301      	movs	r3, #1
 8007110:	e000      	b.n	8007114 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007112:	2300      	movs	r3, #0
}
 8007114:	4618      	mov	r0, r3
 8007116:	3718      	adds	r7, #24
 8007118:	46bd      	mov	sp, r7
 800711a:	bd80      	pop	{r7, pc}
 800711c:	00010002 	.word	0x00010002

08007120 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007120:	b580      	push	{r7, lr}
 8007122:	b084      	sub	sp, #16
 8007124:	af00      	add	r7, sp, #0
 8007126:	60f8      	str	r0, [r7, #12]
 8007128:	60b9      	str	r1, [r7, #8]
 800712a:	603b      	str	r3, [r7, #0]
 800712c:	4613      	mov	r3, r2
 800712e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007130:	e025      	b.n	800717e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007138:	d021      	beq.n	800717e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800713a:	f7fd fad5 	bl	80046e8 <HAL_GetTick>
 800713e:	4602      	mov	r2, r0
 8007140:	69bb      	ldr	r3, [r7, #24]
 8007142:	1ad3      	subs	r3, r2, r3
 8007144:	683a      	ldr	r2, [r7, #0]
 8007146:	429a      	cmp	r2, r3
 8007148:	d302      	bcc.n	8007150 <I2C_WaitOnFlagUntilTimeout+0x30>
 800714a:	683b      	ldr	r3, [r7, #0]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d116      	bne.n	800717e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	2200      	movs	r2, #0
 8007154:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	2220      	movs	r2, #32
 800715a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	2200      	movs	r2, #0
 8007162:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800716a:	f043 0220 	orr.w	r2, r3, #32
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	2200      	movs	r2, #0
 8007176:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800717a:	2301      	movs	r3, #1
 800717c:	e023      	b.n	80071c6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	0c1b      	lsrs	r3, r3, #16
 8007182:	b2db      	uxtb	r3, r3
 8007184:	2b01      	cmp	r3, #1
 8007186:	d10d      	bne.n	80071a4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	695b      	ldr	r3, [r3, #20]
 800718e:	43da      	mvns	r2, r3
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	4013      	ands	r3, r2
 8007194:	b29b      	uxth	r3, r3
 8007196:	2b00      	cmp	r3, #0
 8007198:	bf0c      	ite	eq
 800719a:	2301      	moveq	r3, #1
 800719c:	2300      	movne	r3, #0
 800719e:	b2db      	uxtb	r3, r3
 80071a0:	461a      	mov	r2, r3
 80071a2:	e00c      	b.n	80071be <I2C_WaitOnFlagUntilTimeout+0x9e>
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	699b      	ldr	r3, [r3, #24]
 80071aa:	43da      	mvns	r2, r3
 80071ac:	68bb      	ldr	r3, [r7, #8]
 80071ae:	4013      	ands	r3, r2
 80071b0:	b29b      	uxth	r3, r3
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	bf0c      	ite	eq
 80071b6:	2301      	moveq	r3, #1
 80071b8:	2300      	movne	r3, #0
 80071ba:	b2db      	uxtb	r3, r3
 80071bc:	461a      	mov	r2, r3
 80071be:	79fb      	ldrb	r3, [r7, #7]
 80071c0:	429a      	cmp	r2, r3
 80071c2:	d0b6      	beq.n	8007132 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80071c4:	2300      	movs	r3, #0
}
 80071c6:	4618      	mov	r0, r3
 80071c8:	3710      	adds	r7, #16
 80071ca:	46bd      	mov	sp, r7
 80071cc:	bd80      	pop	{r7, pc}

080071ce <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80071ce:	b580      	push	{r7, lr}
 80071d0:	b084      	sub	sp, #16
 80071d2:	af00      	add	r7, sp, #0
 80071d4:	60f8      	str	r0, [r7, #12]
 80071d6:	60b9      	str	r1, [r7, #8]
 80071d8:	607a      	str	r2, [r7, #4]
 80071da:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80071dc:	e051      	b.n	8007282 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	695b      	ldr	r3, [r3, #20]
 80071e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80071e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80071ec:	d123      	bne.n	8007236 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	681a      	ldr	r2, [r3, #0]
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80071fc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007206:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	2200      	movs	r2, #0
 800720c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	2220      	movs	r2, #32
 8007212:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	2200      	movs	r2, #0
 800721a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007222:	f043 0204 	orr.w	r2, r3, #4
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	2200      	movs	r2, #0
 800722e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007232:	2301      	movs	r3, #1
 8007234:	e046      	b.n	80072c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f1b3 3fff 	cmp.w	r3, #4294967295
 800723c:	d021      	beq.n	8007282 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800723e:	f7fd fa53 	bl	80046e8 <HAL_GetTick>
 8007242:	4602      	mov	r2, r0
 8007244:	683b      	ldr	r3, [r7, #0]
 8007246:	1ad3      	subs	r3, r2, r3
 8007248:	687a      	ldr	r2, [r7, #4]
 800724a:	429a      	cmp	r2, r3
 800724c:	d302      	bcc.n	8007254 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d116      	bne.n	8007282 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	2200      	movs	r2, #0
 8007258:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	2220      	movs	r2, #32
 800725e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	2200      	movs	r2, #0
 8007266:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800726e:	f043 0220 	orr.w	r2, r3, #32
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	2200      	movs	r2, #0
 800727a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800727e:	2301      	movs	r3, #1
 8007280:	e020      	b.n	80072c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007282:	68bb      	ldr	r3, [r7, #8]
 8007284:	0c1b      	lsrs	r3, r3, #16
 8007286:	b2db      	uxtb	r3, r3
 8007288:	2b01      	cmp	r3, #1
 800728a:	d10c      	bne.n	80072a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	695b      	ldr	r3, [r3, #20]
 8007292:	43da      	mvns	r2, r3
 8007294:	68bb      	ldr	r3, [r7, #8]
 8007296:	4013      	ands	r3, r2
 8007298:	b29b      	uxth	r3, r3
 800729a:	2b00      	cmp	r3, #0
 800729c:	bf14      	ite	ne
 800729e:	2301      	movne	r3, #1
 80072a0:	2300      	moveq	r3, #0
 80072a2:	b2db      	uxtb	r3, r3
 80072a4:	e00b      	b.n	80072be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	699b      	ldr	r3, [r3, #24]
 80072ac:	43da      	mvns	r2, r3
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	4013      	ands	r3, r2
 80072b2:	b29b      	uxth	r3, r3
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	bf14      	ite	ne
 80072b8:	2301      	movne	r3, #1
 80072ba:	2300      	moveq	r3, #0
 80072bc:	b2db      	uxtb	r3, r3
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d18d      	bne.n	80071de <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80072c2:	2300      	movs	r3, #0
}
 80072c4:	4618      	mov	r0, r3
 80072c6:	3710      	adds	r7, #16
 80072c8:	46bd      	mov	sp, r7
 80072ca:	bd80      	pop	{r7, pc}

080072cc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b084      	sub	sp, #16
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	60f8      	str	r0, [r7, #12]
 80072d4:	60b9      	str	r1, [r7, #8]
 80072d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80072d8:	e02d      	b.n	8007336 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80072da:	68f8      	ldr	r0, [r7, #12]
 80072dc:	f000 f8ce 	bl	800747c <I2C_IsAcknowledgeFailed>
 80072e0:	4603      	mov	r3, r0
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d001      	beq.n	80072ea <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80072e6:	2301      	movs	r3, #1
 80072e8:	e02d      	b.n	8007346 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80072ea:	68bb      	ldr	r3, [r7, #8]
 80072ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072f0:	d021      	beq.n	8007336 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072f2:	f7fd f9f9 	bl	80046e8 <HAL_GetTick>
 80072f6:	4602      	mov	r2, r0
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	1ad3      	subs	r3, r2, r3
 80072fc:	68ba      	ldr	r2, [r7, #8]
 80072fe:	429a      	cmp	r2, r3
 8007300:	d302      	bcc.n	8007308 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d116      	bne.n	8007336 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	2200      	movs	r2, #0
 800730c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	2220      	movs	r2, #32
 8007312:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	2200      	movs	r2, #0
 800731a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007322:	f043 0220 	orr.w	r2, r3, #32
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	2200      	movs	r2, #0
 800732e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007332:	2301      	movs	r3, #1
 8007334:	e007      	b.n	8007346 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	695b      	ldr	r3, [r3, #20]
 800733c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007340:	2b80      	cmp	r3, #128	; 0x80
 8007342:	d1ca      	bne.n	80072da <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007344:	2300      	movs	r3, #0
}
 8007346:	4618      	mov	r0, r3
 8007348:	3710      	adds	r7, #16
 800734a:	46bd      	mov	sp, r7
 800734c:	bd80      	pop	{r7, pc}

0800734e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800734e:	b580      	push	{r7, lr}
 8007350:	b084      	sub	sp, #16
 8007352:	af00      	add	r7, sp, #0
 8007354:	60f8      	str	r0, [r7, #12]
 8007356:	60b9      	str	r1, [r7, #8]
 8007358:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800735a:	e02d      	b.n	80073b8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800735c:	68f8      	ldr	r0, [r7, #12]
 800735e:	f000 f88d 	bl	800747c <I2C_IsAcknowledgeFailed>
 8007362:	4603      	mov	r3, r0
 8007364:	2b00      	cmp	r3, #0
 8007366:	d001      	beq.n	800736c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007368:	2301      	movs	r3, #1
 800736a:	e02d      	b.n	80073c8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007372:	d021      	beq.n	80073b8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007374:	f7fd f9b8 	bl	80046e8 <HAL_GetTick>
 8007378:	4602      	mov	r2, r0
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	1ad3      	subs	r3, r2, r3
 800737e:	68ba      	ldr	r2, [r7, #8]
 8007380:	429a      	cmp	r2, r3
 8007382:	d302      	bcc.n	800738a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007384:	68bb      	ldr	r3, [r7, #8]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d116      	bne.n	80073b8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	2200      	movs	r2, #0
 800738e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	2220      	movs	r2, #32
 8007394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	2200      	movs	r2, #0
 800739c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073a4:	f043 0220 	orr.w	r2, r3, #32
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2200      	movs	r2, #0
 80073b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80073b4:	2301      	movs	r3, #1
 80073b6:	e007      	b.n	80073c8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	695b      	ldr	r3, [r3, #20]
 80073be:	f003 0304 	and.w	r3, r3, #4
 80073c2:	2b04      	cmp	r3, #4
 80073c4:	d1ca      	bne.n	800735c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80073c6:	2300      	movs	r3, #0
}
 80073c8:	4618      	mov	r0, r3
 80073ca:	3710      	adds	r7, #16
 80073cc:	46bd      	mov	sp, r7
 80073ce:	bd80      	pop	{r7, pc}

080073d0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b084      	sub	sp, #16
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	60f8      	str	r0, [r7, #12]
 80073d8:	60b9      	str	r1, [r7, #8]
 80073da:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80073dc:	e042      	b.n	8007464 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	695b      	ldr	r3, [r3, #20]
 80073e4:	f003 0310 	and.w	r3, r3, #16
 80073e8:	2b10      	cmp	r3, #16
 80073ea:	d119      	bne.n	8007420 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f06f 0210 	mvn.w	r2, #16
 80073f4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	2200      	movs	r2, #0
 80073fa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	2220      	movs	r2, #32
 8007400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	2200      	movs	r2, #0
 8007408:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	2200      	movs	r2, #0
 8007418:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800741c:	2301      	movs	r3, #1
 800741e:	e029      	b.n	8007474 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007420:	f7fd f962 	bl	80046e8 <HAL_GetTick>
 8007424:	4602      	mov	r2, r0
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	1ad3      	subs	r3, r2, r3
 800742a:	68ba      	ldr	r2, [r7, #8]
 800742c:	429a      	cmp	r2, r3
 800742e:	d302      	bcc.n	8007436 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007430:	68bb      	ldr	r3, [r7, #8]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d116      	bne.n	8007464 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	2200      	movs	r2, #0
 800743a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	2220      	movs	r2, #32
 8007440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	2200      	movs	r2, #0
 8007448:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007450:	f043 0220 	orr.w	r2, r3, #32
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	2200      	movs	r2, #0
 800745c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007460:	2301      	movs	r3, #1
 8007462:	e007      	b.n	8007474 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	695b      	ldr	r3, [r3, #20]
 800746a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800746e:	2b40      	cmp	r3, #64	; 0x40
 8007470:	d1b5      	bne.n	80073de <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007472:	2300      	movs	r3, #0
}
 8007474:	4618      	mov	r0, r3
 8007476:	3710      	adds	r7, #16
 8007478:	46bd      	mov	sp, r7
 800747a:	bd80      	pop	{r7, pc}

0800747c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800747c:	b480      	push	{r7}
 800747e:	b083      	sub	sp, #12
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	695b      	ldr	r3, [r3, #20]
 800748a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800748e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007492:	d11b      	bne.n	80074cc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800749c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2200      	movs	r2, #0
 80074a2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2220      	movs	r2, #32
 80074a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2200      	movs	r2, #0
 80074b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074b8:	f043 0204 	orr.w	r2, r3, #4
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2200      	movs	r2, #0
 80074c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80074c8:	2301      	movs	r3, #1
 80074ca:	e000      	b.n	80074ce <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80074cc:	2300      	movs	r3, #0
}
 80074ce:	4618      	mov	r0, r3
 80074d0:	370c      	adds	r7, #12
 80074d2:	46bd      	mov	sp, r7
 80074d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d8:	4770      	bx	lr
	...

080074dc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b086      	sub	sp, #24
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d101      	bne.n	80074ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80074ea:	2301      	movs	r3, #1
 80074ec:	e267      	b.n	80079be <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f003 0301 	and.w	r3, r3, #1
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d075      	beq.n	80075e6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80074fa:	4b88      	ldr	r3, [pc, #544]	; (800771c <HAL_RCC_OscConfig+0x240>)
 80074fc:	689b      	ldr	r3, [r3, #8]
 80074fe:	f003 030c 	and.w	r3, r3, #12
 8007502:	2b04      	cmp	r3, #4
 8007504:	d00c      	beq.n	8007520 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007506:	4b85      	ldr	r3, [pc, #532]	; (800771c <HAL_RCC_OscConfig+0x240>)
 8007508:	689b      	ldr	r3, [r3, #8]
 800750a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800750e:	2b08      	cmp	r3, #8
 8007510:	d112      	bne.n	8007538 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007512:	4b82      	ldr	r3, [pc, #520]	; (800771c <HAL_RCC_OscConfig+0x240>)
 8007514:	685b      	ldr	r3, [r3, #4]
 8007516:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800751a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800751e:	d10b      	bne.n	8007538 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007520:	4b7e      	ldr	r3, [pc, #504]	; (800771c <HAL_RCC_OscConfig+0x240>)
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007528:	2b00      	cmp	r3, #0
 800752a:	d05b      	beq.n	80075e4 <HAL_RCC_OscConfig+0x108>
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	685b      	ldr	r3, [r3, #4]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d157      	bne.n	80075e4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007534:	2301      	movs	r3, #1
 8007536:	e242      	b.n	80079be <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	685b      	ldr	r3, [r3, #4]
 800753c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007540:	d106      	bne.n	8007550 <HAL_RCC_OscConfig+0x74>
 8007542:	4b76      	ldr	r3, [pc, #472]	; (800771c <HAL_RCC_OscConfig+0x240>)
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	4a75      	ldr	r2, [pc, #468]	; (800771c <HAL_RCC_OscConfig+0x240>)
 8007548:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800754c:	6013      	str	r3, [r2, #0]
 800754e:	e01d      	b.n	800758c <HAL_RCC_OscConfig+0xb0>
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	685b      	ldr	r3, [r3, #4]
 8007554:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007558:	d10c      	bne.n	8007574 <HAL_RCC_OscConfig+0x98>
 800755a:	4b70      	ldr	r3, [pc, #448]	; (800771c <HAL_RCC_OscConfig+0x240>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	4a6f      	ldr	r2, [pc, #444]	; (800771c <HAL_RCC_OscConfig+0x240>)
 8007560:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007564:	6013      	str	r3, [r2, #0]
 8007566:	4b6d      	ldr	r3, [pc, #436]	; (800771c <HAL_RCC_OscConfig+0x240>)
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	4a6c      	ldr	r2, [pc, #432]	; (800771c <HAL_RCC_OscConfig+0x240>)
 800756c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007570:	6013      	str	r3, [r2, #0]
 8007572:	e00b      	b.n	800758c <HAL_RCC_OscConfig+0xb0>
 8007574:	4b69      	ldr	r3, [pc, #420]	; (800771c <HAL_RCC_OscConfig+0x240>)
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	4a68      	ldr	r2, [pc, #416]	; (800771c <HAL_RCC_OscConfig+0x240>)
 800757a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800757e:	6013      	str	r3, [r2, #0]
 8007580:	4b66      	ldr	r3, [pc, #408]	; (800771c <HAL_RCC_OscConfig+0x240>)
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	4a65      	ldr	r2, [pc, #404]	; (800771c <HAL_RCC_OscConfig+0x240>)
 8007586:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800758a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	685b      	ldr	r3, [r3, #4]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d013      	beq.n	80075bc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007594:	f7fd f8a8 	bl	80046e8 <HAL_GetTick>
 8007598:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800759a:	e008      	b.n	80075ae <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800759c:	f7fd f8a4 	bl	80046e8 <HAL_GetTick>
 80075a0:	4602      	mov	r2, r0
 80075a2:	693b      	ldr	r3, [r7, #16]
 80075a4:	1ad3      	subs	r3, r2, r3
 80075a6:	2b64      	cmp	r3, #100	; 0x64
 80075a8:	d901      	bls.n	80075ae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80075aa:	2303      	movs	r3, #3
 80075ac:	e207      	b.n	80079be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80075ae:	4b5b      	ldr	r3, [pc, #364]	; (800771c <HAL_RCC_OscConfig+0x240>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d0f0      	beq.n	800759c <HAL_RCC_OscConfig+0xc0>
 80075ba:	e014      	b.n	80075e6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80075bc:	f7fd f894 	bl	80046e8 <HAL_GetTick>
 80075c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80075c2:	e008      	b.n	80075d6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80075c4:	f7fd f890 	bl	80046e8 <HAL_GetTick>
 80075c8:	4602      	mov	r2, r0
 80075ca:	693b      	ldr	r3, [r7, #16]
 80075cc:	1ad3      	subs	r3, r2, r3
 80075ce:	2b64      	cmp	r3, #100	; 0x64
 80075d0:	d901      	bls.n	80075d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80075d2:	2303      	movs	r3, #3
 80075d4:	e1f3      	b.n	80079be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80075d6:	4b51      	ldr	r3, [pc, #324]	; (800771c <HAL_RCC_OscConfig+0x240>)
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d1f0      	bne.n	80075c4 <HAL_RCC_OscConfig+0xe8>
 80075e2:	e000      	b.n	80075e6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80075e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f003 0302 	and.w	r3, r3, #2
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d063      	beq.n	80076ba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80075f2:	4b4a      	ldr	r3, [pc, #296]	; (800771c <HAL_RCC_OscConfig+0x240>)
 80075f4:	689b      	ldr	r3, [r3, #8]
 80075f6:	f003 030c 	and.w	r3, r3, #12
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d00b      	beq.n	8007616 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80075fe:	4b47      	ldr	r3, [pc, #284]	; (800771c <HAL_RCC_OscConfig+0x240>)
 8007600:	689b      	ldr	r3, [r3, #8]
 8007602:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007606:	2b08      	cmp	r3, #8
 8007608:	d11c      	bne.n	8007644 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800760a:	4b44      	ldr	r3, [pc, #272]	; (800771c <HAL_RCC_OscConfig+0x240>)
 800760c:	685b      	ldr	r3, [r3, #4]
 800760e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007612:	2b00      	cmp	r3, #0
 8007614:	d116      	bne.n	8007644 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007616:	4b41      	ldr	r3, [pc, #260]	; (800771c <HAL_RCC_OscConfig+0x240>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f003 0302 	and.w	r3, r3, #2
 800761e:	2b00      	cmp	r3, #0
 8007620:	d005      	beq.n	800762e <HAL_RCC_OscConfig+0x152>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	68db      	ldr	r3, [r3, #12]
 8007626:	2b01      	cmp	r3, #1
 8007628:	d001      	beq.n	800762e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800762a:	2301      	movs	r3, #1
 800762c:	e1c7      	b.n	80079be <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800762e:	4b3b      	ldr	r3, [pc, #236]	; (800771c <HAL_RCC_OscConfig+0x240>)
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	691b      	ldr	r3, [r3, #16]
 800763a:	00db      	lsls	r3, r3, #3
 800763c:	4937      	ldr	r1, [pc, #220]	; (800771c <HAL_RCC_OscConfig+0x240>)
 800763e:	4313      	orrs	r3, r2
 8007640:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007642:	e03a      	b.n	80076ba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	68db      	ldr	r3, [r3, #12]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d020      	beq.n	800768e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800764c:	4b34      	ldr	r3, [pc, #208]	; (8007720 <HAL_RCC_OscConfig+0x244>)
 800764e:	2201      	movs	r2, #1
 8007650:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007652:	f7fd f849 	bl	80046e8 <HAL_GetTick>
 8007656:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007658:	e008      	b.n	800766c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800765a:	f7fd f845 	bl	80046e8 <HAL_GetTick>
 800765e:	4602      	mov	r2, r0
 8007660:	693b      	ldr	r3, [r7, #16]
 8007662:	1ad3      	subs	r3, r2, r3
 8007664:	2b02      	cmp	r3, #2
 8007666:	d901      	bls.n	800766c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007668:	2303      	movs	r3, #3
 800766a:	e1a8      	b.n	80079be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800766c:	4b2b      	ldr	r3, [pc, #172]	; (800771c <HAL_RCC_OscConfig+0x240>)
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	f003 0302 	and.w	r3, r3, #2
 8007674:	2b00      	cmp	r3, #0
 8007676:	d0f0      	beq.n	800765a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007678:	4b28      	ldr	r3, [pc, #160]	; (800771c <HAL_RCC_OscConfig+0x240>)
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	691b      	ldr	r3, [r3, #16]
 8007684:	00db      	lsls	r3, r3, #3
 8007686:	4925      	ldr	r1, [pc, #148]	; (800771c <HAL_RCC_OscConfig+0x240>)
 8007688:	4313      	orrs	r3, r2
 800768a:	600b      	str	r3, [r1, #0]
 800768c:	e015      	b.n	80076ba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800768e:	4b24      	ldr	r3, [pc, #144]	; (8007720 <HAL_RCC_OscConfig+0x244>)
 8007690:	2200      	movs	r2, #0
 8007692:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007694:	f7fd f828 	bl	80046e8 <HAL_GetTick>
 8007698:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800769a:	e008      	b.n	80076ae <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800769c:	f7fd f824 	bl	80046e8 <HAL_GetTick>
 80076a0:	4602      	mov	r2, r0
 80076a2:	693b      	ldr	r3, [r7, #16]
 80076a4:	1ad3      	subs	r3, r2, r3
 80076a6:	2b02      	cmp	r3, #2
 80076a8:	d901      	bls.n	80076ae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80076aa:	2303      	movs	r3, #3
 80076ac:	e187      	b.n	80079be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80076ae:	4b1b      	ldr	r3, [pc, #108]	; (800771c <HAL_RCC_OscConfig+0x240>)
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f003 0302 	and.w	r3, r3, #2
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d1f0      	bne.n	800769c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f003 0308 	and.w	r3, r3, #8
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d036      	beq.n	8007734 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	695b      	ldr	r3, [r3, #20]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d016      	beq.n	80076fc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80076ce:	4b15      	ldr	r3, [pc, #84]	; (8007724 <HAL_RCC_OscConfig+0x248>)
 80076d0:	2201      	movs	r2, #1
 80076d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076d4:	f7fd f808 	bl	80046e8 <HAL_GetTick>
 80076d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80076da:	e008      	b.n	80076ee <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80076dc:	f7fd f804 	bl	80046e8 <HAL_GetTick>
 80076e0:	4602      	mov	r2, r0
 80076e2:	693b      	ldr	r3, [r7, #16]
 80076e4:	1ad3      	subs	r3, r2, r3
 80076e6:	2b02      	cmp	r3, #2
 80076e8:	d901      	bls.n	80076ee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80076ea:	2303      	movs	r3, #3
 80076ec:	e167      	b.n	80079be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80076ee:	4b0b      	ldr	r3, [pc, #44]	; (800771c <HAL_RCC_OscConfig+0x240>)
 80076f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80076f2:	f003 0302 	and.w	r3, r3, #2
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d0f0      	beq.n	80076dc <HAL_RCC_OscConfig+0x200>
 80076fa:	e01b      	b.n	8007734 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80076fc:	4b09      	ldr	r3, [pc, #36]	; (8007724 <HAL_RCC_OscConfig+0x248>)
 80076fe:	2200      	movs	r2, #0
 8007700:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007702:	f7fc fff1 	bl	80046e8 <HAL_GetTick>
 8007706:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007708:	e00e      	b.n	8007728 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800770a:	f7fc ffed 	bl	80046e8 <HAL_GetTick>
 800770e:	4602      	mov	r2, r0
 8007710:	693b      	ldr	r3, [r7, #16]
 8007712:	1ad3      	subs	r3, r2, r3
 8007714:	2b02      	cmp	r3, #2
 8007716:	d907      	bls.n	8007728 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007718:	2303      	movs	r3, #3
 800771a:	e150      	b.n	80079be <HAL_RCC_OscConfig+0x4e2>
 800771c:	40023800 	.word	0x40023800
 8007720:	42470000 	.word	0x42470000
 8007724:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007728:	4b88      	ldr	r3, [pc, #544]	; (800794c <HAL_RCC_OscConfig+0x470>)
 800772a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800772c:	f003 0302 	and.w	r3, r3, #2
 8007730:	2b00      	cmp	r3, #0
 8007732:	d1ea      	bne.n	800770a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f003 0304 	and.w	r3, r3, #4
 800773c:	2b00      	cmp	r3, #0
 800773e:	f000 8097 	beq.w	8007870 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007742:	2300      	movs	r3, #0
 8007744:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007746:	4b81      	ldr	r3, [pc, #516]	; (800794c <HAL_RCC_OscConfig+0x470>)
 8007748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800774a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800774e:	2b00      	cmp	r3, #0
 8007750:	d10f      	bne.n	8007772 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007752:	2300      	movs	r3, #0
 8007754:	60bb      	str	r3, [r7, #8]
 8007756:	4b7d      	ldr	r3, [pc, #500]	; (800794c <HAL_RCC_OscConfig+0x470>)
 8007758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800775a:	4a7c      	ldr	r2, [pc, #496]	; (800794c <HAL_RCC_OscConfig+0x470>)
 800775c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007760:	6413      	str	r3, [r2, #64]	; 0x40
 8007762:	4b7a      	ldr	r3, [pc, #488]	; (800794c <HAL_RCC_OscConfig+0x470>)
 8007764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007766:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800776a:	60bb      	str	r3, [r7, #8]
 800776c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800776e:	2301      	movs	r3, #1
 8007770:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007772:	4b77      	ldr	r3, [pc, #476]	; (8007950 <HAL_RCC_OscConfig+0x474>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800777a:	2b00      	cmp	r3, #0
 800777c:	d118      	bne.n	80077b0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800777e:	4b74      	ldr	r3, [pc, #464]	; (8007950 <HAL_RCC_OscConfig+0x474>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	4a73      	ldr	r2, [pc, #460]	; (8007950 <HAL_RCC_OscConfig+0x474>)
 8007784:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007788:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800778a:	f7fc ffad 	bl	80046e8 <HAL_GetTick>
 800778e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007790:	e008      	b.n	80077a4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007792:	f7fc ffa9 	bl	80046e8 <HAL_GetTick>
 8007796:	4602      	mov	r2, r0
 8007798:	693b      	ldr	r3, [r7, #16]
 800779a:	1ad3      	subs	r3, r2, r3
 800779c:	2b02      	cmp	r3, #2
 800779e:	d901      	bls.n	80077a4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80077a0:	2303      	movs	r3, #3
 80077a2:	e10c      	b.n	80079be <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80077a4:	4b6a      	ldr	r3, [pc, #424]	; (8007950 <HAL_RCC_OscConfig+0x474>)
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d0f0      	beq.n	8007792 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	689b      	ldr	r3, [r3, #8]
 80077b4:	2b01      	cmp	r3, #1
 80077b6:	d106      	bne.n	80077c6 <HAL_RCC_OscConfig+0x2ea>
 80077b8:	4b64      	ldr	r3, [pc, #400]	; (800794c <HAL_RCC_OscConfig+0x470>)
 80077ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077bc:	4a63      	ldr	r2, [pc, #396]	; (800794c <HAL_RCC_OscConfig+0x470>)
 80077be:	f043 0301 	orr.w	r3, r3, #1
 80077c2:	6713      	str	r3, [r2, #112]	; 0x70
 80077c4:	e01c      	b.n	8007800 <HAL_RCC_OscConfig+0x324>
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	689b      	ldr	r3, [r3, #8]
 80077ca:	2b05      	cmp	r3, #5
 80077cc:	d10c      	bne.n	80077e8 <HAL_RCC_OscConfig+0x30c>
 80077ce:	4b5f      	ldr	r3, [pc, #380]	; (800794c <HAL_RCC_OscConfig+0x470>)
 80077d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077d2:	4a5e      	ldr	r2, [pc, #376]	; (800794c <HAL_RCC_OscConfig+0x470>)
 80077d4:	f043 0304 	orr.w	r3, r3, #4
 80077d8:	6713      	str	r3, [r2, #112]	; 0x70
 80077da:	4b5c      	ldr	r3, [pc, #368]	; (800794c <HAL_RCC_OscConfig+0x470>)
 80077dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077de:	4a5b      	ldr	r2, [pc, #364]	; (800794c <HAL_RCC_OscConfig+0x470>)
 80077e0:	f043 0301 	orr.w	r3, r3, #1
 80077e4:	6713      	str	r3, [r2, #112]	; 0x70
 80077e6:	e00b      	b.n	8007800 <HAL_RCC_OscConfig+0x324>
 80077e8:	4b58      	ldr	r3, [pc, #352]	; (800794c <HAL_RCC_OscConfig+0x470>)
 80077ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077ec:	4a57      	ldr	r2, [pc, #348]	; (800794c <HAL_RCC_OscConfig+0x470>)
 80077ee:	f023 0301 	bic.w	r3, r3, #1
 80077f2:	6713      	str	r3, [r2, #112]	; 0x70
 80077f4:	4b55      	ldr	r3, [pc, #340]	; (800794c <HAL_RCC_OscConfig+0x470>)
 80077f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077f8:	4a54      	ldr	r2, [pc, #336]	; (800794c <HAL_RCC_OscConfig+0x470>)
 80077fa:	f023 0304 	bic.w	r3, r3, #4
 80077fe:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	689b      	ldr	r3, [r3, #8]
 8007804:	2b00      	cmp	r3, #0
 8007806:	d015      	beq.n	8007834 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007808:	f7fc ff6e 	bl	80046e8 <HAL_GetTick>
 800780c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800780e:	e00a      	b.n	8007826 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007810:	f7fc ff6a 	bl	80046e8 <HAL_GetTick>
 8007814:	4602      	mov	r2, r0
 8007816:	693b      	ldr	r3, [r7, #16]
 8007818:	1ad3      	subs	r3, r2, r3
 800781a:	f241 3288 	movw	r2, #5000	; 0x1388
 800781e:	4293      	cmp	r3, r2
 8007820:	d901      	bls.n	8007826 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007822:	2303      	movs	r3, #3
 8007824:	e0cb      	b.n	80079be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007826:	4b49      	ldr	r3, [pc, #292]	; (800794c <HAL_RCC_OscConfig+0x470>)
 8007828:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800782a:	f003 0302 	and.w	r3, r3, #2
 800782e:	2b00      	cmp	r3, #0
 8007830:	d0ee      	beq.n	8007810 <HAL_RCC_OscConfig+0x334>
 8007832:	e014      	b.n	800785e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007834:	f7fc ff58 	bl	80046e8 <HAL_GetTick>
 8007838:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800783a:	e00a      	b.n	8007852 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800783c:	f7fc ff54 	bl	80046e8 <HAL_GetTick>
 8007840:	4602      	mov	r2, r0
 8007842:	693b      	ldr	r3, [r7, #16]
 8007844:	1ad3      	subs	r3, r2, r3
 8007846:	f241 3288 	movw	r2, #5000	; 0x1388
 800784a:	4293      	cmp	r3, r2
 800784c:	d901      	bls.n	8007852 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800784e:	2303      	movs	r3, #3
 8007850:	e0b5      	b.n	80079be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007852:	4b3e      	ldr	r3, [pc, #248]	; (800794c <HAL_RCC_OscConfig+0x470>)
 8007854:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007856:	f003 0302 	and.w	r3, r3, #2
 800785a:	2b00      	cmp	r3, #0
 800785c:	d1ee      	bne.n	800783c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800785e:	7dfb      	ldrb	r3, [r7, #23]
 8007860:	2b01      	cmp	r3, #1
 8007862:	d105      	bne.n	8007870 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007864:	4b39      	ldr	r3, [pc, #228]	; (800794c <HAL_RCC_OscConfig+0x470>)
 8007866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007868:	4a38      	ldr	r2, [pc, #224]	; (800794c <HAL_RCC_OscConfig+0x470>)
 800786a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800786e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	699b      	ldr	r3, [r3, #24]
 8007874:	2b00      	cmp	r3, #0
 8007876:	f000 80a1 	beq.w	80079bc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800787a:	4b34      	ldr	r3, [pc, #208]	; (800794c <HAL_RCC_OscConfig+0x470>)
 800787c:	689b      	ldr	r3, [r3, #8]
 800787e:	f003 030c 	and.w	r3, r3, #12
 8007882:	2b08      	cmp	r3, #8
 8007884:	d05c      	beq.n	8007940 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	699b      	ldr	r3, [r3, #24]
 800788a:	2b02      	cmp	r3, #2
 800788c:	d141      	bne.n	8007912 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800788e:	4b31      	ldr	r3, [pc, #196]	; (8007954 <HAL_RCC_OscConfig+0x478>)
 8007890:	2200      	movs	r2, #0
 8007892:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007894:	f7fc ff28 	bl	80046e8 <HAL_GetTick>
 8007898:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800789a:	e008      	b.n	80078ae <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800789c:	f7fc ff24 	bl	80046e8 <HAL_GetTick>
 80078a0:	4602      	mov	r2, r0
 80078a2:	693b      	ldr	r3, [r7, #16]
 80078a4:	1ad3      	subs	r3, r2, r3
 80078a6:	2b02      	cmp	r3, #2
 80078a8:	d901      	bls.n	80078ae <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80078aa:	2303      	movs	r3, #3
 80078ac:	e087      	b.n	80079be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078ae:	4b27      	ldr	r3, [pc, #156]	; (800794c <HAL_RCC_OscConfig+0x470>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d1f0      	bne.n	800789c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	69da      	ldr	r2, [r3, #28]
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	6a1b      	ldr	r3, [r3, #32]
 80078c2:	431a      	orrs	r2, r3
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078c8:	019b      	lsls	r3, r3, #6
 80078ca:	431a      	orrs	r2, r3
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078d0:	085b      	lsrs	r3, r3, #1
 80078d2:	3b01      	subs	r3, #1
 80078d4:	041b      	lsls	r3, r3, #16
 80078d6:	431a      	orrs	r2, r3
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078dc:	061b      	lsls	r3, r3, #24
 80078de:	491b      	ldr	r1, [pc, #108]	; (800794c <HAL_RCC_OscConfig+0x470>)
 80078e0:	4313      	orrs	r3, r2
 80078e2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80078e4:	4b1b      	ldr	r3, [pc, #108]	; (8007954 <HAL_RCC_OscConfig+0x478>)
 80078e6:	2201      	movs	r2, #1
 80078e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80078ea:	f7fc fefd 	bl	80046e8 <HAL_GetTick>
 80078ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80078f0:	e008      	b.n	8007904 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80078f2:	f7fc fef9 	bl	80046e8 <HAL_GetTick>
 80078f6:	4602      	mov	r2, r0
 80078f8:	693b      	ldr	r3, [r7, #16]
 80078fa:	1ad3      	subs	r3, r2, r3
 80078fc:	2b02      	cmp	r3, #2
 80078fe:	d901      	bls.n	8007904 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007900:	2303      	movs	r3, #3
 8007902:	e05c      	b.n	80079be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007904:	4b11      	ldr	r3, [pc, #68]	; (800794c <HAL_RCC_OscConfig+0x470>)
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800790c:	2b00      	cmp	r3, #0
 800790e:	d0f0      	beq.n	80078f2 <HAL_RCC_OscConfig+0x416>
 8007910:	e054      	b.n	80079bc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007912:	4b10      	ldr	r3, [pc, #64]	; (8007954 <HAL_RCC_OscConfig+0x478>)
 8007914:	2200      	movs	r2, #0
 8007916:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007918:	f7fc fee6 	bl	80046e8 <HAL_GetTick>
 800791c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800791e:	e008      	b.n	8007932 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007920:	f7fc fee2 	bl	80046e8 <HAL_GetTick>
 8007924:	4602      	mov	r2, r0
 8007926:	693b      	ldr	r3, [r7, #16]
 8007928:	1ad3      	subs	r3, r2, r3
 800792a:	2b02      	cmp	r3, #2
 800792c:	d901      	bls.n	8007932 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800792e:	2303      	movs	r3, #3
 8007930:	e045      	b.n	80079be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007932:	4b06      	ldr	r3, [pc, #24]	; (800794c <HAL_RCC_OscConfig+0x470>)
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800793a:	2b00      	cmp	r3, #0
 800793c:	d1f0      	bne.n	8007920 <HAL_RCC_OscConfig+0x444>
 800793e:	e03d      	b.n	80079bc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	699b      	ldr	r3, [r3, #24]
 8007944:	2b01      	cmp	r3, #1
 8007946:	d107      	bne.n	8007958 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007948:	2301      	movs	r3, #1
 800794a:	e038      	b.n	80079be <HAL_RCC_OscConfig+0x4e2>
 800794c:	40023800 	.word	0x40023800
 8007950:	40007000 	.word	0x40007000
 8007954:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007958:	4b1b      	ldr	r3, [pc, #108]	; (80079c8 <HAL_RCC_OscConfig+0x4ec>)
 800795a:	685b      	ldr	r3, [r3, #4]
 800795c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	699b      	ldr	r3, [r3, #24]
 8007962:	2b01      	cmp	r3, #1
 8007964:	d028      	beq.n	80079b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007970:	429a      	cmp	r2, r3
 8007972:	d121      	bne.n	80079b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800797e:	429a      	cmp	r2, r3
 8007980:	d11a      	bne.n	80079b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007982:	68fa      	ldr	r2, [r7, #12]
 8007984:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007988:	4013      	ands	r3, r2
 800798a:	687a      	ldr	r2, [r7, #4]
 800798c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800798e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007990:	4293      	cmp	r3, r2
 8007992:	d111      	bne.n	80079b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800799e:	085b      	lsrs	r3, r3, #1
 80079a0:	3b01      	subs	r3, #1
 80079a2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80079a4:	429a      	cmp	r2, r3
 80079a6:	d107      	bne.n	80079b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079b2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80079b4:	429a      	cmp	r2, r3
 80079b6:	d001      	beq.n	80079bc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80079b8:	2301      	movs	r3, #1
 80079ba:	e000      	b.n	80079be <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80079bc:	2300      	movs	r3, #0
}
 80079be:	4618      	mov	r0, r3
 80079c0:	3718      	adds	r7, #24
 80079c2:	46bd      	mov	sp, r7
 80079c4:	bd80      	pop	{r7, pc}
 80079c6:	bf00      	nop
 80079c8:	40023800 	.word	0x40023800

080079cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b084      	sub	sp, #16
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
 80079d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d101      	bne.n	80079e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80079dc:	2301      	movs	r3, #1
 80079de:	e0cc      	b.n	8007b7a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80079e0:	4b68      	ldr	r3, [pc, #416]	; (8007b84 <HAL_RCC_ClockConfig+0x1b8>)
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	f003 0307 	and.w	r3, r3, #7
 80079e8:	683a      	ldr	r2, [r7, #0]
 80079ea:	429a      	cmp	r2, r3
 80079ec:	d90c      	bls.n	8007a08 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80079ee:	4b65      	ldr	r3, [pc, #404]	; (8007b84 <HAL_RCC_ClockConfig+0x1b8>)
 80079f0:	683a      	ldr	r2, [r7, #0]
 80079f2:	b2d2      	uxtb	r2, r2
 80079f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80079f6:	4b63      	ldr	r3, [pc, #396]	; (8007b84 <HAL_RCC_ClockConfig+0x1b8>)
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f003 0307 	and.w	r3, r3, #7
 80079fe:	683a      	ldr	r2, [r7, #0]
 8007a00:	429a      	cmp	r2, r3
 8007a02:	d001      	beq.n	8007a08 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007a04:	2301      	movs	r3, #1
 8007a06:	e0b8      	b.n	8007b7a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f003 0302 	and.w	r3, r3, #2
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d020      	beq.n	8007a56 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f003 0304 	and.w	r3, r3, #4
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d005      	beq.n	8007a2c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007a20:	4b59      	ldr	r3, [pc, #356]	; (8007b88 <HAL_RCC_ClockConfig+0x1bc>)
 8007a22:	689b      	ldr	r3, [r3, #8]
 8007a24:	4a58      	ldr	r2, [pc, #352]	; (8007b88 <HAL_RCC_ClockConfig+0x1bc>)
 8007a26:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007a2a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f003 0308 	and.w	r3, r3, #8
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d005      	beq.n	8007a44 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007a38:	4b53      	ldr	r3, [pc, #332]	; (8007b88 <HAL_RCC_ClockConfig+0x1bc>)
 8007a3a:	689b      	ldr	r3, [r3, #8]
 8007a3c:	4a52      	ldr	r2, [pc, #328]	; (8007b88 <HAL_RCC_ClockConfig+0x1bc>)
 8007a3e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007a42:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007a44:	4b50      	ldr	r3, [pc, #320]	; (8007b88 <HAL_RCC_ClockConfig+0x1bc>)
 8007a46:	689b      	ldr	r3, [r3, #8]
 8007a48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	689b      	ldr	r3, [r3, #8]
 8007a50:	494d      	ldr	r1, [pc, #308]	; (8007b88 <HAL_RCC_ClockConfig+0x1bc>)
 8007a52:	4313      	orrs	r3, r2
 8007a54:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f003 0301 	and.w	r3, r3, #1
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d044      	beq.n	8007aec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	685b      	ldr	r3, [r3, #4]
 8007a66:	2b01      	cmp	r3, #1
 8007a68:	d107      	bne.n	8007a7a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007a6a:	4b47      	ldr	r3, [pc, #284]	; (8007b88 <HAL_RCC_ClockConfig+0x1bc>)
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d119      	bne.n	8007aaa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007a76:	2301      	movs	r3, #1
 8007a78:	e07f      	b.n	8007b7a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	685b      	ldr	r3, [r3, #4]
 8007a7e:	2b02      	cmp	r3, #2
 8007a80:	d003      	beq.n	8007a8a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007a86:	2b03      	cmp	r3, #3
 8007a88:	d107      	bne.n	8007a9a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007a8a:	4b3f      	ldr	r3, [pc, #252]	; (8007b88 <HAL_RCC_ClockConfig+0x1bc>)
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d109      	bne.n	8007aaa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007a96:	2301      	movs	r3, #1
 8007a98:	e06f      	b.n	8007b7a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a9a:	4b3b      	ldr	r3, [pc, #236]	; (8007b88 <HAL_RCC_ClockConfig+0x1bc>)
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f003 0302 	and.w	r3, r3, #2
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d101      	bne.n	8007aaa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007aa6:	2301      	movs	r3, #1
 8007aa8:	e067      	b.n	8007b7a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007aaa:	4b37      	ldr	r3, [pc, #220]	; (8007b88 <HAL_RCC_ClockConfig+0x1bc>)
 8007aac:	689b      	ldr	r3, [r3, #8]
 8007aae:	f023 0203 	bic.w	r2, r3, #3
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	685b      	ldr	r3, [r3, #4]
 8007ab6:	4934      	ldr	r1, [pc, #208]	; (8007b88 <HAL_RCC_ClockConfig+0x1bc>)
 8007ab8:	4313      	orrs	r3, r2
 8007aba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007abc:	f7fc fe14 	bl	80046e8 <HAL_GetTick>
 8007ac0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007ac2:	e00a      	b.n	8007ada <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007ac4:	f7fc fe10 	bl	80046e8 <HAL_GetTick>
 8007ac8:	4602      	mov	r2, r0
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	1ad3      	subs	r3, r2, r3
 8007ace:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d901      	bls.n	8007ada <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007ad6:	2303      	movs	r3, #3
 8007ad8:	e04f      	b.n	8007b7a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007ada:	4b2b      	ldr	r3, [pc, #172]	; (8007b88 <HAL_RCC_ClockConfig+0x1bc>)
 8007adc:	689b      	ldr	r3, [r3, #8]
 8007ade:	f003 020c 	and.w	r2, r3, #12
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	685b      	ldr	r3, [r3, #4]
 8007ae6:	009b      	lsls	r3, r3, #2
 8007ae8:	429a      	cmp	r2, r3
 8007aea:	d1eb      	bne.n	8007ac4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007aec:	4b25      	ldr	r3, [pc, #148]	; (8007b84 <HAL_RCC_ClockConfig+0x1b8>)
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f003 0307 	and.w	r3, r3, #7
 8007af4:	683a      	ldr	r2, [r7, #0]
 8007af6:	429a      	cmp	r2, r3
 8007af8:	d20c      	bcs.n	8007b14 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007afa:	4b22      	ldr	r3, [pc, #136]	; (8007b84 <HAL_RCC_ClockConfig+0x1b8>)
 8007afc:	683a      	ldr	r2, [r7, #0]
 8007afe:	b2d2      	uxtb	r2, r2
 8007b00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b02:	4b20      	ldr	r3, [pc, #128]	; (8007b84 <HAL_RCC_ClockConfig+0x1b8>)
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	f003 0307 	and.w	r3, r3, #7
 8007b0a:	683a      	ldr	r2, [r7, #0]
 8007b0c:	429a      	cmp	r2, r3
 8007b0e:	d001      	beq.n	8007b14 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007b10:	2301      	movs	r3, #1
 8007b12:	e032      	b.n	8007b7a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	f003 0304 	and.w	r3, r3, #4
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d008      	beq.n	8007b32 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007b20:	4b19      	ldr	r3, [pc, #100]	; (8007b88 <HAL_RCC_ClockConfig+0x1bc>)
 8007b22:	689b      	ldr	r3, [r3, #8]
 8007b24:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	68db      	ldr	r3, [r3, #12]
 8007b2c:	4916      	ldr	r1, [pc, #88]	; (8007b88 <HAL_RCC_ClockConfig+0x1bc>)
 8007b2e:	4313      	orrs	r3, r2
 8007b30:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	f003 0308 	and.w	r3, r3, #8
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d009      	beq.n	8007b52 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007b3e:	4b12      	ldr	r3, [pc, #72]	; (8007b88 <HAL_RCC_ClockConfig+0x1bc>)
 8007b40:	689b      	ldr	r3, [r3, #8]
 8007b42:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	691b      	ldr	r3, [r3, #16]
 8007b4a:	00db      	lsls	r3, r3, #3
 8007b4c:	490e      	ldr	r1, [pc, #56]	; (8007b88 <HAL_RCC_ClockConfig+0x1bc>)
 8007b4e:	4313      	orrs	r3, r2
 8007b50:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007b52:	f000 f821 	bl	8007b98 <HAL_RCC_GetSysClockFreq>
 8007b56:	4602      	mov	r2, r0
 8007b58:	4b0b      	ldr	r3, [pc, #44]	; (8007b88 <HAL_RCC_ClockConfig+0x1bc>)
 8007b5a:	689b      	ldr	r3, [r3, #8]
 8007b5c:	091b      	lsrs	r3, r3, #4
 8007b5e:	f003 030f 	and.w	r3, r3, #15
 8007b62:	490a      	ldr	r1, [pc, #40]	; (8007b8c <HAL_RCC_ClockConfig+0x1c0>)
 8007b64:	5ccb      	ldrb	r3, [r1, r3]
 8007b66:	fa22 f303 	lsr.w	r3, r2, r3
 8007b6a:	4a09      	ldr	r2, [pc, #36]	; (8007b90 <HAL_RCC_ClockConfig+0x1c4>)
 8007b6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007b6e:	4b09      	ldr	r3, [pc, #36]	; (8007b94 <HAL_RCC_ClockConfig+0x1c8>)
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	4618      	mov	r0, r3
 8007b74:	f7fc fd74 	bl	8004660 <HAL_InitTick>

  return HAL_OK;
 8007b78:	2300      	movs	r3, #0
}
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	3710      	adds	r7, #16
 8007b7e:	46bd      	mov	sp, r7
 8007b80:	bd80      	pop	{r7, pc}
 8007b82:	bf00      	nop
 8007b84:	40023c00 	.word	0x40023c00
 8007b88:	40023800 	.word	0x40023800
 8007b8c:	0800a8d4 	.word	0x0800a8d4
 8007b90:	200006f8 	.word	0x200006f8
 8007b94:	200006fc 	.word	0x200006fc

08007b98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007b98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007b9c:	b090      	sub	sp, #64	; 0x40
 8007b9e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	637b      	str	r3, [r7, #52]	; 0x34
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007ba8:	2300      	movs	r3, #0
 8007baa:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8007bac:	2300      	movs	r3, #0
 8007bae:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007bb0:	4b59      	ldr	r3, [pc, #356]	; (8007d18 <HAL_RCC_GetSysClockFreq+0x180>)
 8007bb2:	689b      	ldr	r3, [r3, #8]
 8007bb4:	f003 030c 	and.w	r3, r3, #12
 8007bb8:	2b08      	cmp	r3, #8
 8007bba:	d00d      	beq.n	8007bd8 <HAL_RCC_GetSysClockFreq+0x40>
 8007bbc:	2b08      	cmp	r3, #8
 8007bbe:	f200 80a1 	bhi.w	8007d04 <HAL_RCC_GetSysClockFreq+0x16c>
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d002      	beq.n	8007bcc <HAL_RCC_GetSysClockFreq+0x34>
 8007bc6:	2b04      	cmp	r3, #4
 8007bc8:	d003      	beq.n	8007bd2 <HAL_RCC_GetSysClockFreq+0x3a>
 8007bca:	e09b      	b.n	8007d04 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007bcc:	4b53      	ldr	r3, [pc, #332]	; (8007d1c <HAL_RCC_GetSysClockFreq+0x184>)
 8007bce:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8007bd0:	e09b      	b.n	8007d0a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007bd2:	4b53      	ldr	r3, [pc, #332]	; (8007d20 <HAL_RCC_GetSysClockFreq+0x188>)
 8007bd4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8007bd6:	e098      	b.n	8007d0a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007bd8:	4b4f      	ldr	r3, [pc, #316]	; (8007d18 <HAL_RCC_GetSysClockFreq+0x180>)
 8007bda:	685b      	ldr	r3, [r3, #4]
 8007bdc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007be0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007be2:	4b4d      	ldr	r3, [pc, #308]	; (8007d18 <HAL_RCC_GetSysClockFreq+0x180>)
 8007be4:	685b      	ldr	r3, [r3, #4]
 8007be6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d028      	beq.n	8007c40 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007bee:	4b4a      	ldr	r3, [pc, #296]	; (8007d18 <HAL_RCC_GetSysClockFreq+0x180>)
 8007bf0:	685b      	ldr	r3, [r3, #4]
 8007bf2:	099b      	lsrs	r3, r3, #6
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	623b      	str	r3, [r7, #32]
 8007bf8:	627a      	str	r2, [r7, #36]	; 0x24
 8007bfa:	6a3b      	ldr	r3, [r7, #32]
 8007bfc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007c00:	2100      	movs	r1, #0
 8007c02:	4b47      	ldr	r3, [pc, #284]	; (8007d20 <HAL_RCC_GetSysClockFreq+0x188>)
 8007c04:	fb03 f201 	mul.w	r2, r3, r1
 8007c08:	2300      	movs	r3, #0
 8007c0a:	fb00 f303 	mul.w	r3, r0, r3
 8007c0e:	4413      	add	r3, r2
 8007c10:	4a43      	ldr	r2, [pc, #268]	; (8007d20 <HAL_RCC_GetSysClockFreq+0x188>)
 8007c12:	fba0 1202 	umull	r1, r2, r0, r2
 8007c16:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007c18:	460a      	mov	r2, r1
 8007c1a:	62ba      	str	r2, [r7, #40]	; 0x28
 8007c1c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007c1e:	4413      	add	r3, r2
 8007c20:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007c22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c24:	2200      	movs	r2, #0
 8007c26:	61bb      	str	r3, [r7, #24]
 8007c28:	61fa      	str	r2, [r7, #28]
 8007c2a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007c2e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8007c32:	f7f8 fe0f 	bl	8000854 <__aeabi_uldivmod>
 8007c36:	4602      	mov	r2, r0
 8007c38:	460b      	mov	r3, r1
 8007c3a:	4613      	mov	r3, r2
 8007c3c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007c3e:	e053      	b.n	8007ce8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007c40:	4b35      	ldr	r3, [pc, #212]	; (8007d18 <HAL_RCC_GetSysClockFreq+0x180>)
 8007c42:	685b      	ldr	r3, [r3, #4]
 8007c44:	099b      	lsrs	r3, r3, #6
 8007c46:	2200      	movs	r2, #0
 8007c48:	613b      	str	r3, [r7, #16]
 8007c4a:	617a      	str	r2, [r7, #20]
 8007c4c:	693b      	ldr	r3, [r7, #16]
 8007c4e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007c52:	f04f 0b00 	mov.w	fp, #0
 8007c56:	4652      	mov	r2, sl
 8007c58:	465b      	mov	r3, fp
 8007c5a:	f04f 0000 	mov.w	r0, #0
 8007c5e:	f04f 0100 	mov.w	r1, #0
 8007c62:	0159      	lsls	r1, r3, #5
 8007c64:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007c68:	0150      	lsls	r0, r2, #5
 8007c6a:	4602      	mov	r2, r0
 8007c6c:	460b      	mov	r3, r1
 8007c6e:	ebb2 080a 	subs.w	r8, r2, sl
 8007c72:	eb63 090b 	sbc.w	r9, r3, fp
 8007c76:	f04f 0200 	mov.w	r2, #0
 8007c7a:	f04f 0300 	mov.w	r3, #0
 8007c7e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007c82:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007c86:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007c8a:	ebb2 0408 	subs.w	r4, r2, r8
 8007c8e:	eb63 0509 	sbc.w	r5, r3, r9
 8007c92:	f04f 0200 	mov.w	r2, #0
 8007c96:	f04f 0300 	mov.w	r3, #0
 8007c9a:	00eb      	lsls	r3, r5, #3
 8007c9c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007ca0:	00e2      	lsls	r2, r4, #3
 8007ca2:	4614      	mov	r4, r2
 8007ca4:	461d      	mov	r5, r3
 8007ca6:	eb14 030a 	adds.w	r3, r4, sl
 8007caa:	603b      	str	r3, [r7, #0]
 8007cac:	eb45 030b 	adc.w	r3, r5, fp
 8007cb0:	607b      	str	r3, [r7, #4]
 8007cb2:	f04f 0200 	mov.w	r2, #0
 8007cb6:	f04f 0300 	mov.w	r3, #0
 8007cba:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007cbe:	4629      	mov	r1, r5
 8007cc0:	028b      	lsls	r3, r1, #10
 8007cc2:	4621      	mov	r1, r4
 8007cc4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007cc8:	4621      	mov	r1, r4
 8007cca:	028a      	lsls	r2, r1, #10
 8007ccc:	4610      	mov	r0, r2
 8007cce:	4619      	mov	r1, r3
 8007cd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	60bb      	str	r3, [r7, #8]
 8007cd6:	60fa      	str	r2, [r7, #12]
 8007cd8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007cdc:	f7f8 fdba 	bl	8000854 <__aeabi_uldivmod>
 8007ce0:	4602      	mov	r2, r0
 8007ce2:	460b      	mov	r3, r1
 8007ce4:	4613      	mov	r3, r2
 8007ce6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007ce8:	4b0b      	ldr	r3, [pc, #44]	; (8007d18 <HAL_RCC_GetSysClockFreq+0x180>)
 8007cea:	685b      	ldr	r3, [r3, #4]
 8007cec:	0c1b      	lsrs	r3, r3, #16
 8007cee:	f003 0303 	and.w	r3, r3, #3
 8007cf2:	3301      	adds	r3, #1
 8007cf4:	005b      	lsls	r3, r3, #1
 8007cf6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8007cf8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007cfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d00:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8007d02:	e002      	b.n	8007d0a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007d04:	4b05      	ldr	r3, [pc, #20]	; (8007d1c <HAL_RCC_GetSysClockFreq+0x184>)
 8007d06:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8007d08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007d0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	3740      	adds	r7, #64	; 0x40
 8007d10:	46bd      	mov	sp, r7
 8007d12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007d16:	bf00      	nop
 8007d18:	40023800 	.word	0x40023800
 8007d1c:	00f42400 	.word	0x00f42400
 8007d20:	017d7840 	.word	0x017d7840

08007d24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007d24:	b480      	push	{r7}
 8007d26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007d28:	4b03      	ldr	r3, [pc, #12]	; (8007d38 <HAL_RCC_GetHCLKFreq+0x14>)
 8007d2a:	681b      	ldr	r3, [r3, #0]
}
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	46bd      	mov	sp, r7
 8007d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d34:	4770      	bx	lr
 8007d36:	bf00      	nop
 8007d38:	200006f8 	.word	0x200006f8

08007d3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007d40:	f7ff fff0 	bl	8007d24 <HAL_RCC_GetHCLKFreq>
 8007d44:	4602      	mov	r2, r0
 8007d46:	4b05      	ldr	r3, [pc, #20]	; (8007d5c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007d48:	689b      	ldr	r3, [r3, #8]
 8007d4a:	0a9b      	lsrs	r3, r3, #10
 8007d4c:	f003 0307 	and.w	r3, r3, #7
 8007d50:	4903      	ldr	r1, [pc, #12]	; (8007d60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007d52:	5ccb      	ldrb	r3, [r1, r3]
 8007d54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	bd80      	pop	{r7, pc}
 8007d5c:	40023800 	.word	0x40023800
 8007d60:	0800a8e4 	.word	0x0800a8e4

08007d64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007d64:	b580      	push	{r7, lr}
 8007d66:	b082      	sub	sp, #8
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d101      	bne.n	8007d76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007d72:	2301      	movs	r3, #1
 8007d74:	e07b      	b.n	8007e6e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d108      	bne.n	8007d90 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	685b      	ldr	r3, [r3, #4]
 8007d82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007d86:	d009      	beq.n	8007d9c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	61da      	str	r2, [r3, #28]
 8007d8e:	e005      	b.n	8007d9c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2200      	movs	r2, #0
 8007d94:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	2200      	movs	r2, #0
 8007d9a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2200      	movs	r2, #0
 8007da0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007da8:	b2db      	uxtb	r3, r3
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d106      	bne.n	8007dbc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	2200      	movs	r2, #0
 8007db2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007db6:	6878      	ldr	r0, [r7, #4]
 8007db8:	f7fc fa56 	bl	8004268 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2202      	movs	r2, #2
 8007dc0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	681a      	ldr	r2, [r3, #0]
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007dd2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	685b      	ldr	r3, [r3, #4]
 8007dd8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	689b      	ldr	r3, [r3, #8]
 8007de0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007de4:	431a      	orrs	r2, r3
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	68db      	ldr	r3, [r3, #12]
 8007dea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007dee:	431a      	orrs	r2, r3
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	691b      	ldr	r3, [r3, #16]
 8007df4:	f003 0302 	and.w	r3, r3, #2
 8007df8:	431a      	orrs	r2, r3
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	695b      	ldr	r3, [r3, #20]
 8007dfe:	f003 0301 	and.w	r3, r3, #1
 8007e02:	431a      	orrs	r2, r3
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	699b      	ldr	r3, [r3, #24]
 8007e08:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007e0c:	431a      	orrs	r2, r3
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	69db      	ldr	r3, [r3, #28]
 8007e12:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007e16:	431a      	orrs	r2, r3
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	6a1b      	ldr	r3, [r3, #32]
 8007e1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e20:	ea42 0103 	orr.w	r1, r2, r3
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e28:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	430a      	orrs	r2, r1
 8007e32:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	699b      	ldr	r3, [r3, #24]
 8007e38:	0c1b      	lsrs	r3, r3, #16
 8007e3a:	f003 0104 	and.w	r1, r3, #4
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e42:	f003 0210 	and.w	r2, r3, #16
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	430a      	orrs	r2, r1
 8007e4c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	69da      	ldr	r2, [r3, #28]
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007e5c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	2200      	movs	r2, #0
 8007e62:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2201      	movs	r2, #1
 8007e68:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007e6c:	2300      	movs	r3, #0
}
 8007e6e:	4618      	mov	r0, r3
 8007e70:	3708      	adds	r7, #8
 8007e72:	46bd      	mov	sp, r7
 8007e74:	bd80      	pop	{r7, pc}

08007e76 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e76:	b580      	push	{r7, lr}
 8007e78:	b088      	sub	sp, #32
 8007e7a:	af00      	add	r7, sp, #0
 8007e7c:	60f8      	str	r0, [r7, #12]
 8007e7e:	60b9      	str	r1, [r7, #8]
 8007e80:	603b      	str	r3, [r7, #0]
 8007e82:	4613      	mov	r3, r2
 8007e84:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007e86:	2300      	movs	r3, #0
 8007e88:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007e90:	2b01      	cmp	r3, #1
 8007e92:	d101      	bne.n	8007e98 <HAL_SPI_Transmit+0x22>
 8007e94:	2302      	movs	r3, #2
 8007e96:	e126      	b.n	80080e6 <HAL_SPI_Transmit+0x270>
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	2201      	movs	r2, #1
 8007e9c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007ea0:	f7fc fc22 	bl	80046e8 <HAL_GetTick>
 8007ea4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007ea6:	88fb      	ldrh	r3, [r7, #6]
 8007ea8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007eb0:	b2db      	uxtb	r3, r3
 8007eb2:	2b01      	cmp	r3, #1
 8007eb4:	d002      	beq.n	8007ebc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007eb6:	2302      	movs	r3, #2
 8007eb8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007eba:	e10b      	b.n	80080d4 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007ebc:	68bb      	ldr	r3, [r7, #8]
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d002      	beq.n	8007ec8 <HAL_SPI_Transmit+0x52>
 8007ec2:	88fb      	ldrh	r3, [r7, #6]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d102      	bne.n	8007ece <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007ec8:	2301      	movs	r3, #1
 8007eca:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007ecc:	e102      	b.n	80080d4 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	2203      	movs	r2, #3
 8007ed2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	2200      	movs	r2, #0
 8007eda:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	68ba      	ldr	r2, [r7, #8]
 8007ee0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	88fa      	ldrh	r2, [r7, #6]
 8007ee6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	88fa      	ldrh	r2, [r7, #6]
 8007eec:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	2200      	movs	r2, #0
 8007efe:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	2200      	movs	r2, #0
 8007f04:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	2200      	movs	r2, #0
 8007f0a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	689b      	ldr	r3, [r3, #8]
 8007f10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007f14:	d10f      	bne.n	8007f36 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	681a      	ldr	r2, [r3, #0]
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007f24:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	681a      	ldr	r2, [r3, #0]
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007f34:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f40:	2b40      	cmp	r3, #64	; 0x40
 8007f42:	d007      	beq.n	8007f54 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	681a      	ldr	r2, [r3, #0]
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007f52:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	68db      	ldr	r3, [r3, #12]
 8007f58:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f5c:	d14b      	bne.n	8007ff6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	685b      	ldr	r3, [r3, #4]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d002      	beq.n	8007f6c <HAL_SPI_Transmit+0xf6>
 8007f66:	8afb      	ldrh	r3, [r7, #22]
 8007f68:	2b01      	cmp	r3, #1
 8007f6a:	d13e      	bne.n	8007fea <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f70:	881a      	ldrh	r2, [r3, #0]
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f7c:	1c9a      	adds	r2, r3, #2
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007f86:	b29b      	uxth	r3, r3
 8007f88:	3b01      	subs	r3, #1
 8007f8a:	b29a      	uxth	r2, r3
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007f90:	e02b      	b.n	8007fea <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	689b      	ldr	r3, [r3, #8]
 8007f98:	f003 0302 	and.w	r3, r3, #2
 8007f9c:	2b02      	cmp	r3, #2
 8007f9e:	d112      	bne.n	8007fc6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fa4:	881a      	ldrh	r2, [r3, #0]
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fb0:	1c9a      	adds	r2, r3, #2
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007fba:	b29b      	uxth	r3, r3
 8007fbc:	3b01      	subs	r3, #1
 8007fbe:	b29a      	uxth	r2, r3
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	86da      	strh	r2, [r3, #54]	; 0x36
 8007fc4:	e011      	b.n	8007fea <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007fc6:	f7fc fb8f 	bl	80046e8 <HAL_GetTick>
 8007fca:	4602      	mov	r2, r0
 8007fcc:	69bb      	ldr	r3, [r7, #24]
 8007fce:	1ad3      	subs	r3, r2, r3
 8007fd0:	683a      	ldr	r2, [r7, #0]
 8007fd2:	429a      	cmp	r2, r3
 8007fd4:	d803      	bhi.n	8007fde <HAL_SPI_Transmit+0x168>
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fdc:	d102      	bne.n	8007fe4 <HAL_SPI_Transmit+0x16e>
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d102      	bne.n	8007fea <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8007fe4:	2303      	movs	r3, #3
 8007fe6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007fe8:	e074      	b.n	80080d4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007fee:	b29b      	uxth	r3, r3
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d1ce      	bne.n	8007f92 <HAL_SPI_Transmit+0x11c>
 8007ff4:	e04c      	b.n	8008090 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	685b      	ldr	r3, [r3, #4]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d002      	beq.n	8008004 <HAL_SPI_Transmit+0x18e>
 8007ffe:	8afb      	ldrh	r3, [r7, #22]
 8008000:	2b01      	cmp	r3, #1
 8008002:	d140      	bne.n	8008086 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	330c      	adds	r3, #12
 800800e:	7812      	ldrb	r2, [r2, #0]
 8008010:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008016:	1c5a      	adds	r2, r3, #1
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008020:	b29b      	uxth	r3, r3
 8008022:	3b01      	subs	r3, #1
 8008024:	b29a      	uxth	r2, r3
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800802a:	e02c      	b.n	8008086 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	689b      	ldr	r3, [r3, #8]
 8008032:	f003 0302 	and.w	r3, r3, #2
 8008036:	2b02      	cmp	r3, #2
 8008038:	d113      	bne.n	8008062 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	330c      	adds	r3, #12
 8008044:	7812      	ldrb	r2, [r2, #0]
 8008046:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800804c:	1c5a      	adds	r2, r3, #1
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008056:	b29b      	uxth	r3, r3
 8008058:	3b01      	subs	r3, #1
 800805a:	b29a      	uxth	r2, r3
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	86da      	strh	r2, [r3, #54]	; 0x36
 8008060:	e011      	b.n	8008086 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008062:	f7fc fb41 	bl	80046e8 <HAL_GetTick>
 8008066:	4602      	mov	r2, r0
 8008068:	69bb      	ldr	r3, [r7, #24]
 800806a:	1ad3      	subs	r3, r2, r3
 800806c:	683a      	ldr	r2, [r7, #0]
 800806e:	429a      	cmp	r2, r3
 8008070:	d803      	bhi.n	800807a <HAL_SPI_Transmit+0x204>
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008078:	d102      	bne.n	8008080 <HAL_SPI_Transmit+0x20a>
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d102      	bne.n	8008086 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8008080:	2303      	movs	r3, #3
 8008082:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008084:	e026      	b.n	80080d4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800808a:	b29b      	uxth	r3, r3
 800808c:	2b00      	cmp	r3, #0
 800808e:	d1cd      	bne.n	800802c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008090:	69ba      	ldr	r2, [r7, #24]
 8008092:	6839      	ldr	r1, [r7, #0]
 8008094:	68f8      	ldr	r0, [r7, #12]
 8008096:	f000 fbcb 	bl	8008830 <SPI_EndRxTxTransaction>
 800809a:	4603      	mov	r3, r0
 800809c:	2b00      	cmp	r3, #0
 800809e:	d002      	beq.n	80080a6 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	2220      	movs	r2, #32
 80080a4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	689b      	ldr	r3, [r3, #8]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d10a      	bne.n	80080c4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80080ae:	2300      	movs	r3, #0
 80080b0:	613b      	str	r3, [r7, #16]
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	68db      	ldr	r3, [r3, #12]
 80080b8:	613b      	str	r3, [r7, #16]
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	689b      	ldr	r3, [r3, #8]
 80080c0:	613b      	str	r3, [r7, #16]
 80080c2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d002      	beq.n	80080d2 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80080cc:	2301      	movs	r3, #1
 80080ce:	77fb      	strb	r3, [r7, #31]
 80080d0:	e000      	b.n	80080d4 <HAL_SPI_Transmit+0x25e>
  }

error:
 80080d2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	2201      	movs	r2, #1
 80080d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	2200      	movs	r2, #0
 80080e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80080e4:	7ffb      	ldrb	r3, [r7, #31]
}
 80080e6:	4618      	mov	r0, r3
 80080e8:	3720      	adds	r7, #32
 80080ea:	46bd      	mov	sp, r7
 80080ec:	bd80      	pop	{r7, pc}

080080ee <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80080ee:	b580      	push	{r7, lr}
 80080f0:	b088      	sub	sp, #32
 80080f2:	af02      	add	r7, sp, #8
 80080f4:	60f8      	str	r0, [r7, #12]
 80080f6:	60b9      	str	r1, [r7, #8]
 80080f8:	603b      	str	r3, [r7, #0]
 80080fa:	4613      	mov	r3, r2
 80080fc:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80080fe:	2300      	movs	r3, #0
 8008100:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	685b      	ldr	r3, [r3, #4]
 8008106:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800810a:	d112      	bne.n	8008132 <HAL_SPI_Receive+0x44>
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	689b      	ldr	r3, [r3, #8]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d10e      	bne.n	8008132 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	2204      	movs	r2, #4
 8008118:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800811c:	88fa      	ldrh	r2, [r7, #6]
 800811e:	683b      	ldr	r3, [r7, #0]
 8008120:	9300      	str	r3, [sp, #0]
 8008122:	4613      	mov	r3, r2
 8008124:	68ba      	ldr	r2, [r7, #8]
 8008126:	68b9      	ldr	r1, [r7, #8]
 8008128:	68f8      	ldr	r0, [r7, #12]
 800812a:	f000 f8f1 	bl	8008310 <HAL_SPI_TransmitReceive>
 800812e:	4603      	mov	r3, r0
 8008130:	e0ea      	b.n	8008308 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008138:	2b01      	cmp	r3, #1
 800813a:	d101      	bne.n	8008140 <HAL_SPI_Receive+0x52>
 800813c:	2302      	movs	r3, #2
 800813e:	e0e3      	b.n	8008308 <HAL_SPI_Receive+0x21a>
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	2201      	movs	r2, #1
 8008144:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008148:	f7fc face 	bl	80046e8 <HAL_GetTick>
 800814c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008154:	b2db      	uxtb	r3, r3
 8008156:	2b01      	cmp	r3, #1
 8008158:	d002      	beq.n	8008160 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800815a:	2302      	movs	r3, #2
 800815c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800815e:	e0ca      	b.n	80082f6 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8008160:	68bb      	ldr	r3, [r7, #8]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d002      	beq.n	800816c <HAL_SPI_Receive+0x7e>
 8008166:	88fb      	ldrh	r3, [r7, #6]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d102      	bne.n	8008172 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800816c:	2301      	movs	r3, #1
 800816e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008170:	e0c1      	b.n	80082f6 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	2204      	movs	r2, #4
 8008176:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	2200      	movs	r2, #0
 800817e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	68ba      	ldr	r2, [r7, #8]
 8008184:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	88fa      	ldrh	r2, [r7, #6]
 800818a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	88fa      	ldrh	r2, [r7, #6]
 8008190:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	2200      	movs	r2, #0
 8008196:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	2200      	movs	r2, #0
 800819c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	2200      	movs	r2, #0
 80081a2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	2200      	movs	r2, #0
 80081a8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	2200      	movs	r2, #0
 80081ae:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	689b      	ldr	r3, [r3, #8]
 80081b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80081b8:	d10f      	bne.n	80081da <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	681a      	ldr	r2, [r3, #0]
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80081c8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	681a      	ldr	r2, [r3, #0]
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80081d8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081e4:	2b40      	cmp	r3, #64	; 0x40
 80081e6:	d007      	beq.n	80081f8 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	681a      	ldr	r2, [r3, #0]
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80081f6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	68db      	ldr	r3, [r3, #12]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d162      	bne.n	80082c6 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008200:	e02e      	b.n	8008260 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	689b      	ldr	r3, [r3, #8]
 8008208:	f003 0301 	and.w	r3, r3, #1
 800820c:	2b01      	cmp	r3, #1
 800820e:	d115      	bne.n	800823c <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	f103 020c 	add.w	r2, r3, #12
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800821c:	7812      	ldrb	r2, [r2, #0]
 800821e:	b2d2      	uxtb	r2, r2
 8008220:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008226:	1c5a      	adds	r2, r3, #1
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008230:	b29b      	uxth	r3, r3
 8008232:	3b01      	subs	r3, #1
 8008234:	b29a      	uxth	r2, r3
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	87da      	strh	r2, [r3, #62]	; 0x3e
 800823a:	e011      	b.n	8008260 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800823c:	f7fc fa54 	bl	80046e8 <HAL_GetTick>
 8008240:	4602      	mov	r2, r0
 8008242:	693b      	ldr	r3, [r7, #16]
 8008244:	1ad3      	subs	r3, r2, r3
 8008246:	683a      	ldr	r2, [r7, #0]
 8008248:	429a      	cmp	r2, r3
 800824a:	d803      	bhi.n	8008254 <HAL_SPI_Receive+0x166>
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008252:	d102      	bne.n	800825a <HAL_SPI_Receive+0x16c>
 8008254:	683b      	ldr	r3, [r7, #0]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d102      	bne.n	8008260 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800825a:	2303      	movs	r3, #3
 800825c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800825e:	e04a      	b.n	80082f6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008264:	b29b      	uxth	r3, r3
 8008266:	2b00      	cmp	r3, #0
 8008268:	d1cb      	bne.n	8008202 <HAL_SPI_Receive+0x114>
 800826a:	e031      	b.n	80082d0 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	689b      	ldr	r3, [r3, #8]
 8008272:	f003 0301 	and.w	r3, r3, #1
 8008276:	2b01      	cmp	r3, #1
 8008278:	d113      	bne.n	80082a2 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	68da      	ldr	r2, [r3, #12]
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008284:	b292      	uxth	r2, r2
 8008286:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800828c:	1c9a      	adds	r2, r3, #2
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008296:	b29b      	uxth	r3, r3
 8008298:	3b01      	subs	r3, #1
 800829a:	b29a      	uxth	r2, r3
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	87da      	strh	r2, [r3, #62]	; 0x3e
 80082a0:	e011      	b.n	80082c6 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80082a2:	f7fc fa21 	bl	80046e8 <HAL_GetTick>
 80082a6:	4602      	mov	r2, r0
 80082a8:	693b      	ldr	r3, [r7, #16]
 80082aa:	1ad3      	subs	r3, r2, r3
 80082ac:	683a      	ldr	r2, [r7, #0]
 80082ae:	429a      	cmp	r2, r3
 80082b0:	d803      	bhi.n	80082ba <HAL_SPI_Receive+0x1cc>
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082b8:	d102      	bne.n	80082c0 <HAL_SPI_Receive+0x1d2>
 80082ba:	683b      	ldr	r3, [r7, #0]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d102      	bne.n	80082c6 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80082c0:	2303      	movs	r3, #3
 80082c2:	75fb      	strb	r3, [r7, #23]
          goto error;
 80082c4:	e017      	b.n	80082f6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80082ca:	b29b      	uxth	r3, r3
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d1cd      	bne.n	800826c <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80082d0:	693a      	ldr	r2, [r7, #16]
 80082d2:	6839      	ldr	r1, [r7, #0]
 80082d4:	68f8      	ldr	r0, [r7, #12]
 80082d6:	f000 fa45 	bl	8008764 <SPI_EndRxTransaction>
 80082da:	4603      	mov	r3, r0
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d002      	beq.n	80082e6 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	2220      	movs	r2, #32
 80082e4:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d002      	beq.n	80082f4 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80082ee:	2301      	movs	r3, #1
 80082f0:	75fb      	strb	r3, [r7, #23]
 80082f2:	e000      	b.n	80082f6 <HAL_SPI_Receive+0x208>
  }

error :
 80082f4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	2201      	movs	r2, #1
 80082fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	2200      	movs	r2, #0
 8008302:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008306:	7dfb      	ldrb	r3, [r7, #23]
}
 8008308:	4618      	mov	r0, r3
 800830a:	3718      	adds	r7, #24
 800830c:	46bd      	mov	sp, r7
 800830e:	bd80      	pop	{r7, pc}

08008310 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008310:	b580      	push	{r7, lr}
 8008312:	b08c      	sub	sp, #48	; 0x30
 8008314:	af00      	add	r7, sp, #0
 8008316:	60f8      	str	r0, [r7, #12]
 8008318:	60b9      	str	r1, [r7, #8]
 800831a:	607a      	str	r2, [r7, #4]
 800831c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800831e:	2301      	movs	r3, #1
 8008320:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008322:	2300      	movs	r3, #0
 8008324:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800832e:	2b01      	cmp	r3, #1
 8008330:	d101      	bne.n	8008336 <HAL_SPI_TransmitReceive+0x26>
 8008332:	2302      	movs	r3, #2
 8008334:	e18a      	b.n	800864c <HAL_SPI_TransmitReceive+0x33c>
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	2201      	movs	r2, #1
 800833a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800833e:	f7fc f9d3 	bl	80046e8 <HAL_GetTick>
 8008342:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800834a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	685b      	ldr	r3, [r3, #4]
 8008352:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8008354:	887b      	ldrh	r3, [r7, #2]
 8008356:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008358:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800835c:	2b01      	cmp	r3, #1
 800835e:	d00f      	beq.n	8008380 <HAL_SPI_TransmitReceive+0x70>
 8008360:	69fb      	ldr	r3, [r7, #28]
 8008362:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008366:	d107      	bne.n	8008378 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	689b      	ldr	r3, [r3, #8]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d103      	bne.n	8008378 <HAL_SPI_TransmitReceive+0x68>
 8008370:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008374:	2b04      	cmp	r3, #4
 8008376:	d003      	beq.n	8008380 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8008378:	2302      	movs	r3, #2
 800837a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800837e:	e15b      	b.n	8008638 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008380:	68bb      	ldr	r3, [r7, #8]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d005      	beq.n	8008392 <HAL_SPI_TransmitReceive+0x82>
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d002      	beq.n	8008392 <HAL_SPI_TransmitReceive+0x82>
 800838c:	887b      	ldrh	r3, [r7, #2]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d103      	bne.n	800839a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8008392:	2301      	movs	r3, #1
 8008394:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008398:	e14e      	b.n	8008638 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80083a0:	b2db      	uxtb	r3, r3
 80083a2:	2b04      	cmp	r3, #4
 80083a4:	d003      	beq.n	80083ae <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	2205      	movs	r2, #5
 80083aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	2200      	movs	r2, #0
 80083b2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	687a      	ldr	r2, [r7, #4]
 80083b8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	887a      	ldrh	r2, [r7, #2]
 80083be:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	887a      	ldrh	r2, [r7, #2]
 80083c4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	68ba      	ldr	r2, [r7, #8]
 80083ca:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	887a      	ldrh	r2, [r7, #2]
 80083d0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	887a      	ldrh	r2, [r7, #2]
 80083d6:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	2200      	movs	r2, #0
 80083dc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	2200      	movs	r2, #0
 80083e2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083ee:	2b40      	cmp	r3, #64	; 0x40
 80083f0:	d007      	beq.n	8008402 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	681a      	ldr	r2, [r3, #0]
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008400:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	68db      	ldr	r3, [r3, #12]
 8008406:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800840a:	d178      	bne.n	80084fe <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	685b      	ldr	r3, [r3, #4]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d002      	beq.n	800841a <HAL_SPI_TransmitReceive+0x10a>
 8008414:	8b7b      	ldrh	r3, [r7, #26]
 8008416:	2b01      	cmp	r3, #1
 8008418:	d166      	bne.n	80084e8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800841e:	881a      	ldrh	r2, [r3, #0]
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800842a:	1c9a      	adds	r2, r3, #2
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008434:	b29b      	uxth	r3, r3
 8008436:	3b01      	subs	r3, #1
 8008438:	b29a      	uxth	r2, r3
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800843e:	e053      	b.n	80084e8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	689b      	ldr	r3, [r3, #8]
 8008446:	f003 0302 	and.w	r3, r3, #2
 800844a:	2b02      	cmp	r3, #2
 800844c:	d11b      	bne.n	8008486 <HAL_SPI_TransmitReceive+0x176>
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008452:	b29b      	uxth	r3, r3
 8008454:	2b00      	cmp	r3, #0
 8008456:	d016      	beq.n	8008486 <HAL_SPI_TransmitReceive+0x176>
 8008458:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800845a:	2b01      	cmp	r3, #1
 800845c:	d113      	bne.n	8008486 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008462:	881a      	ldrh	r2, [r3, #0]
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800846e:	1c9a      	adds	r2, r3, #2
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008478:	b29b      	uxth	r3, r3
 800847a:	3b01      	subs	r3, #1
 800847c:	b29a      	uxth	r2, r3
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008482:	2300      	movs	r3, #0
 8008484:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	689b      	ldr	r3, [r3, #8]
 800848c:	f003 0301 	and.w	r3, r3, #1
 8008490:	2b01      	cmp	r3, #1
 8008492:	d119      	bne.n	80084c8 <HAL_SPI_TransmitReceive+0x1b8>
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008498:	b29b      	uxth	r3, r3
 800849a:	2b00      	cmp	r3, #0
 800849c:	d014      	beq.n	80084c8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	68da      	ldr	r2, [r3, #12]
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084a8:	b292      	uxth	r2, r2
 80084aa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084b0:	1c9a      	adds	r2, r3, #2
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80084ba:	b29b      	uxth	r3, r3
 80084bc:	3b01      	subs	r3, #1
 80084be:	b29a      	uxth	r2, r3
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80084c4:	2301      	movs	r3, #1
 80084c6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80084c8:	f7fc f90e 	bl	80046e8 <HAL_GetTick>
 80084cc:	4602      	mov	r2, r0
 80084ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084d0:	1ad3      	subs	r3, r2, r3
 80084d2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80084d4:	429a      	cmp	r2, r3
 80084d6:	d807      	bhi.n	80084e8 <HAL_SPI_TransmitReceive+0x1d8>
 80084d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084de:	d003      	beq.n	80084e8 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80084e0:	2303      	movs	r3, #3
 80084e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80084e6:	e0a7      	b.n	8008638 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80084ec:	b29b      	uxth	r3, r3
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d1a6      	bne.n	8008440 <HAL_SPI_TransmitReceive+0x130>
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80084f6:	b29b      	uxth	r3, r3
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d1a1      	bne.n	8008440 <HAL_SPI_TransmitReceive+0x130>
 80084fc:	e07c      	b.n	80085f8 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	685b      	ldr	r3, [r3, #4]
 8008502:	2b00      	cmp	r3, #0
 8008504:	d002      	beq.n	800850c <HAL_SPI_TransmitReceive+0x1fc>
 8008506:	8b7b      	ldrh	r3, [r7, #26]
 8008508:	2b01      	cmp	r3, #1
 800850a:	d16b      	bne.n	80085e4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	330c      	adds	r3, #12
 8008516:	7812      	ldrb	r2, [r2, #0]
 8008518:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800851e:	1c5a      	adds	r2, r3, #1
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008528:	b29b      	uxth	r3, r3
 800852a:	3b01      	subs	r3, #1
 800852c:	b29a      	uxth	r2, r3
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008532:	e057      	b.n	80085e4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	689b      	ldr	r3, [r3, #8]
 800853a:	f003 0302 	and.w	r3, r3, #2
 800853e:	2b02      	cmp	r3, #2
 8008540:	d11c      	bne.n	800857c <HAL_SPI_TransmitReceive+0x26c>
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008546:	b29b      	uxth	r3, r3
 8008548:	2b00      	cmp	r3, #0
 800854a:	d017      	beq.n	800857c <HAL_SPI_TransmitReceive+0x26c>
 800854c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800854e:	2b01      	cmp	r3, #1
 8008550:	d114      	bne.n	800857c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	330c      	adds	r3, #12
 800855c:	7812      	ldrb	r2, [r2, #0]
 800855e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008564:	1c5a      	adds	r2, r3, #1
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800856e:	b29b      	uxth	r3, r3
 8008570:	3b01      	subs	r3, #1
 8008572:	b29a      	uxth	r2, r3
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008578:	2300      	movs	r3, #0
 800857a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	689b      	ldr	r3, [r3, #8]
 8008582:	f003 0301 	and.w	r3, r3, #1
 8008586:	2b01      	cmp	r3, #1
 8008588:	d119      	bne.n	80085be <HAL_SPI_TransmitReceive+0x2ae>
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800858e:	b29b      	uxth	r3, r3
 8008590:	2b00      	cmp	r3, #0
 8008592:	d014      	beq.n	80085be <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	68da      	ldr	r2, [r3, #12]
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800859e:	b2d2      	uxtb	r2, r2
 80085a0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085a6:	1c5a      	adds	r2, r3, #1
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80085b0:	b29b      	uxth	r3, r3
 80085b2:	3b01      	subs	r3, #1
 80085b4:	b29a      	uxth	r2, r3
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80085ba:	2301      	movs	r3, #1
 80085bc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80085be:	f7fc f893 	bl	80046e8 <HAL_GetTick>
 80085c2:	4602      	mov	r2, r0
 80085c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085c6:	1ad3      	subs	r3, r2, r3
 80085c8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80085ca:	429a      	cmp	r2, r3
 80085cc:	d803      	bhi.n	80085d6 <HAL_SPI_TransmitReceive+0x2c6>
 80085ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085d4:	d102      	bne.n	80085dc <HAL_SPI_TransmitReceive+0x2cc>
 80085d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d103      	bne.n	80085e4 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80085dc:	2303      	movs	r3, #3
 80085de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80085e2:	e029      	b.n	8008638 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80085e8:	b29b      	uxth	r3, r3
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d1a2      	bne.n	8008534 <HAL_SPI_TransmitReceive+0x224>
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80085f2:	b29b      	uxth	r3, r3
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d19d      	bne.n	8008534 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80085f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80085fa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80085fc:	68f8      	ldr	r0, [r7, #12]
 80085fe:	f000 f917 	bl	8008830 <SPI_EndRxTxTransaction>
 8008602:	4603      	mov	r3, r0
 8008604:	2b00      	cmp	r3, #0
 8008606:	d006      	beq.n	8008616 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8008608:	2301      	movs	r3, #1
 800860a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	2220      	movs	r2, #32
 8008612:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8008614:	e010      	b.n	8008638 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	689b      	ldr	r3, [r3, #8]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d10b      	bne.n	8008636 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800861e:	2300      	movs	r3, #0
 8008620:	617b      	str	r3, [r7, #20]
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	68db      	ldr	r3, [r3, #12]
 8008628:	617b      	str	r3, [r7, #20]
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	689b      	ldr	r3, [r3, #8]
 8008630:	617b      	str	r3, [r7, #20]
 8008632:	697b      	ldr	r3, [r7, #20]
 8008634:	e000      	b.n	8008638 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8008636:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	2201      	movs	r2, #1
 800863c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	2200      	movs	r2, #0
 8008644:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008648:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800864c:	4618      	mov	r0, r3
 800864e:	3730      	adds	r7, #48	; 0x30
 8008650:	46bd      	mov	sp, r7
 8008652:	bd80      	pop	{r7, pc}

08008654 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008654:	b580      	push	{r7, lr}
 8008656:	b088      	sub	sp, #32
 8008658:	af00      	add	r7, sp, #0
 800865a:	60f8      	str	r0, [r7, #12]
 800865c:	60b9      	str	r1, [r7, #8]
 800865e:	603b      	str	r3, [r7, #0]
 8008660:	4613      	mov	r3, r2
 8008662:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008664:	f7fc f840 	bl	80046e8 <HAL_GetTick>
 8008668:	4602      	mov	r2, r0
 800866a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800866c:	1a9b      	subs	r3, r3, r2
 800866e:	683a      	ldr	r2, [r7, #0]
 8008670:	4413      	add	r3, r2
 8008672:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008674:	f7fc f838 	bl	80046e8 <HAL_GetTick>
 8008678:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800867a:	4b39      	ldr	r3, [pc, #228]	; (8008760 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	015b      	lsls	r3, r3, #5
 8008680:	0d1b      	lsrs	r3, r3, #20
 8008682:	69fa      	ldr	r2, [r7, #28]
 8008684:	fb02 f303 	mul.w	r3, r2, r3
 8008688:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800868a:	e054      	b.n	8008736 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800868c:	683b      	ldr	r3, [r7, #0]
 800868e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008692:	d050      	beq.n	8008736 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008694:	f7fc f828 	bl	80046e8 <HAL_GetTick>
 8008698:	4602      	mov	r2, r0
 800869a:	69bb      	ldr	r3, [r7, #24]
 800869c:	1ad3      	subs	r3, r2, r3
 800869e:	69fa      	ldr	r2, [r7, #28]
 80086a0:	429a      	cmp	r2, r3
 80086a2:	d902      	bls.n	80086aa <SPI_WaitFlagStateUntilTimeout+0x56>
 80086a4:	69fb      	ldr	r3, [r7, #28]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d13d      	bne.n	8008726 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	685a      	ldr	r2, [r3, #4]
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80086b8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	685b      	ldr	r3, [r3, #4]
 80086be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80086c2:	d111      	bne.n	80086e8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	689b      	ldr	r3, [r3, #8]
 80086c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80086cc:	d004      	beq.n	80086d8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	689b      	ldr	r3, [r3, #8]
 80086d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80086d6:	d107      	bne.n	80086e8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	681a      	ldr	r2, [r3, #0]
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80086e6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80086f0:	d10f      	bne.n	8008712 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	681a      	ldr	r2, [r3, #0]
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008700:	601a      	str	r2, [r3, #0]
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	681a      	ldr	r2, [r3, #0]
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008710:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	2201      	movs	r2, #1
 8008716:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	2200      	movs	r2, #0
 800871e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8008722:	2303      	movs	r3, #3
 8008724:	e017      	b.n	8008756 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008726:	697b      	ldr	r3, [r7, #20]
 8008728:	2b00      	cmp	r3, #0
 800872a:	d101      	bne.n	8008730 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800872c:	2300      	movs	r3, #0
 800872e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008730:	697b      	ldr	r3, [r7, #20]
 8008732:	3b01      	subs	r3, #1
 8008734:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	689a      	ldr	r2, [r3, #8]
 800873c:	68bb      	ldr	r3, [r7, #8]
 800873e:	4013      	ands	r3, r2
 8008740:	68ba      	ldr	r2, [r7, #8]
 8008742:	429a      	cmp	r2, r3
 8008744:	bf0c      	ite	eq
 8008746:	2301      	moveq	r3, #1
 8008748:	2300      	movne	r3, #0
 800874a:	b2db      	uxtb	r3, r3
 800874c:	461a      	mov	r2, r3
 800874e:	79fb      	ldrb	r3, [r7, #7]
 8008750:	429a      	cmp	r2, r3
 8008752:	d19b      	bne.n	800868c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008754:	2300      	movs	r3, #0
}
 8008756:	4618      	mov	r0, r3
 8008758:	3720      	adds	r7, #32
 800875a:	46bd      	mov	sp, r7
 800875c:	bd80      	pop	{r7, pc}
 800875e:	bf00      	nop
 8008760:	200006f8 	.word	0x200006f8

08008764 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008764:	b580      	push	{r7, lr}
 8008766:	b086      	sub	sp, #24
 8008768:	af02      	add	r7, sp, #8
 800876a:	60f8      	str	r0, [r7, #12]
 800876c:	60b9      	str	r1, [r7, #8]
 800876e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	685b      	ldr	r3, [r3, #4]
 8008774:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008778:	d111      	bne.n	800879e <SPI_EndRxTransaction+0x3a>
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	689b      	ldr	r3, [r3, #8]
 800877e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008782:	d004      	beq.n	800878e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	689b      	ldr	r3, [r3, #8]
 8008788:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800878c:	d107      	bne.n	800879e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	681a      	ldr	r2, [r3, #0]
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800879c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	685b      	ldr	r3, [r3, #4]
 80087a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80087a6:	d12a      	bne.n	80087fe <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	689b      	ldr	r3, [r3, #8]
 80087ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80087b0:	d012      	beq.n	80087d8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	9300      	str	r3, [sp, #0]
 80087b6:	68bb      	ldr	r3, [r7, #8]
 80087b8:	2200      	movs	r2, #0
 80087ba:	2180      	movs	r1, #128	; 0x80
 80087bc:	68f8      	ldr	r0, [r7, #12]
 80087be:	f7ff ff49 	bl	8008654 <SPI_WaitFlagStateUntilTimeout>
 80087c2:	4603      	mov	r3, r0
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d02d      	beq.n	8008824 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087cc:	f043 0220 	orr.w	r2, r3, #32
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80087d4:	2303      	movs	r3, #3
 80087d6:	e026      	b.n	8008826 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	9300      	str	r3, [sp, #0]
 80087dc:	68bb      	ldr	r3, [r7, #8]
 80087de:	2200      	movs	r2, #0
 80087e0:	2101      	movs	r1, #1
 80087e2:	68f8      	ldr	r0, [r7, #12]
 80087e4:	f7ff ff36 	bl	8008654 <SPI_WaitFlagStateUntilTimeout>
 80087e8:	4603      	mov	r3, r0
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d01a      	beq.n	8008824 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087f2:	f043 0220 	orr.w	r2, r3, #32
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80087fa:	2303      	movs	r3, #3
 80087fc:	e013      	b.n	8008826 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	9300      	str	r3, [sp, #0]
 8008802:	68bb      	ldr	r3, [r7, #8]
 8008804:	2200      	movs	r2, #0
 8008806:	2101      	movs	r1, #1
 8008808:	68f8      	ldr	r0, [r7, #12]
 800880a:	f7ff ff23 	bl	8008654 <SPI_WaitFlagStateUntilTimeout>
 800880e:	4603      	mov	r3, r0
 8008810:	2b00      	cmp	r3, #0
 8008812:	d007      	beq.n	8008824 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008818:	f043 0220 	orr.w	r2, r3, #32
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008820:	2303      	movs	r3, #3
 8008822:	e000      	b.n	8008826 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8008824:	2300      	movs	r3, #0
}
 8008826:	4618      	mov	r0, r3
 8008828:	3710      	adds	r7, #16
 800882a:	46bd      	mov	sp, r7
 800882c:	bd80      	pop	{r7, pc}
	...

08008830 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008830:	b580      	push	{r7, lr}
 8008832:	b088      	sub	sp, #32
 8008834:	af02      	add	r7, sp, #8
 8008836:	60f8      	str	r0, [r7, #12]
 8008838:	60b9      	str	r1, [r7, #8]
 800883a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800883c:	4b1b      	ldr	r3, [pc, #108]	; (80088ac <SPI_EndRxTxTransaction+0x7c>)
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	4a1b      	ldr	r2, [pc, #108]	; (80088b0 <SPI_EndRxTxTransaction+0x80>)
 8008842:	fba2 2303 	umull	r2, r3, r2, r3
 8008846:	0d5b      	lsrs	r3, r3, #21
 8008848:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800884c:	fb02 f303 	mul.w	r3, r2, r3
 8008850:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	685b      	ldr	r3, [r3, #4]
 8008856:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800885a:	d112      	bne.n	8008882 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	9300      	str	r3, [sp, #0]
 8008860:	68bb      	ldr	r3, [r7, #8]
 8008862:	2200      	movs	r2, #0
 8008864:	2180      	movs	r1, #128	; 0x80
 8008866:	68f8      	ldr	r0, [r7, #12]
 8008868:	f7ff fef4 	bl	8008654 <SPI_WaitFlagStateUntilTimeout>
 800886c:	4603      	mov	r3, r0
 800886e:	2b00      	cmp	r3, #0
 8008870:	d016      	beq.n	80088a0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008876:	f043 0220 	orr.w	r2, r3, #32
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800887e:	2303      	movs	r3, #3
 8008880:	e00f      	b.n	80088a2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008882:	697b      	ldr	r3, [r7, #20]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d00a      	beq.n	800889e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8008888:	697b      	ldr	r3, [r7, #20]
 800888a:	3b01      	subs	r3, #1
 800888c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	689b      	ldr	r3, [r3, #8]
 8008894:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008898:	2b80      	cmp	r3, #128	; 0x80
 800889a:	d0f2      	beq.n	8008882 <SPI_EndRxTxTransaction+0x52>
 800889c:	e000      	b.n	80088a0 <SPI_EndRxTxTransaction+0x70>
        break;
 800889e:	bf00      	nop
  }

  return HAL_OK;
 80088a0:	2300      	movs	r3, #0
}
 80088a2:	4618      	mov	r0, r3
 80088a4:	3718      	adds	r7, #24
 80088a6:	46bd      	mov	sp, r7
 80088a8:	bd80      	pop	{r7, pc}
 80088aa:	bf00      	nop
 80088ac:	200006f8 	.word	0x200006f8
 80088b0:	165e9f81 	.word	0x165e9f81

080088b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80088b4:	b580      	push	{r7, lr}
 80088b6:	b082      	sub	sp, #8
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d101      	bne.n	80088c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80088c2:	2301      	movs	r3, #1
 80088c4:	e041      	b.n	800894a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088cc:	b2db      	uxtb	r3, r3
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d106      	bne.n	80088e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	2200      	movs	r2, #0
 80088d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80088da:	6878      	ldr	r0, [r7, #4]
 80088dc:	f7fb fdbe 	bl	800445c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2202      	movs	r2, #2
 80088e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681a      	ldr	r2, [r3, #0]
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	3304      	adds	r3, #4
 80088f0:	4619      	mov	r1, r3
 80088f2:	4610      	mov	r0, r2
 80088f4:	f000 fd54 	bl	80093a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2201      	movs	r2, #1
 80088fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	2201      	movs	r2, #1
 8008904:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	2201      	movs	r2, #1
 800890c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	2201      	movs	r2, #1
 8008914:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	2201      	movs	r2, #1
 800891c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	2201      	movs	r2, #1
 8008924:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	2201      	movs	r2, #1
 800892c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	2201      	movs	r2, #1
 8008934:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	2201      	movs	r2, #1
 800893c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	2201      	movs	r2, #1
 8008944:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008948:	2300      	movs	r3, #0
}
 800894a:	4618      	mov	r0, r3
 800894c:	3708      	adds	r7, #8
 800894e:	46bd      	mov	sp, r7
 8008950:	bd80      	pop	{r7, pc}
	...

08008954 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008954:	b480      	push	{r7}
 8008956:	b085      	sub	sp, #20
 8008958:	af00      	add	r7, sp, #0
 800895a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008962:	b2db      	uxtb	r3, r3
 8008964:	2b01      	cmp	r3, #1
 8008966:	d001      	beq.n	800896c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008968:	2301      	movs	r3, #1
 800896a:	e03c      	b.n	80089e6 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2202      	movs	r2, #2
 8008970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	4a1e      	ldr	r2, [pc, #120]	; (80089f4 <HAL_TIM_Base_Start+0xa0>)
 800897a:	4293      	cmp	r3, r2
 800897c:	d018      	beq.n	80089b0 <HAL_TIM_Base_Start+0x5c>
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008986:	d013      	beq.n	80089b0 <HAL_TIM_Base_Start+0x5c>
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	4a1a      	ldr	r2, [pc, #104]	; (80089f8 <HAL_TIM_Base_Start+0xa4>)
 800898e:	4293      	cmp	r3, r2
 8008990:	d00e      	beq.n	80089b0 <HAL_TIM_Base_Start+0x5c>
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	4a19      	ldr	r2, [pc, #100]	; (80089fc <HAL_TIM_Base_Start+0xa8>)
 8008998:	4293      	cmp	r3, r2
 800899a:	d009      	beq.n	80089b0 <HAL_TIM_Base_Start+0x5c>
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	4a17      	ldr	r2, [pc, #92]	; (8008a00 <HAL_TIM_Base_Start+0xac>)
 80089a2:	4293      	cmp	r3, r2
 80089a4:	d004      	beq.n	80089b0 <HAL_TIM_Base_Start+0x5c>
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	4a16      	ldr	r2, [pc, #88]	; (8008a04 <HAL_TIM_Base_Start+0xb0>)
 80089ac:	4293      	cmp	r3, r2
 80089ae:	d111      	bne.n	80089d4 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	689b      	ldr	r3, [r3, #8]
 80089b6:	f003 0307 	and.w	r3, r3, #7
 80089ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	2b06      	cmp	r3, #6
 80089c0:	d010      	beq.n	80089e4 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	681a      	ldr	r2, [r3, #0]
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	f042 0201 	orr.w	r2, r2, #1
 80089d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089d2:	e007      	b.n	80089e4 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	681a      	ldr	r2, [r3, #0]
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	f042 0201 	orr.w	r2, r2, #1
 80089e2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80089e4:	2300      	movs	r3, #0
}
 80089e6:	4618      	mov	r0, r3
 80089e8:	3714      	adds	r7, #20
 80089ea:	46bd      	mov	sp, r7
 80089ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f0:	4770      	bx	lr
 80089f2:	bf00      	nop
 80089f4:	40010000 	.word	0x40010000
 80089f8:	40000400 	.word	0x40000400
 80089fc:	40000800 	.word	0x40000800
 8008a00:	40000c00 	.word	0x40000c00
 8008a04:	40014000 	.word	0x40014000

08008a08 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008a08:	b480      	push	{r7}
 8008a0a:	b085      	sub	sp, #20
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a16:	b2db      	uxtb	r3, r3
 8008a18:	2b01      	cmp	r3, #1
 8008a1a:	d001      	beq.n	8008a20 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008a1c:	2301      	movs	r3, #1
 8008a1e:	e044      	b.n	8008aaa <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2202      	movs	r2, #2
 8008a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	68da      	ldr	r2, [r3, #12]
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f042 0201 	orr.w	r2, r2, #1
 8008a36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	4a1e      	ldr	r2, [pc, #120]	; (8008ab8 <HAL_TIM_Base_Start_IT+0xb0>)
 8008a3e:	4293      	cmp	r3, r2
 8008a40:	d018      	beq.n	8008a74 <HAL_TIM_Base_Start_IT+0x6c>
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a4a:	d013      	beq.n	8008a74 <HAL_TIM_Base_Start_IT+0x6c>
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	4a1a      	ldr	r2, [pc, #104]	; (8008abc <HAL_TIM_Base_Start_IT+0xb4>)
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d00e      	beq.n	8008a74 <HAL_TIM_Base_Start_IT+0x6c>
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	4a19      	ldr	r2, [pc, #100]	; (8008ac0 <HAL_TIM_Base_Start_IT+0xb8>)
 8008a5c:	4293      	cmp	r3, r2
 8008a5e:	d009      	beq.n	8008a74 <HAL_TIM_Base_Start_IT+0x6c>
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	4a17      	ldr	r2, [pc, #92]	; (8008ac4 <HAL_TIM_Base_Start_IT+0xbc>)
 8008a66:	4293      	cmp	r3, r2
 8008a68:	d004      	beq.n	8008a74 <HAL_TIM_Base_Start_IT+0x6c>
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	4a16      	ldr	r2, [pc, #88]	; (8008ac8 <HAL_TIM_Base_Start_IT+0xc0>)
 8008a70:	4293      	cmp	r3, r2
 8008a72:	d111      	bne.n	8008a98 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	689b      	ldr	r3, [r3, #8]
 8008a7a:	f003 0307 	and.w	r3, r3, #7
 8008a7e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	2b06      	cmp	r3, #6
 8008a84:	d010      	beq.n	8008aa8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	681a      	ldr	r2, [r3, #0]
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	f042 0201 	orr.w	r2, r2, #1
 8008a94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a96:	e007      	b.n	8008aa8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	681a      	ldr	r2, [r3, #0]
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	f042 0201 	orr.w	r2, r2, #1
 8008aa6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008aa8:	2300      	movs	r3, #0
}
 8008aaa:	4618      	mov	r0, r3
 8008aac:	3714      	adds	r7, #20
 8008aae:	46bd      	mov	sp, r7
 8008ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab4:	4770      	bx	lr
 8008ab6:	bf00      	nop
 8008ab8:	40010000 	.word	0x40010000
 8008abc:	40000400 	.word	0x40000400
 8008ac0:	40000800 	.word	0x40000800
 8008ac4:	40000c00 	.word	0x40000c00
 8008ac8:	40014000 	.word	0x40014000

08008acc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	b082      	sub	sp, #8
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d101      	bne.n	8008ade <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008ada:	2301      	movs	r3, #1
 8008adc:	e041      	b.n	8008b62 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ae4:	b2db      	uxtb	r3, r3
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d106      	bne.n	8008af8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	2200      	movs	r2, #0
 8008aee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008af2:	6878      	ldr	r0, [r7, #4]
 8008af4:	f000 f839 	bl	8008b6a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2202      	movs	r2, #2
 8008afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681a      	ldr	r2, [r3, #0]
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	3304      	adds	r3, #4
 8008b08:	4619      	mov	r1, r3
 8008b0a:	4610      	mov	r0, r2
 8008b0c:	f000 fc48 	bl	80093a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	2201      	movs	r2, #1
 8008b14:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2201      	movs	r2, #1
 8008b1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	2201      	movs	r2, #1
 8008b24:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	2201      	movs	r2, #1
 8008b2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2201      	movs	r2, #1
 8008b34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2201      	movs	r2, #1
 8008b3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	2201      	movs	r2, #1
 8008b44:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	2201      	movs	r2, #1
 8008b4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2201      	movs	r2, #1
 8008b54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	2201      	movs	r2, #1
 8008b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008b60:	2300      	movs	r3, #0
}
 8008b62:	4618      	mov	r0, r3
 8008b64:	3708      	adds	r7, #8
 8008b66:	46bd      	mov	sp, r7
 8008b68:	bd80      	pop	{r7, pc}

08008b6a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008b6a:	b480      	push	{r7}
 8008b6c:	b083      	sub	sp, #12
 8008b6e:	af00      	add	r7, sp, #0
 8008b70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008b72:	bf00      	nop
 8008b74:	370c      	adds	r7, #12
 8008b76:	46bd      	mov	sp, r7
 8008b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7c:	4770      	bx	lr
	...

08008b80 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008b80:	b580      	push	{r7, lr}
 8008b82:	b084      	sub	sp, #16
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	6078      	str	r0, [r7, #4]
 8008b88:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008b8a:	683b      	ldr	r3, [r7, #0]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d109      	bne.n	8008ba4 <HAL_TIM_PWM_Start+0x24>
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008b96:	b2db      	uxtb	r3, r3
 8008b98:	2b01      	cmp	r3, #1
 8008b9a:	bf14      	ite	ne
 8008b9c:	2301      	movne	r3, #1
 8008b9e:	2300      	moveq	r3, #0
 8008ba0:	b2db      	uxtb	r3, r3
 8008ba2:	e022      	b.n	8008bea <HAL_TIM_PWM_Start+0x6a>
 8008ba4:	683b      	ldr	r3, [r7, #0]
 8008ba6:	2b04      	cmp	r3, #4
 8008ba8:	d109      	bne.n	8008bbe <HAL_TIM_PWM_Start+0x3e>
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008bb0:	b2db      	uxtb	r3, r3
 8008bb2:	2b01      	cmp	r3, #1
 8008bb4:	bf14      	ite	ne
 8008bb6:	2301      	movne	r3, #1
 8008bb8:	2300      	moveq	r3, #0
 8008bba:	b2db      	uxtb	r3, r3
 8008bbc:	e015      	b.n	8008bea <HAL_TIM_PWM_Start+0x6a>
 8008bbe:	683b      	ldr	r3, [r7, #0]
 8008bc0:	2b08      	cmp	r3, #8
 8008bc2:	d109      	bne.n	8008bd8 <HAL_TIM_PWM_Start+0x58>
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008bca:	b2db      	uxtb	r3, r3
 8008bcc:	2b01      	cmp	r3, #1
 8008bce:	bf14      	ite	ne
 8008bd0:	2301      	movne	r3, #1
 8008bd2:	2300      	moveq	r3, #0
 8008bd4:	b2db      	uxtb	r3, r3
 8008bd6:	e008      	b.n	8008bea <HAL_TIM_PWM_Start+0x6a>
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008bde:	b2db      	uxtb	r3, r3
 8008be0:	2b01      	cmp	r3, #1
 8008be2:	bf14      	ite	ne
 8008be4:	2301      	movne	r3, #1
 8008be6:	2300      	moveq	r3, #0
 8008be8:	b2db      	uxtb	r3, r3
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d001      	beq.n	8008bf2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008bee:	2301      	movs	r3, #1
 8008bf0:	e068      	b.n	8008cc4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d104      	bne.n	8008c02 <HAL_TIM_PWM_Start+0x82>
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	2202      	movs	r2, #2
 8008bfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008c00:	e013      	b.n	8008c2a <HAL_TIM_PWM_Start+0xaa>
 8008c02:	683b      	ldr	r3, [r7, #0]
 8008c04:	2b04      	cmp	r3, #4
 8008c06:	d104      	bne.n	8008c12 <HAL_TIM_PWM_Start+0x92>
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2202      	movs	r2, #2
 8008c0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008c10:	e00b      	b.n	8008c2a <HAL_TIM_PWM_Start+0xaa>
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	2b08      	cmp	r3, #8
 8008c16:	d104      	bne.n	8008c22 <HAL_TIM_PWM_Start+0xa2>
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2202      	movs	r2, #2
 8008c1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008c20:	e003      	b.n	8008c2a <HAL_TIM_PWM_Start+0xaa>
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2202      	movs	r2, #2
 8008c26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	2201      	movs	r2, #1
 8008c30:	6839      	ldr	r1, [r7, #0]
 8008c32:	4618      	mov	r0, r3
 8008c34:	f000 fe5a 	bl	80098ec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	4a23      	ldr	r2, [pc, #140]	; (8008ccc <HAL_TIM_PWM_Start+0x14c>)
 8008c3e:	4293      	cmp	r3, r2
 8008c40:	d107      	bne.n	8008c52 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008c50:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	4a1d      	ldr	r2, [pc, #116]	; (8008ccc <HAL_TIM_PWM_Start+0x14c>)
 8008c58:	4293      	cmp	r3, r2
 8008c5a:	d018      	beq.n	8008c8e <HAL_TIM_PWM_Start+0x10e>
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c64:	d013      	beq.n	8008c8e <HAL_TIM_PWM_Start+0x10e>
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	4a19      	ldr	r2, [pc, #100]	; (8008cd0 <HAL_TIM_PWM_Start+0x150>)
 8008c6c:	4293      	cmp	r3, r2
 8008c6e:	d00e      	beq.n	8008c8e <HAL_TIM_PWM_Start+0x10e>
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	4a17      	ldr	r2, [pc, #92]	; (8008cd4 <HAL_TIM_PWM_Start+0x154>)
 8008c76:	4293      	cmp	r3, r2
 8008c78:	d009      	beq.n	8008c8e <HAL_TIM_PWM_Start+0x10e>
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	4a16      	ldr	r2, [pc, #88]	; (8008cd8 <HAL_TIM_PWM_Start+0x158>)
 8008c80:	4293      	cmp	r3, r2
 8008c82:	d004      	beq.n	8008c8e <HAL_TIM_PWM_Start+0x10e>
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	4a14      	ldr	r2, [pc, #80]	; (8008cdc <HAL_TIM_PWM_Start+0x15c>)
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d111      	bne.n	8008cb2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	689b      	ldr	r3, [r3, #8]
 8008c94:	f003 0307 	and.w	r3, r3, #7
 8008c98:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	2b06      	cmp	r3, #6
 8008c9e:	d010      	beq.n	8008cc2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	681a      	ldr	r2, [r3, #0]
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	f042 0201 	orr.w	r2, r2, #1
 8008cae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008cb0:	e007      	b.n	8008cc2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	681a      	ldr	r2, [r3, #0]
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f042 0201 	orr.w	r2, r2, #1
 8008cc0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008cc2:	2300      	movs	r3, #0
}
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	3710      	adds	r7, #16
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	bd80      	pop	{r7, pc}
 8008ccc:	40010000 	.word	0x40010000
 8008cd0:	40000400 	.word	0x40000400
 8008cd4:	40000800 	.word	0x40000800
 8008cd8:	40000c00 	.word	0x40000c00
 8008cdc:	40014000 	.word	0x40014000

08008ce0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	b086      	sub	sp, #24
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
 8008ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d101      	bne.n	8008cf4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008cf0:	2301      	movs	r3, #1
 8008cf2:	e097      	b.n	8008e24 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008cfa:	b2db      	uxtb	r3, r3
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d106      	bne.n	8008d0e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2200      	movs	r2, #0
 8008d04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008d08:	6878      	ldr	r0, [r7, #4]
 8008d0a:	f7fb fb2b 	bl	8004364 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2202      	movs	r2, #2
 8008d12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	689b      	ldr	r3, [r3, #8]
 8008d1c:	687a      	ldr	r2, [r7, #4]
 8008d1e:	6812      	ldr	r2, [r2, #0]
 8008d20:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008d24:	f023 0307 	bic.w	r3, r3, #7
 8008d28:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681a      	ldr	r2, [r3, #0]
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	3304      	adds	r3, #4
 8008d32:	4619      	mov	r1, r3
 8008d34:	4610      	mov	r0, r2
 8008d36:	f000 fb33 	bl	80093a0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	689b      	ldr	r3, [r3, #8]
 8008d40:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	699b      	ldr	r3, [r3, #24]
 8008d48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	6a1b      	ldr	r3, [r3, #32]
 8008d50:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008d52:	683b      	ldr	r3, [r7, #0]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	697a      	ldr	r2, [r7, #20]
 8008d58:	4313      	orrs	r3, r2
 8008d5a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008d5c:	693b      	ldr	r3, [r7, #16]
 8008d5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008d62:	f023 0303 	bic.w	r3, r3, #3
 8008d66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	689a      	ldr	r2, [r3, #8]
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	699b      	ldr	r3, [r3, #24]
 8008d70:	021b      	lsls	r3, r3, #8
 8008d72:	4313      	orrs	r3, r2
 8008d74:	693a      	ldr	r2, [r7, #16]
 8008d76:	4313      	orrs	r3, r2
 8008d78:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008d7a:	693b      	ldr	r3, [r7, #16]
 8008d7c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008d80:	f023 030c 	bic.w	r3, r3, #12
 8008d84:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008d86:	693b      	ldr	r3, [r7, #16]
 8008d88:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008d8c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008d90:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008d92:	683b      	ldr	r3, [r7, #0]
 8008d94:	68da      	ldr	r2, [r3, #12]
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	69db      	ldr	r3, [r3, #28]
 8008d9a:	021b      	lsls	r3, r3, #8
 8008d9c:	4313      	orrs	r3, r2
 8008d9e:	693a      	ldr	r2, [r7, #16]
 8008da0:	4313      	orrs	r3, r2
 8008da2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008da4:	683b      	ldr	r3, [r7, #0]
 8008da6:	691b      	ldr	r3, [r3, #16]
 8008da8:	011a      	lsls	r2, r3, #4
 8008daa:	683b      	ldr	r3, [r7, #0]
 8008dac:	6a1b      	ldr	r3, [r3, #32]
 8008dae:	031b      	lsls	r3, r3, #12
 8008db0:	4313      	orrs	r3, r2
 8008db2:	693a      	ldr	r2, [r7, #16]
 8008db4:	4313      	orrs	r3, r2
 8008db6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8008dbe:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8008dc6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	685a      	ldr	r2, [r3, #4]
 8008dcc:	683b      	ldr	r3, [r7, #0]
 8008dce:	695b      	ldr	r3, [r3, #20]
 8008dd0:	011b      	lsls	r3, r3, #4
 8008dd2:	4313      	orrs	r3, r2
 8008dd4:	68fa      	ldr	r2, [r7, #12]
 8008dd6:	4313      	orrs	r3, r2
 8008dd8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	697a      	ldr	r2, [r7, #20]
 8008de0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	693a      	ldr	r2, [r7, #16]
 8008de8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	68fa      	ldr	r2, [r7, #12]
 8008df0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	2201      	movs	r2, #1
 8008df6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2201      	movs	r2, #1
 8008dfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2201      	movs	r2, #1
 8008e06:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2201      	movs	r2, #1
 8008e0e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2201      	movs	r2, #1
 8008e16:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	2201      	movs	r2, #1
 8008e1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008e22:	2300      	movs	r3, #0
}
 8008e24:	4618      	mov	r0, r3
 8008e26:	3718      	adds	r7, #24
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	bd80      	pop	{r7, pc}

08008e2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b082      	sub	sp, #8
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	691b      	ldr	r3, [r3, #16]
 8008e3a:	f003 0302 	and.w	r3, r3, #2
 8008e3e:	2b02      	cmp	r3, #2
 8008e40:	d122      	bne.n	8008e88 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	68db      	ldr	r3, [r3, #12]
 8008e48:	f003 0302 	and.w	r3, r3, #2
 8008e4c:	2b02      	cmp	r3, #2
 8008e4e:	d11b      	bne.n	8008e88 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	f06f 0202 	mvn.w	r2, #2
 8008e58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	2201      	movs	r2, #1
 8008e5e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	699b      	ldr	r3, [r3, #24]
 8008e66:	f003 0303 	and.w	r3, r3, #3
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d003      	beq.n	8008e76 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008e6e:	6878      	ldr	r0, [r7, #4]
 8008e70:	f000 fa77 	bl	8009362 <HAL_TIM_IC_CaptureCallback>
 8008e74:	e005      	b.n	8008e82 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e76:	6878      	ldr	r0, [r7, #4]
 8008e78:	f000 fa69 	bl	800934e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e7c:	6878      	ldr	r0, [r7, #4]
 8008e7e:	f000 fa7a 	bl	8009376 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	2200      	movs	r2, #0
 8008e86:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	691b      	ldr	r3, [r3, #16]
 8008e8e:	f003 0304 	and.w	r3, r3, #4
 8008e92:	2b04      	cmp	r3, #4
 8008e94:	d122      	bne.n	8008edc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	68db      	ldr	r3, [r3, #12]
 8008e9c:	f003 0304 	and.w	r3, r3, #4
 8008ea0:	2b04      	cmp	r3, #4
 8008ea2:	d11b      	bne.n	8008edc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	f06f 0204 	mvn.w	r2, #4
 8008eac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	2202      	movs	r2, #2
 8008eb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	699b      	ldr	r3, [r3, #24]
 8008eba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d003      	beq.n	8008eca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ec2:	6878      	ldr	r0, [r7, #4]
 8008ec4:	f000 fa4d 	bl	8009362 <HAL_TIM_IC_CaptureCallback>
 8008ec8:	e005      	b.n	8008ed6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008eca:	6878      	ldr	r0, [r7, #4]
 8008ecc:	f000 fa3f 	bl	800934e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ed0:	6878      	ldr	r0, [r7, #4]
 8008ed2:	f000 fa50 	bl	8009376 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	2200      	movs	r2, #0
 8008eda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	691b      	ldr	r3, [r3, #16]
 8008ee2:	f003 0308 	and.w	r3, r3, #8
 8008ee6:	2b08      	cmp	r3, #8
 8008ee8:	d122      	bne.n	8008f30 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	68db      	ldr	r3, [r3, #12]
 8008ef0:	f003 0308 	and.w	r3, r3, #8
 8008ef4:	2b08      	cmp	r3, #8
 8008ef6:	d11b      	bne.n	8008f30 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	f06f 0208 	mvn.w	r2, #8
 8008f00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	2204      	movs	r2, #4
 8008f06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	69db      	ldr	r3, [r3, #28]
 8008f0e:	f003 0303 	and.w	r3, r3, #3
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d003      	beq.n	8008f1e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008f16:	6878      	ldr	r0, [r7, #4]
 8008f18:	f000 fa23 	bl	8009362 <HAL_TIM_IC_CaptureCallback>
 8008f1c:	e005      	b.n	8008f2a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f1e:	6878      	ldr	r0, [r7, #4]
 8008f20:	f000 fa15 	bl	800934e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f24:	6878      	ldr	r0, [r7, #4]
 8008f26:	f000 fa26 	bl	8009376 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	2200      	movs	r2, #0
 8008f2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	691b      	ldr	r3, [r3, #16]
 8008f36:	f003 0310 	and.w	r3, r3, #16
 8008f3a:	2b10      	cmp	r3, #16
 8008f3c:	d122      	bne.n	8008f84 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	68db      	ldr	r3, [r3, #12]
 8008f44:	f003 0310 	and.w	r3, r3, #16
 8008f48:	2b10      	cmp	r3, #16
 8008f4a:	d11b      	bne.n	8008f84 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	f06f 0210 	mvn.w	r2, #16
 8008f54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	2208      	movs	r2, #8
 8008f5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	69db      	ldr	r3, [r3, #28]
 8008f62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d003      	beq.n	8008f72 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008f6a:	6878      	ldr	r0, [r7, #4]
 8008f6c:	f000 f9f9 	bl	8009362 <HAL_TIM_IC_CaptureCallback>
 8008f70:	e005      	b.n	8008f7e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f72:	6878      	ldr	r0, [r7, #4]
 8008f74:	f000 f9eb 	bl	800934e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f78:	6878      	ldr	r0, [r7, #4]
 8008f7a:	f000 f9fc 	bl	8009376 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2200      	movs	r2, #0
 8008f82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	691b      	ldr	r3, [r3, #16]
 8008f8a:	f003 0301 	and.w	r3, r3, #1
 8008f8e:	2b01      	cmp	r3, #1
 8008f90:	d10e      	bne.n	8008fb0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	68db      	ldr	r3, [r3, #12]
 8008f98:	f003 0301 	and.w	r3, r3, #1
 8008f9c:	2b01      	cmp	r3, #1
 8008f9e:	d107      	bne.n	8008fb0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	f06f 0201 	mvn.w	r2, #1
 8008fa8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008faa:	6878      	ldr	r0, [r7, #4]
 8008fac:	f7f8 f976 	bl	800129c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	691b      	ldr	r3, [r3, #16]
 8008fb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008fba:	2b80      	cmp	r3, #128	; 0x80
 8008fbc:	d10e      	bne.n	8008fdc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	68db      	ldr	r3, [r3, #12]
 8008fc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008fc8:	2b80      	cmp	r3, #128	; 0x80
 8008fca:	d107      	bne.n	8008fdc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008fd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008fd6:	6878      	ldr	r0, [r7, #4]
 8008fd8:	f000 fd26 	bl	8009a28 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	691b      	ldr	r3, [r3, #16]
 8008fe2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fe6:	2b40      	cmp	r3, #64	; 0x40
 8008fe8:	d10e      	bne.n	8009008 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	68db      	ldr	r3, [r3, #12]
 8008ff0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ff4:	2b40      	cmp	r3, #64	; 0x40
 8008ff6:	d107      	bne.n	8009008 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009000:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009002:	6878      	ldr	r0, [r7, #4]
 8009004:	f000 f9c1 	bl	800938a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	691b      	ldr	r3, [r3, #16]
 800900e:	f003 0320 	and.w	r3, r3, #32
 8009012:	2b20      	cmp	r3, #32
 8009014:	d10e      	bne.n	8009034 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	68db      	ldr	r3, [r3, #12]
 800901c:	f003 0320 	and.w	r3, r3, #32
 8009020:	2b20      	cmp	r3, #32
 8009022:	d107      	bne.n	8009034 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	f06f 0220 	mvn.w	r2, #32
 800902c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800902e:	6878      	ldr	r0, [r7, #4]
 8009030:	f000 fcf0 	bl	8009a14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009034:	bf00      	nop
 8009036:	3708      	adds	r7, #8
 8009038:	46bd      	mov	sp, r7
 800903a:	bd80      	pop	{r7, pc}

0800903c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b086      	sub	sp, #24
 8009040:	af00      	add	r7, sp, #0
 8009042:	60f8      	str	r0, [r7, #12]
 8009044:	60b9      	str	r1, [r7, #8]
 8009046:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009048:	2300      	movs	r3, #0
 800904a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009052:	2b01      	cmp	r3, #1
 8009054:	d101      	bne.n	800905a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009056:	2302      	movs	r3, #2
 8009058:	e0ae      	b.n	80091b8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	2201      	movs	r2, #1
 800905e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	2b0c      	cmp	r3, #12
 8009066:	f200 809f 	bhi.w	80091a8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800906a:	a201      	add	r2, pc, #4	; (adr r2, 8009070 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800906c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009070:	080090a5 	.word	0x080090a5
 8009074:	080091a9 	.word	0x080091a9
 8009078:	080091a9 	.word	0x080091a9
 800907c:	080091a9 	.word	0x080091a9
 8009080:	080090e5 	.word	0x080090e5
 8009084:	080091a9 	.word	0x080091a9
 8009088:	080091a9 	.word	0x080091a9
 800908c:	080091a9 	.word	0x080091a9
 8009090:	08009127 	.word	0x08009127
 8009094:	080091a9 	.word	0x080091a9
 8009098:	080091a9 	.word	0x080091a9
 800909c:	080091a9 	.word	0x080091a9
 80090a0:	08009167 	.word	0x08009167
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	68b9      	ldr	r1, [r7, #8]
 80090aa:	4618      	mov	r0, r3
 80090ac:	f000 f9f8 	bl	80094a0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	699a      	ldr	r2, [r3, #24]
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	f042 0208 	orr.w	r2, r2, #8
 80090be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	699a      	ldr	r2, [r3, #24]
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	f022 0204 	bic.w	r2, r2, #4
 80090ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	6999      	ldr	r1, [r3, #24]
 80090d6:	68bb      	ldr	r3, [r7, #8]
 80090d8:	691a      	ldr	r2, [r3, #16]
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	430a      	orrs	r2, r1
 80090e0:	619a      	str	r2, [r3, #24]
      break;
 80090e2:	e064      	b.n	80091ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	68b9      	ldr	r1, [r7, #8]
 80090ea:	4618      	mov	r0, r3
 80090ec:	f000 fa3e 	bl	800956c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	699a      	ldr	r2, [r3, #24]
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80090fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	699a      	ldr	r2, [r3, #24]
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800910e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	6999      	ldr	r1, [r3, #24]
 8009116:	68bb      	ldr	r3, [r7, #8]
 8009118:	691b      	ldr	r3, [r3, #16]
 800911a:	021a      	lsls	r2, r3, #8
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	430a      	orrs	r2, r1
 8009122:	619a      	str	r2, [r3, #24]
      break;
 8009124:	e043      	b.n	80091ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	68b9      	ldr	r1, [r7, #8]
 800912c:	4618      	mov	r0, r3
 800912e:	f000 fa89 	bl	8009644 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	69da      	ldr	r2, [r3, #28]
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	f042 0208 	orr.w	r2, r2, #8
 8009140:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	69da      	ldr	r2, [r3, #28]
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	f022 0204 	bic.w	r2, r2, #4
 8009150:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	69d9      	ldr	r1, [r3, #28]
 8009158:	68bb      	ldr	r3, [r7, #8]
 800915a:	691a      	ldr	r2, [r3, #16]
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	430a      	orrs	r2, r1
 8009162:	61da      	str	r2, [r3, #28]
      break;
 8009164:	e023      	b.n	80091ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	68b9      	ldr	r1, [r7, #8]
 800916c:	4618      	mov	r0, r3
 800916e:	f000 fad3 	bl	8009718 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	69da      	ldr	r2, [r3, #28]
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009180:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	69da      	ldr	r2, [r3, #28]
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009190:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	69d9      	ldr	r1, [r3, #28]
 8009198:	68bb      	ldr	r3, [r7, #8]
 800919a:	691b      	ldr	r3, [r3, #16]
 800919c:	021a      	lsls	r2, r3, #8
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	430a      	orrs	r2, r1
 80091a4:	61da      	str	r2, [r3, #28]
      break;
 80091a6:	e002      	b.n	80091ae <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80091a8:	2301      	movs	r3, #1
 80091aa:	75fb      	strb	r3, [r7, #23]
      break;
 80091ac:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	2200      	movs	r2, #0
 80091b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80091b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80091b8:	4618      	mov	r0, r3
 80091ba:	3718      	adds	r7, #24
 80091bc:	46bd      	mov	sp, r7
 80091be:	bd80      	pop	{r7, pc}

080091c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b084      	sub	sp, #16
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	6078      	str	r0, [r7, #4]
 80091c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80091ca:	2300      	movs	r3, #0
 80091cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80091d4:	2b01      	cmp	r3, #1
 80091d6:	d101      	bne.n	80091dc <HAL_TIM_ConfigClockSource+0x1c>
 80091d8:	2302      	movs	r3, #2
 80091da:	e0b4      	b.n	8009346 <HAL_TIM_ConfigClockSource+0x186>
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	2201      	movs	r2, #1
 80091e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	2202      	movs	r2, #2
 80091e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	689b      	ldr	r3, [r3, #8]
 80091f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80091f4:	68bb      	ldr	r3, [r7, #8]
 80091f6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80091fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80091fc:	68bb      	ldr	r3, [r7, #8]
 80091fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009202:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	68ba      	ldr	r2, [r7, #8]
 800920a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800920c:	683b      	ldr	r3, [r7, #0]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009214:	d03e      	beq.n	8009294 <HAL_TIM_ConfigClockSource+0xd4>
 8009216:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800921a:	f200 8087 	bhi.w	800932c <HAL_TIM_ConfigClockSource+0x16c>
 800921e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009222:	f000 8086 	beq.w	8009332 <HAL_TIM_ConfigClockSource+0x172>
 8009226:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800922a:	d87f      	bhi.n	800932c <HAL_TIM_ConfigClockSource+0x16c>
 800922c:	2b70      	cmp	r3, #112	; 0x70
 800922e:	d01a      	beq.n	8009266 <HAL_TIM_ConfigClockSource+0xa6>
 8009230:	2b70      	cmp	r3, #112	; 0x70
 8009232:	d87b      	bhi.n	800932c <HAL_TIM_ConfigClockSource+0x16c>
 8009234:	2b60      	cmp	r3, #96	; 0x60
 8009236:	d050      	beq.n	80092da <HAL_TIM_ConfigClockSource+0x11a>
 8009238:	2b60      	cmp	r3, #96	; 0x60
 800923a:	d877      	bhi.n	800932c <HAL_TIM_ConfigClockSource+0x16c>
 800923c:	2b50      	cmp	r3, #80	; 0x50
 800923e:	d03c      	beq.n	80092ba <HAL_TIM_ConfigClockSource+0xfa>
 8009240:	2b50      	cmp	r3, #80	; 0x50
 8009242:	d873      	bhi.n	800932c <HAL_TIM_ConfigClockSource+0x16c>
 8009244:	2b40      	cmp	r3, #64	; 0x40
 8009246:	d058      	beq.n	80092fa <HAL_TIM_ConfigClockSource+0x13a>
 8009248:	2b40      	cmp	r3, #64	; 0x40
 800924a:	d86f      	bhi.n	800932c <HAL_TIM_ConfigClockSource+0x16c>
 800924c:	2b30      	cmp	r3, #48	; 0x30
 800924e:	d064      	beq.n	800931a <HAL_TIM_ConfigClockSource+0x15a>
 8009250:	2b30      	cmp	r3, #48	; 0x30
 8009252:	d86b      	bhi.n	800932c <HAL_TIM_ConfigClockSource+0x16c>
 8009254:	2b20      	cmp	r3, #32
 8009256:	d060      	beq.n	800931a <HAL_TIM_ConfigClockSource+0x15a>
 8009258:	2b20      	cmp	r3, #32
 800925a:	d867      	bhi.n	800932c <HAL_TIM_ConfigClockSource+0x16c>
 800925c:	2b00      	cmp	r3, #0
 800925e:	d05c      	beq.n	800931a <HAL_TIM_ConfigClockSource+0x15a>
 8009260:	2b10      	cmp	r3, #16
 8009262:	d05a      	beq.n	800931a <HAL_TIM_ConfigClockSource+0x15a>
 8009264:	e062      	b.n	800932c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	6818      	ldr	r0, [r3, #0]
 800926a:	683b      	ldr	r3, [r7, #0]
 800926c:	6899      	ldr	r1, [r3, #8]
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	685a      	ldr	r2, [r3, #4]
 8009272:	683b      	ldr	r3, [r7, #0]
 8009274:	68db      	ldr	r3, [r3, #12]
 8009276:	f000 fb19 	bl	80098ac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	689b      	ldr	r3, [r3, #8]
 8009280:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009282:	68bb      	ldr	r3, [r7, #8]
 8009284:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009288:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	68ba      	ldr	r2, [r7, #8]
 8009290:	609a      	str	r2, [r3, #8]
      break;
 8009292:	e04f      	b.n	8009334 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	6818      	ldr	r0, [r3, #0]
 8009298:	683b      	ldr	r3, [r7, #0]
 800929a:	6899      	ldr	r1, [r3, #8]
 800929c:	683b      	ldr	r3, [r7, #0]
 800929e:	685a      	ldr	r2, [r3, #4]
 80092a0:	683b      	ldr	r3, [r7, #0]
 80092a2:	68db      	ldr	r3, [r3, #12]
 80092a4:	f000 fb02 	bl	80098ac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	689a      	ldr	r2, [r3, #8]
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80092b6:	609a      	str	r2, [r3, #8]
      break;
 80092b8:	e03c      	b.n	8009334 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	6818      	ldr	r0, [r3, #0]
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	6859      	ldr	r1, [r3, #4]
 80092c2:	683b      	ldr	r3, [r7, #0]
 80092c4:	68db      	ldr	r3, [r3, #12]
 80092c6:	461a      	mov	r2, r3
 80092c8:	f000 fa76 	bl	80097b8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	2150      	movs	r1, #80	; 0x50
 80092d2:	4618      	mov	r0, r3
 80092d4:	f000 facf 	bl	8009876 <TIM_ITRx_SetConfig>
      break;
 80092d8:	e02c      	b.n	8009334 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	6818      	ldr	r0, [r3, #0]
 80092de:	683b      	ldr	r3, [r7, #0]
 80092e0:	6859      	ldr	r1, [r3, #4]
 80092e2:	683b      	ldr	r3, [r7, #0]
 80092e4:	68db      	ldr	r3, [r3, #12]
 80092e6:	461a      	mov	r2, r3
 80092e8:	f000 fa95 	bl	8009816 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	2160      	movs	r1, #96	; 0x60
 80092f2:	4618      	mov	r0, r3
 80092f4:	f000 fabf 	bl	8009876 <TIM_ITRx_SetConfig>
      break;
 80092f8:	e01c      	b.n	8009334 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	6818      	ldr	r0, [r3, #0]
 80092fe:	683b      	ldr	r3, [r7, #0]
 8009300:	6859      	ldr	r1, [r3, #4]
 8009302:	683b      	ldr	r3, [r7, #0]
 8009304:	68db      	ldr	r3, [r3, #12]
 8009306:	461a      	mov	r2, r3
 8009308:	f000 fa56 	bl	80097b8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	2140      	movs	r1, #64	; 0x40
 8009312:	4618      	mov	r0, r3
 8009314:	f000 faaf 	bl	8009876 <TIM_ITRx_SetConfig>
      break;
 8009318:	e00c      	b.n	8009334 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681a      	ldr	r2, [r3, #0]
 800931e:	683b      	ldr	r3, [r7, #0]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	4619      	mov	r1, r3
 8009324:	4610      	mov	r0, r2
 8009326:	f000 faa6 	bl	8009876 <TIM_ITRx_SetConfig>
      break;
 800932a:	e003      	b.n	8009334 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800932c:	2301      	movs	r3, #1
 800932e:	73fb      	strb	r3, [r7, #15]
      break;
 8009330:	e000      	b.n	8009334 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009332:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	2201      	movs	r2, #1
 8009338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	2200      	movs	r2, #0
 8009340:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009344:	7bfb      	ldrb	r3, [r7, #15]
}
 8009346:	4618      	mov	r0, r3
 8009348:	3710      	adds	r7, #16
 800934a:	46bd      	mov	sp, r7
 800934c:	bd80      	pop	{r7, pc}

0800934e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800934e:	b480      	push	{r7}
 8009350:	b083      	sub	sp, #12
 8009352:	af00      	add	r7, sp, #0
 8009354:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009356:	bf00      	nop
 8009358:	370c      	adds	r7, #12
 800935a:	46bd      	mov	sp, r7
 800935c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009360:	4770      	bx	lr

08009362 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009362:	b480      	push	{r7}
 8009364:	b083      	sub	sp, #12
 8009366:	af00      	add	r7, sp, #0
 8009368:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800936a:	bf00      	nop
 800936c:	370c      	adds	r7, #12
 800936e:	46bd      	mov	sp, r7
 8009370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009374:	4770      	bx	lr

08009376 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009376:	b480      	push	{r7}
 8009378:	b083      	sub	sp, #12
 800937a:	af00      	add	r7, sp, #0
 800937c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800937e:	bf00      	nop
 8009380:	370c      	adds	r7, #12
 8009382:	46bd      	mov	sp, r7
 8009384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009388:	4770      	bx	lr

0800938a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800938a:	b480      	push	{r7}
 800938c:	b083      	sub	sp, #12
 800938e:	af00      	add	r7, sp, #0
 8009390:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009392:	bf00      	nop
 8009394:	370c      	adds	r7, #12
 8009396:	46bd      	mov	sp, r7
 8009398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939c:	4770      	bx	lr
	...

080093a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80093a0:	b480      	push	{r7}
 80093a2:	b085      	sub	sp, #20
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
 80093a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	4a34      	ldr	r2, [pc, #208]	; (8009484 <TIM_Base_SetConfig+0xe4>)
 80093b4:	4293      	cmp	r3, r2
 80093b6:	d00f      	beq.n	80093d8 <TIM_Base_SetConfig+0x38>
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093be:	d00b      	beq.n	80093d8 <TIM_Base_SetConfig+0x38>
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	4a31      	ldr	r2, [pc, #196]	; (8009488 <TIM_Base_SetConfig+0xe8>)
 80093c4:	4293      	cmp	r3, r2
 80093c6:	d007      	beq.n	80093d8 <TIM_Base_SetConfig+0x38>
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	4a30      	ldr	r2, [pc, #192]	; (800948c <TIM_Base_SetConfig+0xec>)
 80093cc:	4293      	cmp	r3, r2
 80093ce:	d003      	beq.n	80093d8 <TIM_Base_SetConfig+0x38>
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	4a2f      	ldr	r2, [pc, #188]	; (8009490 <TIM_Base_SetConfig+0xf0>)
 80093d4:	4293      	cmp	r3, r2
 80093d6:	d108      	bne.n	80093ea <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	685b      	ldr	r3, [r3, #4]
 80093e4:	68fa      	ldr	r2, [r7, #12]
 80093e6:	4313      	orrs	r3, r2
 80093e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	4a25      	ldr	r2, [pc, #148]	; (8009484 <TIM_Base_SetConfig+0xe4>)
 80093ee:	4293      	cmp	r3, r2
 80093f0:	d01b      	beq.n	800942a <TIM_Base_SetConfig+0x8a>
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093f8:	d017      	beq.n	800942a <TIM_Base_SetConfig+0x8a>
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	4a22      	ldr	r2, [pc, #136]	; (8009488 <TIM_Base_SetConfig+0xe8>)
 80093fe:	4293      	cmp	r3, r2
 8009400:	d013      	beq.n	800942a <TIM_Base_SetConfig+0x8a>
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	4a21      	ldr	r2, [pc, #132]	; (800948c <TIM_Base_SetConfig+0xec>)
 8009406:	4293      	cmp	r3, r2
 8009408:	d00f      	beq.n	800942a <TIM_Base_SetConfig+0x8a>
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	4a20      	ldr	r2, [pc, #128]	; (8009490 <TIM_Base_SetConfig+0xf0>)
 800940e:	4293      	cmp	r3, r2
 8009410:	d00b      	beq.n	800942a <TIM_Base_SetConfig+0x8a>
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	4a1f      	ldr	r2, [pc, #124]	; (8009494 <TIM_Base_SetConfig+0xf4>)
 8009416:	4293      	cmp	r3, r2
 8009418:	d007      	beq.n	800942a <TIM_Base_SetConfig+0x8a>
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	4a1e      	ldr	r2, [pc, #120]	; (8009498 <TIM_Base_SetConfig+0xf8>)
 800941e:	4293      	cmp	r3, r2
 8009420:	d003      	beq.n	800942a <TIM_Base_SetConfig+0x8a>
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	4a1d      	ldr	r2, [pc, #116]	; (800949c <TIM_Base_SetConfig+0xfc>)
 8009426:	4293      	cmp	r3, r2
 8009428:	d108      	bne.n	800943c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009430:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009432:	683b      	ldr	r3, [r7, #0]
 8009434:	68db      	ldr	r3, [r3, #12]
 8009436:	68fa      	ldr	r2, [r7, #12]
 8009438:	4313      	orrs	r3, r2
 800943a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009442:	683b      	ldr	r3, [r7, #0]
 8009444:	695b      	ldr	r3, [r3, #20]
 8009446:	4313      	orrs	r3, r2
 8009448:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	68fa      	ldr	r2, [r7, #12]
 800944e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009450:	683b      	ldr	r3, [r7, #0]
 8009452:	689a      	ldr	r2, [r3, #8]
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009458:	683b      	ldr	r3, [r7, #0]
 800945a:	681a      	ldr	r2, [r3, #0]
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	4a08      	ldr	r2, [pc, #32]	; (8009484 <TIM_Base_SetConfig+0xe4>)
 8009464:	4293      	cmp	r3, r2
 8009466:	d103      	bne.n	8009470 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009468:	683b      	ldr	r3, [r7, #0]
 800946a:	691a      	ldr	r2, [r3, #16]
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	2201      	movs	r2, #1
 8009474:	615a      	str	r2, [r3, #20]
}
 8009476:	bf00      	nop
 8009478:	3714      	adds	r7, #20
 800947a:	46bd      	mov	sp, r7
 800947c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009480:	4770      	bx	lr
 8009482:	bf00      	nop
 8009484:	40010000 	.word	0x40010000
 8009488:	40000400 	.word	0x40000400
 800948c:	40000800 	.word	0x40000800
 8009490:	40000c00 	.word	0x40000c00
 8009494:	40014000 	.word	0x40014000
 8009498:	40014400 	.word	0x40014400
 800949c:	40014800 	.word	0x40014800

080094a0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80094a0:	b480      	push	{r7}
 80094a2:	b087      	sub	sp, #28
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	6078      	str	r0, [r7, #4]
 80094a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	6a1b      	ldr	r3, [r3, #32]
 80094ae:	f023 0201 	bic.w	r2, r3, #1
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	6a1b      	ldr	r3, [r3, #32]
 80094ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	685b      	ldr	r3, [r3, #4]
 80094c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	699b      	ldr	r3, [r3, #24]
 80094c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80094ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	f023 0303 	bic.w	r3, r3, #3
 80094d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80094d8:	683b      	ldr	r3, [r7, #0]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	68fa      	ldr	r2, [r7, #12]
 80094de:	4313      	orrs	r3, r2
 80094e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80094e2:	697b      	ldr	r3, [r7, #20]
 80094e4:	f023 0302 	bic.w	r3, r3, #2
 80094e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80094ea:	683b      	ldr	r3, [r7, #0]
 80094ec:	689b      	ldr	r3, [r3, #8]
 80094ee:	697a      	ldr	r2, [r7, #20]
 80094f0:	4313      	orrs	r3, r2
 80094f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	4a1c      	ldr	r2, [pc, #112]	; (8009568 <TIM_OC1_SetConfig+0xc8>)
 80094f8:	4293      	cmp	r3, r2
 80094fa:	d10c      	bne.n	8009516 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80094fc:	697b      	ldr	r3, [r7, #20]
 80094fe:	f023 0308 	bic.w	r3, r3, #8
 8009502:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009504:	683b      	ldr	r3, [r7, #0]
 8009506:	68db      	ldr	r3, [r3, #12]
 8009508:	697a      	ldr	r2, [r7, #20]
 800950a:	4313      	orrs	r3, r2
 800950c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800950e:	697b      	ldr	r3, [r7, #20]
 8009510:	f023 0304 	bic.w	r3, r3, #4
 8009514:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	4a13      	ldr	r2, [pc, #76]	; (8009568 <TIM_OC1_SetConfig+0xc8>)
 800951a:	4293      	cmp	r3, r2
 800951c:	d111      	bne.n	8009542 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800951e:	693b      	ldr	r3, [r7, #16]
 8009520:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009524:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009526:	693b      	ldr	r3, [r7, #16]
 8009528:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800952c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800952e:	683b      	ldr	r3, [r7, #0]
 8009530:	695b      	ldr	r3, [r3, #20]
 8009532:	693a      	ldr	r2, [r7, #16]
 8009534:	4313      	orrs	r3, r2
 8009536:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009538:	683b      	ldr	r3, [r7, #0]
 800953a:	699b      	ldr	r3, [r3, #24]
 800953c:	693a      	ldr	r2, [r7, #16]
 800953e:	4313      	orrs	r3, r2
 8009540:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	693a      	ldr	r2, [r7, #16]
 8009546:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	68fa      	ldr	r2, [r7, #12]
 800954c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800954e:	683b      	ldr	r3, [r7, #0]
 8009550:	685a      	ldr	r2, [r3, #4]
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	697a      	ldr	r2, [r7, #20]
 800955a:	621a      	str	r2, [r3, #32]
}
 800955c:	bf00      	nop
 800955e:	371c      	adds	r7, #28
 8009560:	46bd      	mov	sp, r7
 8009562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009566:	4770      	bx	lr
 8009568:	40010000 	.word	0x40010000

0800956c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800956c:	b480      	push	{r7}
 800956e:	b087      	sub	sp, #28
 8009570:	af00      	add	r7, sp, #0
 8009572:	6078      	str	r0, [r7, #4]
 8009574:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	6a1b      	ldr	r3, [r3, #32]
 800957a:	f023 0210 	bic.w	r2, r3, #16
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	6a1b      	ldr	r3, [r3, #32]
 8009586:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	685b      	ldr	r3, [r3, #4]
 800958c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	699b      	ldr	r3, [r3, #24]
 8009592:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800959a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80095a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80095a4:	683b      	ldr	r3, [r7, #0]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	021b      	lsls	r3, r3, #8
 80095aa:	68fa      	ldr	r2, [r7, #12]
 80095ac:	4313      	orrs	r3, r2
 80095ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80095b0:	697b      	ldr	r3, [r7, #20]
 80095b2:	f023 0320 	bic.w	r3, r3, #32
 80095b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	689b      	ldr	r3, [r3, #8]
 80095bc:	011b      	lsls	r3, r3, #4
 80095be:	697a      	ldr	r2, [r7, #20]
 80095c0:	4313      	orrs	r3, r2
 80095c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	4a1e      	ldr	r2, [pc, #120]	; (8009640 <TIM_OC2_SetConfig+0xd4>)
 80095c8:	4293      	cmp	r3, r2
 80095ca:	d10d      	bne.n	80095e8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80095cc:	697b      	ldr	r3, [r7, #20]
 80095ce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80095d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80095d4:	683b      	ldr	r3, [r7, #0]
 80095d6:	68db      	ldr	r3, [r3, #12]
 80095d8:	011b      	lsls	r3, r3, #4
 80095da:	697a      	ldr	r2, [r7, #20]
 80095dc:	4313      	orrs	r3, r2
 80095de:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80095e0:	697b      	ldr	r3, [r7, #20]
 80095e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80095e6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	4a15      	ldr	r2, [pc, #84]	; (8009640 <TIM_OC2_SetConfig+0xd4>)
 80095ec:	4293      	cmp	r3, r2
 80095ee:	d113      	bne.n	8009618 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80095f0:	693b      	ldr	r3, [r7, #16]
 80095f2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80095f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80095f8:	693b      	ldr	r3, [r7, #16]
 80095fa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80095fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009600:	683b      	ldr	r3, [r7, #0]
 8009602:	695b      	ldr	r3, [r3, #20]
 8009604:	009b      	lsls	r3, r3, #2
 8009606:	693a      	ldr	r2, [r7, #16]
 8009608:	4313      	orrs	r3, r2
 800960a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800960c:	683b      	ldr	r3, [r7, #0]
 800960e:	699b      	ldr	r3, [r3, #24]
 8009610:	009b      	lsls	r3, r3, #2
 8009612:	693a      	ldr	r2, [r7, #16]
 8009614:	4313      	orrs	r3, r2
 8009616:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	693a      	ldr	r2, [r7, #16]
 800961c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	68fa      	ldr	r2, [r7, #12]
 8009622:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009624:	683b      	ldr	r3, [r7, #0]
 8009626:	685a      	ldr	r2, [r3, #4]
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	697a      	ldr	r2, [r7, #20]
 8009630:	621a      	str	r2, [r3, #32]
}
 8009632:	bf00      	nop
 8009634:	371c      	adds	r7, #28
 8009636:	46bd      	mov	sp, r7
 8009638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963c:	4770      	bx	lr
 800963e:	bf00      	nop
 8009640:	40010000 	.word	0x40010000

08009644 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009644:	b480      	push	{r7}
 8009646:	b087      	sub	sp, #28
 8009648:	af00      	add	r7, sp, #0
 800964a:	6078      	str	r0, [r7, #4]
 800964c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	6a1b      	ldr	r3, [r3, #32]
 8009652:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	6a1b      	ldr	r3, [r3, #32]
 800965e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	685b      	ldr	r3, [r3, #4]
 8009664:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	69db      	ldr	r3, [r3, #28]
 800966a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009672:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	f023 0303 	bic.w	r3, r3, #3
 800967a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800967c:	683b      	ldr	r3, [r7, #0]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	68fa      	ldr	r2, [r7, #12]
 8009682:	4313      	orrs	r3, r2
 8009684:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009686:	697b      	ldr	r3, [r7, #20]
 8009688:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800968c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800968e:	683b      	ldr	r3, [r7, #0]
 8009690:	689b      	ldr	r3, [r3, #8]
 8009692:	021b      	lsls	r3, r3, #8
 8009694:	697a      	ldr	r2, [r7, #20]
 8009696:	4313      	orrs	r3, r2
 8009698:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	4a1d      	ldr	r2, [pc, #116]	; (8009714 <TIM_OC3_SetConfig+0xd0>)
 800969e:	4293      	cmp	r3, r2
 80096a0:	d10d      	bne.n	80096be <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80096a2:	697b      	ldr	r3, [r7, #20]
 80096a4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80096a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80096aa:	683b      	ldr	r3, [r7, #0]
 80096ac:	68db      	ldr	r3, [r3, #12]
 80096ae:	021b      	lsls	r3, r3, #8
 80096b0:	697a      	ldr	r2, [r7, #20]
 80096b2:	4313      	orrs	r3, r2
 80096b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80096b6:	697b      	ldr	r3, [r7, #20]
 80096b8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80096bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	4a14      	ldr	r2, [pc, #80]	; (8009714 <TIM_OC3_SetConfig+0xd0>)
 80096c2:	4293      	cmp	r3, r2
 80096c4:	d113      	bne.n	80096ee <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80096c6:	693b      	ldr	r3, [r7, #16]
 80096c8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80096cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80096ce:	693b      	ldr	r3, [r7, #16]
 80096d0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80096d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80096d6:	683b      	ldr	r3, [r7, #0]
 80096d8:	695b      	ldr	r3, [r3, #20]
 80096da:	011b      	lsls	r3, r3, #4
 80096dc:	693a      	ldr	r2, [r7, #16]
 80096de:	4313      	orrs	r3, r2
 80096e0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80096e2:	683b      	ldr	r3, [r7, #0]
 80096e4:	699b      	ldr	r3, [r3, #24]
 80096e6:	011b      	lsls	r3, r3, #4
 80096e8:	693a      	ldr	r2, [r7, #16]
 80096ea:	4313      	orrs	r3, r2
 80096ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	693a      	ldr	r2, [r7, #16]
 80096f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	68fa      	ldr	r2, [r7, #12]
 80096f8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80096fa:	683b      	ldr	r3, [r7, #0]
 80096fc:	685a      	ldr	r2, [r3, #4]
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	697a      	ldr	r2, [r7, #20]
 8009706:	621a      	str	r2, [r3, #32]
}
 8009708:	bf00      	nop
 800970a:	371c      	adds	r7, #28
 800970c:	46bd      	mov	sp, r7
 800970e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009712:	4770      	bx	lr
 8009714:	40010000 	.word	0x40010000

08009718 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009718:	b480      	push	{r7}
 800971a:	b087      	sub	sp, #28
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
 8009720:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	6a1b      	ldr	r3, [r3, #32]
 8009726:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	6a1b      	ldr	r3, [r3, #32]
 8009732:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	685b      	ldr	r3, [r3, #4]
 8009738:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	69db      	ldr	r3, [r3, #28]
 800973e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009746:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800974e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009750:	683b      	ldr	r3, [r7, #0]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	021b      	lsls	r3, r3, #8
 8009756:	68fa      	ldr	r2, [r7, #12]
 8009758:	4313      	orrs	r3, r2
 800975a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800975c:	693b      	ldr	r3, [r7, #16]
 800975e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009762:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009764:	683b      	ldr	r3, [r7, #0]
 8009766:	689b      	ldr	r3, [r3, #8]
 8009768:	031b      	lsls	r3, r3, #12
 800976a:	693a      	ldr	r2, [r7, #16]
 800976c:	4313      	orrs	r3, r2
 800976e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	4a10      	ldr	r2, [pc, #64]	; (80097b4 <TIM_OC4_SetConfig+0x9c>)
 8009774:	4293      	cmp	r3, r2
 8009776:	d109      	bne.n	800978c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009778:	697b      	ldr	r3, [r7, #20]
 800977a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800977e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	695b      	ldr	r3, [r3, #20]
 8009784:	019b      	lsls	r3, r3, #6
 8009786:	697a      	ldr	r2, [r7, #20]
 8009788:	4313      	orrs	r3, r2
 800978a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	697a      	ldr	r2, [r7, #20]
 8009790:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	68fa      	ldr	r2, [r7, #12]
 8009796:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009798:	683b      	ldr	r3, [r7, #0]
 800979a:	685a      	ldr	r2, [r3, #4]
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	693a      	ldr	r2, [r7, #16]
 80097a4:	621a      	str	r2, [r3, #32]
}
 80097a6:	bf00      	nop
 80097a8:	371c      	adds	r7, #28
 80097aa:	46bd      	mov	sp, r7
 80097ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b0:	4770      	bx	lr
 80097b2:	bf00      	nop
 80097b4:	40010000 	.word	0x40010000

080097b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80097b8:	b480      	push	{r7}
 80097ba:	b087      	sub	sp, #28
 80097bc:	af00      	add	r7, sp, #0
 80097be:	60f8      	str	r0, [r7, #12]
 80097c0:	60b9      	str	r1, [r7, #8]
 80097c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	6a1b      	ldr	r3, [r3, #32]
 80097c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	6a1b      	ldr	r3, [r3, #32]
 80097ce:	f023 0201 	bic.w	r2, r3, #1
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	699b      	ldr	r3, [r3, #24]
 80097da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80097dc:	693b      	ldr	r3, [r7, #16]
 80097de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80097e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	011b      	lsls	r3, r3, #4
 80097e8:	693a      	ldr	r2, [r7, #16]
 80097ea:	4313      	orrs	r3, r2
 80097ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80097ee:	697b      	ldr	r3, [r7, #20]
 80097f0:	f023 030a 	bic.w	r3, r3, #10
 80097f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80097f6:	697a      	ldr	r2, [r7, #20]
 80097f8:	68bb      	ldr	r3, [r7, #8]
 80097fa:	4313      	orrs	r3, r2
 80097fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	693a      	ldr	r2, [r7, #16]
 8009802:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	697a      	ldr	r2, [r7, #20]
 8009808:	621a      	str	r2, [r3, #32]
}
 800980a:	bf00      	nop
 800980c:	371c      	adds	r7, #28
 800980e:	46bd      	mov	sp, r7
 8009810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009814:	4770      	bx	lr

08009816 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009816:	b480      	push	{r7}
 8009818:	b087      	sub	sp, #28
 800981a:	af00      	add	r7, sp, #0
 800981c:	60f8      	str	r0, [r7, #12]
 800981e:	60b9      	str	r1, [r7, #8]
 8009820:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	6a1b      	ldr	r3, [r3, #32]
 8009826:	f023 0210 	bic.w	r2, r3, #16
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	699b      	ldr	r3, [r3, #24]
 8009832:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	6a1b      	ldr	r3, [r3, #32]
 8009838:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800983a:	697b      	ldr	r3, [r7, #20]
 800983c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009840:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	031b      	lsls	r3, r3, #12
 8009846:	697a      	ldr	r2, [r7, #20]
 8009848:	4313      	orrs	r3, r2
 800984a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800984c:	693b      	ldr	r3, [r7, #16]
 800984e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009852:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009854:	68bb      	ldr	r3, [r7, #8]
 8009856:	011b      	lsls	r3, r3, #4
 8009858:	693a      	ldr	r2, [r7, #16]
 800985a:	4313      	orrs	r3, r2
 800985c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	697a      	ldr	r2, [r7, #20]
 8009862:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	693a      	ldr	r2, [r7, #16]
 8009868:	621a      	str	r2, [r3, #32]
}
 800986a:	bf00      	nop
 800986c:	371c      	adds	r7, #28
 800986e:	46bd      	mov	sp, r7
 8009870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009874:	4770      	bx	lr

08009876 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009876:	b480      	push	{r7}
 8009878:	b085      	sub	sp, #20
 800987a:	af00      	add	r7, sp, #0
 800987c:	6078      	str	r0, [r7, #4]
 800987e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	689b      	ldr	r3, [r3, #8]
 8009884:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800988c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800988e:	683a      	ldr	r2, [r7, #0]
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	4313      	orrs	r3, r2
 8009894:	f043 0307 	orr.w	r3, r3, #7
 8009898:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	68fa      	ldr	r2, [r7, #12]
 800989e:	609a      	str	r2, [r3, #8]
}
 80098a0:	bf00      	nop
 80098a2:	3714      	adds	r7, #20
 80098a4:	46bd      	mov	sp, r7
 80098a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098aa:	4770      	bx	lr

080098ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80098ac:	b480      	push	{r7}
 80098ae:	b087      	sub	sp, #28
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	60f8      	str	r0, [r7, #12]
 80098b4:	60b9      	str	r1, [r7, #8]
 80098b6:	607a      	str	r2, [r7, #4]
 80098b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	689b      	ldr	r3, [r3, #8]
 80098be:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80098c0:	697b      	ldr	r3, [r7, #20]
 80098c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80098c6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80098c8:	683b      	ldr	r3, [r7, #0]
 80098ca:	021a      	lsls	r2, r3, #8
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	431a      	orrs	r2, r3
 80098d0:	68bb      	ldr	r3, [r7, #8]
 80098d2:	4313      	orrs	r3, r2
 80098d4:	697a      	ldr	r2, [r7, #20]
 80098d6:	4313      	orrs	r3, r2
 80098d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	697a      	ldr	r2, [r7, #20]
 80098de:	609a      	str	r2, [r3, #8]
}
 80098e0:	bf00      	nop
 80098e2:	371c      	adds	r7, #28
 80098e4:	46bd      	mov	sp, r7
 80098e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ea:	4770      	bx	lr

080098ec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80098ec:	b480      	push	{r7}
 80098ee:	b087      	sub	sp, #28
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	60f8      	str	r0, [r7, #12]
 80098f4:	60b9      	str	r1, [r7, #8]
 80098f6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80098f8:	68bb      	ldr	r3, [r7, #8]
 80098fa:	f003 031f 	and.w	r3, r3, #31
 80098fe:	2201      	movs	r2, #1
 8009900:	fa02 f303 	lsl.w	r3, r2, r3
 8009904:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	6a1a      	ldr	r2, [r3, #32]
 800990a:	697b      	ldr	r3, [r7, #20]
 800990c:	43db      	mvns	r3, r3
 800990e:	401a      	ands	r2, r3
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	6a1a      	ldr	r2, [r3, #32]
 8009918:	68bb      	ldr	r3, [r7, #8]
 800991a:	f003 031f 	and.w	r3, r3, #31
 800991e:	6879      	ldr	r1, [r7, #4]
 8009920:	fa01 f303 	lsl.w	r3, r1, r3
 8009924:	431a      	orrs	r2, r3
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	621a      	str	r2, [r3, #32]
}
 800992a:	bf00      	nop
 800992c:	371c      	adds	r7, #28
 800992e:	46bd      	mov	sp, r7
 8009930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009934:	4770      	bx	lr
	...

08009938 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009938:	b480      	push	{r7}
 800993a:	b085      	sub	sp, #20
 800993c:	af00      	add	r7, sp, #0
 800993e:	6078      	str	r0, [r7, #4]
 8009940:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009948:	2b01      	cmp	r3, #1
 800994a:	d101      	bne.n	8009950 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800994c:	2302      	movs	r3, #2
 800994e:	e050      	b.n	80099f2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	2201      	movs	r2, #1
 8009954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	2202      	movs	r2, #2
 800995c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	685b      	ldr	r3, [r3, #4]
 8009966:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	689b      	ldr	r3, [r3, #8]
 800996e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009976:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009978:	683b      	ldr	r3, [r7, #0]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	68fa      	ldr	r2, [r7, #12]
 800997e:	4313      	orrs	r3, r2
 8009980:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	68fa      	ldr	r2, [r7, #12]
 8009988:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	4a1c      	ldr	r2, [pc, #112]	; (8009a00 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009990:	4293      	cmp	r3, r2
 8009992:	d018      	beq.n	80099c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800999c:	d013      	beq.n	80099c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	4a18      	ldr	r2, [pc, #96]	; (8009a04 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80099a4:	4293      	cmp	r3, r2
 80099a6:	d00e      	beq.n	80099c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	4a16      	ldr	r2, [pc, #88]	; (8009a08 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80099ae:	4293      	cmp	r3, r2
 80099b0:	d009      	beq.n	80099c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	4a15      	ldr	r2, [pc, #84]	; (8009a0c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80099b8:	4293      	cmp	r3, r2
 80099ba:	d004      	beq.n	80099c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	4a13      	ldr	r2, [pc, #76]	; (8009a10 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80099c2:	4293      	cmp	r3, r2
 80099c4:	d10c      	bne.n	80099e0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80099c6:	68bb      	ldr	r3, [r7, #8]
 80099c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80099cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80099ce:	683b      	ldr	r3, [r7, #0]
 80099d0:	685b      	ldr	r3, [r3, #4]
 80099d2:	68ba      	ldr	r2, [r7, #8]
 80099d4:	4313      	orrs	r3, r2
 80099d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	68ba      	ldr	r2, [r7, #8]
 80099de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2201      	movs	r2, #1
 80099e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	2200      	movs	r2, #0
 80099ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80099f0:	2300      	movs	r3, #0
}
 80099f2:	4618      	mov	r0, r3
 80099f4:	3714      	adds	r7, #20
 80099f6:	46bd      	mov	sp, r7
 80099f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fc:	4770      	bx	lr
 80099fe:	bf00      	nop
 8009a00:	40010000 	.word	0x40010000
 8009a04:	40000400 	.word	0x40000400
 8009a08:	40000800 	.word	0x40000800
 8009a0c:	40000c00 	.word	0x40000c00
 8009a10:	40014000 	.word	0x40014000

08009a14 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009a14:	b480      	push	{r7}
 8009a16:	b083      	sub	sp, #12
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009a1c:	bf00      	nop
 8009a1e:	370c      	adds	r7, #12
 8009a20:	46bd      	mov	sp, r7
 8009a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a26:	4770      	bx	lr

08009a28 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009a28:	b480      	push	{r7}
 8009a2a:	b083      	sub	sp, #12
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009a30:	bf00      	nop
 8009a32:	370c      	adds	r7, #12
 8009a34:	46bd      	mov	sp, r7
 8009a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a3a:	4770      	bx	lr

08009a3c <arm_sin_f32>:
 8009a3c:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8009ab8 <arm_sin_f32+0x7c>
 8009a40:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009a44:	ee20 7a07 	vmul.f32	s14, s0, s14
 8009a48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a4c:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8009a50:	d42c      	bmi.n	8009aac <arm_sin_f32+0x70>
 8009a52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009a56:	eddf 6a19 	vldr	s13, [pc, #100]	; 8009abc <arm_sin_f32+0x80>
 8009a5a:	4a19      	ldr	r2, [pc, #100]	; (8009ac0 <arm_sin_f32+0x84>)
 8009a5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009a60:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8009a64:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8009a68:	eef4 7ae6 	vcmpe.f32	s15, s13
 8009a6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a70:	bfa8      	it	ge
 8009a72:	ee77 7ae6 	vsubge.f32	s15, s15, s13
 8009a76:	eebc 7ae7 	vcvt.u32.f32	s14, s15
 8009a7a:	ee17 3a10 	vmov	r3, s14
 8009a7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a82:	ee07 3a10 	vmov	s14, r3
 8009a86:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8009a8a:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8009a8e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009a92:	edd1 6a01 	vldr	s13, [r1, #4]
 8009a96:	ee30 7a67 	vsub.f32	s14, s0, s15
 8009a9a:	ed91 0a00 	vldr	s0, [r1]
 8009a9e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8009aa2:	ee27 0a00 	vmul.f32	s0, s14, s0
 8009aa6:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009aaa:	4770      	bx	lr
 8009aac:	ee17 3a90 	vmov	r3, s15
 8009ab0:	3b01      	subs	r3, #1
 8009ab2:	ee07 3a90 	vmov	s15, r3
 8009ab6:	e7cc      	b.n	8009a52 <arm_sin_f32+0x16>
 8009ab8:	3e22f983 	.word	0x3e22f983
 8009abc:	44000000 	.word	0x44000000
 8009ac0:	0800a8f4 	.word	0x0800a8f4

08009ac4 <atoi>:
 8009ac4:	220a      	movs	r2, #10
 8009ac6:	2100      	movs	r1, #0
 8009ac8:	f000 b8d6 	b.w	8009c78 <strtol>

08009acc <__errno>:
 8009acc:	4b01      	ldr	r3, [pc, #4]	; (8009ad4 <__errno+0x8>)
 8009ace:	6818      	ldr	r0, [r3, #0]
 8009ad0:	4770      	bx	lr
 8009ad2:	bf00      	nop
 8009ad4:	20000704 	.word	0x20000704

08009ad8 <__libc_init_array>:
 8009ad8:	b570      	push	{r4, r5, r6, lr}
 8009ada:	4d0d      	ldr	r5, [pc, #52]	; (8009b10 <__libc_init_array+0x38>)
 8009adc:	4c0d      	ldr	r4, [pc, #52]	; (8009b14 <__libc_init_array+0x3c>)
 8009ade:	1b64      	subs	r4, r4, r5
 8009ae0:	10a4      	asrs	r4, r4, #2
 8009ae2:	2600      	movs	r6, #0
 8009ae4:	42a6      	cmp	r6, r4
 8009ae6:	d109      	bne.n	8009afc <__libc_init_array+0x24>
 8009ae8:	4d0b      	ldr	r5, [pc, #44]	; (8009b18 <__libc_init_array+0x40>)
 8009aea:	4c0c      	ldr	r4, [pc, #48]	; (8009b1c <__libc_init_array+0x44>)
 8009aec:	f000 f8ce 	bl	8009c8c <_init>
 8009af0:	1b64      	subs	r4, r4, r5
 8009af2:	10a4      	asrs	r4, r4, #2
 8009af4:	2600      	movs	r6, #0
 8009af6:	42a6      	cmp	r6, r4
 8009af8:	d105      	bne.n	8009b06 <__libc_init_array+0x2e>
 8009afa:	bd70      	pop	{r4, r5, r6, pc}
 8009afc:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b00:	4798      	blx	r3
 8009b02:	3601      	adds	r6, #1
 8009b04:	e7ee      	b.n	8009ae4 <__libc_init_array+0xc>
 8009b06:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b0a:	4798      	blx	r3
 8009b0c:	3601      	adds	r6, #1
 8009b0e:	e7f2      	b.n	8009af6 <__libc_init_array+0x1e>
 8009b10:	0800b204 	.word	0x0800b204
 8009b14:	0800b204 	.word	0x0800b204
 8009b18:	0800b204 	.word	0x0800b204
 8009b1c:	0800b208 	.word	0x0800b208

08009b20 <memcpy>:
 8009b20:	440a      	add	r2, r1
 8009b22:	4291      	cmp	r1, r2
 8009b24:	f100 33ff 	add.w	r3, r0, #4294967295
 8009b28:	d100      	bne.n	8009b2c <memcpy+0xc>
 8009b2a:	4770      	bx	lr
 8009b2c:	b510      	push	{r4, lr}
 8009b2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b32:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009b36:	4291      	cmp	r1, r2
 8009b38:	d1f9      	bne.n	8009b2e <memcpy+0xe>
 8009b3a:	bd10      	pop	{r4, pc}

08009b3c <memset>:
 8009b3c:	4402      	add	r2, r0
 8009b3e:	4603      	mov	r3, r0
 8009b40:	4293      	cmp	r3, r2
 8009b42:	d100      	bne.n	8009b46 <memset+0xa>
 8009b44:	4770      	bx	lr
 8009b46:	f803 1b01 	strb.w	r1, [r3], #1
 8009b4a:	e7f9      	b.n	8009b40 <memset+0x4>

08009b4c <strncmp>:
 8009b4c:	b510      	push	{r4, lr}
 8009b4e:	b17a      	cbz	r2, 8009b70 <strncmp+0x24>
 8009b50:	4603      	mov	r3, r0
 8009b52:	3901      	subs	r1, #1
 8009b54:	1884      	adds	r4, r0, r2
 8009b56:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009b5a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009b5e:	4290      	cmp	r0, r2
 8009b60:	d101      	bne.n	8009b66 <strncmp+0x1a>
 8009b62:	42a3      	cmp	r3, r4
 8009b64:	d101      	bne.n	8009b6a <strncmp+0x1e>
 8009b66:	1a80      	subs	r0, r0, r2
 8009b68:	bd10      	pop	{r4, pc}
 8009b6a:	2800      	cmp	r0, #0
 8009b6c:	d1f3      	bne.n	8009b56 <strncmp+0xa>
 8009b6e:	e7fa      	b.n	8009b66 <strncmp+0x1a>
 8009b70:	4610      	mov	r0, r2
 8009b72:	e7f9      	b.n	8009b68 <strncmp+0x1c>

08009b74 <_strtol_l.constprop.0>:
 8009b74:	2b01      	cmp	r3, #1
 8009b76:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b7a:	d001      	beq.n	8009b80 <_strtol_l.constprop.0+0xc>
 8009b7c:	2b24      	cmp	r3, #36	; 0x24
 8009b7e:	d906      	bls.n	8009b8e <_strtol_l.constprop.0+0x1a>
 8009b80:	f7ff ffa4 	bl	8009acc <__errno>
 8009b84:	2316      	movs	r3, #22
 8009b86:	6003      	str	r3, [r0, #0]
 8009b88:	2000      	movs	r0, #0
 8009b8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b8e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8009c74 <_strtol_l.constprop.0+0x100>
 8009b92:	460d      	mov	r5, r1
 8009b94:	462e      	mov	r6, r5
 8009b96:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009b9a:	f814 700c 	ldrb.w	r7, [r4, ip]
 8009b9e:	f017 0708 	ands.w	r7, r7, #8
 8009ba2:	d1f7      	bne.n	8009b94 <_strtol_l.constprop.0+0x20>
 8009ba4:	2c2d      	cmp	r4, #45	; 0x2d
 8009ba6:	d132      	bne.n	8009c0e <_strtol_l.constprop.0+0x9a>
 8009ba8:	782c      	ldrb	r4, [r5, #0]
 8009baa:	2701      	movs	r7, #1
 8009bac:	1cb5      	adds	r5, r6, #2
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d05b      	beq.n	8009c6a <_strtol_l.constprop.0+0xf6>
 8009bb2:	2b10      	cmp	r3, #16
 8009bb4:	d109      	bne.n	8009bca <_strtol_l.constprop.0+0x56>
 8009bb6:	2c30      	cmp	r4, #48	; 0x30
 8009bb8:	d107      	bne.n	8009bca <_strtol_l.constprop.0+0x56>
 8009bba:	782c      	ldrb	r4, [r5, #0]
 8009bbc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009bc0:	2c58      	cmp	r4, #88	; 0x58
 8009bc2:	d14d      	bne.n	8009c60 <_strtol_l.constprop.0+0xec>
 8009bc4:	786c      	ldrb	r4, [r5, #1]
 8009bc6:	2310      	movs	r3, #16
 8009bc8:	3502      	adds	r5, #2
 8009bca:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009bce:	f108 38ff 	add.w	r8, r8, #4294967295
 8009bd2:	f04f 0c00 	mov.w	ip, #0
 8009bd6:	fbb8 f9f3 	udiv	r9, r8, r3
 8009bda:	4666      	mov	r6, ip
 8009bdc:	fb03 8a19 	mls	sl, r3, r9, r8
 8009be0:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8009be4:	f1be 0f09 	cmp.w	lr, #9
 8009be8:	d816      	bhi.n	8009c18 <_strtol_l.constprop.0+0xa4>
 8009bea:	4674      	mov	r4, lr
 8009bec:	42a3      	cmp	r3, r4
 8009bee:	dd24      	ble.n	8009c3a <_strtol_l.constprop.0+0xc6>
 8009bf0:	f1bc 0f00 	cmp.w	ip, #0
 8009bf4:	db1e      	blt.n	8009c34 <_strtol_l.constprop.0+0xc0>
 8009bf6:	45b1      	cmp	r9, r6
 8009bf8:	d31c      	bcc.n	8009c34 <_strtol_l.constprop.0+0xc0>
 8009bfa:	d101      	bne.n	8009c00 <_strtol_l.constprop.0+0x8c>
 8009bfc:	45a2      	cmp	sl, r4
 8009bfe:	db19      	blt.n	8009c34 <_strtol_l.constprop.0+0xc0>
 8009c00:	fb06 4603 	mla	r6, r6, r3, r4
 8009c04:	f04f 0c01 	mov.w	ip, #1
 8009c08:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009c0c:	e7e8      	b.n	8009be0 <_strtol_l.constprop.0+0x6c>
 8009c0e:	2c2b      	cmp	r4, #43	; 0x2b
 8009c10:	bf04      	itt	eq
 8009c12:	782c      	ldrbeq	r4, [r5, #0]
 8009c14:	1cb5      	addeq	r5, r6, #2
 8009c16:	e7ca      	b.n	8009bae <_strtol_l.constprop.0+0x3a>
 8009c18:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8009c1c:	f1be 0f19 	cmp.w	lr, #25
 8009c20:	d801      	bhi.n	8009c26 <_strtol_l.constprop.0+0xb2>
 8009c22:	3c37      	subs	r4, #55	; 0x37
 8009c24:	e7e2      	b.n	8009bec <_strtol_l.constprop.0+0x78>
 8009c26:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8009c2a:	f1be 0f19 	cmp.w	lr, #25
 8009c2e:	d804      	bhi.n	8009c3a <_strtol_l.constprop.0+0xc6>
 8009c30:	3c57      	subs	r4, #87	; 0x57
 8009c32:	e7db      	b.n	8009bec <_strtol_l.constprop.0+0x78>
 8009c34:	f04f 3cff 	mov.w	ip, #4294967295
 8009c38:	e7e6      	b.n	8009c08 <_strtol_l.constprop.0+0x94>
 8009c3a:	f1bc 0f00 	cmp.w	ip, #0
 8009c3e:	da05      	bge.n	8009c4c <_strtol_l.constprop.0+0xd8>
 8009c40:	2322      	movs	r3, #34	; 0x22
 8009c42:	6003      	str	r3, [r0, #0]
 8009c44:	4646      	mov	r6, r8
 8009c46:	b942      	cbnz	r2, 8009c5a <_strtol_l.constprop.0+0xe6>
 8009c48:	4630      	mov	r0, r6
 8009c4a:	e79e      	b.n	8009b8a <_strtol_l.constprop.0+0x16>
 8009c4c:	b107      	cbz	r7, 8009c50 <_strtol_l.constprop.0+0xdc>
 8009c4e:	4276      	negs	r6, r6
 8009c50:	2a00      	cmp	r2, #0
 8009c52:	d0f9      	beq.n	8009c48 <_strtol_l.constprop.0+0xd4>
 8009c54:	f1bc 0f00 	cmp.w	ip, #0
 8009c58:	d000      	beq.n	8009c5c <_strtol_l.constprop.0+0xe8>
 8009c5a:	1e69      	subs	r1, r5, #1
 8009c5c:	6011      	str	r1, [r2, #0]
 8009c5e:	e7f3      	b.n	8009c48 <_strtol_l.constprop.0+0xd4>
 8009c60:	2430      	movs	r4, #48	; 0x30
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d1b1      	bne.n	8009bca <_strtol_l.constprop.0+0x56>
 8009c66:	2308      	movs	r3, #8
 8009c68:	e7af      	b.n	8009bca <_strtol_l.constprop.0+0x56>
 8009c6a:	2c30      	cmp	r4, #48	; 0x30
 8009c6c:	d0a5      	beq.n	8009bba <_strtol_l.constprop.0+0x46>
 8009c6e:	230a      	movs	r3, #10
 8009c70:	e7ab      	b.n	8009bca <_strtol_l.constprop.0+0x56>
 8009c72:	bf00      	nop
 8009c74:	0800b0f9 	.word	0x0800b0f9

08009c78 <strtol>:
 8009c78:	4613      	mov	r3, r2
 8009c7a:	460a      	mov	r2, r1
 8009c7c:	4601      	mov	r1, r0
 8009c7e:	4802      	ldr	r0, [pc, #8]	; (8009c88 <strtol+0x10>)
 8009c80:	6800      	ldr	r0, [r0, #0]
 8009c82:	f7ff bf77 	b.w	8009b74 <_strtol_l.constprop.0>
 8009c86:	bf00      	nop
 8009c88:	20000704 	.word	0x20000704

08009c8c <_init>:
 8009c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c8e:	bf00      	nop
 8009c90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c92:	bc08      	pop	{r3}
 8009c94:	469e      	mov	lr, r3
 8009c96:	4770      	bx	lr

08009c98 <_fini>:
 8009c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c9a:	bf00      	nop
 8009c9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c9e:	bc08      	pop	{r3}
 8009ca0:	469e      	mov	lr, r3
 8009ca2:	4770      	bx	lr
