Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 56e89e4f6faa4b63a1d5c744edbeff40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_TimeClock_behav xil_defaultlib.tb_TimeClock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Clock_Divider
Compiling module xil_defaultlib.ClockCounter_FND
Compiling module xil_defaultlib.FND_DigitDecoder
Compiling module xil_defaultlib.TimeClock_Counter
Compiling module xil_defaultlib.Digit_Divider
Compiling module xil_defaultlib.Mux_4to1
Compiling module xil_defaultlib.Mux_2to1
Compiling module xil_defaultlib.BCDtoFND_Decoder
Compiling module xil_defaultlib.Time_Clock
Compiling module xil_defaultlib.tb_TimeClock
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_TimeClock_behav
