// Seed: 3158901127
module module_0 (
    input  wand  id_0,
    output wire  id_1,
    input  uwire id_2,
    input  tri   id_3
);
  wire [-1  !=?  -1 : -1] id_5;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd20
) (
    output wire id_0,
    input  wand id_1,
    input  wor  _id_2
);
  logic [id_2 : ~  id_2  &&  1  &&  id_2] id_4;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input uwire id_0
    , id_8,
    input wand id_1,
    input wire id_2,
    output wor id_3,
    output tri1 id_4,
    output supply0 id_5,
    output tri1 id_6
);
  logic [-1 : -1] id_9;
  ;
  always @(posedge 1) repeat (id_1[-1'h0]) if (1 + 1) assume (id_1);
  wire id_10;
  wire ["" : -1] id_11;
  assign id_5 = -1;
endmodule
