# Daniel Browne EECE 573
# File created on Tue Dec 14 23:48:59 -0500 2021
# Showing Area Report For off
1. Slice Logic
--------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| Slice LUTs              |    4 |     0 |          0 |     20800 |  0.02 |
|   LUT as Logic          |    4 |     0 |          0 |     20800 |  0.02 |
|   LUT as Memory         |    0 |     0 |          0 |      9600 |  0.00 |
| Slice Registers         |    3 |     0 |          0 |     41600 | <0.01 |
|   Register as Flip Flop |    3 |     0 |          0 |     41600 | <0.01 |
|   Register as Latch     |    0 |     0 |          0 |     41600 |  0.00 |
| F7 Muxes                |    0 |     0 |          0 |     16300 |  0.00 |
| F8 Muxes                |    0 |     0 |          0 |      8150 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| IBUF     |    4 |                  IO |
| FDRE     |    3 |        Flop & Latch |
| OBUF     |    2 |                  IO |
| LUT6     |    2 |                 LUT |
| LUT2     |    2 |                 LUT |
| LUT3     |    1 |                 LUT |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


# Showing Area Report For one_hot
1. Slice Logic
--------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| Slice LUTs              |    5 |     0 |          0 |     20800 |  0.02 |
|   LUT as Logic          |    5 |     0 |          0 |     20800 |  0.02 |
|   LUT as Memory         |    0 |     0 |          0 |      9600 |  0.00 |
| Slice Registers         |    6 |     0 |          0 |     41600 |  0.01 |
|   Register as Flip Flop |    6 |     0 |          0 |     41600 |  0.01 |
|   Register as Latch     |    0 |     0 |          0 |     41600 |  0.00 |
| F7 Muxes                |    0 |     0 |          0 |     16300 |  0.00 |
| F8 Muxes                |    0 |     0 |          0 |      8150 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT5     |    6 |                 LUT |
| FDRE     |    5 |        Flop & Latch |
| IBUF     |    4 |                  IO |
| OBUF     |    2 |                  IO |
| LUT4     |    2 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


# Showing Area Report For sequential
1. Slice Logic
--------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| Slice LUTs              |    4 |     0 |          0 |     20800 |  0.02 |
|   LUT as Logic          |    4 |     0 |          0 |     20800 |  0.02 |
|   LUT as Memory         |    0 |     0 |          0 |      9600 |  0.00 |
| Slice Registers         |    3 |     0 |          0 |     41600 | <0.01 |
|   Register as Flip Flop |    3 |     0 |          0 |     41600 | <0.01 |
|   Register as Latch     |    0 |     0 |          0 |     41600 |  0.00 |
| F7 Muxes                |    0 |     0 |          0 |     16300 |  0.00 |
| F8 Muxes                |    0 |     0 |          0 |      8150 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| IBUF     |    4 |                  IO |
| LUT6     |    3 |                 LUT |
| FDRE     |    3 |        Flop & Latch |
| OBUF     |    2 |                  IO |
| LUT3     |    1 |                 LUT |
| LUT2     |    1 |                 LUT |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


# Showing Area Report For johnson
1. Slice Logic
--------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| Slice LUTs              |    4 |     0 |          0 |     20800 |  0.02 |
|   LUT as Logic          |    4 |     0 |          0 |     20800 |  0.02 |
|   LUT as Memory         |    0 |     0 |          0 |      9600 |  0.00 |
| Slice Registers         |    3 |     0 |          0 |     41600 | <0.01 |
|   Register as Flip Flop |    3 |     0 |          0 |     41600 | <0.01 |
|   Register as Latch     |    0 |     0 |          0 |     41600 |  0.00 |
| F7 Muxes                |    0 |     0 |          0 |     16300 |  0.00 |
| F8 Muxes                |    0 |     0 |          0 |      8150 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| IBUF     |    4 |                  IO |
| LUT6     |    3 |                 LUT |
| FDRE     |    3 |        Flop & Latch |
| OBUF     |    2 |                  IO |
| LUT3     |    2 |                 LUT |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


# Showing Area Report For gray
1. Slice Logic
--------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| Slice LUTs              |    4 |     0 |          0 |     20800 |  0.02 |
|   LUT as Logic          |    4 |     0 |          0 |     20800 |  0.02 |
|   LUT as Memory         |    0 |     0 |          0 |      9600 |  0.00 |
| Slice Registers         |    3 |     0 |          0 |     41600 | <0.01 |
|   Register as Flip Flop |    3 |     0 |          0 |     41600 | <0.01 |
|   Register as Latch     |    0 |     0 |          0 |     41600 |  0.00 |
| F7 Muxes                |    0 |     0 |          0 |     16300 |  0.00 |
| F8 Muxes                |    0 |     0 |          0 |      8150 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| IBUF     |    4 |                  IO |
| LUT6     |    3 |                 LUT |
| FDRE     |    3 |        Flop & Latch |
| OBUF     |    2 |                  IO |
| LUT3     |    1 |                 LUT |
| LUT2     |    1 |                 LUT |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


# Showing Area Report For auto
1. Slice Logic
--------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| Slice LUTs              |    4 |     0 |          0 |     20800 |  0.02 |
|   LUT as Logic          |    4 |     0 |          0 |     20800 |  0.02 |
|   LUT as Memory         |    0 |     0 |          0 |      9600 |  0.00 |
| Slice Registers         |    3 |     0 |          0 |     41600 | <0.01 |
|   Register as Flip Flop |    3 |     0 |          0 |     41600 | <0.01 |
|   Register as Latch     |    0 |     0 |          0 |     41600 |  0.00 |
| F7 Muxes                |    0 |     0 |          0 |     16300 |  0.00 |
| F8 Muxes                |    0 |     0 |          0 |      8150 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| IBUF     |    4 |                  IO |
| LUT6     |    3 |                 LUT |
| FDRE     |    3 |        Flop & Latch |
| OBUF     |    2 |                  IO |
| LUT3     |    1 |                 LUT |
| LUT2     |    1 |                 LUT |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


